Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 26 15:30:46 2024
| Host         : ZNKZBHF-GY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.203        0.000                      0                 5759        0.086        0.000                      0                 5759        1.100        0.000                       0                  2145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.427        0.000                      0                 2833        0.108        0.000                      0                 2833        1.858        0.000                       0                  1514  
  clk_out2_clk_wiz_0        5.134        0.000                      0                 1142        0.086        0.000                      0                 1142        4.600        0.000                       0                   627  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        1.319        0.000                      0                  152        0.145        0.000                      0                  152  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        0.203        0.000                      0                  216        0.123        0.000                      0                  216  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        0.756        0.000                      0                 1268        0.391        0.000                      0                 1268  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0        4.936        0.000                      0                  469        0.535        0.000                      0                  469  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[6][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.800ns (41.231%)  route 2.566ns (58.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 3.454 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=60, routed)          2.566     2.355    u_ifc_top/data_period_reg[58][15]_0[13]
    SLICE_X50Y76         FDCE                                         r  u_ifc_top/data_period_reg[6][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.417     3.454    u_ifc_top/clk_out1
    SLICE_X50Y76         FDCE                                         r  u_ifc_top/data_period_reg[6][13]/C
                         clock pessimism             -0.611     2.843    
                         clock uncertainty           -0.060     2.782    
    SLICE_X50Y76         FDCE (Setup_fdce_C_D)        0.000     2.782    u_ifc_top/data_period_reg[6][13]
  -------------------------------------------------------------------
                         required time                          2.782    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[27][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.800ns (40.782%)  route 2.614ns (59.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=60, routed)          2.614     2.403    u_ifc_top/data_period_reg[58][15]_0[12]
    SLICE_X39Y76         FDCE                                         r  u_ifc_top/data_period_reg[27][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.480     3.517    u_ifc_top/clk_out1
    SLICE_X39Y76         FDCE                                         r  u_ifc_top/data_period_reg[27][12]/C
                         clock pessimism             -0.611     2.906    
                         clock uncertainty           -0.060     2.845    
    SLICE_X39Y76         FDCE (Setup_fdce_C_D)       -0.007     2.838    u_ifc_top/data_period_reg[27][12]
  -------------------------------------------------------------------
                         required time                          2.838    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[15][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.800ns (41.793%)  route 2.507ns (58.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=60, routed)          2.507     2.296    u_ifc_top/data_period_reg[58][15]_0[5]
    SLICE_X51Y75         FDCE                                         r  u_ifc_top/data_period_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.416     3.453    u_ifc_top/clk_out1
    SLICE_X51Y75         FDCE                                         r  u_ifc_top/data_period_reg[15][5]/C
                         clock pessimism             -0.611     2.842    
                         clock uncertainty           -0.060     2.781    
    SLICE_X51Y75         FDCE (Setup_fdce_C_D)       -0.031     2.750    u_ifc_top/data_period_reg[15][5]
  -------------------------------------------------------------------
                         required time                          2.750    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[4][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.800ns (41.890%)  route 2.497ns (58.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 3.456 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=60, routed)          2.497     2.286    u_ifc_top/data_period_reg[58][15]_0[13]
    SLICE_X51Y78         FDCE                                         r  u_ifc_top/data_period_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.419     3.456    u_ifc_top/clk_out1
    SLICE_X51Y78         FDCE                                         r  u_ifc_top/data_period_reg[4][13]/C
                         clock pessimism             -0.611     2.845    
                         clock uncertainty           -0.060     2.784    
    SLICE_X51Y78         FDCE (Setup_fdce_C_D)       -0.019     2.765    u_ifc_top/data_period_reg[4][13]
  -------------------------------------------------------------------
                         required time                          2.765    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[5][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.800ns (42.052%)  route 2.480ns (57.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=60, routed)          2.480     2.270    u_ifc_top/data_period_reg[58][15]_0[13]
    SLICE_X51Y77         FDCE                                         r  u_ifc_top/data_period_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.418     3.455    u_ifc_top/clk_out1
    SLICE_X51Y77         FDCE                                         r  u_ifc_top/data_period_reg[5][13]/C
                         clock pessimism             -0.611     2.844    
                         clock uncertainty           -0.060     2.783    
    SLICE_X51Y77         FDCE (Setup_fdce_C_D)       -0.031     2.752    u_ifc_top/data_period_reg[5][13]
  -------------------------------------------------------------------
                         required time                          2.752    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[15][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.800ns (42.065%)  route 2.479ns (57.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=60, routed)          2.479     2.269    u_ifc_top/data_period_reg[58][15]_0[12]
    SLICE_X51Y75         FDCE                                         r  u_ifc_top/data_period_reg[15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.416     3.453    u_ifc_top/clk_out1
    SLICE_X51Y75         FDCE                                         r  u_ifc_top/data_period_reg[15][12]/C
                         clock pessimism             -0.611     2.842    
                         clock uncertainty           -0.060     2.781    
    SLICE_X51Y75         FDCE (Setup_fdce_C_D)       -0.022     2.759    u_ifc_top/data_period_reg[15][12]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[18][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.800ns (41.349%)  route 2.553ns (58.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=60, routed)          2.553     2.343    u_ifc_top/data_period_reg[58][15]_0[1]
    SLICE_X41Y73         FDCE                                         r  u_ifc_top/data_period_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.480     3.517    u_ifc_top/clk_out1
    SLICE_X41Y73         FDCE                                         r  u_ifc_top/data_period_reg[18][1]/C
                         clock pessimism             -0.611     2.906    
                         clock uncertainty           -0.060     2.845    
    SLICE_X41Y73         FDCE (Setup_fdce_C_D)       -0.010     2.835    u_ifc_top/data_period_reg[18][1]
  -------------------------------------------------------------------
                         required time                          2.835    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[15][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.800ns (41.844%)  route 2.502ns (58.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=60, routed)          2.502     2.291    u_ifc_top/data_period_reg[58][15]_0[13]
    SLICE_X50Y82         FDCE                                         r  u_ifc_top/data_period_reg[15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.423     3.460    u_ifc_top/clk_out1
    SLICE_X50Y82         FDCE                                         r  u_ifc_top/data_period_reg[15][13]/C
                         clock pessimism             -0.611     2.849    
                         clock uncertainty           -0.060     2.788    
    SLICE_X50Y82         FDCE (Setup_fdce_C_D)       -0.002     2.786    u_ifc_top/data_period_reg[15][13]
  -------------------------------------------------------------------
                         required time                          2.786    
                         arrival time                          -2.291    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.800ns (41.982%)  route 2.488ns (58.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=60, routed)          2.488     2.277    u_ifc_top/data_period_reg[58][15]_0[13]
    SLICE_X50Y77         FDCE                                         r  u_ifc_top/data_period_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.418     3.455    u_ifc_top/clk_out1
    SLICE_X50Y77         FDCE                                         r  u_ifc_top/data_period_reg[2][13]/C
                         clock pessimism             -0.611     2.844    
                         clock uncertainty           -0.060     2.783    
    SLICE_X50Y77         FDCE (Setup_fdce_C_D)       -0.010     2.773    u_ifc_top/data_period_reg[2][13]
  -------------------------------------------------------------------
                         required time                          2.773    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/data_period_reg[29][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.800ns (41.543%)  route 2.533ns (58.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 3.520 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.654    -2.011    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y28         RAMB18E1                                     r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      1.800    -0.211 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=60, routed)          2.533     2.322    u_ifc_top/data_period_reg[58][15]_0[8]
    SLICE_X37Y77         FDCE                                         r  u_ifc_top/data_period_reg[29][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.483     3.520    u_ifc_top/clk_out1
    SLICE_X37Y77         FDCE                                         r  u_ifc_top/data_period_reg[29][8]/C
                         clock pessimism             -0.611     2.909    
                         clock uncertainty           -0.060     2.848    
    SLICE_X37Y77         FDCE (Setup_fdce_C_D)       -0.019     2.829    u_ifc_top/data_period_reg[29][8]
  -------------------------------------------------------------------
                         required time                          2.829    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.684    -0.533    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y67         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.433 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.378    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X25Y67         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.922    -0.549    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y67         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.016    -0.533    
    SLICE_X25Y67         FDRE (Hold_fdre_C_D)         0.047    -0.486    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.686    -0.531    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.376    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X25Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.016    -0.531    
    SLICE_X25Y65         FDRE (Hold_fdre_C_D)         0.047    -0.484    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.689    -0.528    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.428 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.373    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X23Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.927    -0.544    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.016    -0.528    
    SLICE_X23Y65         FDRE (Hold_fdre_C_D)         0.047    -0.481    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.686    -0.531    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055    -0.376    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X25Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.016    -0.531    
    SLICE_X25Y65         FDRE (Hold_fdre_C_D)         0.047    -0.484    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.686    -0.531    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y64         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055    -0.376    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X25Y64         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.925    -0.546    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y64         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.015    -0.531    
    SLICE_X25Y64         FDRE (Hold_fdre_C_D)         0.047    -0.484    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.682    -0.535    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y69         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y69         FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.380    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X25Y69         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.920    -0.551    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y69         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.016    -0.535    
    SLICE_X25Y69         FDRE (Hold_fdre_C_D)         0.047    -0.488    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ifc_top/u_delay_cy_checksum_w_1cy/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_delay_cy_checksum_w_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.613%)  route 0.115ns (53.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.684    -0.533    u_ifc_top/u_delay_cy_checksum_w_1cy/clk_out1
    SLICE_X17Y77         FDCE                                         r  u_ifc_top/u_delay_cy_checksum_w_1cy/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDCE (Prop_fdce_C_Q)         0.100    -0.433 r  u_ifc_top/u_delay_cy_checksum_w_1cy/signal_out_reg/Q
                         net (fo=19, routed)          0.115    -0.319    u_ifc_top/u_delay_cy_checksum_w_2cy/checksum_en_w
    SLICE_X16Y77         SRL16E                                       r  u_ifc_top/u_delay_cy_checksum_w_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.922    -0.549    u_ifc_top/u_delay_cy_checksum_w_2cy/clk_out1
    SLICE_X16Y77         SRL16E                                       r  u_ifc_top/u_delay_cy_checksum_w_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/CLK
                         clock pessimism              0.027    -0.522    
    SLICE_X16Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.428    u_ifc_top/u_delay_cy_checksum_w_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.683    -0.534    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X24Y68         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.434 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.057    -0.377    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X24Y68         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.921    -0.550    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X24Y68         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.016    -0.534    
    SLICE_X24Y68         FDRE (Hold_fdre_C_D)         0.047    -0.487    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.684    -0.533    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y67         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.433 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.378    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X25Y67         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.922    -0.549    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y67         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.016    -0.533    
    SLICE_X25Y67         FDRE (Hold_fdre_C_D)         0.044    -0.489    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.686    -0.531    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.376    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X25Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y65         FDRE                                         r  period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.016    -0.531    
    SLICE_X25Y65         FDRE (Hold_fdre_C_D)         0.044    -0.487    period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X1Y28     period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB18_X1Y28     period_wr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    clk_mmcm_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.409         5.000       3.592      BUFHCE_X0Y12     clk_mmcm_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X25Y74     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X24Y75     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X27Y76     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X27Y76     u_ifc_top/FPGA_SYS_STA_TIMESINCESTART_UIL_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X48Y80     u_ifc_top/data_period_reg[17][9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_cs_5/prev_data_reg[5]_srl4_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_cs_5/prev_data_reg[5]_srl4_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_cs_pe_1/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_cs_pe_1/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_oe_ne_1/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_oe_ne_1/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_ws1/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_ws1/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y77     u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y77     u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y77     u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y77     u_ifc_top/u_delay_cy_checksum_r_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y77     u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y77     u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y77     u_ifc_top/u_delay_cy_checksum_w_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y77     u_ifc_top/u_delay_cy_checksum_w_2cy/prev_data_reg[2]_srl3_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_cs_5/prev_data_reg[5]_srl4_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_cs_5/prev_data_reg[5]_srl4_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_cs_pe_1/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X16Y80     u_ifc_top/u_delay_cy_cs_pe_1/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.420ns (30.991%)  route 3.162ns (69.009%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.637     2.551    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X20Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.503     8.540    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[6]/C
                         clock pessimism             -0.611     7.929    
                         clock uncertainty           -0.066     7.862    
    SLICE_X20Y91         FDCE (Setup_fdce_C_CE)      -0.178     7.684    u_ifc_top/u_sample_timer2/us_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.420ns (30.991%)  route 3.162ns (69.009%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.637     2.551    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X20Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.503     8.540    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[7]/C
                         clock pessimism             -0.611     7.929    
                         clock uncertainty           -0.066     7.862    
    SLICE_X20Y91         FDCE (Setup_fdce_C_CE)      -0.178     7.684    u_ifc_top/u_sample_timer2/us_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.420ns (30.991%)  route 3.162ns (69.009%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.637     2.551    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X20Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.503     8.540    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[8]/C
                         clock pessimism             -0.611     7.929    
                         clock uncertainty           -0.066     7.862    
    SLICE_X20Y91         FDCE (Setup_fdce_C_CE)      -0.178     7.684    u_ifc_top/u_sample_timer2/us_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.420ns (31.686%)  route 3.061ns (68.314%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.536     2.450    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[10]/C
                         clock pessimism             -0.611     7.930    
                         clock uncertainty           -0.066     7.863    
    SLICE_X20Y92         FDCE (Setup_fdce_C_CE)      -0.178     7.685    u_ifc_top/u_sample_timer2/us_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.420ns (31.686%)  route 3.061ns (68.314%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.536     2.450    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[11]/C
                         clock pessimism             -0.611     7.930    
                         clock uncertainty           -0.066     7.863    
    SLICE_X20Y92         FDCE (Setup_fdce_C_CE)      -0.178     7.685    u_ifc_top/u_sample_timer2/us_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.420ns (31.686%)  route 3.061ns (68.314%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.536     2.450    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[12]/C
                         clock pessimism             -0.611     7.930    
                         clock uncertainty           -0.066     7.863    
    SLICE_X20Y92         FDCE (Setup_fdce_C_CE)      -0.178     7.685    u_ifc_top/u_sample_timer2/us_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.420ns (31.686%)  route 3.061ns (68.314%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.536     2.450    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[13]/C
                         clock pessimism             -0.611     7.930    
                         clock uncertainty           -0.066     7.863    
    SLICE_X20Y92         FDCE (Setup_fdce_C_CE)      -0.178     7.685    u_ifc_top/u_sample_timer2/us_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.420ns (31.796%)  route 3.046ns (68.204%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.521     2.435    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X23Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X23Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[14]/C
                         clock pessimism             -0.589     7.952    
                         clock uncertainty           -0.066     7.885    
    SLICE_X23Y92         FDCE (Setup_fdce_C_CE)      -0.201     7.684    u_ifc_top/u_sample_timer2/us_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.420ns (31.796%)  route 3.046ns (68.204%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.521     2.435    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X23Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X23Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]/C
                         clock pessimism             -0.589     7.952    
                         clock uncertainty           -0.066     7.885    
    SLICE_X23Y92         FDCE (Setup_fdce_C_CE)      -0.201     7.684    u_ifc_top/u_sample_timer2/us_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 u_ifc_top/u_sample_timer2/i5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.420ns (31.796%)  route 3.046ns (68.204%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.633    -2.031    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X22Y83         FDRE                                         r  u_ifc_top/u_sample_timer2/i5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.259    -1.772 f  u_ifc_top/u_sample_timer2/i5_reg[12]/Q
                         net (fo=3, routed)           0.985    -0.787    u_ifc_top/u_sample_timer2/i5_reg_n_0_[12]
    SLICE_X25Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.744 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0/O
                         net (fo=1, routed)           0.000    -0.744    u_ifc_top/u_sample_timer2/us_cnt[15]_i_85__0_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -0.485 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    -0.485    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_68_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.432 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_58_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.379 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    -0.379    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_48_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.326 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0/CO[3]
                         net (fo=1, routed)           0.000    -0.326    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_40__0_n_0
    SLICE_X25Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.249 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_34/CO[1]
                         net (fo=1, routed)           0.277     0.028    u_ifc_top/u_sample_timer2/ns_cnt4
    SLICE_X29Y90         LUT4 (Prop_lut4_I0_O)        0.122     0.150 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0/O
                         net (fo=1, routed)           0.000     0.150    u_ifc_top/u_sample_timer2/us_cnt[15]_i_28__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.409 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_17__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     0.486 r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]_i_11/CO[1]
                         net (fo=1, routed)           0.654     1.140    u_ifc_top/u_sample_timer2/ns_cnt13_in
    SLICE_X23Y91         LUT6 (Prop_lut6_I4_O)        0.122     1.262 f  u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0/O
                         net (fo=33, routed)          0.609     1.871    u_ifc_top/u_sample_timer2/us_cnt[15]_i_5__0_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.914 r  u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.521     2.435    u_ifc_top/u_sample_timer2/us_cnt[15]_i_1__0_n_0
    SLICE_X23Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.504     8.541    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X23Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[9]/C
                         clock pessimism             -0.589     7.952    
                         clock uncertainty           -0.066     7.885    
    SLICE_X23Y92         FDCE (Setup_fdce_C_CE)      -0.201     7.684    u_ifc_top/u_sample_timer2/us_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  5.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.670    -0.547    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_out2
    SLICE_X7Y114         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.100    -0.447 r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.392    u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift[23]
    SLICE_X6Y114         LUT5 (Prop_lut5_I4_O)        0.028    -0.364 r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    u_analog_top/u_adc_ads8688/u_spi_master_cus/p_1_in[24]
    SLICE_X6Y114         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.890    -0.581    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_out2
    SLICE_X6Y114         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[24]/C
                         clock pessimism              0.045    -0.536    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.087    -0.449    u_analog_top/u_adc_ads8688/u_spi_master_cus/MOSI_shift_reg[24]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clk_mmcm_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_mmcm_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.602ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.367    -1.816    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.023    -1.793 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.286    -1.507    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.100    -1.407 r  clk_mmcm_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.055    -1.352    clk_mmcm_0/inst/seq_reg2[0]
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -2.085    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.045    -2.040 r  clk_mmcm_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.438    -1.602    clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X79Y99         FDRE                                         r  clk_mmcm_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.095    -1.507    
    SLICE_X79Y99         FDRE (Hold_fdre_C_D)         0.047    -1.460    clk_mmcm_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.460    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.130ns (57.102%)  route 0.098ns (42.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.669    -0.548    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X7Y116         FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.100    -0.448 r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[0]/Q
                         net (fo=18, routed)          0.098    -0.351    u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg_n_0_[0]
    SLICE_X6Y116         LUT5 (Prop_lut5_I2_O)        0.030    -0.321 r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.321    u_analog_top/u_adc_ads8688/u_initial_ads8688/i[3]_i_1__1_n_0
    SLICE_X6Y116         FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.888    -0.583    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X6Y116         FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[3]/C
                         clock pessimism              0.046    -0.537    
    SLICE_X6Y116         FDCE (Hold_fdce_C_D)         0.096    -0.441    u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.913%)  route 0.052ns (26.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.727    -0.490    u_analog_top/u_dac_ad5676/u_genwave_ad5676/clk_out2
    SLICE_X2Y92          FDPE                                         r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDPE (Prop_fdpe_C_Q)         0.118    -0.372 r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg[9]/Q
                         net (fo=1, routed)           0.052    -0.321    u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg_n_0_[9]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.028    -0.293 r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.293    u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in[1]_i_1__0_n_0
    SLICE_X3Y92          FDCE                                         r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.967    -0.504    u_analog_top/u_dac_ad5676/u_genwave_ad5676/clk_out2
    SLICE_X3Y92          FDCE                                         r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[1]/C
                         clock pessimism              0.025    -0.479    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.060    -0.419    u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.669    -0.548    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X7Y116         FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.100    -0.448 r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[0]/Q
                         net (fo=18, routed)          0.098    -0.351    u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg_n_0_[0]
    SLICE_X6Y116         LUT4 (Prop_lut4_I1_O)        0.028    -0.323 r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.323    u_analog_top/u_adc_ads8688/u_initial_ads8688/i[2]_i_1__1_n_0
    SLICE_X6Y116         FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.888    -0.583    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X6Y116         FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[2]/C
                         clock pessimism              0.046    -0.537    
    SLICE_X6Y116         FDCE (Hold_fdce_C_D)         0.087    -0.450    u_analog_top/u_adc_ads8688/u_initial_ads8688/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.885%)  route 0.105ns (45.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.672    -0.545    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_out2
    SLICE_X3Y113         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.100    -0.445 r  u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.105    -0.340    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_cnt_reg[10]
    SLICE_X2Y112         LUT6 (Prop_lut6_I2_O)        0.028    -0.312 r  u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    u_analog_top/u_adc_ads8688/u_spi_master_cus/next_state[0]
    SLICE_X2Y112         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.892    -0.579    u_analog_top/u_adc_ads8688/u_spi_master_cus/clk_out2
    SLICE_X2Y112         FDCE                                         r  u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.048    -0.531    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.087    -0.444    u_analog_top/u_adc_ads8688/u_spi_master_cus/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_analog_top/dac_val_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.918%)  route 0.105ns (47.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.697    -0.520    u_analog_top/clk_out2
    SLICE_X8Y97          FDCE                                         r  u_analog_top/dac_val_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.118    -0.402 r  u_analog_top/dac_val_reg[0][10]/Q
                         net (fo=1, routed)           0.105    -0.297    u_analog_top/u_dac_ad5676/u_initial_ad5676/dac_data[13]
    SLICE_X10Y96         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.936    -0.535    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X10Y96         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][10]/C
                         clock pessimism              0.046    -0.489    
    SLICE_X10Y96         FDCE (Hold_fdce_C_D)         0.059    -0.430    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.726    -0.491    u_analog_top/u_dac_ad5676/u_genwave_ad5676/clk_out2
    SLICE_X5Y92          FDPE                                         r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDPE (Prop_fdpe_C_Q)         0.100    -0.391 r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg[3]/Q
                         net (fo=1, routed)           0.084    -0.308    u_analog_top/u_dac_ad5676/u_genwave_ad5676/v_data_reg_n_0_[3]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.028    -0.280 r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in[3]_i_1__0_n_0
    SLICE_X4Y92          FDCE                                         r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.966    -0.505    u_analog_top/u_dac_ad5676/u_genwave_ad5676/clk_out2
    SLICE_X4Y92          FDCE                                         r  u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[3]/C
                         clock pessimism              0.025    -0.480    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.060    -0.420    u_analog_top/u_dac_ad5676/u_genwave_ad5676/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_analog_top/dac_val_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.222%)  route 0.096ns (44.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.697    -0.520    u_analog_top/clk_out2
    SLICE_X10Y97         FDCE                                         r  u_analog_top/dac_val_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDCE (Prop_fdce_C_Q)         0.118    -0.402 r  u_analog_top/dac_val_reg[0][15]/Q
                         net (fo=1, routed)           0.096    -0.307    u_analog_top/u_dac_ad5676/u_initial_ad5676/dac_data[18]
    SLICE_X10Y96         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.936    -0.535    u_analog_top/u_dac_ad5676/u_initial_ad5676/clk_out2
    SLICE_X10Y96         FDCE                                         r  u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][15]/C
                         clock pessimism              0.028    -0.507    
    SLICE_X10Y96         FDCE (Hold_fdce_C_D)         0.059    -0.448    u_analog_top/u_dac_ad5676/u_initial_ad5676/initial_data_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_analog_top/u_adc_ads8688/u_sample_ads8688/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_sample_ads8688/i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.171ns (74.347%)  route 0.059ns (25.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.641    -0.576    u_analog_top/u_adc_ads8688/u_sample_ads8688/clk_out2
    SLICE_X10Y111        FDCE                                         r  u_analog_top/u_adc_ads8688/u_sample_ads8688/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDCE (Prop_fdce_C_Q)         0.107    -0.469 r  u_analog_top/u_adc_ads8688/u_sample_ads8688/i_reg[3]/Q
                         net (fo=5, routed)           0.059    -0.410    u_analog_top/u_adc_ads8688/u_sample_ads8688/i_reg_n_0_[3]
    SLICE_X10Y111        LUT6 (Prop_lut6_I4_O)        0.064    -0.346 r  u_analog_top/u_adc_ads8688/u_sample_ads8688/i[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.346    u_analog_top/u_adc_ads8688/u_sample_ads8688/i[4]_i_1__3_n_0
    SLICE_X10Y111        FDCE                                         r  u_analog_top/u_adc_ads8688/u_sample_ads8688/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.862    -0.609    u_analog_top/u_adc_ads8688/u_sample_ads8688/clk_out2
    SLICE_X10Y111        FDCE                                         r  u_analog_top/u_adc_ads8688/u_sample_ads8688/i_reg[4]/C
                         clock pessimism              0.033    -0.576    
    SLICE_X10Y111        FDCE (Hold_fdce_C_D)         0.087    -0.489    u_analog_top/u_adc_ads8688/u_sample_ads8688/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    clk_mmcm_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            1.409         10.000      8.592      BUFHCE_X0Y13     clk_mmcm_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X20Y93     sm_rstn_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X5Y108     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X7Y104     u_analog_top/u_delay_cy_32us/cnt_r_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X7Y104     u_analog_top/u_delay_cy_32us/cnt_r_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X7Y103     u_analog_top/u_delay_cy_32us/cnt_r_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X7Y100     u_analog_top/u_delay_cy_32us/cnt_r_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X7Y103     u_analog_top/u_delay_cy_32us/cnt_r_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X5Y108     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X7Y104     u_analog_top/u_delay_cy_32us/cnt_r_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X7Y104     u_analog_top/u_delay_cy_32us/cnt_r_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X7Y103     u_analog_top/u_delay_cy_32us/cnt_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X7Y100     u_analog_top/u_delay_cy_32us/cnt_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X7Y103     u_analog_top/u_delay_cy_32us/cnt_r_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X7Y102     u_analog_top/u_delay_cy_32us/cnt_r_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X7Y110     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X7Y110     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X8Y111     u_analog_top/u_adc_ads8688/u_sample_ads8688/ticks_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X21Y93     FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X20Y93     FSM_onehot_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X20Y93     FSM_onehot_cs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X20Y93     FSM_onehot_cs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X20Y93     sm_rstn_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X9Y96      u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X9Y96      u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X6Y96      u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X8Y95      u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X6Y96      u_analog_top/u_dac_ad5676/u_initial_ad5676/data_in_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    clk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/dly_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.359ns (12.338%)  route 2.551ns (87.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.173     0.888    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X21Y69         FDRE                                         r  u_fifo_wr/dly_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.496     3.533    u_fifo_wr/clk_out1
    SLICE_X21Y69         FDRE                                         r  u_fifo_wr/dly_cnt_reg[0]/C
                         clock pessimism             -0.836     2.697    
                         clock uncertainty           -0.186     2.510    
    SLICE_X21Y69         FDRE (Setup_fdre_C_R)       -0.304     2.206    u_fifo_wr/dly_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.206    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.359ns (12.338%)  route 2.551ns (87.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.173     0.888    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X20Y69         FDSE                                         r  u_fifo_wr/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.496     3.533    u_fifo_wr/clk_out1
    SLICE_X20Y69         FDSE                                         r  u_fifo_wr/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.836     2.697    
                         clock uncertainty           -0.186     2.510    
    SLICE_X20Y69         FDSE (Setup_fdse_C_S)       -0.281     2.229    u_fifo_wr/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.229    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.359ns (12.338%)  route 2.551ns (87.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.173     0.888    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X20Y69         FDRE                                         r  u_fifo_wr/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.496     3.533    u_fifo_wr/clk_out1
    SLICE_X20Y69         FDRE                                         r  u_fifo_wr/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.836     2.697    
                         clock uncertainty           -0.186     2.510    
    SLICE_X20Y69         FDRE (Setup_fdre_C_R)       -0.281     2.229    u_fifo_wr/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.229    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.359ns (12.338%)  route 2.551ns (87.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.173     0.888    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X20Y69         FDRE                                         r  u_fifo_wr/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.496     3.533    u_fifo_wr/clk_out1
    SLICE_X20Y69         FDRE                                         r  u_fifo_wr/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.836     2.697    
                         clock uncertainty           -0.186     2.510    
    SLICE_X20Y69         FDRE (Setup_fdre_C_R)       -0.281     2.229    u_fifo_wr/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.229    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.359ns (12.338%)  route 2.551ns (87.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.173     0.888    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X20Y69         FDRE                                         r  u_fifo_wr/fifo_wr_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.496     3.533    u_fifo_wr/clk_out1
    SLICE_X20Y69         FDRE                                         r  u_fifo_wr/fifo_wr_en_reg/C
                         clock pessimism             -0.836     2.697    
                         clock uncertainty           -0.186     2.510    
    SLICE_X20Y69         FDRE (Setup_fdre_C_R)       -0.281     2.229    u_fifo_wr/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                          2.229    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/dly_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.359ns (12.498%)  route 2.513ns (87.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.135     0.850    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X21Y68         FDRE                                         r  u_fifo_wr/dly_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.496     3.533    u_fifo_wr/clk_out1
    SLICE_X21Y68         FDRE                                         r  u_fifo_wr/dly_cnt_reg[1]/C
                         clock pessimism             -0.836     2.697    
                         clock uncertainty           -0.186     2.510    
    SLICE_X21Y68         FDRE (Setup_fdre_C_R)       -0.304     2.206    u_fifo_wr/dly_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.206    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/dly_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.359ns (12.498%)  route 2.513ns (87.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.135     0.850    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X21Y68         FDRE                                         r  u_fifo_wr/dly_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.496     3.533    u_fifo_wr/clk_out1
    SLICE_X21Y68         FDRE                                         r  u_fifo_wr/dly_cnt_reg[2]/C
                         clock pessimism             -0.836     2.697    
                         clock uncertainty           -0.186     2.510    
    SLICE_X21Y68         FDRE (Setup_fdre_C_R)       -0.304     2.206    u_fifo_wr/dly_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.206    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/dly_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.359ns (12.498%)  route 2.513ns (87.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.135     0.850    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X21Y68         FDRE                                         r  u_fifo_wr/dly_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.496     3.533    u_fifo_wr/clk_out1
    SLICE_X21Y68         FDRE                                         r  u_fifo_wr/dly_cnt_reg[3]/C
                         clock pessimism             -0.836     2.697    
                         clock uncertainty           -0.186     2.510    
    SLICE_X21Y68         FDRE (Setup_fdre_C_R)       -0.304     2.206    u_fifo_wr/dly_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.206    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.359ns (13.815%)  route 2.240ns (86.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        1.861     0.576    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X24Y70         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.491     3.528    u_fifo_wr/clk_out1
    SLICE_X24Y70         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[10]/C
                         clock pessimism             -0.836     2.692    
                         clock uncertainty           -0.186     2.505    
    SLICE_X24Y70         FDRE (Setup_fdre_C_R)       -0.304     2.201    u_fifo_wr/fifo_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                          2.201    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fifo_wr/fifo_wr_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.359ns (13.815%)  route 2.240ns (86.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 f  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 r  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        1.861     0.576    u_fifo_wr/fifo_wr_en_reg_0
    SLICE_X24Y70         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.491     3.528    u_fifo_wr/clk_out1
    SLICE_X24Y70         FDRE                                         r  u_fifo_wr/fifo_wr_data_reg[11]/C
                         clock pessimism             -0.836     2.692    
                         clock uncertainty           -0.186     2.505    
    SLICE_X24Y70         FDRE (Setup_fdre_C_R)       -0.304     2.201    u_fifo_wr/fifo_wr_data_reg[11]
  -------------------------------------------------------------------
                         required time                          2.201    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  1.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ifc_top/sw_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.107ns (16.589%)  route 0.538ns (83.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.686    -0.531    u_ifc_top/clk_out2
    SLICE_X14Y79         FDRE                                         r  u_ifc_top/sw_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.107    -0.424 r  u_ifc_top/sw_rst_n_reg/Q
                         net (fo=1, routed)           0.538     0.114    u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]_1[0]
    SLICE_X18Y83         FDCE                                         r  u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.928    -0.543    u_ifc_top/u_get_signal_edge_sw/clk_out1
    SLICE_X18Y83         FDCE                                         r  u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.218    
                         clock uncertainty            0.186    -0.032    
    SLICE_X18Y83         FDCE (Hold_fdce_C_D)         0.001    -0.031    u_ifc_top/u_get_signal_edge_sw/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer1/clk_o5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.100ns (14.583%)  route 0.586ns (85.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.686    -0.531    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X33Y90         FDRE                                         r  u_ifc_top/u_sample_timer1/clk_o5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  u_ifc_top/u_sample_timer1/clk_o5_reg/Q
                         net (fo=2, routed)           0.586     0.154    u_ifc_top/u_get_signal_edge_clko5/D[0]
    SLICE_X26Y84         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    u_ifc_top/u_get_signal_edge_clko5/clk_out1
    SLICE_X26Y84         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.222    
                         clock uncertainty            0.186    -0.036    
    SLICE_X26Y84         FDCE (Hold_fdce_C_D)         0.038     0.002    u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer2/clk_o5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.359%)  route 0.596ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.688    -0.529    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X26Y88         FDRE                                         r  u_ifc_top/u_sample_timer2/clk_o5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  u_ifc_top/u_sample_timer2/clk_o5_reg/Q
                         net (fo=2, routed)           0.596     0.167    u_ifc_top/u_get_signal_edge_clk_sencond/D[0]
    SLICE_X26Y85         FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.925    -0.546    u_ifc_top/u_get_signal_edge_clk_sencond/clk_out1
    SLICE_X26Y85         FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.221    
                         clock uncertainty            0.186    -0.035    
    SLICE_X26Y85         FDCE (Hold_fdce_C_D)         0.040     0.005    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/delay_flag2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.146ns (19.378%)  route 0.607ns (80.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.686    -0.531    u_ifc_top/clk_out2
    SLICE_X16Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y79         FDRE (Prop_fdre_C_Q)         0.118    -0.413 r  u_ifc_top/FSM_onehot_cs_reg[2]/Q
                         net (fo=5, routed)           0.607     0.194    u_ifc_top/FSM_onehot_cs_reg_n_0_[2]
    SLICE_X16Y81         LUT6 (Prop_lut6_I5_O)        0.028     0.222 r  u_ifc_top/delay_flag2_i_1/O
                         net (fo=1, routed)           0.000     0.222    u_ifc_top/delay_flag2_i_1_n_0
    SLICE_X16Y81         FDRE                                         r  u_ifc_top/delay_flag2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.926    -0.545    u_ifc_top/clk_out1
    SLICE_X16Y81         FDRE                                         r  u_ifc_top/delay_flag2_reg/C
                         clock pessimism              0.325    -0.220    
                         clock uncertainty            0.186    -0.034    
    SLICE_X16Y81         FDRE (Hold_fdre_C_D)         0.087     0.053    u_ifc_top/delay_flag2_reg
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.100ns (14.197%)  route 0.604ns (85.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.686    -0.531    u_ifc_top/clk_out2
    SLICE_X13Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  u_ifc_top/FSM_onehot_cs_reg[5]/Q
                         net (fo=8, routed)           0.604     0.173    u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]_0[0]
    SLICE_X16Y78         FDCE                                         r  u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.923    -0.548    u_ifc_top/u_get_signal_edge_write_st/clk_out1
    SLICE_X16Y78         FDCE                                         r  u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.223    
                         clock uncertainty            0.186    -0.037    
    SLICE_X16Y78         FDCE (Hold_fdce_C_D)         0.037     0.000    u_ifc_top/u_get_signal_edge_write_st/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.118ns (16.516%)  route 0.596ns (83.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.686    -0.531    u_ifc_top/clk_out2
    SLICE_X16Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y79         FDRE (Prop_fdre_C_Q)         0.118    -0.413 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=10, routed)          0.596     0.183    u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]_1[0]
    SLICE_X19Y78         FDCE                                         r  u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.923    -0.548    u_ifc_top/u_get_signal_edge_read_st/clk_out1
    SLICE_X19Y78         FDCE                                         r  u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.223    
                         clock uncertainty            0.186    -0.037    
    SLICE_X19Y78         FDCE (Hold_fdce_C_D)         0.038     0.001    u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_ifc_top/u_sample_timer1/clk_o1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.100ns (13.365%)  route 0.648ns (86.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.724    -0.493    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X5Y87          FDCE                                         r  u_ifc_top/u_sample_timer1/clk_o1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.100    -0.393 r  u_ifc_top/u_sample_timer1/clk_o1_reg/Q
                         net (fo=3, routed)           0.648     0.255    u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]_1[0]
    SLICE_X17Y87         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.931    -0.540    u_ifc_top/u_get_signal_edge_clko1/clk_out1
    SLICE_X17Y87         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.215    
                         clock uncertainty            0.186    -0.029    
    SLICE_X17Y87         FDCE (Hold_fdce_C_D)         0.041     0.012    u_ifc_top/u_get_signal_edge_clko1/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.128ns (14.721%)  route 0.742ns (85.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.686    -0.531    u_ifc_top/clk_out2
    SLICE_X13Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  u_ifc_top/FSM_onehot_cs_reg[5]/Q
                         net (fo=8, routed)           0.355    -0.076    u_ifc_top/u_delay_cy_cs_pe_1/Q[0]
    SLICE_X18Y79         LUT3 (Prop_lut3_I2_O)        0.028    -0.048 r  u_ifc_top/u_delay_cy_cs_pe_1/pi[15]_i_5/O
                         net (fo=2, routed)           0.387     0.338    u_ifc_top/u_delay_cy_checksum_w_1cy/signal_in025_out
    SLICE_X16Y77         SRL16E                                       r  u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.922    -0.549    u_ifc_top/u_delay_cy_checksum_w_1cy/clk_out1
    SLICE_X16Y77         SRL16E                                       r  u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0/CLK
                         clock pessimism              0.325    -0.224    
                         clock uncertainty            0.186    -0.038    
    SLICE_X16Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.061    u_ifc_top/u_delay_cy_checksum_w_1cy/prev_data_reg[1]_srl2_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_0
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/pi_reg[0]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.174ns (20.383%)  route 0.680ns (79.617%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.686    -0.531    u_ifc_top/clk_out2
    SLICE_X16Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y79         FDRE (Prop_fdre_C_Q)         0.118    -0.413 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=10, routed)          0.297    -0.116    u_ifc_top/u_get_signal_edge_cs/prev_data_reg[3]_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_2[0]
    SLICE_X20Y79         LUT5 (Prop_lut5_I3_O)        0.028    -0.088 r  u_ifc_top/u_get_signal_edge_cs/pi[15]_i_3/O
                         net (fo=1, routed)           0.128     0.040    u_ifc_top/u_get_signal_edge_cs/pi[15]_i_3_n_0
    SLICE_X20Y77         LUT6 (Prop_lut6_I0_O)        0.028     0.068 r  u_ifc_top/u_get_signal_edge_cs/pi[15]_i_1/O
                         net (fo=21, routed)          0.255     0.322    u_ifc_top/u_get_signal_edge_cs_n_7
    SLICE_X28Y76         FDCE                                         r  u_ifc_top/pi_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.914    -0.557    u_ifc_top/clk_out1
    SLICE_X28Y76         FDCE                                         r  u_ifc_top/pi_reg[0]_rep/C
                         clock pessimism              0.325    -0.232    
                         clock uncertainty            0.186    -0.046    
    SLICE_X28Y76         FDCE (Hold_fdce_C_CE)        0.010    -0.036    u_ifc_top/pi_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u_ifc_top/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/pi_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.174ns (20.383%)  route 0.680ns (79.617%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.686    -0.531    u_ifc_top/clk_out2
    SLICE_X16Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y79         FDRE (Prop_fdre_C_Q)         0.118    -0.413 r  u_ifc_top/FSM_onehot_cs_reg[6]/Q
                         net (fo=10, routed)          0.297    -0.116    u_ifc_top/u_get_signal_edge_cs/prev_data_reg[3]_u_ifc_top_u_delay_cy_cs_5_prev_data_reg_c_2[0]
    SLICE_X20Y79         LUT5 (Prop_lut5_I3_O)        0.028    -0.088 r  u_ifc_top/u_get_signal_edge_cs/pi[15]_i_3/O
                         net (fo=1, routed)           0.128     0.040    u_ifc_top/u_get_signal_edge_cs/pi[15]_i_3_n_0
    SLICE_X20Y77         LUT6 (Prop_lut6_I0_O)        0.028     0.068 r  u_ifc_top/u_get_signal_edge_cs/pi[15]_i_1/O
                         net (fo=21, routed)          0.255     0.322    u_ifc_top/u_get_signal_edge_cs_n_7
    SLICE_X28Y76         FDCE                                         r  u_ifc_top/pi_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.914    -0.557    u_ifc_top/clk_out1
    SLICE_X28Y76         FDCE                                         r  u_ifc_top/pi_reg[0]_rep__0/C
                         clock pessimism              0.325    -0.232    
                         clock uncertainty            0.186    -0.046    
    SLICE_X28Y76         FDCE (Hold_fdce_C_CE)        0.010    -0.036    u_ifc_top/pi_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.038ns  (logic 1.360ns (33.680%)  route 2.678ns (66.320%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.631     7.004    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.496     8.533    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y95         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[53]/C
                         clock pessimism             -0.836     7.697    
                         clock uncertainty           -0.186     7.510    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.304     7.206    u_ifc_top/u_sample_timer1/i5_reg[53]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.038ns  (logic 1.360ns (33.680%)  route 2.678ns (66.320%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.631     7.004    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.496     8.533    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y95         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[54]/C
                         clock pessimism             -0.836     7.697    
                         clock uncertainty           -0.186     7.510    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.304     7.206    u_ifc_top/u_sample_timer1/i5_reg[54]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.038ns  (logic 1.360ns (33.680%)  route 2.678ns (66.320%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.631     7.004    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.496     8.533    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y95         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[55]/C
                         clock pessimism             -0.836     7.697    
                         clock uncertainty           -0.186     7.510    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.304     7.206    u_ifc_top/u_sample_timer1/i5_reg[55]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.038ns  (logic 1.360ns (33.680%)  route 2.678ns (66.320%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.631     7.004    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.496     8.533    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y95         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[56]/C
                         clock pessimism             -0.836     7.697    
                         clock uncertainty           -0.186     7.510    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.304     7.206    u_ifc_top/u_sample_timer1/i5_reg[56]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.026ns  (logic 1.360ns (33.780%)  route 2.666ns (66.220%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.619     6.992    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.496     8.533    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y96         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[57]/C
                         clock pessimism             -0.836     7.697    
                         clock uncertainty           -0.186     7.510    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.304     7.206    u_ifc_top/u_sample_timer1/i5_reg[57]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.026ns  (logic 1.360ns (33.780%)  route 2.666ns (66.220%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.619     6.992    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.496     8.533    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y96         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[58]/C
                         clock pessimism             -0.836     7.697    
                         clock uncertainty           -0.186     7.510    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.304     7.206    u_ifc_top/u_sample_timer1/i5_reg[58]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.026ns  (logic 1.360ns (33.780%)  route 2.666ns (66.220%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.619     6.992    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.496     8.533    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y96         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[59]/C
                         clock pessimism             -0.836     7.697    
                         clock uncertainty           -0.186     7.510    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.304     7.206    u_ifc_top/u_sample_timer1/i5_reg[59]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.026ns  (logic 1.360ns (33.780%)  route 2.666ns (66.220%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.619     6.992    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.496     8.533    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y96         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[60]/C
                         clock pessimism             -0.836     7.697    
                         clock uncertainty           -0.186     7.510    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.304     7.206    u_ifc_top/u_sample_timer1/i5_reg[60]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.997ns  (logic 1.360ns (34.028%)  route 2.637ns (65.972%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.590     6.963    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.491     8.528    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y85         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[16]/C
                         clock pessimism             -0.836     7.692    
                         clock uncertainty           -0.186     7.505    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.304     7.201    u_ifc_top/u_sample_timer1/i5_reg[16]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.992ns  (logic 1.360ns (34.072%)  route 2.632ns (65.928%))
  Logic Levels:           11  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     5.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     6.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -0.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.130     1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.630     2.966    u_ifc_top/clk_out1
    SLICE_X33Y86         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.223     3.189 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[6]/Q
                         net (fo=5, routed)           0.369     3.558    u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg_n_0_[6]
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.601 r  u_ifc_top/us_cnt[15]_i_64/O
                         net (fo=3, routed)           0.194     3.795    u_ifc_top/us_cnt[15]_i_64_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.838 r  u_ifc_top/us_cnt[15]_i_65/O
                         net (fo=18, routed)          0.396     4.234    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_0
    SLICE_X35Y88         LUT4 (Prop_lut4_I0_O)        0.043     4.277 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_74/O
                         net (fo=1, routed)           0.000     4.277    u_ifc_top/u_sample_timer1/us_cnt[15]_i_74_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.544 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_59_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.597 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     4.597    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_51_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.674 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_45/CO[1]
                         net (fo=1, routed)           0.407     5.081    u_ifc_top/u_sample_timer1/ns_cnt4
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.122     5.203 r  u_ifc_top/u_sample_timer1/us_cnt[15]_i_39/O
                         net (fo=1, routed)           0.000     5.203    u_ifc_top/u_sample_timer1/us_cnt[15]_i_39_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.449 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.449    u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.525 r  u_ifc_top/u_sample_timer1/us_cnt_reg[15]_i_12/CO[1]
                         net (fo=8, routed)           0.346     5.871    u_ifc_top/u_sample_timer1/ns_cnt13_in
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_ifc_top/u_sample_timer1/i5[15]_i_5/O
                         net (fo=2, routed)           0.335     6.330    u_ifc_top/u_sample_timer1/i5[15]_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.373 r  u_ifc_top/u_sample_timer1/i5[63]_i_1/O
                         net (fo=48, routed)          0.584     6.957    u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.494     8.531    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X37Y91         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[37]/C
                         clock pessimism             -0.836     7.695    
                         clock uncertainty           -0.186     7.508    
    SLICE_X37Y91         FDRE (Setup_fdre_C_R)       -0.304     7.204    u_ifc_top/u_sample_timer1/i5_reg[37]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.157ns (22.974%)  route 0.526ns (77.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.683    -0.534    u_ifc_top/clk_out1
    SLICE_X32Y85         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091    -0.443 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/Q
                         net (fo=25, routed)          0.526     0.083    u_ifc_top/u_sample_timer1/Q[9]
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.066     0.149 r  u_ifc_top/u_sample_timer1/i5[5]_i_1/O
                         net (fo=1, routed)           0.000     0.149    u_ifc_top/u_sample_timer1/i5[5]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.926    -0.545    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X32Y90         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[5]/C
                         clock pessimism              0.325    -0.220    
                         clock uncertainty            0.186    -0.034    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.060     0.026    u_ifc_top/u_sample_timer1/i5_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.157ns (22.900%)  route 0.529ns (77.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.683    -0.534    u_ifc_top/clk_out1
    SLICE_X32Y85         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.091    -0.443 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[10]/Q
                         net (fo=25, routed)          0.529     0.085    u_ifc_top/u_sample_timer1/Q[9]
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.066     0.151 r  u_ifc_top/u_sample_timer1/i5[1]_i_1/O
                         net (fo=1, routed)           0.000     0.151    u_ifc_top/u_sample_timer1/i5[1]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.926    -0.545    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X32Y90         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[1]/C
                         clock pessimism              0.325    -0.220    
                         clock uncertainty            0.186    -0.034    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.060     0.026    u_ifc_top/u_sample_timer1/i5_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.128ns (18.340%)  route 0.570ns (81.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.684    -0.533    u_ifc_top/clk_out1
    SLICE_X30Y84         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.100    -0.433 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.570     0.137    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.028     0.165 r  u_ifc_top/u_sample_timer1/i5[13]_i_1/O
                         net (fo=1, routed)           0.000     0.165    u_ifc_top/u_sample_timer1/i5[13]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.923    -0.548    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X36Y88         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[13]/C
                         clock pessimism              0.325    -0.223    
                         clock uncertainty            0.186    -0.037    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.061     0.024    u_ifc_top/u_sample_timer1/i5_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.128ns (18.316%)  route 0.571ns (81.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.684    -0.533    u_ifc_top/clk_out1
    SLICE_X30Y84         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.100    -0.433 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.571     0.138    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X36Y89         LUT6 (Prop_lut6_I2_O)        0.028     0.166 r  u_ifc_top/u_sample_timer1/i5[14]_i_1/O
                         net (fo=1, routed)           0.000     0.166    u_ifc_top/u_sample_timer1/i5[14]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.923    -0.548    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X36Y89         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[14]/C
                         clock pessimism              0.325    -0.223    
                         clock uncertainty            0.186    -0.037    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.060     0.023    u_ifc_top/u_sample_timer1/i5_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.128ns (18.298%)  route 0.572ns (81.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.684    -0.533    u_ifc_top/clk_out1
    SLICE_X30Y84         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.100    -0.433 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.572     0.138    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X36Y89         LUT6 (Prop_lut6_I2_O)        0.028     0.166 r  u_ifc_top/u_sample_timer1/i5[3]_i_1/O
                         net (fo=1, routed)           0.000     0.166    u_ifc_top/u_sample_timer1/i5[3]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.923    -0.548    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X36Y89         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[3]/C
                         clock pessimism              0.325    -0.223    
                         clock uncertainty            0.186    -0.037    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.060     0.023    u_ifc_top/u_sample_timer1/i5_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.141%)  route 0.578ns (81.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.684    -0.533    u_ifc_top/clk_out1
    SLICE_X30Y84         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.100    -0.433 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.578     0.144    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X36Y90         LUT6 (Prop_lut6_I2_O)        0.028     0.172 r  u_ifc_top/u_sample_timer1/i5[6]_i_1/O
                         net (fo=1, routed)           0.000     0.172    u_ifc_top/u_sample_timer1/i5[6]_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.924    -0.547    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X36Y90         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[6]/C
                         clock pessimism              0.325    -0.222    
                         clock uncertainty            0.186    -0.036    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.061     0.025    u_ifc_top/u_sample_timer1/i5_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.128ns (17.347%)  route 0.610ns (82.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.684    -0.533    u_ifc_top/clk_out1
    SLICE_X30Y84         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.100    -0.433 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.610     0.177    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.028     0.205 r  u_ifc_top/u_sample_timer1/i5[11]_i_1/O
                         net (fo=1, routed)           0.000     0.205    u_ifc_top/u_sample_timer1/i5[11]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.922    -0.549    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X38Y90         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[11]/C
                         clock pessimism              0.325    -0.224    
                         clock uncertainty            0.186    -0.038    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.087     0.049    u_ifc_top/u_sample_timer1/i5_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.181%)  route 0.617ns (82.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.686    -0.531    u_ifc_top/clk_out1
    SLICE_X17Y79         FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDCE (Prop_fdce_C_Q)         0.100    -0.431 r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/Q
                         net (fo=8, routed)           0.617     0.186    u_ifc_top/hs_read
    SLICE_X16Y79         LUT5 (Prop_lut5_I3_O)        0.028     0.214 r  u_ifc_top/FSM_onehot_cs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.214    u_ifc_top/FSM_onehot_cs[6]_i_1_n_0
    SLICE_X16Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.924    -0.547    u_ifc_top/clk_out2
    SLICE_X16Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[6]/C
                         clock pessimism              0.325    -0.222    
                         clock uncertainty            0.186    -0.036    
    SLICE_X16Y79         FDRE (Hold_fdre_C_D)         0.087     0.051    u_ifc_top/FSM_onehot_cs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/u_sample_timer1/i5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.128ns (17.209%)  route 0.616ns (82.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.684    -0.533    u_ifc_top/clk_out1
    SLICE_X30Y84         FDCE                                         r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.100    -0.433 r  u_ifc_top/FPGA_APP_SCOPE_SAMPLING_reg[11]/Q
                         net (fo=27, routed)          0.616     0.183    u_ifc_top/u_sample_timer1/Q[10]
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.028     0.211 r  u_ifc_top/u_sample_timer1/i5[10]_i_1/O
                         net (fo=1, routed)           0.000     0.211    u_ifc_top/u_sample_timer1/i5[10]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.923    -0.548    u_ifc_top/u_sample_timer1/clk_out2
    SLICE_X36Y88         FDRE                                         r  u_ifc_top/u_sample_timer1/i5_reg[10]/C
                         clock pessimism              0.325    -0.223    
                         clock uncertainty            0.186    -0.037    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.060     0.023    u_ifc_top/u_sample_timer1/i5_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ifc_top/FSM_onehot_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.180%)  route 0.617ns (82.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.686    -0.531    u_ifc_top/clk_out1
    SLICE_X17Y79         FDCE                                         r  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDCE (Prop_fdce_C_Q)         0.100    -0.431 f  u_ifc_top/FPGA_HANDSHAKE_CHANNEL0_reg[1]/Q
                         net (fo=8, routed)           0.617     0.186    u_ifc_top/hs_read
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.028     0.214 r  u_ifc_top/FSM_onehot_cs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.214    u_ifc_top/FSM_onehot_cs[5]_i_1_n_0
    SLICE_X13Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.925    -0.546    u_ifc_top/clk_out2
    SLICE_X13Y79         FDRE                                         r  u_ifc_top/FSM_onehot_cs_reg[5]/C
                         clock pessimism              0.325    -0.221    
                         clock uncertainty            0.186    -0.035    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.060     0.025    u_ifc_top/FSM_onehot_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[17][15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.359ns (10.126%)  route 3.186ns (89.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 3.456 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.808     1.523    u_ifc_top/sm_rstn_reg
    SLICE_X54Y78         FDCE                                         f  u_ifc_top/data_period_reg[17][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.419     3.456    u_ifc_top/clk_out1
    SLICE_X54Y78         FDCE                                         r  u_ifc_top/data_period_reg[17][15]/C
                         clock pessimism             -0.836     2.620    
                         clock uncertainty           -0.186     2.433    
    SLICE_X54Y78         FDCE (Recov_fdce_C_CLR)     -0.154     2.279    u_ifc_top/data_period_reg[17][15]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[43][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.359ns (10.098%)  route 3.196ns (89.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 3.525 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.818     1.533    u_ifc_top/sm_rstn_reg
    SLICE_X40Y65         FDCE                                         f  u_ifc_top/data_period_reg[43][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.488     3.525    u_ifc_top/clk_out1
    SLICE_X40Y65         FDCE                                         r  u_ifc_top/data_period_reg[43][13]/C
                         clock pessimism             -0.836     2.689    
                         clock uncertainty           -0.186     2.502    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.212     2.290    u_ifc_top/data_period_reg[43][13]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[43][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.359ns (10.098%)  route 3.196ns (89.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 3.525 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.818     1.533    u_ifc_top/sm_rstn_reg
    SLICE_X40Y65         FDCE                                         f  u_ifc_top/data_period_reg[43][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.488     3.525    u_ifc_top/clk_out1
    SLICE_X40Y65         FDCE                                         r  u_ifc_top/data_period_reg[43][6]/C
                         clock pessimism             -0.836     2.689    
                         clock uncertainty           -0.186     2.502    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.212     2.290    u_ifc_top/data_period_reg[43][6]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[43][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.359ns (10.098%)  route 3.196ns (89.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 3.525 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.818     1.533    u_ifc_top/sm_rstn_reg
    SLICE_X40Y65         FDCE                                         f  u_ifc_top/data_period_reg[43][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.488     3.525    u_ifc_top/clk_out1
    SLICE_X40Y65         FDCE                                         r  u_ifc_top/data_period_reg[43][8]/C
                         clock pessimism             -0.836     2.689    
                         clock uncertainty           -0.186     2.502    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.212     2.290    u_ifc_top/data_period_reg[43][8]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[42][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.359ns (10.104%)  route 3.194ns (89.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 3.525 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.816     1.531    u_ifc_top/sm_rstn_reg
    SLICE_X41Y65         FDCE                                         f  u_ifc_top/data_period_reg[42][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.488     3.525    u_ifc_top/clk_out1
    SLICE_X41Y65         FDCE                                         r  u_ifc_top/data_period_reg[42][8]/C
                         clock pessimism             -0.836     2.689    
                         clock uncertainty           -0.186     2.502    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.212     2.290    u_ifc_top/data_period_reg[42][8]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[16][12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.359ns (10.365%)  route 3.105ns (89.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 3.454 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.726     1.441    u_ifc_top/sm_rstn_reg
    SLICE_X53Y74         FDCE                                         f  u_ifc_top/data_period_reg[16][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.417     3.454    u_ifc_top/clk_out1
    SLICE_X53Y74         FDCE                                         r  u_ifc_top/data_period_reg[16][12]/C
                         clock pessimism             -0.836     2.618    
                         clock uncertainty           -0.186     2.431    
    SLICE_X53Y74         FDCE (Recov_fdce_C_CLR)     -0.212     2.219    u_ifc_top/data_period_reg[16][12]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[16][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.359ns (10.365%)  route 3.105ns (89.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 3.454 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.726     1.441    u_ifc_top/sm_rstn_reg
    SLICE_X53Y74         FDCE                                         f  u_ifc_top/data_period_reg[16][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.417     3.454    u_ifc_top/clk_out1
    SLICE_X53Y74         FDCE                                         r  u_ifc_top/data_period_reg[16][1]/C
                         clock pessimism             -0.836     2.618    
                         clock uncertainty           -0.186     2.431    
    SLICE_X53Y74         FDCE (Recov_fdce_C_CLR)     -0.212     2.219    u_ifc_top/data_period_reg[16][1]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[34][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.359ns (10.252%)  route 3.143ns (89.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.765     1.480    u_ifc_top/sm_rstn_reg
    SLICE_X36Y65         FDCE                                         f  u_ifc_top/data_period_reg[34][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.490     3.527    u_ifc_top/clk_out1
    SLICE_X36Y65         FDCE                                         r  u_ifc_top/data_period_reg[34][13]/C
                         clock pessimism             -0.836     2.691    
                         clock uncertainty           -0.186     2.504    
    SLICE_X36Y65         FDCE (Recov_fdce_C_CLR)     -0.212     2.292    u_ifc_top/data_period_reg[34][13]
  -------------------------------------------------------------------
                         required time                          2.292    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[19][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.359ns (10.293%)  route 3.129ns (89.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 3.457 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.750     1.466    u_ifc_top/sm_rstn_reg
    SLICE_X52Y71         FDCE                                         f  u_ifc_top/data_period_reg[19][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.420     3.457    u_ifc_top/clk_out1
    SLICE_X52Y71         FDCE                                         r  u_ifc_top/data_period_reg[19][1]/C
                         clock pessimism             -0.836     2.621    
                         clock uncertainty           -0.186     2.434    
    SLICE_X52Y71         FDCE (Recov_fdce_C_CLR)     -0.154     2.280    u_ifc_top/data_period_reg[19][1]
  -------------------------------------------------------------------
                         required time                          2.280    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/data_period_reg[32][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.359ns (10.258%)  route 3.141ns (89.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        2.762     1.477    u_ifc_top/sm_rstn_reg
    SLICE_X37Y65         FDCE                                         f  u_ifc_top/data_period_reg[32][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.051 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.005     1.954    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.037 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        1.490     3.527    u_ifc_top/clk_out1
    SLICE_X37Y65         FDCE                                         r  u_ifc_top/data_period_reg[32][13]/C
                         clock pessimism             -0.836     2.691    
                         clock uncertainty           -0.186     2.504    
    SLICE_X37Y65         FDCE (Recov_fdce_C_CLR)     -0.212     2.292    u_ifc_top/data_period_reg[32][13]
  -------------------------------------------------------------------
                         required time                          2.292    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.171ns (21.099%)  route 0.639ns (78.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.422     0.287    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]_0
    SLICE_X26Y85         FDCE                                         f  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.925    -0.546    u_ifc_top/u_get_signal_edge_clk_sencond/clk_out1
    SLICE_X26Y85         FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.221    
                         clock uncertainty            0.186    -0.035    
    SLICE_X26Y85         FDCE (Remov_fdce_C_CLR)     -0.069    -0.104    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/regd_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.171ns (18.942%)  route 0.732ns (81.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.515     0.380    u_ifc_top/sm_rstn_reg
    SLICE_X23Y81         FDCE                                         f  u_ifc_top/regd_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    u_ifc_top/clk_out1
    SLICE_X23Y81         FDCE                                         r  u_ifc_top/regd_reg[12]/C
                         clock pessimism              0.325    -0.222    
                         clock uncertainty            0.186    -0.036    
    SLICE_X23Y81         FDCE (Remov_fdce_C_CLR)     -0.069    -0.105    u_ifc_top/regd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/regd_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.171ns (18.942%)  route 0.732ns (81.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.515     0.380    u_ifc_top/sm_rstn_reg
    SLICE_X23Y81         FDCE                                         f  u_ifc_top/regd_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    u_ifc_top/clk_out1
    SLICE_X23Y81         FDCE                                         r  u_ifc_top/regd_reg[9]/C
                         clock pessimism              0.325    -0.222    
                         clock uncertainty            0.186    -0.036    
    SLICE_X23Y81         FDCE (Remov_fdce_C_CLR)     -0.069    -0.105    u_ifc_top/regd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/scope_data_avl_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.171ns (18.687%)  route 0.744ns (81.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.527     0.392    u_ifc_top/sm_rstn_reg
    SLICE_X26Y84         FDCE                                         f  u_ifc_top/scope_data_avl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    u_ifc_top/clk_out1
    SLICE_X26Y84         FDCE                                         r  u_ifc_top/scope_data_avl_reg/C
                         clock pessimism              0.325    -0.222    
                         clock uncertainty            0.186    -0.036    
    SLICE_X26Y84         FDCE (Remov_fdce_C_CLR)     -0.069    -0.105    u_ifc_top/scope_data_avl_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.171ns (18.687%)  route 0.744ns (81.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.527     0.392    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[0]_0
    SLICE_X26Y84         FDCE                                         f  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    u_ifc_top/u_get_signal_edge_clk_sencond/clk_out1
    SLICE_X26Y84         FDCE                                         r  u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[1]/C
                         clock pessimism              0.325    -0.222    
                         clock uncertainty            0.186    -0.036    
    SLICE_X26Y84         FDCE (Remov_fdce_C_CLR)     -0.069    -0.105    u_ifc_top/u_get_signal_edge_clk_sencond/sig_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.171ns (18.687%)  route 0.744ns (81.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.527     0.392    u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]_0
    SLICE_X26Y84         FDCE                                         f  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    u_ifc_top/u_get_signal_edge_clko5/clk_out1
    SLICE_X26Y84         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]/C
                         clock pessimism              0.325    -0.222    
                         clock uncertainty            0.186    -0.036    
    SLICE_X26Y84         FDCE (Remov_fdce_C_CLR)     -0.069    -0.105    u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.171ns (18.687%)  route 0.744ns (81.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.527     0.392    u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[0]_0
    SLICE_X26Y84         FDCE                                         f  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.924    -0.547    u_ifc_top/u_get_signal_edge_clko5/clk_out1
    SLICE_X26Y84         FDCE                                         r  u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[1]/C
                         clock pessimism              0.325    -0.222    
                         clock uncertainty            0.186    -0.036    
    SLICE_X26Y84         FDCE (Remov_fdce_C_CLR)     -0.069    -0.105    u_ifc_top/u_get_signal_edge_clko5/sig_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/cnt_scope_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.171ns (18.517%)  route 0.752ns (81.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.535     0.400    u_ifc_top/sm_rstn_reg
    SLICE_X27Y83         FDCE                                         f  u_ifc_top/cnt_scope_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.923    -0.548    u_ifc_top/clk_out1
    SLICE_X27Y83         FDCE                                         r  u_ifc_top/cnt_scope_reg[12]/C
                         clock pessimism              0.325    -0.223    
                         clock uncertainty            0.186    -0.037    
    SLICE_X27Y83         FDCE (Remov_fdce_C_CLR)     -0.069    -0.106    u_ifc_top/cnt_scope_reg[12]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/cnt_scope_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.171ns (18.517%)  route 0.752ns (81.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.535     0.400    u_ifc_top/sm_rstn_reg
    SLICE_X27Y83         FDCE                                         f  u_ifc_top/cnt_scope_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.923    -0.548    u_ifc_top/clk_out1
    SLICE_X27Y83         FDCE                                         r  u_ifc_top/cnt_scope_reg[13]/C
                         clock pessimism              0.325    -0.223    
                         clock uncertainty            0.186    -0.037    
    SLICE_X27Y83         FDCE (Remov_fdce_C_CLR)     -0.069    -0.106    u_ifc_top/cnt_scope_reg[13]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/cnt_scope_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.171ns (18.517%)  route 0.752ns (81.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.535     0.400    u_ifc_top/sm_rstn_reg
    SLICE_X27Y83         FDCE                                         f  u_ifc_top/cnt_scope_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1503, routed)        0.923    -0.548    u_ifc_top/clk_out1
    SLICE_X27Y83         FDCE                                         r  u_ifc_top/cnt_scope_reg[14]/C
                         clock pessimism              0.325    -0.223    
                         clock uncertainty            0.186    -0.037    
    SLICE_X27Y83         FDCE (Remov_fdce_C_CLR)     -0.069    -0.106    u_ifc_top/cnt_scope_reg[14]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/en_initial_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.359ns (7.950%)  route 4.157ns (92.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.778     2.493    u_analog_top/u_adc_ads8688/clk_cnt_reg[0]
    SLICE_X12Y113        FDCE                                         f  u_analog_top/u_adc_ads8688/en_initial_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.332     8.369    u_analog_top/u_adc_ads8688/clk_out2
    SLICE_X12Y113        FDCE                                         r  u_analog_top/u_adc_ads8688/en_initial_reg/C
                         clock pessimism             -0.686     7.683    
                         clock uncertainty           -0.066     7.616    
    SLICE_X12Y113        FDCE (Recov_fdce_C_CLR)     -0.187     7.429    u_analog_top/u_adc_ads8688/en_initial_reg
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/FSM_sequential_cs_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.359ns (7.950%)  route 4.157ns (92.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.778     2.493    u_analog_top/u_adc_ads8688/clk_cnt_reg[0]
    SLICE_X12Y113        FDCE                                         f  u_analog_top/u_adc_ads8688/FSM_sequential_cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.332     8.369    u_analog_top/u_adc_ads8688/clk_out2
    SLICE_X12Y113        FDCE                                         r  u_analog_top/u_adc_ads8688/FSM_sequential_cs_reg[1]/C
                         clock pessimism             -0.686     7.683    
                         clock uncertainty           -0.066     7.616    
    SLICE_X12Y113        FDCE (Recov_fdce_C_CLR)     -0.154     7.462    u_analog_top/u_adc_ads8688/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_initial_ads8688/FSM_sequential_cs_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.359ns (7.965%)  route 4.148ns (92.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 8.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.770     2.485    u_analog_top/u_adc_ads8688/u_initial_ads8688/data_in_reg[16]_0
    SLICE_X12Y116        FDCE                                         f  u_analog_top/u_adc_ads8688/u_initial_ads8688/FSM_sequential_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.329     8.366    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X12Y116        FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/FSM_sequential_cs_reg[0]/C
                         clock pessimism             -0.686     7.680    
                         clock uncertainty           -0.066     7.613    
    SLICE_X12Y116        FDCE (Recov_fdce_C_CLR)     -0.154     7.459    u_analog_top/u_adc_ads8688/u_initial_ads8688/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -2.485    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/en_sample_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.359ns (8.103%)  route 4.071ns (91.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.693     2.408    u_analog_top/u_adc_ads8688/clk_cnt_reg[0]
    SLICE_X12Y112        FDCE                                         f  u_analog_top/u_adc_ads8688/en_sample_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.332     8.369    u_analog_top/u_adc_ads8688/clk_out2
    SLICE_X12Y112        FDCE                                         r  u_analog_top/u_adc_ads8688/en_sample_reg/C
                         clock pessimism             -0.686     7.683    
                         clock uncertainty           -0.066     7.616    
    SLICE_X12Y112        FDCE (Recov_fdce_C_CLR)     -0.154     7.462    u_analog_top/u_adc_ads8688/en_sample_reg
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -2.408    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_sample_ads8688/isSendCMD_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.359ns (8.103%)  route 4.071ns (91.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.693     2.408    u_analog_top/u_adc_ads8688/u_sample_ads8688/i_reg[6]_0
    SLICE_X12Y112        FDCE                                         f  u_analog_top/u_adc_ads8688/u_sample_ads8688/isSendCMD_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.332     8.369    u_analog_top/u_adc_ads8688/u_sample_ads8688/clk_out2
    SLICE_X12Y112        FDCE                                         r  u_analog_top/u_adc_ads8688/u_sample_ads8688/isSendCMD_reg/C
                         clock pessimism             -0.686     7.683    
                         clock uncertainty           -0.066     7.616    
    SLICE_X12Y112        FDCE (Recov_fdce_C_CLR)     -0.154     7.462    u_analog_top/u_adc_ads8688/u_sample_ads8688/isSendCMD_reg
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -2.408    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.359ns (8.292%)  route 3.970ns (91.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 8.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.592     2.307    u_analog_top/u_adc_ads8688/u_initial_ads8688/data_in_reg[16]_0
    SLICE_X11Y116        FDCE                                         f  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.330     8.367    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X11Y116        FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[13]/C
                         clock pessimism             -0.686     7.681    
                         clock uncertainty           -0.066     7.614    
    SLICE_X11Y116        FDCE (Recov_fdce_C_CLR)     -0.212     7.402    u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[13]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.359ns (8.292%)  route 3.970ns (91.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 8.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.592     2.307    u_analog_top/u_adc_ads8688/u_initial_ads8688/data_in_reg[16]_0
    SLICE_X11Y116        FDCE                                         f  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.330     8.367    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X11Y116        FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[14]/C
                         clock pessimism             -0.686     7.681    
                         clock uncertainty           -0.066     7.614    
    SLICE_X11Y116        FDCE (Recov_fdce_C_CLR)     -0.212     7.402    u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.359ns (8.292%)  route 3.970ns (91.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 8.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.592     2.307    u_analog_top/u_adc_ads8688/u_initial_ads8688/data_in_reg[16]_0
    SLICE_X11Y116        FDCE                                         f  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.330     8.367    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X11Y116        FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[16]/C
                         clock pessimism             -0.686     7.681    
                         clock uncertainty           -0.066     7.614    
    SLICE_X11Y116        FDCE (Recov_fdce_C_CLR)     -0.212     7.402    u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[16]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.359ns (8.292%)  route 3.970ns (91.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 8.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.592     2.307    u_analog_top/u_adc_ads8688/u_initial_ads8688/data_in_reg[16]_0
    SLICE_X11Y116        FDCE                                         f  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.330     8.367    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X11Y116        FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[17]/C
                         clock pessimism             -0.686     7.681    
                         clock uncertainty           -0.066     7.614    
    SLICE_X11Y116        FDCE (Recov_fdce_C_CLR)     -0.212     7.402    u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[17]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.359ns (8.292%)  route 3.970ns (91.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 8.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.130    -3.757    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.664 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.642    -2.022    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.236    -1.786 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.378    -1.408    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.123    -1.285 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        3.592     2.307    u_analog_top/u_adc_ads8688/u_initial_ads8688/data_in_reg[16]_0
    SLICE_X11Y116        FDCE                                         f  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     4.949 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.005     6.954    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.037 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         1.330     8.367    u_analog_top/u_adc_ads8688/u_initial_ads8688/clk_out2
    SLICE_X11Y116        FDCE                                         r  u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[1]/C
                         clock pessimism             -0.686     7.681    
                         clock uncertainty           -0.066     7.614    
    SLICE_X11Y116        FDCE (Recov_fdce_C_CLR)     -0.212     7.402    u_analog_top/u_adc_ads8688/u_initial_ads8688/ticks_reg[1]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  5.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.171ns (34.505%)  route 0.325ns (65.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.107    -0.028    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X23Y91         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.932    -0.539    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X23Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[5]/C
                         clock pessimism              0.046    -0.493    
    SLICE_X23Y91         FDCE (Remov_fdce_C_CLR)     -0.069    -0.562    u_ifc_top/u_sample_timer2/us_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.171ns (31.675%)  route 0.369ns (68.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.152     0.017    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X23Y92         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.932    -0.539    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X23Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[14]/C
                         clock pessimism              0.046    -0.493    
    SLICE_X23Y92         FDCE (Remov_fdce_C_CLR)     -0.069    -0.562    u_ifc_top/u_sample_timer2/us_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.171ns (31.675%)  route 0.369ns (68.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.152     0.017    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X23Y92         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.932    -0.539    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X23Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[15]/C
                         clock pessimism              0.046    -0.493    
    SLICE_X23Y92         FDCE (Remov_fdce_C_CLR)     -0.069    -0.562    u_ifc_top/u_sample_timer2/us_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.171ns (31.675%)  route 0.369ns (68.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.152     0.017    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X23Y92         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.932    -0.539    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X23Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[9]/C
                         clock pessimism              0.046    -0.493    
    SLICE_X23Y92         FDCE (Remov_fdce_C_CLR)     -0.069    -0.562    u_ifc_top/u_sample_timer2/us_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.171ns (30.675%)  route 0.386ns (69.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.169     0.034    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X23Y90         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.932    -0.539    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X23Y90         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[0]/C
                         clock pessimism              0.046    -0.493    
    SLICE_X23Y90         FDCE (Remov_fdce_C_CLR)     -0.069    -0.562    u_ifc_top/u_sample_timer2/us_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.171ns (30.019%)  route 0.399ns (69.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.181     0.046    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X20Y91         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.933    -0.538    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[6]/C
                         clock pessimism              0.028    -0.510    
    SLICE_X20Y91         FDCE (Remov_fdce_C_CLR)     -0.050    -0.560    u_ifc_top/u_sample_timer2/us_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.171ns (30.019%)  route 0.399ns (69.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.181     0.046    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X20Y91         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.933    -0.538    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[7]/C
                         clock pessimism              0.028    -0.510    
    SLICE_X20Y91         FDCE (Remov_fdce_C_CLR)     -0.050    -0.560    u_ifc_top/u_sample_timer2/us_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.171ns (30.019%)  route 0.399ns (69.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.181     0.046    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X20Y91         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.933    -0.538    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y91         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[8]/C
                         clock pessimism              0.028    -0.510    
    SLICE_X20Y91         FDCE (Remov_fdce_C_CLR)     -0.050    -0.560    u_ifc_top/u_sample_timer2/us_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.171ns (28.188%)  route 0.436ns (71.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.218     0.083    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X20Y92         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.933    -0.538    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[10]/C
                         clock pessimism              0.028    -0.510    
    SLICE_X20Y92         FDCE (Remov_fdce_C_CLR)     -0.050    -0.560    u_ifc_top/u_sample_timer2/us_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 sm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ifc_top/u_sample_timer2/us_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.171ns (28.188%)  route 0.436ns (71.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.940    -1.243    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.694    -0.523    clk_100M
    SLICE_X20Y93         FDRE                                         r  sm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_fdre_C_Q)         0.107    -0.416 r  sm_rstn_reg/Q
                         net (fo=27, routed)          0.217    -0.199    u_ifc_top/u_sample_timer1/sm_rstn
    SLICE_X23Y91         LUT2 (Prop_lut2_I0_O)        0.064    -0.135 f  u_ifc_top/u_sample_timer1/checksum[15]_i_3/O
                         net (fo=1771, routed)        0.218     0.083    u_ifc_top/u_sample_timer2/ns_cnt_reg[0]_0
    SLICE_X20Y92         FDCE                                         f  u_ifc_top/u_sample_timer2/us_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  clk_mmcm_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    clk_mmcm_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  clk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.007    -1.501    clk_mmcm_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.471 r  clk_mmcm_0/inst/clkout2_buf/O
                         net (fo=616, routed)         0.933    -0.538    u_ifc_top/u_sample_timer2/clk_out2
    SLICE_X20Y92         FDCE                                         r  u_ifc_top/u_sample_timer2/us_cnt_reg[11]/C
                         clock pessimism              0.028    -0.510    
    SLICE_X20Y92         FDCE (Remov_fdce_C_CLR)     -0.050    -0.560    u_ifc_top/u_sample_timer2/us_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.644    





