git clone --depth 1 --no-tags https://github.com/vidyuthshashidhar/rom-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490828354
git clone --depth 1 --no-tags https://github.com/Midlij/EE354-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490062287
git clone --depth 1 --no-tags https://github.com/Yaoshangshang96/Approx_Mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489864292
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/hls_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488818935
git clone --depth 1 --no-tags https://github.com/Ly403/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488435729
git clone --depth 1 --no-tags https://github.com/kripanshukumar/Sequential--Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489070378
git clone --depth 1 --no-tags https://github.com/bcqsd/verilog_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490111088
git clone --depth 1 --no-tags https://github.com/GaryBlackbourne/logterv-hf-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488603341
git clone --depth 1 --no-tags https://github.com/wyi345/Im.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490454686
git clone --depth 1 --no-tags https://github.com/8G6/test_bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490379516
git clone --depth 1 --no-tags https://github.com/gabriel-pimentel/microwave-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491294671
git clone --depth 1 --no-tags https://github.com/Jade-Lu18/BUShandshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487700360
git clone --depth 1 --no-tags https://github.com/handsomehh/ZJU-Computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488053048
git clone --depth 1 --no-tags https://github.com/AllenDBoston/NB_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489157545
git clone --depth 1 --no-tags https://github.com/JiangJHBoyS/1410932020_20220429.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488884513
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488928326
git clone --depth 1 --no-tags https://github.com/Seif2001/SimpleCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488796809
git clone --depth 1 --no-tags https://github.com/svhum/ltc2308-led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491743060
git clone --depth 1 --no-tags https://github.com/andrewchandlerramirez/Zynq-HCSR04-Disctance-Sensor-Project-with-Interrupts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491333550
git clone --depth 1 --no-tags https://github.com/usmanali-rs/APB_Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491811068
git clone --depth 1 --no-tags https://github.com/qian160/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491872323
git clone --depth 1 --no-tags https://github.com/r1ng0hacking/my_rvcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492821808
git clone --depth 1 --no-tags https://github.com/Jakub-Mroczek/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493083916
git clone --depth 1 --no-tags https://github.com/TzuHaoLi/digital-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493060126
git clone --depth 1 --no-tags https://github.com/AllanRegush/fpga_sr_latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493873115
git clone --depth 1 --no-tags https://github.com/snaketail/Apd_Pulse_detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492772061
git clone --depth 1 --no-tags https://github.com/praveenbr2002/VLSI-Systems-Design-CourseWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493231783
git clone --depth 1 --no-tags https://github.com/masachika-kamada/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493266191
git clone --depth 1 --no-tags https://github.com/ChengHanYeh/hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494256043
git clone --depth 1 --no-tags https://github.com/YunghsiGu/DD_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492096638
git clone --depth 1 --no-tags https://github.com/visionvlsi/yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487913076
git clone --depth 1 --no-tags https://github.com/MohammadTtay/CA_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489340351
git clone --depth 1 --no-tags https://github.com/nmoroze/wavy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490536110
git clone --depth 1 --no-tags https://github.com/Rentao-Wan/Whac-A-Mole-on-basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490516220
git clone --depth 1 --no-tags https://github.com/jassieldeliz/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491135068
git clone --depth 1 --no-tags https://github.com/jonnnhhh/PONG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489484074
git clone --depth 1 --no-tags https://github.com/AkiLin7110/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491457475
git clone --depth 1 --no-tags https://github.com/ygkim912/chipyard-vcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491588830
git clone --depth 1 --no-tags https://github.com/LjBLincoln/ComputerOrganization-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488050493
git clone --depth 1 --no-tags https://github.com/CatMadSan/LAB_DIGITAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488062417
git clone --depth 1 --no-tags https://github.com/PublicRecordOfficeVictoria/V2Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488785857
git clone --depth 1 --no-tags https://github.com/hunson89123/DLDP_Homework4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488583739
git clone --depth 1 --no-tags https://github.com/Jason-Blanda/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488811544
git clone --depth 1 --no-tags https://github.com/Hubert-1102/CS202_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492140037
git clone --depth 1 --no-tags https://github.com/sateigashira/Matrix-Multiplication-in-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492054950
git clone --depth 1 --no-tags https://github.com/JAYJUN0125/Digital-Logio-Design-homework4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490857037
git clone --depth 1 --no-tags https://github.com/arrke/systemy-wbudowane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492471923
git clone --depth 1 --no-tags https://github.com/shiokuo/ca-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487768618
git clone --depth 1 --no-tags https://github.com/Chi-you/FPGA_HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492385624
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/BCM_STDP_USING_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492387936
git clone --depth 1 --no-tags https://github.com/KarinCryptoDev/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492576176
git clone --depth 1 --no-tags https://github.com/YassYe/GoBoardProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493929779
git clone --depth 1 --no-tags https://github.com/TangChiaHui/Homework5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493986620
git clone --depth 1 --no-tags https://github.com/siliconcompiler/caravel_wrapper_heartbeat_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493676583
git clone --depth 1 --no-tags https://github.com/Janavind/sel_set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493851698
git clone --depth 1 --no-tags https://github.com/Tommywei0628/homework5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493909905
git clone --depth 1 --no-tags https://github.com/ChenxiLiao/Counts-up-BCD-to-7-segment-displays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488904210
git clone --depth 1 --no-tags https://github.com/shen1005/BUAA_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490231451
git clone --depth 1 --no-tags https://github.com/s1410932002/BCD_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488544301
git clone --depth 1 --no-tags https://github.com/benginow/verilog_gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489779362
git clone --depth 1 --no-tags https://github.com/rosmarinocc/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491104976
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490863374
git clone --depth 1 --no-tags https://github.com/yyu233/Dual_Core_ML_Accelerator_for_Attention_Mechanism.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490102065
git clone --depth 1 --no-tags https://github.com/jake-ke/caravel_fast_ann_fieldious.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490203627
git clone --depth 1 --no-tags https://github.com/pransin/CompArch-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491770205
git clone --depth 1 --no-tags https://github.com/Ahmed0100/booth_multiplier_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492418553
git clone --depth 1 --no-tags https://github.com/MARTIAN-LY/MartianMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492462267
git clone --depth 1 --no-tags https://github.com/OmarNashat01/AES-Encryption-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490355749
git clone --depth 1 --no-tags https://github.com/AmrMaged-H/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490054677
git clone --depth 1 --no-tags https://github.com/itissalma/FPGA_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491178173
git clone --depth 1 --no-tags https://github.com/Rentao-Wan/snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490521242
git clone --depth 1 --no-tags https://github.com/Abhiram0908/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490659726
git clone --depth 1 --no-tags https://github.com/shbz1998/8-BIT-COUNTER-and-AASD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488028871
git clone --depth 1 --no-tags https://github.com/abedk21/Functional-Hardware-Verification-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488031879
git clone --depth 1 --no-tags https://github.com/Vickyy2525/Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492098646
git clone --depth 1 --no-tags https://github.com/Nick24-fake/handshakes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492691949
git clone --depth 1 --no-tags https://github.com/dev001hajipro/tang_primer_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489566493
git clone --depth 1 --no-tags https://github.com/mohamedibrahem399/Chipions-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490031044
git clone --depth 1 --no-tags https://github.com/L-Aromatario/Frequency-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490728472
git clone --depth 1 --no-tags https://github.com/DylanCoon99/CMPEN-331-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490424763
git clone --depth 1 --no-tags https://github.com/vigneshi5617/Verilog_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492804491
git clone --depth 1 --no-tags https://github.com/s1410932004/hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494120438
git clone --depth 1 --no-tags https://github.com/frankie55688/kiwi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494139725
git clone --depth 1 --no-tags https://github.com/GGN-2015/MIPS-Lite4-Tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493138433
git clone --depth 1 --no-tags https://github.com/Ward-KUL/KUL-DS-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487903004
git clone --depth 1 --no-tags https://github.com/handsomeboy777/bcd_up_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487671667
git clone --depth 1 --no-tags https://github.com/andiconi/LTC2668-LTC2494.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488428927
git clone --depth 1 --no-tags https://github.com/hggmarks/microwave-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488835089
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488806102
git clone --depth 1 --no-tags https://github.com/Avvco/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488964817
git clone --depth 1 --no-tags https://github.com/Wwtfly89/seven_segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488621546
git clone --depth 1 --no-tags https://github.com/s1410932049/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489206900
git clone --depth 1 --no-tags https://github.com/ChengHanYeh/hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489180134
git clone --depth 1 --no-tags https://github.com/ujjainidas/Brobot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489550913
git clone --depth 1 --no-tags https://github.com/HornedHeck/Mithril_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493695400
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/Example_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493196143
git clone --depth 1 --no-tags https://github.com/antroseco/gb3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493212017
