\hypertarget{chip__clocks_8h}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/chip\+\_\+clocks.h File Reference}
\label{chip__clocks_8h}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/chip\+\_\+clocks.\+h@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/chip\+\_\+clocks.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{chip__clocks_8h_a75ba43c0355124bbcb513d55cf8ae541}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+\+M\+A\+SK}(x)~(\char`\"{}\textbackslash{}x03\textbackslash{}x0\+F\textbackslash{}x0\+F\textbackslash{}x0\+F\textbackslash{}x\+FF\char`\"{}\mbox{[}x\mbox{]})
\item 
enum \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga419aa2b9970dcf4930eb44871da9e377}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+IN} \{ \newline
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a6134efd5637fdc35c242ecfdc0cec2cf}{C\+L\+K\+I\+N\+\_\+32K}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a50afa8c84bb94ed370990ec621073aa7}{C\+L\+K\+I\+N\+\_\+\+I\+RC}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a3dc7da7852a27d77d11c1860bb3ea56b}{C\+L\+K\+I\+N\+\_\+\+E\+N\+E\+T\+\_\+\+RX}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a1f916af2e2c92bcc140e2652bcf2ece1}{C\+L\+K\+I\+N\+\_\+\+E\+N\+E\+T\+\_\+\+TX}, 
\newline
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a0289bec93a17591f709150001fecce62}{C\+L\+K\+I\+N\+\_\+\+C\+L\+K\+IN}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377ad9eebe5fb3398ceb6edf19967188be36}{C\+L\+K\+I\+N\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a8819337e544d58840b02418ab417f8d0}{C\+L\+K\+I\+N\+\_\+\+C\+R\+Y\+S\+T\+AL}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a6df7bbb3831ae1c3b2f8a37d73a41235}{C\+L\+K\+I\+N\+\_\+\+U\+S\+B\+P\+LL}, 
\newline
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a203ed75b1f845c88b87432d479dc164b}{C\+L\+K\+I\+N\+\_\+\+A\+U\+D\+I\+O\+P\+LL}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a4484ce25bc8566f811fb8ceff70d341f}{C\+L\+K\+I\+N\+\_\+\+M\+A\+I\+N\+P\+LL}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377adc83ede30d0f962cd2496415a072474d}{C\+L\+K\+I\+N\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377ac793e16d6468d187d7dc97d2274ea09d}{C\+L\+K\+I\+N\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3}, 
\newline
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377ac6ad782c2dbaa12a2c026ae6c628884f}{C\+L\+K\+I\+N\+\_\+\+I\+D\+I\+VA}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377ad4b3bd285e3dfb67cdd1c26313da38f3}{C\+L\+K\+I\+N\+\_\+\+I\+D\+I\+VB}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377ac08cb97457d4de7c50a9d775d26d7dcc}{C\+L\+K\+I\+N\+\_\+\+I\+D\+I\+VC}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a4e433bee2205fdac865a7a9adb94d25a}{C\+L\+K\+I\+N\+\_\+\+I\+D\+I\+VD}, 
\newline
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a2f855e496263ba3d88be98f69cfc5640}{C\+L\+K\+I\+N\+\_\+\+I\+D\+I\+VE}, 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gga419aa2b9970dcf4930eb44871da9e377a01c7e5b28a27ce99a5c68c0f4c701493}{C\+L\+K\+I\+N\+P\+U\+T\+\_\+\+PD}
 \}\begin{DoxyCompactList}\small\item\em C\+GU clock input list These are possible input clocks for the C\+GU and can come from both external (crystal) and internal (P\+LL) sources. These clock inputs can be routed to the base clocks (\hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T}). \end{DoxyCompactList}
\item 
enum \hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+LK} \{ \newline
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a766fdf8a6222d3e98bed1209b3c3b96a}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+A\+FE}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aa20c8737f6538c0bd564d395db4057da}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B0}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0ae5c51bb5d3237a16f4e03467d3851b34}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a78a1bb9487ad822f972be2ed62e80abb}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B1}, 
\newline
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a9bb3ba8123680624ba12b248bee63f75}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0af53372706d0552838022756725d420dc}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+P\+I\+FI}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a5bd3c528026b389412351f51ea489fd1}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aa9bab25d1a445d02a4c2a95098bd8cec}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+RX}, 
\newline
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0afee74a8d47da87f3f828db15b0e9a850}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+TX}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a2279e5c45baf49341425d8a474a0415e}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0adea299e99dca3c2fe173f3a71527d439}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a237391a170ba60f25b1e5c832a636a07}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+CD}, 
\newline
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a886e091475b858dace655e65c7d3b9e5}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a82cb270bbdd9fb7d7344b7518770a655}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+D\+IO}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a17d0496c0bbf1525f4d61f6d85bd7116}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P0}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a01db17912c97361edf417209ed1ff90c}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P1}, 
\newline
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a567e018c31f0a81d9df30e1901392e11}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T0}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a0ac9c1e79b322c5d8002d183e468a9dc}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T1}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a766fe80a33ccd3ff787dbf1d289d810f}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T2}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aa99d450659f2881cc9ba6b6124b90b6d}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T3}, 
\newline
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0abbac0493c44be9cc47f79994766eaf49}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+O\+UT}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aab3dbb34f449964cf5ca5f1089930fea}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0adce9945567b6e909db563e0a52b8633c}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a304eaf2e272b2e02ddd1582736737286}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D6}, 
\newline
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0ac3d8e969b2e6af6b274adbc29b2edc70}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a4e0a711f4bc5d3096e16f8d041adcd5b}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+LL}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a5e2662509a698f6e5d69769469fa7c08}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T0}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a5a3df78ceab8d7a5d2a5909c75a04a16}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T1}, 
\newline
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a4174a4a8b5df9269c2548c2fd1299c2d}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+A\+ST}, 
\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a23998db789e9b873e48dd3c7d3ff0ba6}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+N\+O\+NE} = C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+A\+ST
 \}\begin{DoxyCompactList}\small\item\em C\+GU base clocks C\+GU base clocks are clocks that are associated with a single input clock and are routed out to 1 or more peripherals. For example, the C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+E\+R\+I\+PH clock can be configured to use the C\+L\+K\+I\+N\+\_\+\+M\+A\+I\+N\+P\+LL input clock, which will in turn route that clock to the C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+US, C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+RE, and C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+G\+P\+IO periphral clocks. \end{DoxyCompactList}
\item 
enum \hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869d}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+IV} \{ \newline
\hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da399938402157c4564f6f3123d2e22b1d}{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+A}, 
\hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da3ab238dfb0af125f32e9a0bd8be981e8}{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+B}, 
\hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869dab135b127c9404c763fe322dcb5f56580}{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+C}, 
\hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da4b88585de7bc0034e810c8112ae6f014}{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+D}, 
\newline
\hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da7fa39b4cae773bf669bff2b3809509b5}{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+E}, 
\hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da6bf0e8a9dd6907d1b78038d44421b881}{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+\+L\+A\+ST}
 \}\begin{DoxyCompactList}\small\item\em C\+GU dividers C\+GU dividers provide an extra clock state where a specific clock can be divided before being routed to a peripheral group. A divider accepts an input clock and then divides it. To use the divided clock for a base clock group, use the divider as the input clock for the base clock (for example, use C\+L\+K\+I\+N\+\_\+\+I\+D\+I\+VB, where C\+L\+K\+I\+N\+\_\+\+M\+A\+I\+N\+P\+LL might be the input into the divider). \end{DoxyCompactList}
\item 
enum \hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+LK} \{ \newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513afa1093f49b9638a1603fa0e7a6b79365}{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+B\+US}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a48709d8af966f32b0a6ccc363736db40}{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+I2\+C1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9cac19c126562aedd15fddc816727896}{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+D\+AC}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aacd2e015e313725e5b338f2a17328713}{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C0}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a71d0675b9e8c280328e6be3abf39eefd}{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9eb7a172a6ce7988b724d2a8db36500e}{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+C\+A\+N0}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9d42ae524ee6b0132c0dcdbeb713c98f}{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+B\+US} = 32, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513abccabfffc1cf1c3c0b89178abcd29b88}{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+M\+O\+T\+O\+C\+ON}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1d12e8aa44ed85b7165fef725c4adf41}{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2\+C0}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af91b4f10c84ba3d5583e8a3d095722df}{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2S}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a3a1f8e0cd3791ecfb46f77d7ca533ed1}{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+C\+A\+N1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a7b621985b17426f6a4da7ed064eb50ba}{C\+L\+K\+\_\+\+S\+P\+I\+FI} = 64, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a46682e1d98a650f89320ad20c52c4f2f}{C\+L\+K\+\_\+\+M\+X\+\_\+\+B\+US} = 96, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1ba5de1a0494b81b2efbdbe21fba0ef0}{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+P\+I\+FI}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513acb3d163f47013a8b971ed2c47b77aa53}{C\+L\+K\+\_\+\+M\+X\+\_\+\+G\+P\+IO}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a70b9c0646029474094ee59aec4161286}{C\+L\+K\+\_\+\+M\+X\+\_\+\+L\+CD}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa6f1aa21ca7af8b784d0d22fb550cd5a}{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+T\+H\+E\+R\+N\+ET}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa0d4f54f6fcee4cb2b9f690d357469e7}{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B0}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a4ea21b81d42724d31c281d94ba5b4de1}{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+MC}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a983c023ffddb87fad8471515852ee9b1}{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+D\+IO}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a74e0fed5745feac0fe7d00def82d08dc}{C\+L\+K\+\_\+\+M\+X\+\_\+\+D\+MA}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a948d41fa161897793b7225cadd50fa1f}{C\+L\+K\+\_\+\+M\+X\+\_\+\+M\+X\+C\+O\+RE}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a4369f760ba9ccd4106b004ad9041f961}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+GN} = C\+L\+K\+\_\+\+M\+X\+\_\+\+M\+X\+C\+O\+RE + 3, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa40d010cf809f1fe563bf0ef412e8dbe}{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CT}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a85831ec0e2cda77796639177e14466a6}{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aba1744c9c45c02578868f576a9aecb09}{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+M\+C\+\_\+\+D\+IV}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a2bd0506c9e4972275e4883b992c8ed53}{C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HA}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad3ce764792589794a4a85b774fa55965}{C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HB}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513abb0255d5f3db1138022dfc10e43db24f}{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513afa5f554b7f17e93d4f67ada446a2ba5c}{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ac06f92ca3f84559a567c7347fe87da47}{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+E\+P\+R\+OM}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0a5deb5d41bc5f1c87b8810d61eefccf}{C\+L\+K\+\_\+\+M\+X\+\_\+\+W\+W\+DT} = 128, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa7a9b00b1c5b2cb9a122afc40a4c891e}{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T0}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a2102193b62c715fa26cd0c4e3c076c78}{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0d650678b84fd8ec590d6e951138be79}{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P0}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aeed6b095e36f608d240eb1de374516c5}{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R0}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ac931c3417b1116c4a76b0fefaf020486}{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ac15c32009fa619a3d9eae4e410304646}{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CU}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af2bf63a37d942d3f2cfd89e510bcf8ac}{C\+L\+K\+\_\+\+M\+X\+\_\+\+C\+R\+EG}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a68aca1688f51e4dbce310962be20f36f}{C\+L\+K\+\_\+\+M\+X\+\_\+\+R\+I\+T\+I\+M\+ER} = 160, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513abf23fe7476b130fd3ac1d2a0cb9c3d60}{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T2}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab1f2bfcaf8d4e8c6e45281aee1654719}{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T3}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0ef8da5a1d29a96ee3c7d75af63d9847}{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R2}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5f6d518f1aaf8b68e906ab9cb211878f}{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R3}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a10001896a2cafe92c48cd225005fc26b}{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a12b22612c7b75885bc1bef94f332c182}{C\+L\+K\+\_\+\+M\+X\+\_\+\+Q\+EI}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a43b8bcf89ae4d57288ea7e004b93ac33}{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3} = 192, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad0fd3b233201cb18a0da8caaf18a3348}{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3A}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9db313d66eab4433ac3d3a1d20ae5750}{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1da8a183fbe3a9e8d51fd3330eda887e}{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad8bed8eee81f0efb1af851096dbb2c16}{C\+L\+K\+\_\+\+U\+S\+B0} = 224, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5ac607fa3b142e088ca0018ae1d78957}{C\+L\+K\+\_\+\+U\+S\+B1} = 256, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a4f298ed203c014a01dc16b794220fc1f}{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7} = 320, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1f945c1acee03070a11308282c2ee8be}{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D8}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af43f3366ad619d1ac63ac44a6efc0343}{C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a72817a3a3a526e432f0979ea96f46979}{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT}, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab3b12665ba082046bd2bb6f287f4df09}{C\+L\+K\+\_\+\+A\+P\+LL} = C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad8517e31d3b110fedf83ff6c03700a80}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NB} = C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT + 31, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0611aab749ba3361b1a01a420b7e290c}{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T3}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab3d1c67e88e0143c4ff510af99602de2}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NC} = C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT + 63, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a97b83ea92538553a18d0370f3443403f}{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T2}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aacf7c07d1ff9878d5b6e5add620aeaec}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+ND} = C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT + 95, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a74540a404292159c5b49bc0f444b61db}{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a2cbc45e78273a575767c245e099fc9f6}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NE} = C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT + 127, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a6cd0919db943e3424030df132ab07a46}{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T0}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0cd9068c2005675e0a0f86f784eaa105}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NF} = C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT + 159, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a01cfa3da7c46d565fd9d5af4ca3b058a}{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+S\+P1}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a64ecbc58b42b1cf156d38e0007e09576}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NG} = C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT + 191, 
\newline
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab35f8580a8d20ed012b7d4c4d532748a}{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+S\+S\+P0}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1650906cce99c6334c03a4bc7eac5483}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NH} = C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT + 223, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aecaf1e31c621abcdf766ae948147df36}{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+D\+IO}, 
\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5623cc59964cc18fc2717e74b819071a}{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+L\+A\+ST}
 \}\begin{DoxyCompactList}\small\item\em Peripheral clocks Peripheral clocks are individual clocks routed to peripherals. Although multiple peripherals may share a same base clock, each peripheral\textquotesingle{}s clock can be enabled or disabled individually. Some peripheral clocks also have additional dividers associated with them. \end{DoxyCompactList}
\item 
typedef enum \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga419aa2b9970dcf4930eb44871da9e377}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+IN} \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T}
\begin{DoxyCompactList}\small\item\em C\+GU clock input list These are possible input clocks for the C\+GU and can come from both external (crystal) and internal (P\+LL) sources. These clock inputs can be routed to the base clocks (\hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T}). \end{DoxyCompactList}\item 
typedef enum \hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+LK} \hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T}
\begin{DoxyCompactList}\small\item\em C\+GU base clocks C\+GU base clocks are clocks that are associated with a single input clock and are routed out to 1 or more peripherals. For example, the C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+E\+R\+I\+PH clock can be configured to use the C\+L\+K\+I\+N\+\_\+\+M\+A\+I\+N\+P\+LL input clock, which will in turn route that clock to the C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+US, C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+RE, and C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+G\+P\+IO periphral clocks. \end{DoxyCompactList}\item 
typedef enum \hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869d}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+IV} \hyperlink{chip__clocks_8h_a588e8716294cc2deec5d583add455521}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T}
\begin{DoxyCompactList}\small\item\em C\+GU dividers C\+GU dividers provide an extra clock state where a specific clock can be divided before being routed to a peripheral group. A divider accepts an input clock and then divides it. To use the divided clock for a base clock group, use the divider as the input clock for the base clock (for example, use C\+L\+K\+I\+N\+\_\+\+I\+D\+I\+VB, where C\+L\+K\+I\+N\+\_\+\+M\+A\+I\+N\+P\+LL might be the input into the divider). \end{DoxyCompactList}\item 
typedef enum \hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+LK} \hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T}
\begin{DoxyCompactList}\small\item\em Peripheral clocks Peripheral clocks are individual clocks routed to peripherals. Although multiple peripherals may share a same base clock, each peripheral\textquotesingle{}s clock can be enabled or disabled individually. Some peripheral clocks also have additional dividers associated with them. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{chip__clocks_8h_a75ba43c0355124bbcb513d55cf8ae541}\label{chip__clocks_8h_a75ba43c0355124bbcb513d55cf8ae541}} 
\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+\+M\+A\+SK@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+\+M\+A\+SK}}
\index{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+\+M\+A\+SK@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+\+M\+A\+SK}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+\+M\+A\+SK}{CHIP\_CGU\_IDIV\_MASK}}
{\footnotesize\ttfamily \#define C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+\+M\+A\+SK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(\char`\"{}\textbackslash{}x03\textbackslash{}x0\+F\textbackslash{}x0\+F\textbackslash{}x0\+F\textbackslash{}x\+FF\char`\"{}\mbox{[}x\mbox{]})}



Definition at line 140 of file chip\+\_\+clocks.\+h.



\subsection{Typedef Documentation}
\mbox{\Hypertarget{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}\label{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}} 
\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T@{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T}}
\index{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T@{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T}{CHIP\_CCU\_CLK\_T}}
{\footnotesize\ttfamily typedef enum \hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+LK}  \hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T}}



Peripheral clocks Peripheral clocks are individual clocks routed to peripherals. Although multiple peripherals may share a same base clock, each peripheral\textquotesingle{}s clock can be enabled or disabled individually. Some peripheral clocks also have additional dividers associated with them. 

\mbox{\Hypertarget{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}\label{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}} 
\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T}}
\index{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T}{CHIP\_CGU\_BASE\_CLK\_T}}
{\footnotesize\ttfamily typedef enum \hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+LK}  \hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T}}



C\+GU base clocks C\+GU base clocks are clocks that are associated with a single input clock and are routed out to 1 or more peripherals. For example, the C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+E\+R\+I\+PH clock can be configured to use the C\+L\+K\+I\+N\+\_\+\+M\+A\+I\+N\+P\+LL input clock, which will in turn route that clock to the C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+US, C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+RE, and C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+G\+P\+IO periphral clocks. 

\mbox{\Hypertarget{chip__clocks_8h_a588e8716294cc2deec5d583add455521}\label{chip__clocks_8h_a588e8716294cc2deec5d583add455521}} 
\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T}}
\index{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T}{CHIP\_CGU\_IDIV\_T}}
{\footnotesize\ttfamily typedef enum \hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869d}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+IV}  \hyperlink{chip__clocks_8h_a588e8716294cc2deec5d583add455521}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T}}



C\+GU dividers C\+GU dividers provide an extra clock state where a specific clock can be divided before being routed to a peripheral group. A divider accepts an input clock and then divides it. To use the divided clock for a base clock group, use the divider as the input clock for the base clock (for example, use C\+L\+K\+I\+N\+\_\+\+I\+D\+I\+VB, where C\+L\+K\+I\+N\+\_\+\+M\+A\+I\+N\+P\+LL might be the input into the divider). 



\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513}} 
\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+LK@{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+LK}}
\index{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+LK@{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+LK}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+LK}{CHIP\_CCU\_CLK}}
{\footnotesize\ttfamily enum \hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+LK}}



Peripheral clocks Peripheral clocks are individual clocks routed to peripherals. Although multiple peripherals may share a same base clock, each peripheral\textquotesingle{}s clock can be enabled or disabled individually. Some peripheral clocks also have additional dividers associated with them. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+B\+US@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+B\+US}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+B\+US@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+B\+US}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513afa1093f49b9638a1603fa0e7a6b79365}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513afa1093f49b9638a1603fa0e7a6b79365}} 
C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+B\+US&A\+P\+B3 bus clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+I2\+C1@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+I2\+C1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+I2\+C1@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+I2\+C1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a48709d8af966f32b0a6ccc363736db40}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a48709d8af966f32b0a6ccc363736db40}} 
C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+I2\+C1&I2\+C1 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+D\+AC@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+D\+AC}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+D\+AC@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+D\+AC}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9cac19c126562aedd15fddc816727896}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9cac19c126562aedd15fddc816727896}} 
C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+D\+AC&D\+AC peripheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C0@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C0@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aacd2e015e313725e5b338f2a17328713}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aacd2e015e313725e5b338f2a17328713}} 
C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C0&A\+D\+C0 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C1@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C1@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a71d0675b9e8c280328e6be3abf39eefd}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a71d0675b9e8c280328e6be3abf39eefd}} 
C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+A\+D\+C1&A\+D\+C1 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+C\+A\+N0@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+C\+A\+N0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+C\+A\+N0@{C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+C\+A\+N0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9eb7a172a6ce7988b724d2a8db36500e}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9eb7a172a6ce7988b724d2a8db36500e}} 
C\+L\+K\+\_\+\+A\+P\+B3\+\_\+\+C\+A\+N0&C\+A\+N0 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+B\+US@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+B\+US}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+B\+US@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+B\+US}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9d42ae524ee6b0132c0dcdbeb713c98f}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9d42ae524ee6b0132c0dcdbeb713c98f}} 
C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+B\+US&A\+P\+B1 bus clock clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+M\+O\+T\+O\+C\+ON@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+M\+O\+T\+O\+C\+ON}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+M\+O\+T\+O\+C\+ON@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+M\+O\+T\+O\+C\+ON}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513abccabfffc1cf1c3c0b89178abcd29b88}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513abccabfffc1cf1c3c0b89178abcd29b88}} 
C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+M\+O\+T\+O\+C\+ON&Motor controller register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2\+C0@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2\+C0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2\+C0@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2\+C0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1d12e8aa44ed85b7165fef725c4adf41}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1d12e8aa44ed85b7165fef725c4adf41}} 
C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2\+C0&I2\+C0 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2S@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2S}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2S@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2S}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af91b4f10c84ba3d5583e8a3d095722df}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af91b4f10c84ba3d5583e8a3d095722df}} 
C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+I2S&I2S register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+C\+A\+N1@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+C\+A\+N1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+C\+A\+N1@{C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+C\+A\+N1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a3a1f8e0cd3791ecfb46f77d7ca533ed1}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a3a1f8e0cd3791ecfb46f77d7ca533ed1}} 
C\+L\+K\+\_\+\+A\+P\+B1\+\_\+\+C\+A\+N1&C\+A\+N1 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+S\+P\+I\+FI@{C\+L\+K\+\_\+\+S\+P\+I\+FI}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+S\+P\+I\+FI@{C\+L\+K\+\_\+\+S\+P\+I\+FI}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a7b621985b17426f6a4da7ed064eb50ba}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a7b621985b17426f6a4da7ed064eb50ba}} 
C\+L\+K\+\_\+\+S\+P\+I\+FI&S\+P\+I\+FI S\+C\+KI input clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+P\+I\+FI \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+B\+US@{C\+L\+K\+\_\+\+M\+X\+\_\+\+B\+US}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+B\+US@{C\+L\+K\+\_\+\+M\+X\+\_\+\+B\+US}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a46682e1d98a650f89320ad20c52c4f2f}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a46682e1d98a650f89320ad20c52c4f2f}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+B\+US&M3/\+M4 B\+US core clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+P\+I\+FI@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+P\+I\+FI}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+P\+I\+FI@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+P\+I\+FI}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1ba5de1a0494b81b2efbdbe21fba0ef0}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1ba5de1a0494b81b2efbdbe21fba0ef0}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+P\+I\+FI&S\+P\+I\+FI register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+G\+P\+IO@{C\+L\+K\+\_\+\+M\+X\+\_\+\+G\+P\+IO}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+G\+P\+IO@{C\+L\+K\+\_\+\+M\+X\+\_\+\+G\+P\+IO}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513acb3d163f47013a8b971ed2c47b77aa53}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513acb3d163f47013a8b971ed2c47b77aa53}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+G\+P\+IO&G\+P\+IO register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+L\+CD@{C\+L\+K\+\_\+\+M\+X\+\_\+\+L\+CD}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+L\+CD@{C\+L\+K\+\_\+\+M\+X\+\_\+\+L\+CD}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a70b9c0646029474094ee59aec4161286}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a70b9c0646029474094ee59aec4161286}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+L\+CD&L\+CD register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+T\+H\+E\+R\+N\+ET@{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+T\+H\+E\+R\+N\+ET}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+T\+H\+E\+R\+N\+ET@{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+T\+H\+E\+R\+N\+ET}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa6f1aa21ca7af8b784d0d22fb550cd5a}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa6f1aa21ca7af8b784d0d22fb550cd5a}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+T\+H\+E\+R\+N\+ET&E\+T\+H\+E\+R\+N\+ET register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B0@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B0@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa0d4f54f6fcee4cb2b9f690d357469e7}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa0d4f54f6fcee4cb2b9f690d357469e7}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B0&U\+S\+B0 register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+MC@{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+MC}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+MC@{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+MC}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a4ea21b81d42724d31c281d94ba5b4de1}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a4ea21b81d42724d31c281d94ba5b4de1}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+MC&E\+MC clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+D\+IO@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+D\+IO}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+D\+IO@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+D\+IO}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a983c023ffddb87fad8471515852ee9b1}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a983c023ffddb87fad8471515852ee9b1}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+D\+IO&S\+D\+IO register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+D\+MA@{C\+L\+K\+\_\+\+M\+X\+\_\+\+D\+MA}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+D\+MA@{C\+L\+K\+\_\+\+M\+X\+\_\+\+D\+MA}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a74e0fed5745feac0fe7d00def82d08dc}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a74e0fed5745feac0fe7d00def82d08dc}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+D\+MA&D\+MA register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+M\+X\+C\+O\+RE@{C\+L\+K\+\_\+\+M\+X\+\_\+\+M\+X\+C\+O\+RE}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+M\+X\+C\+O\+RE@{C\+L\+K\+\_\+\+M\+X\+\_\+\+M\+X\+C\+O\+RE}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a948d41fa161897793b7225cadd50fa1f}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a948d41fa161897793b7225cadd50fa1f}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+M\+X\+C\+O\+RE&M3/\+M4 C\+PU core clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+GN@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+GN}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+GN@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+GN}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a4369f760ba9ccd4106b004ad9041f961}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a4369f760ba9ccd4106b004ad9041f961}} 
R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+GN&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CT@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CT}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CT@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CT}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa40d010cf809f1fe563bf0ef412e8dbe}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa40d010cf809f1fe563bf0ef412e8dbe}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CT&S\+CT register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B1@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B1@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a85831ec0e2cda77796639177e14466a6}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a85831ec0e2cda77796639177e14466a6}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+S\+B1&U\+S\+B1 register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+M\+C\+\_\+\+D\+IV@{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+M\+C\+\_\+\+D\+IV}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+M\+C\+\_\+\+D\+IV@{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+M\+C\+\_\+\+D\+IV}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aba1744c9c45c02578868f576a9aecb09}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aba1744c9c45c02578868f576a9aecb09}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+M\+C\+\_\+\+D\+IV&E\+NC divider clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HA@{C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HA}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HA@{C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HA}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a2bd0506c9e4972275e4883b992c8ed53}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a2bd0506c9e4972275e4883b992c8ed53}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HA&F\+L\+A\+S\+HA bank clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HB@{C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HB}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HB@{C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HB}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad3ce764792589794a4a85b774fa55965}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad3ce764792589794a4a85b774fa55965}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+F\+L\+A\+S\+HB&F\+L\+A\+S\+HB bank clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513abb0255d5f3db1138022dfc10e43db24f}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513abb0255d5f3db1138022dfc10e43db24f}} 
C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513afa5f554b7f17e93d4f67ada446a2ba5c}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513afa5f554b7f17e93d4f67ada446a2ba5c}} 
C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+E\+P\+R\+OM@{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+E\+P\+R\+OM}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+E\+P\+R\+OM@{C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+E\+P\+R\+OM}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ac06f92ca3f84559a567c7347fe87da47}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ac06f92ca3f84559a567c7347fe87da47}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+E\+E\+P\+R\+OM&E\+E\+P\+R\+OM clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+W\+W\+DT@{C\+L\+K\+\_\+\+M\+X\+\_\+\+W\+W\+DT}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+W\+W\+DT@{C\+L\+K\+\_\+\+M\+X\+\_\+\+W\+W\+DT}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0a5deb5d41bc5f1c87b8810d61eefccf}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0a5deb5d41bc5f1c87b8810d61eefccf}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+W\+W\+DT&W\+W\+DT register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T0@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T0@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa7a9b00b1c5b2cb9a122afc40a4c891e}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aa7a9b00b1c5b2cb9a122afc40a4c891e}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T0&U\+A\+R\+T0 register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T1@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T1@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a2102193b62c715fa26cd0c4e3c076c78}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a2102193b62c715fa26cd0c4e3c076c78}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T1&U\+A\+R\+T1 register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P0@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P0@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0d650678b84fd8ec590d6e951138be79}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0d650678b84fd8ec590d6e951138be79}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P0&S\+S\+P0 register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R0@{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R0@{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aeed6b095e36f608d240eb1de374516c5}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aeed6b095e36f608d240eb1de374516c5}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R0&T\+I\+M\+E\+R0 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R1@{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R1@{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ac931c3417b1116c4a76b0fefaf020486}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ac931c3417b1116c4a76b0fefaf020486}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R1&T\+I\+M\+E\+R1 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CU@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CU}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CU@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CU}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ac15c32009fa619a3d9eae4e410304646}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ac15c32009fa619a3d9eae4e410304646}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+CU&S\+CU register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+C\+R\+EG@{C\+L\+K\+\_\+\+M\+X\+\_\+\+C\+R\+EG}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+C\+R\+EG@{C\+L\+K\+\_\+\+M\+X\+\_\+\+C\+R\+EG}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af2bf63a37d942d3f2cfd89e510bcf8ac}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af2bf63a37d942d3f2cfd89e510bcf8ac}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+C\+R\+EG&C\+R\+EG clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+R\+I\+T\+I\+M\+ER@{C\+L\+K\+\_\+\+M\+X\+\_\+\+R\+I\+T\+I\+M\+ER}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+R\+I\+T\+I\+M\+ER@{C\+L\+K\+\_\+\+M\+X\+\_\+\+R\+I\+T\+I\+M\+ER}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a68aca1688f51e4dbce310962be20f36f}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a68aca1688f51e4dbce310962be20f36f}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+R\+I\+T\+I\+M\+ER&R\+I\+T\+I\+M\+ER register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T2@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T2}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T2@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T2}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513abf23fe7476b130fd3ac1d2a0cb9c3d60}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513abf23fe7476b130fd3ac1d2a0cb9c3d60}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T2&U\+A\+R\+T3 register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T3@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T3}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T3@{C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T3}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab1f2bfcaf8d4e8c6e45281aee1654719}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab1f2bfcaf8d4e8c6e45281aee1654719}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+U\+A\+R\+T3&U\+A\+R\+T4 register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R2@{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R2}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R2@{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R2}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0ef8da5a1d29a96ee3c7d75af63d9847}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0ef8da5a1d29a96ee3c7d75af63d9847}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R2&T\+I\+M\+E\+R2 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R3@{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R3}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R3@{C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R3}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5f6d518f1aaf8b68e906ab9cb211878f}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5f6d518f1aaf8b68e906ab9cb211878f}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+T\+I\+M\+E\+R3&T\+I\+M\+E\+R3 register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P1@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P1@{C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a10001896a2cafe92c48cd225005fc26b}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a10001896a2cafe92c48cd225005fc26b}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+S\+S\+P1&S\+S\+P1 register clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+M\+X\+\_\+\+Q\+EI@{C\+L\+K\+\_\+\+M\+X\+\_\+\+Q\+EI}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+M\+X\+\_\+\+Q\+EI@{C\+L\+K\+\_\+\+M\+X\+\_\+\+Q\+EI}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a12b22612c7b75885bc1bef94f332c182}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a12b22612c7b75885bc1bef94f332c182}} 
C\+L\+K\+\_\+\+M\+X\+\_\+\+Q\+EI&Q\+EI register/perigheral clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a43b8bcf89ae4d57288ea7e004b93ac33}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a43b8bcf89ae4d57288ea7e004b93ac33}} 
C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3A@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3A}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3A@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3A}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad0fd3b233201cb18a0da8caaf18a3348}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad0fd3b233201cb18a0da8caaf18a3348}} 
C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3A&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9db313d66eab4433ac3d3a1d20ae5750}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a9db313d66eab4433ac3d3a1d20ae5750}} 
C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1da8a183fbe3a9e8d51fd3330eda887e}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1da8a183fbe3a9e8d51fd3330eda887e}} 
C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+U\+S\+B0@{C\+L\+K\+\_\+\+U\+S\+B0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+U\+S\+B0@{C\+L\+K\+\_\+\+U\+S\+B0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad8bed8eee81f0efb1af851096dbb2c16}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad8bed8eee81f0efb1af851096dbb2c16}} 
C\+L\+K\+\_\+\+U\+S\+B0&U\+S\+B0 clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+U\+S\+B1@{C\+L\+K\+\_\+\+U\+S\+B1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+U\+S\+B1@{C\+L\+K\+\_\+\+U\+S\+B1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5ac607fa3b142e088ca0018ae1d78957}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5ac607fa3b142e088ca0018ae1d78957}} 
C\+L\+K\+\_\+\+U\+S\+B1&U\+S\+B1 clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a4f298ed203c014a01dc16b794220fc1f}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a4f298ed203c014a01dc16b794220fc1f}} 
C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D8@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D8}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D8@{C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D8}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1f945c1acee03070a11308282c2ee8be}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1f945c1acee03070a11308282c2ee8be}} 
C\+L\+K\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D8&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST@{C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST@{C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af43f3366ad619d1ac63ac44a6efc0343}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af43f3366ad619d1ac63ac44a6efc0343}} 
C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT@{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT@{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a72817a3a3a526e432f0979ea96f46979}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a72817a3a3a526e432f0979ea96f46979}} 
C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+S\+T\+A\+RT&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+LL@{C\+L\+K\+\_\+\+A\+P\+LL}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+LL@{C\+L\+K\+\_\+\+A\+P\+LL}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab3b12665ba082046bd2bb6f287f4df09}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab3b12665ba082046bd2bb6f287f4df09}} 
C\+L\+K\+\_\+\+A\+P\+LL&Audio P\+LL clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+LL \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NB@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NB}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NB@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NB}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad8517e31d3b110fedf83ff6c03700a80}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ad8517e31d3b110fedf83ff6c03700a80}} 
R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NB&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T3@{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T3}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T3@{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T3}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0611aab749ba3361b1a01a420b7e290c}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0611aab749ba3361b1a01a420b7e290c}} 
C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T3&U\+A\+R\+T3 clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NC@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NC}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NC@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NC}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab3d1c67e88e0143c4ff510af99602de2}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab3d1c67e88e0143c4ff510af99602de2}} 
R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NC&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T2@{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T2}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T2@{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T2}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a97b83ea92538553a18d0370f3443403f}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a97b83ea92538553a18d0370f3443403f}} 
C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+U\+A\+R\+T2&U\+A\+R\+T2 clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+ND@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+ND}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+ND@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+ND}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aacf7c07d1ff9878d5b6e5add620aeaec}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aacf7c07d1ff9878d5b6e5add620aeaec}} 
R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+ND&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T1@{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T1@{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a74540a404292159c5b49bc0f444b61db}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a74540a404292159c5b49bc0f444b61db}} 
C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T1&U\+A\+R\+T1 clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NE@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NE}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NE@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NE}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a2cbc45e78273a575767c245e099fc9f6}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a2cbc45e78273a575767c245e099fc9f6}} 
R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T0@{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T0@{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a6cd0919db943e3424030df132ab07a46}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a6cd0919db943e3424030df132ab07a46}} 
C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+U\+A\+R\+T0&U\+A\+R\+T0 clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NF@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NF}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NF@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NF}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0cd9068c2005675e0a0f86f784eaa105}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a0cd9068c2005675e0a0f86f784eaa105}} 
R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NF&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+S\+P1@{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+S\+P1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+S\+P1@{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+S\+P1}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a01cfa3da7c46d565fd9d5af4ca3b058a}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a01cfa3da7c46d565fd9d5af4ca3b058a}} 
C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+S\+P1&S\+S\+P1 clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NG@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NG}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NG@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NG}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a64ecbc58b42b1cf156d38e0007e09576}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a64ecbc58b42b1cf156d38e0007e09576}} 
R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NG&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+S\+S\+P0@{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+S\+S\+P0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+S\+S\+P0@{C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+S\+S\+P0}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab35f8580a8d20ed012b7d4c4d532748a}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513ab35f8580a8d20ed012b7d4c4d532748a}} 
C\+L\+K\+\_\+\+A\+P\+B0\+\_\+\+S\+S\+P0&S\+S\+P0 clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NH@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NH}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NH@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NH}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1650906cce99c6334c03a4bc7eac5483}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a1650906cce99c6334c03a4bc7eac5483}} 
R\+E\+S\+E\+R\+V\+E\+D\+\_\+\+A\+L\+I\+G\+NH&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+D\+IO@{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+D\+IO}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+D\+IO@{C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+D\+IO}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aecaf1e31c621abcdf766ae948147df36}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513aecaf1e31c621abcdf766ae948147df36}} 
C\+L\+K\+\_\+\+A\+P\+B2\+\_\+\+S\+D\+IO&S\+D\+IO clock from base clock C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+D\+IO \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+L\+A\+ST@{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+L\+A\+ST}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+L\+A\+ST@{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+L\+A\+ST}}}\mbox{\Hypertarget{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5623cc59964cc18fc2717e74b819071a}\label{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5623cc59964cc18fc2717e74b819071a}} 
C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+L\+A\+ST&\\
\hline

\end{DoxyEnumFields}


Definition at line 149 of file chip\+\_\+clocks.\+h.

\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0}} 
\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+LK@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+LK}}
\index{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+LK@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+LK}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+LK}{CHIP\_CGU\_BASE\_CLK}}
{\footnotesize\ttfamily enum \hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+LK}}



C\+GU base clocks C\+GU base clocks are clocks that are associated with a single input clock and are routed out to 1 or more peripherals. For example, the C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+E\+R\+I\+PH clock can be configured to use the C\+L\+K\+I\+N\+\_\+\+M\+A\+I\+N\+P\+LL input clock, which will in turn route that clock to the C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+US, C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+RE, and C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+S\+G\+P\+IO periphral clocks. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+A\+FE@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+A\+FE}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+A\+FE@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+A\+FE}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a766fdf8a6222d3e98bed1209b3c3b96a}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a766fdf8a6222d3e98bed1209b3c3b96a}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+A\+FE&Base clock for W\+DT oscillator, I\+RC input only \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B0@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B0@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B0}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aa20c8737f6538c0bd564d395db4057da}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aa20c8737f6538c0bd564d395db4057da}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B0&Base U\+SB clock for U\+S\+B0, U\+SB P\+LL input only \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0ae5c51bb5d3237a16f4e03467d3851b34}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0ae5c51bb5d3237a16f4e03467d3851b34}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B1}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a78a1bb9487ad822f972be2ed62e80abb}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a78a1bb9487ad822f972be2ed62e80abb}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+S\+B1&Base U\+SB clock for U\+S\+B1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a9bb3ba8123680624ba12b248bee63f75}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a9bb3ba8123680624ba12b248bee63f75}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+MX&Base clock for C\+PU core \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+P\+I\+FI@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+P\+I\+FI}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+P\+I\+FI@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+P\+I\+FI}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0af53372706d0552838022756725d420dc}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0af53372706d0552838022756725d420dc}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+P\+I\+FI&Base clock for S\+P\+I\+FI \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a5bd3c528026b389412351f51ea489fd1}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a5bd3c528026b389412351f51ea489fd1}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+RX@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+RX}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+RX@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+RX}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aa9bab25d1a445d02a4c2a95098bd8cec}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aa9bab25d1a445d02a4c2a95098bd8cec}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+RX&Base clock for P\+HY RX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+TX@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+TX}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+TX@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+TX}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0afee74a8d47da87f3f828db15b0e9a850}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0afee74a8d47da87f3f828db15b0e9a850}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+P\+H\+Y\+\_\+\+TX&Base clock for P\+HY TX \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a2279e5c45baf49341425d8a474a0415e}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a2279e5c45baf49341425d8a474a0415e}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B1&Base clock for A\+P\+B1 group \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0adea299e99dca3c2fe173f3a71527d439}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0adea299e99dca3c2fe173f3a71527d439}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+B3&Base clock for A\+P\+B3 group \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+CD@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+CD}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+CD@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+CD}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a237391a170ba60f25b1e5c832a636a07}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a237391a170ba60f25b1e5c832a636a07}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+CD&Base clock for L\+CD pixel clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a886e091475b858dace655e65c7d3b9e5}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a886e091475b858dace655e65c7d3b9e5}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D3&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+D\+IO@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+D\+IO}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+D\+IO@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+D\+IO}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a82cb270bbdd9fb7d7344b7518770a655}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a82cb270bbdd9fb7d7344b7518770a655}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+D\+IO&Base clock for S\+D\+IO \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P0@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P0@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P0}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a17d0496c0bbf1525f4d61f6d85bd7116}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a17d0496c0bbf1525f4d61f6d85bd7116}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P0&Base clock for S\+S\+P0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P1}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a01db17912c97361edf417209ed1ff90c}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a01db17912c97361edf417209ed1ff90c}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+S\+S\+P1&Base clock for S\+S\+P1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T0@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T0@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T0}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a567e018c31f0a81d9df30e1901392e11}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a567e018c31f0a81d9df30e1901392e11}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T0&Base clock for U\+A\+R\+T0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T1}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a0ac9c1e79b322c5d8002d183e468a9dc}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a0ac9c1e79b322c5d8002d183e468a9dc}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T1&Base clock for U\+A\+R\+T1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T2@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T2}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T2@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T2}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a766fe80a33ccd3ff787dbf1d289d810f}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a766fe80a33ccd3ff787dbf1d289d810f}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T2&Base clock for U\+A\+R\+T2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T3@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T3}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T3@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T3}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aa99d450659f2881cc9ba6b6124b90b6d}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aa99d450659f2881cc9ba6b6124b90b6d}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T3&Base clock for U\+A\+R\+T3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+O\+UT@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+O\+UT}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+O\+UT@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+O\+UT}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0abbac0493c44be9cc47f79994766eaf49}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0abbac0493c44be9cc47f79994766eaf49}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+O\+UT&Base clock for C\+L\+K\+O\+UT pin \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aab3dbb34f449964cf5ca5f1089930fea}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0aab3dbb34f449964cf5ca5f1089930fea}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0adce9945567b6e909db563e0a52b8633c}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0adce9945567b6e909db563e0a52b8633c}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D5&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D6@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D6}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D6@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D6}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a304eaf2e272b2e02ddd1582736737286}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a304eaf2e272b2e02ddd1582736737286}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D6&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0ac3d8e969b2e6af6b274adbc29b2edc70}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0ac3d8e969b2e6af6b274adbc29b2edc70}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D7&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+LL@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+LL}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+LL@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+LL}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a4e0a711f4bc5d3096e16f8d041adcd5b}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a4e0a711f4bc5d3096e16f8d041adcd5b}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+A\+P\+LL&Base clock for audio P\+LL \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T0@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T0}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T0@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T0}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a5e2662509a698f6e5d69769469fa7c08}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a5e2662509a698f6e5d69769469fa7c08}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T0&Base clock for C\+G\+U\+O\+U\+T0 pin \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T1}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T1@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T1}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a5a3df78ceab8d7a5d2a5909c75a04a16}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a5a3df78ceab8d7a5d2a5909c75a04a16}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+C\+G\+U\+\_\+\+O\+U\+T1&Base clock for C\+G\+U\+O\+U\+T1 pin \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+A\+ST@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+A\+ST}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+A\+ST@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+A\+ST}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a4174a4a8b5df9269c2548c2fd1299c2d}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a4174a4a8b5df9269c2548c2fd1299c2d}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+A\+ST&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+N\+O\+NE@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+N\+O\+NE}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+N\+O\+NE@{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+N\+O\+NE}}}\mbox{\Hypertarget{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a23998db789e9b873e48dd3c7d3ff0ba6}\label{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a23998db789e9b873e48dd3c7d3ff0ba6}} 
C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+N\+O\+NE&\\
\hline

\end{DoxyEnumFields}


Definition at line 78 of file chip\+\_\+clocks.\+h.

\mbox{\Hypertarget{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869d}\label{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869d}} 
\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+IV@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+IV}}
\index{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+IV@{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+IV}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+IV}{CHIP\_CGU\_IDIV}}
{\footnotesize\ttfamily enum \hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869d}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+IV}}



C\+GU dividers C\+GU dividers provide an extra clock state where a specific clock can be divided before being routed to a peripheral group. A divider accepts an input clock and then divides it. To use the divided clock for a base clock group, use the divider as the input clock for the base clock (for example, use C\+L\+K\+I\+N\+\_\+\+I\+D\+I\+VB, where C\+L\+K\+I\+N\+\_\+\+M\+A\+I\+N\+P\+LL might be the input into the divider). 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+A@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+A}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+A@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+A}}}\mbox{\Hypertarget{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da399938402157c4564f6f3123d2e22b1d}\label{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da399938402157c4564f6f3123d2e22b1d}} 
C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+A&C\+GU clock divider A \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+B@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+B}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+B@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+B}}}\mbox{\Hypertarget{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da3ab238dfb0af125f32e9a0bd8be981e8}\label{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da3ab238dfb0af125f32e9a0bd8be981e8}} 
C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+B&C\+GU clock divider B \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+C@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+C}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+C@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+C}}}\mbox{\Hypertarget{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869dab135b127c9404c763fe322dcb5f56580}\label{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869dab135b127c9404c763fe322dcb5f56580}} 
C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+C&C\+GU clock divider A \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+D@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+D}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+D@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+D}}}\mbox{\Hypertarget{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da4b88585de7bc0034e810c8112ae6f014}\label{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da4b88585de7bc0034e810c8112ae6f014}} 
C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+D&C\+GU clock divider D \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+E@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+E}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+E@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+E}}}\mbox{\Hypertarget{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da7fa39b4cae773bf669bff2b3809509b5}\label{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da7fa39b4cae773bf669bff2b3809509b5}} 
C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+E&C\+GU clock divider E \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+\+L\+A\+ST@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+\+L\+A\+ST}!chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}}\index{chip\+\_\+clocks.\+h@{chip\+\_\+clocks.\+h}!C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+\+L\+A\+ST@{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+\+L\+A\+ST}}}\mbox{\Hypertarget{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da6bf0e8a9dd6907d1b78038d44421b881}\label{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da6bf0e8a9dd6907d1b78038d44421b881}} 
C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+\+L\+A\+ST&\\
\hline

\end{DoxyEnumFields}


Definition at line 131 of file chip\+\_\+clocks.\+h.

