// Seed: 406109247
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    input  wire id_2,
    input  wor  id_3
);
  wire id_5;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  wand id_2,
    input  tri  id_3,
    output tri0 id_4,
    input  tri  id_5,
    input  wor  id_6,
    output wand id_7,
    input  tri1 id_8,
    input  wor  id_9
);
  assign id_1 = 1'b0;
  wire id_11;
  tri  id_12;
  module_0(
      id_4, id_0, id_8, id_5
  );
  assign id_12 = id_0;
endmodule
