$comment
	File created using the following command:
		vcd file aula05.msim.vcd -direction
$end
$date
	Wed Sep 14 10:17:36 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module aula05_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DECODER_CMD [11] $end
$var wire 1 # DECODER_CMD [10] $end
$var wire 1 $ DECODER_CMD [9] $end
$var wire 1 % DECODER_CMD [8] $end
$var wire 1 & DECODER_CMD [7] $end
$var wire 1 ' DECODER_CMD [6] $end
$var wire 1 ( DECODER_CMD [5] $end
$var wire 1 ) DECODER_CMD [4] $end
$var wire 1 * DECODER_CMD [3] $end
$var wire 1 + DECODER_CMD [2] $end
$var wire 1 , DECODER_CMD [1] $end
$var wire 1 - DECODER_CMD [0] $end
$var wire 1 . HEX0 [6] $end
$var wire 1 / HEX0 [5] $end
$var wire 1 0 HEX0 [4] $end
$var wire 1 1 HEX0 [3] $end
$var wire 1 2 HEX0 [2] $end
$var wire 1 3 HEX0 [1] $end
$var wire 1 4 HEX0 [0] $end
$var wire 1 5 HEX1 [6] $end
$var wire 1 6 HEX1 [5] $end
$var wire 1 7 HEX1 [4] $end
$var wire 1 8 HEX1 [3] $end
$var wire 1 9 HEX1 [2] $end
$var wire 1 : HEX1 [1] $end
$var wire 1 ; HEX1 [0] $end
$var wire 1 < HEX2 [6] $end
$var wire 1 = HEX2 [5] $end
$var wire 1 > HEX2 [4] $end
$var wire 1 ? HEX2 [3] $end
$var wire 1 @ HEX2 [2] $end
$var wire 1 A HEX2 [1] $end
$var wire 1 B HEX2 [0] $end
$var wire 1 C HEX3 [6] $end
$var wire 1 D HEX3 [5] $end
$var wire 1 E HEX3 [4] $end
$var wire 1 F HEX3 [3] $end
$var wire 1 G HEX3 [2] $end
$var wire 1 H HEX3 [1] $end
$var wire 1 I HEX3 [0] $end
$var wire 1 J HEX4 [6] $end
$var wire 1 K HEX4 [5] $end
$var wire 1 L HEX4 [4] $end
$var wire 1 M HEX4 [3] $end
$var wire 1 N HEX4 [2] $end
$var wire 1 O HEX4 [1] $end
$var wire 1 P HEX4 [0] $end
$var wire 1 Q HEX5 [6] $end
$var wire 1 R HEX5 [5] $end
$var wire 1 S HEX5 [4] $end
$var wire 1 T HEX5 [3] $end
$var wire 1 U HEX5 [2] $end
$var wire 1 V HEX5 [1] $end
$var wire 1 W HEX5 [0] $end
$var wire 1 X KEY [3] $end
$var wire 1 Y KEY [2] $end
$var wire 1 Z KEY [1] $end
$var wire 1 [ KEY [0] $end
$var wire 1 \ LEDR [9] $end
$var wire 1 ] LEDR [8] $end
$var wire 1 ^ LEDR [7] $end
$var wire 1 _ LEDR [6] $end
$var wire 1 ` LEDR [5] $end
$var wire 1 a LEDR [4] $end
$var wire 1 b LEDR [3] $end
$var wire 1 c LEDR [2] $end
$var wire 1 d LEDR [1] $end
$var wire 1 e LEDR [0] $end
$var wire 1 f PC_OUT [8] $end
$var wire 1 g PC_OUT [7] $end
$var wire 1 h PC_OUT [6] $end
$var wire 1 i PC_OUT [5] $end
$var wire 1 j PC_OUT [4] $end
$var wire 1 k PC_OUT [3] $end
$var wire 1 l PC_OUT [2] $end
$var wire 1 m PC_OUT [1] $end
$var wire 1 n PC_OUT [0] $end
$var wire 1 o SW [9] $end
$var wire 1 p SW [8] $end
$var wire 1 q SW [7] $end
$var wire 1 r SW [6] $end
$var wire 1 s SW [5] $end
$var wire 1 t SW [4] $end
$var wire 1 u SW [3] $end
$var wire 1 v SW [2] $end
$var wire 1 w SW [1] $end
$var wire 1 x SW [0] $end

$scope module i1 $end
$var wire 1 y gnd $end
$var wire 1 z vcc $end
$var wire 1 { devoe $end
$var wire 1 | devclrn $end
$var wire 1 } devpor $end
$var wire 1 ~ ww_devoe $end
$var wire 1 !! ww_devclrn $end
$var wire 1 "! ww_devpor $end
$var wire 1 #! ww_CLOCK_50 $end
$var wire 1 $! ww_KEY [3] $end
$var wire 1 %! ww_KEY [2] $end
$var wire 1 &! ww_KEY [1] $end
$var wire 1 '! ww_KEY [0] $end
$var wire 1 (! ww_SW [9] $end
$var wire 1 )! ww_SW [8] $end
$var wire 1 *! ww_SW [7] $end
$var wire 1 +! ww_SW [6] $end
$var wire 1 ,! ww_SW [5] $end
$var wire 1 -! ww_SW [4] $end
$var wire 1 .! ww_SW [3] $end
$var wire 1 /! ww_SW [2] $end
$var wire 1 0! ww_SW [1] $end
$var wire 1 1! ww_SW [0] $end
$var wire 1 2! ww_HEX0 [6] $end
$var wire 1 3! ww_HEX0 [5] $end
$var wire 1 4! ww_HEX0 [4] $end
$var wire 1 5! ww_HEX0 [3] $end
$var wire 1 6! ww_HEX0 [2] $end
$var wire 1 7! ww_HEX0 [1] $end
$var wire 1 8! ww_HEX0 [0] $end
$var wire 1 9! ww_HEX1 [6] $end
$var wire 1 :! ww_HEX1 [5] $end
$var wire 1 ;! ww_HEX1 [4] $end
$var wire 1 <! ww_HEX1 [3] $end
$var wire 1 =! ww_HEX1 [2] $end
$var wire 1 >! ww_HEX1 [1] $end
$var wire 1 ?! ww_HEX1 [0] $end
$var wire 1 @! ww_HEX2 [6] $end
$var wire 1 A! ww_HEX2 [5] $end
$var wire 1 B! ww_HEX2 [4] $end
$var wire 1 C! ww_HEX2 [3] $end
$var wire 1 D! ww_HEX2 [2] $end
$var wire 1 E! ww_HEX2 [1] $end
$var wire 1 F! ww_HEX2 [0] $end
$var wire 1 G! ww_HEX3 [6] $end
$var wire 1 H! ww_HEX3 [5] $end
$var wire 1 I! ww_HEX3 [4] $end
$var wire 1 J! ww_HEX3 [3] $end
$var wire 1 K! ww_HEX3 [2] $end
$var wire 1 L! ww_HEX3 [1] $end
$var wire 1 M! ww_HEX3 [0] $end
$var wire 1 N! ww_HEX4 [6] $end
$var wire 1 O! ww_HEX4 [5] $end
$var wire 1 P! ww_HEX4 [4] $end
$var wire 1 Q! ww_HEX4 [3] $end
$var wire 1 R! ww_HEX4 [2] $end
$var wire 1 S! ww_HEX4 [1] $end
$var wire 1 T! ww_HEX4 [0] $end
$var wire 1 U! ww_HEX5 [6] $end
$var wire 1 V! ww_HEX5 [5] $end
$var wire 1 W! ww_HEX5 [4] $end
$var wire 1 X! ww_HEX5 [3] $end
$var wire 1 Y! ww_HEX5 [2] $end
$var wire 1 Z! ww_HEX5 [1] $end
$var wire 1 [! ww_HEX5 [0] $end
$var wire 1 \! ww_PC_OUT [8] $end
$var wire 1 ]! ww_PC_OUT [7] $end
$var wire 1 ^! ww_PC_OUT [6] $end
$var wire 1 _! ww_PC_OUT [5] $end
$var wire 1 `! ww_PC_OUT [4] $end
$var wire 1 a! ww_PC_OUT [3] $end
$var wire 1 b! ww_PC_OUT [2] $end
$var wire 1 c! ww_PC_OUT [1] $end
$var wire 1 d! ww_PC_OUT [0] $end
$var wire 1 e! ww_LEDR [9] $end
$var wire 1 f! ww_LEDR [8] $end
$var wire 1 g! ww_LEDR [7] $end
$var wire 1 h! ww_LEDR [6] $end
$var wire 1 i! ww_LEDR [5] $end
$var wire 1 j! ww_LEDR [4] $end
$var wire 1 k! ww_LEDR [3] $end
$var wire 1 l! ww_LEDR [2] $end
$var wire 1 m! ww_LEDR [1] $end
$var wire 1 n! ww_LEDR [0] $end
$var wire 1 o! ww_DECODER_CMD [11] $end
$var wire 1 p! ww_DECODER_CMD [10] $end
$var wire 1 q! ww_DECODER_CMD [9] $end
$var wire 1 r! ww_DECODER_CMD [8] $end
$var wire 1 s! ww_DECODER_CMD [7] $end
$var wire 1 t! ww_DECODER_CMD [6] $end
$var wire 1 u! ww_DECODER_CMD [5] $end
$var wire 1 v! ww_DECODER_CMD [4] $end
$var wire 1 w! ww_DECODER_CMD [3] $end
$var wire 1 x! ww_DECODER_CMD [2] $end
$var wire 1 y! ww_DECODER_CMD [1] $end
$var wire 1 z! ww_DECODER_CMD [0] $end
$var wire 1 {! \KEY[1]~input_o\ $end
$var wire 1 |! \KEY[2]~input_o\ $end
$var wire 1 }! \KEY[3]~input_o\ $end
$var wire 1 ~! \SW[0]~input_o\ $end
$var wire 1 !" \SW[1]~input_o\ $end
$var wire 1 "" \SW[2]~input_o\ $end
$var wire 1 #" \SW[3]~input_o\ $end
$var wire 1 $" \SW[4]~input_o\ $end
$var wire 1 %" \SW[5]~input_o\ $end
$var wire 1 &" \SW[6]~input_o\ $end
$var wire 1 '" \SW[7]~input_o\ $end
$var wire 1 (" \SW[8]~input_o\ $end
$var wire 1 )" \SW[9]~input_o\ $end
$var wire 1 *" \KEY[0]~input_o\ $end
$var wire 1 +" \CLOCK_50~input_o\ $end
$var wire 1 ," \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 -" \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 ." \gravar:detectorSub0|saida~combout\ $end
$var wire 1 /" \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 0" \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 1" \incrementaPC|Add0~14\ $end
$var wire 1 2" \incrementaPC|Add0~18\ $end
$var wire 1 3" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 4" \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 5" \ROM1|memROM~11_combout\ $end
$var wire 1 6" \ROM1|memROM~14_combout\ $end
$var wire 1 7" \DECODER_INSTRU|saida~8_combout\ $end
$var wire 1 8" \MUX2|MUX_OUT[4]~8_combout\ $end
$var wire 1 9" \incrementaPC|Add0~34\ $end
$var wire 1 :" \incrementaPC|Add0~30\ $end
$var wire 1 ;" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 <" \MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 =" \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 >" \incrementaPC|Add0~26\ $end
$var wire 1 ?" \incrementaPC|Add0~21_sumout\ $end
$var wire 1 @" \MUX2|MUX_OUT[7]~5_combout\ $end
$var wire 1 A" \DECODER_INSTRU|saida[1]~1_combout\ $end
$var wire 1 B" \RAM1|process_0~0_combout\ $end
$var wire 1 C" \incrementaPC|Add0~22\ $end
$var wire 1 D" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 E" \MUX2|MUX_OUT[8]~0_combout\ $end
$var wire 1 F" \ROM1|memROM~4_combout\ $end
$var wire 1 G" \ROM1|memROM~5_combout\ $end
$var wire 1 H" \incrementaPC|Add0~5_sumout\ $end
$var wire 1 I" \MUX2|MUX_OUT[0]~1_combout\ $end
$var wire 1 J" \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 K" \incrementaPC|Add0~6\ $end
$var wire 1 L" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 M" \ROM1|memROM~6_combout\ $end
$var wire 1 N" \HEX2_SEVENSEG|rascSaida7seg[1]~0_combout\ $end
$var wire 1 O" \MUX2|MUX_OUT[1]~2_combout\ $end
$var wire 1 P" \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 Q" \incrementaPC|Add0~10\ $end
$var wire 1 R" \incrementaPC|Add0~13_sumout\ $end
$var wire 1 S" \ROM1|memROM~2_combout\ $end
$var wire 1 T" \ROM1|memROM~3_combout\ $end
$var wire 1 U" \MUX2|MUX_OUT[2]~3_combout\ $end
$var wire 1 V" \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 W" \ROM1|memROM~12_combout\ $end
$var wire 1 X" \ROM1|memROM~15_combout\ $end
$var wire 1 Y" \DESVIO1|Sel[1]~0_combout\ $end
$var wire 1 Z" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 [" \MUX2|MUX_OUT[3]~4_combout\ $end
$var wire 1 \" \ROM1|memROM~13_combout\ $end
$var wire 1 ]" \ROM1|memROM~16_combout\ $end
$var wire 1 ^" \DECODER_INSTRU|saida[5]~10_combout\ $end
$var wire 1 _" \DECODER_INSTRU|saida[5]~6_combout\ $end
$var wire 1 `" \ROM1|memROM~0_combout\ $end
$var wire 1 a" \ROM1|memROM~9_combout\ $end
$var wire 1 b" \DECODER_INSTRU|saida[4]~5_combout\ $end
$var wire 1 c" \ROM1|memROM~8_combout\ $end
$var wire 1 d" \ROM1|memROM~10_combout\ $end
$var wire 1 e" \ROM1|memROM~7_combout\ $end
$var wire 1 f" \ULA1|Add0~5_sumout\ $end
$var wire 1 g" \REGA|DOUT[0]~feeder_combout\ $end
$var wire 1 h" \ULA1|Add1~34_cout\ $end
$var wire 1 i" \ULA1|Add1~5_sumout\ $end
$var wire 1 j" \ULA1|saida[0]~1_combout\ $end
$var wire 1 k" \DECODER_INSTRU|saida[3]~4_combout\ $end
$var wire 1 l" \ULA1|Add0~6\ $end
$var wire 1 m" \ULA1|Add0~9_sumout\ $end
$var wire 1 n" \REGA|DOUT[1]~feeder_combout\ $end
$var wire 1 o" \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 p" \ULA1|Add1~6\ $end
$var wire 1 q" \ULA1|Add1~9_sumout\ $end
$var wire 1 r" \ULA1|saida[1]~2_combout\ $end
$var wire 1 s" \DECODER_INSTRU|Equal5~0_combout\ $end
$var wire 1 t" \RAM1|ram~161_combout\ $end
$var wire 1 u" \RAM1|ram~18_q\ $end
$var wire 1 v" \RAM1|ram~149_combout\ $end
$var wire 1 w" \RAM1|ram~150_combout\ $end
$var wire 1 x" \ULA1|Add1~10\ $end
$var wire 1 y" \ULA1|Add1~13_sumout\ $end
$var wire 1 z" \ULA1|saida[2]~3_combout\ $end
$var wire 1 {" \ULA1|Add0~10\ $end
$var wire 1 |" \ULA1|Add0~13_sumout\ $end
$var wire 1 }" \REGA|DOUT[2]~feeder_combout\ $end
$var wire 1 ~" \REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 !# \RAM1|ram~19_q\ $end
$var wire 1 "# \RAM1|ram~151_combout\ $end
$var wire 1 ## \RAM1|ram~152_combout\ $end
$var wire 1 $# \ULA1|Add1~14\ $end
$var wire 1 %# \ULA1|Add1~1_sumout\ $end
$var wire 1 &# \ULA1|saida[3]~0_combout\ $end
$var wire 1 '# \REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 (# \ULA1|Add0~14\ $end
$var wire 1 )# \ULA1|Add0~1_sumout\ $end
$var wire 1 *# \REGA|DOUT[3]~feeder_combout\ $end
$var wire 1 +# \RAM1|ram~20_q\ $end
$var wire 1 ,# \RAM1|ram~145_combout\ $end
$var wire 1 -# \RAM1|ram~146_combout\ $end
$var wire 1 .# \ULA1|Add0~2\ $end
$var wire 1 /# \ULA1|Add0~21_sumout\ $end
$var wire 1 0# \REGA|DOUT[4]~feeder_combout\ $end
$var wire 1 1# \ULA1|Add1~2\ $end
$var wire 1 2# \ULA1|Add1~21_sumout\ $end
$var wire 1 3# \ULA1|saida[4]~5_combout\ $end
$var wire 1 4# \RAM1|ram~21_q\ $end
$var wire 1 5# \RAM1|ram~155_combout\ $end
$var wire 1 6# \RAM1|ram~156_combout\ $end
$var wire 1 7# \ULA1|Add0~22\ $end
$var wire 1 8# \ULA1|Add0~25_sumout\ $end
$var wire 1 9# \REGA|DOUT[5]~feeder_combout\ $end
$var wire 1 :# \ULA1|saida[5]~6_combout\ $end
$var wire 1 ;# \REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 <# \RAM1|ram~22_q\ $end
$var wire 1 =# \RAM1|ram~157_combout\ $end
$var wire 1 ># \RAM1|ram~158_combout\ $end
$var wire 1 ?# \ULA1|Add1~22\ $end
$var wire 1 @# \ULA1|Add1~25_sumout\ $end
$var wire 1 A# \DECODER_INSTRU|saida~3_combout\ $end
$var wire 1 B# \FLIPFLOP1|DOUT~1_combout\ $end
$var wire 1 C# \ULA1|saida[7]~4_combout\ $end
$var wire 1 D# \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 E# \ULA1|Add0~26\ $end
$var wire 1 F# \ULA1|Add0~29_sumout\ $end
$var wire 1 G# \REGA|DOUT[6]~feeder_combout\ $end
$var wire 1 H# \ULA1|Add1~26\ $end
$var wire 1 I# \ULA1|Add1~29_sumout\ $end
$var wire 1 J# \ULA1|saida[6]~7_combout\ $end
$var wire 1 K# \RAM1|ram~23_q\ $end
$var wire 1 L# \RAM1|ram~159_combout\ $end
$var wire 1 M# \RAM1|ram~160_combout\ $end
$var wire 1 N# \ULA1|Add0~30\ $end
$var wire 1 O# \ULA1|Add0~17_sumout\ $end
$var wire 1 P# \REGA|DOUT[7]~feeder_combout\ $end
$var wire 1 Q# \RAM1|ram~24_q\ $end
$var wire 1 R# \RAM1|ram~153_combout\ $end
$var wire 1 S# \RAM1|ram~154_combout\ $end
$var wire 1 T# \ULA1|Add1~30\ $end
$var wire 1 U# \ULA1|Add1~17_sumout\ $end
$var wire 1 V# \FLIPFLOP1|DOUT~0_combout\ $end
$var wire 1 W# \FLIPFLOP1|DOUT~q\ $end
$var wire 1 X# \DESVIO1|Sel[0]~1_combout\ $end
$var wire 1 Y# \incrementaPC|Add0~29_sumout\ $end
$var wire 1 Z# \MUX2|MUX_OUT[5]~7_combout\ $end
$var wire 1 [# \DECODER_INSTRU|saida[1]~0_combout\ $end
$var wire 1 \# \ROM1|memROM~1_combout\ $end
$var wire 1 ]# \RAM1|ram~17_q\ $end
$var wire 1 ^# \RAM1|ram~147_combout\ $end
$var wire 1 _# \RAM1|ram~148_combout\ $end
$var wire 1 `# \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 a# \MUX_7SEG|saida_MUX[0]~0_combout\ $end
$var wire 1 b# \MUX_7SEG|saida_MUX[2]~2_combout\ $end
$var wire 1 c# \MUX_7SEG|saida_MUX[1]~1_combout\ $end
$var wire 1 d# \HEX0_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 e# \MUX_7SEG|saida_MUX[3]~3_combout\ $end
$var wire 1 f# \HEX0_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 g# \HEX0_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 h# \HEX0_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 i# \HEX0_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 j# \HEX0_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 k# \HEX0_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 l# \MUX_7SEG|saida_MUX[4]~4_combout\ $end
$var wire 1 m# \MUX_7SEG|saida_MUX[5]~5_combout\ $end
$var wire 1 n# \MUX_7SEG|saida_MUX[6]~6_combout\ $end
$var wire 1 o# \HEX1_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 p# \MUX_7SEG|saida_MUX[7]~7_combout\ $end
$var wire 1 q# \HEX1_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 r# \HEX1_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 s# \HEX1_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 t# \HEX1_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 u# \HEX1_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 v# \HEX1_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 w# \HEX2_SEVENSEG|rascSaida7seg[0]~1_combout\ $end
$var wire 1 x# \HEX2_SEVENSEG|rascSaida7seg[1]~2_combout\ $end
$var wire 1 y# \HEX2_SEVENSEG|rascSaida7seg[2]~3_combout\ $end
$var wire 1 z# \HEX2_SEVENSEG|rascSaida7seg[3]~4_combout\ $end
$var wire 1 {# \HEX2_SEVENSEG|rascSaida7seg[4]~5_combout\ $end
$var wire 1 |# \HEX2_SEVENSEG|rascSaida7seg[5]~6_combout\ $end
$var wire 1 }# \HEX2_SEVENSEG|rascSaida7seg[6]~7_combout\ $end
$var wire 1 ~# \MUX_7SEG|saida_MUX[18]~10_combout\ $end
$var wire 1 !$ \MUX_7SEG|saida_MUX[17]~9_combout\ $end
$var wire 1 "$ \MUX_7SEG|saida_MUX[16]~8_combout\ $end
$var wire 1 #$ \HEX4_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 $$ \MUX_7SEG|saida_MUX[19]~11_combout\ $end
$var wire 1 %$ \HEX4_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 &$ \HEX4_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 '$ \HEX4_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ($ \HEX4_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 )$ \HEX4_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 *$ \HEX4_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 +$ \MUX_7SEG|saida_MUX[21]~13_combout\ $end
$var wire 1 ,$ \MUX_7SEG|saida_MUX[22]~14_combout\ $end
$var wire 1 -$ \MUX_7SEG|saida_MUX[20]~12_combout\ $end
$var wire 1 .$ \HEX5_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 /$ \MUX_7SEG|saida_MUX[23]~15_combout\ $end
$var wire 1 0$ \HEX5_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 1$ \HEX5_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 2$ \HEX5_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 3$ \HEX5_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 4$ \HEX5_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 5$ \HEX5_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 6$ \DECODER_INSTRU|saida[1]~2_combout\ $end
$var wire 1 7$ \DECODER_INSTRU|saida[6]~7_combout\ $end
$var wire 1 8$ \DECODER_INSTRU|Equal3~0_combout\ $end
$var wire 1 9$ \DECODER_INSTRU|saida~9_combout\ $end
$var wire 1 :$ \DECODER_INSTRU|Equal4~0_combout\ $end
$var wire 1 ;$ \REGA|DOUT\ [7] $end
$var wire 1 <$ \REGA|DOUT\ [6] $end
$var wire 1 =$ \REGA|DOUT\ [5] $end
$var wire 1 >$ \REGA|DOUT\ [4] $end
$var wire 1 ?$ \REGA|DOUT\ [3] $end
$var wire 1 @$ \REGA|DOUT\ [2] $end
$var wire 1 A$ \REGA|DOUT\ [1] $end
$var wire 1 B$ \REGA|DOUT\ [0] $end
$var wire 1 C$ \PC|DOUT\ [8] $end
$var wire 1 D$ \PC|DOUT\ [7] $end
$var wire 1 E$ \PC|DOUT\ [6] $end
$var wire 1 F$ \PC|DOUT\ [5] $end
$var wire 1 G$ \PC|DOUT\ [4] $end
$var wire 1 H$ \PC|DOUT\ [3] $end
$var wire 1 I$ \PC|DOUT\ [2] $end
$var wire 1 J$ \PC|DOUT\ [1] $end
$var wire 1 K$ \PC|DOUT\ [0] $end
$var wire 1 L$ \END_RETORNO|DOUT\ [8] $end
$var wire 1 M$ \END_RETORNO|DOUT\ [7] $end
$var wire 1 N$ \END_RETORNO|DOUT\ [6] $end
$var wire 1 O$ \END_RETORNO|DOUT\ [5] $end
$var wire 1 P$ \END_RETORNO|DOUT\ [4] $end
$var wire 1 Q$ \END_RETORNO|DOUT\ [3] $end
$var wire 1 R$ \END_RETORNO|DOUT\ [2] $end
$var wire 1 S$ \END_RETORNO|DOUT\ [1] $end
$var wire 1 T$ \END_RETORNO|DOUT\ [0] $end
$var wire 1 U$ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 V$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 W$ \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 X$ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 Y$ \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Z$ \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 [$ \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 \$ \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 ]$ \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ^$ \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 _$ \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 `$ \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 a$ \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 b$ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 c$ \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 d$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 e$ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 f$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 g$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 h$ \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 i$ \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 j$ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 k$ \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 l$ \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 m$ \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 n$ \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 o$ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 p$ \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 q$ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 r$ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 s$ \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 t$ \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 u$ \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[1]~0_combout\ $end
$var wire 1 v$ \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 w$ \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 x$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 y$ \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 z$ \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 {$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 |$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 }$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ~$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 !% \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 "% \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 #% \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 $% \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 %% \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 &% \MUX_7SEG|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 '% \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 (% \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 )% \MUX_7SEG|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 *% \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 +% \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 ,% \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 -% \MUX_7SEG|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 .% \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 /% \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 0% \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 1% \MUX_7SEG|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 2% \MUX_7SEG|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 3% \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 4% \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 5% \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 6% \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 7% \DECODER_INSTRU|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 8% \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 9% \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 :% \MUX_7SEG|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 ;% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 <% \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 =% \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 >% \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ?% \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 @% \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 A% \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 B% \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 C% \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 D% \MUX_7SEG|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 E% \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 F% \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 G% \MUX_7SEG|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 H% \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 I% \END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 J% \END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 K% \END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 L% \END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 M% \END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 N% \END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 O% \END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 P% \END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 Q% \END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 R% \MUX_7SEG|ALT_INV_saida_MUX[16]~8_combout\ $end
$var wire 1 S% \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 T% \FLIPFLOP1|ALT_INV_DOUT~q\ $end
$var wire 1 U% \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 V% \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 W% \DECODER_INSTRU|ALT_INV_saida~3_combout\ $end
$var wire 1 X% \DESVIO1|ALT_INV_Sel[1]~0_combout\ $end
$var wire 1 Y% \DESVIO1|ALT_INV_Sel[0]~1_combout\ $end
$var wire 1 Z% \DECODER_INSTRU|ALT_INV_saida[3]~4_combout\ $end
$var wire 1 [% \MUX_7SEG|ALT_INV_saida_MUX[18]~10_combout\ $end
$var wire 1 \% \MUX_7SEG|ALT_INV_saida_MUX[20]~12_combout\ $end
$var wire 1 ]% \MUX_7SEG|ALT_INV_saida_MUX[19]~11_combout\ $end
$var wire 1 ^% \MUX_7SEG|ALT_INV_saida_MUX[22]~14_combout\ $end
$var wire 1 _% \MUX_7SEG|ALT_INV_saida_MUX[17]~9_combout\ $end
$var wire 1 `% \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 a% \DECODER_INSTRU|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 b% \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 c% \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 d% \DECODER_INSTRU|ALT_INV_saida[4]~5_combout\ $end
$var wire 1 e% \DECODER_INSTRU|ALT_INV_saida[6]~7_combout\ $end
$var wire 1 f% \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 g% \DECODER_INSTRU|ALT_INV_saida[5]~6_combout\ $end
$var wire 1 h% \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 i% \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 j% \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[2]~3_combout\ $end
$var wire 1 k% \MUX_7SEG|ALT_INV_saida_MUX[23]~15_combout\ $end
$var wire 1 l% \MUX_7SEG|ALT_INV_saida_MUX[21]~13_combout\ $end
$var wire 1 m% \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 n% \DECODER_INSTRU|ALT_INV_Equal5~0_combout\ $end
$var wire 1 o% \REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 p% \REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 q% \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 r% \REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 s% \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 t% \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 u% \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 v% \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 w% \FLIPFLOP1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 x% \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 y% \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 z% \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 {% \ALT_INV_SW[9]~input_o\ $end
$var wire 1 |% \DECODER_INSTRU|ALT_INV_saida[5]~10_combout\ $end
$var wire 1 }% \REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ~% \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 !& \REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 "& \REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 #& \PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0y
1z
1{
1|
1}
1~
1!!
1"!
x#!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
1*"
x+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
1H"
0I"
0J"
0K"
0L"
1M"
1N"
1O"
0P"
0Q"
0R"
1S"
1T"
1U"
0V"
1W"
1X"
0Y"
0Z"
1["
1\"
0]"
1^"
0_"
1`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
1x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
1?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
1H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
1T#
0U#
0V#
0W#
1X#
0Y#
0Z#
1[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
1k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
1v#
0w#
1x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
1*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
15$
06$
17$
08$
09$
0:$
1U$
1V$
1W$
1X$
1Y$
1Z$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
0s$
1t$
0u$
1v$
1w$
1x$
1y$
1%%
1&%
1'%
0(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
04%
15%
16%
07%
18%
09%
1:%
1;%
1<%
1=%
0>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
1R%
0S%
1T%
0U%
1V%
1W%
1X%
0Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
0a%
1b%
1c%
1d%
0e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
0m%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
x{%
0|%
1}%
0~%
1!&
1"&
1#&
xX
xY
xZ
1[
x$!
x%!
x&!
1'!
x(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
x1!
12!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
1E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
1[$
1\$
1]$
x^$
1_$
1`$
1a$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1"
0#
0$
1%
0&
0'
0(
0)
0*
0+
0,
0-
1.
0/
00
01
02
03
04
15
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
1A
0B
1C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
0W
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
xo
xp
xq
xr
xs
xt
xu
xv
xw
xx
$end
#20000
0[
0'!
0*"
1~%
1,"
1."
1I$
10"
1J$
1T$
1P"
1V"
1H$
0"%
0v%
0#%
0Q%
0t%
0u%
0!%
x$$
1L"
0M"
0W"
0`"
x!$
0\"
1Z"
0S"
1R"
x~#
x]%
0f$
1>%
1U%
1(%
x_%
1m%
0V$
14%
0g$
x[%
1c!
1a!
1b!
0T"
1c"
0X"
1]"
x#$
x)$
1a"
1\#
07"
0^"
1A#
0X#
0N"
1d"
x%$
x&$
x'$
x($
x*$
1m
1l
1k
19%
0`%
1S%
0x%
0V%
0<%
1|%
0W%
1Y%
1u$
0f%
1I"
1B#
0A#
0x#
1y#
1}#
0w%
1W%
0j%
xN!
xP!
xQ!
xR!
xS!
1x!
0r!
0o!
xO!
xT!
0B#
1V#
xP
xO
xN
xM
xL
xK
xJ
1+
0%
0"
1w%
1@!
0E!
0x!
0D!
0V#
0A
1<
0+
0@
#40000
1[
1'!
1*"
0~%
0,"
0."
#60000
0[
0'!
0*"
1~%
1,"
1."
1K$
1J"
0$%
0s%
0H"
1K"
x"$
15"
1\"
1s$
xR%
0h%
0m%
1d!
0L"
1Q"
1X"
0]"
1^"
1k"
16$
19$
0I"
1n
1f$
0R"
11"
0S%
1x%
0|%
0Z%
0O"
1g$
1Y"
0k"
06$
0Z"
12"
0U"
0X%
1Z%
1V$
1q!
1y!
1w!
13"
1I"
0["
1,
1*
1$
0i$
0y!
0w!
0,
0*
#80000
1[
1'!
1*"
0~%
0,"
0."
#100000
0[
0'!
0*"
1~%
1,"
1."
0I$
00"
0J$
0P"
0V"
0H$
1"%
1v%
1#%
1t%
1u%
1!%
0$$
1L"
0Q"
0!$
16"
1F"
0\"
1Z"
02"
1S"
1R"
01"
0~#
1]%
0f$
1_%
0b%
0x$
1m%
0V$
04%
0g$
1[%
0c!
0a!
0b!
0Z"
03"
0R"
1T"
0c"
0X"
1]"
1G"
1e"
0Y"
0^"
09$
1:$
0%$
0&$
1*$
0m
0l
0k
1V$
1i$
1g$
09%
1`%
1S%
0x%
06%
0c%
1X%
1|%
1O"
0I"
1X#
1{#
1x#
0}#
0Y%
1N!
0R!
0S!
1p!
0q!
1I"
0O"
1U"
0O
0N
1J
0$
1#
0@!
1E!
1B!
1A
1>
0<
#120000
1[
1'!
1*"
0~%
0,"
0."
#140000
0[
0'!
0*"
1~%
1,"
1."
1I$
1V"
0"%
0u%
05"
1R"
x~#
1h%
0g$
x[%
1b!
x%$
x*$
1^"
1_"
1b"
0X#
07$
0:$
1l
0|%
0g%
0d%
1Y%
1e%
0I"
1O"
1f"
1i"
0p"
1j"
1y"
0$#
1z"
1|"
0b$
0k$
0n$
0q$
0p!
1v!
1u!
xN!
xS!
1%#
01#
1q"
0x"
1t!
1}"
1g"
1)
1(
0#
xO
xJ
0c$
0l$
0y"
12#
0?#
1'
1n$
0t$
1@#
0H#
0W$
1I#
0T#
0Z$
1U#
0p$
#160000
1[
1'!
1*"
0~%
0,"
0."
#180000
0[
0'!
0*"
1~%
1,"
1."
0K$
1J$
0J"
1P"
1B$
1@$
1~"
1`#
1$%
0#%
1s%
0t%
0a$
0_$
0"&
0r%
xa#
xi#
1y"
xb#
0|"
1(#
0f"
1l"
0i"
1p"
0L"
1Q"
x!$
1B"
1H"
0K"
0"$
0F"
0S"
1W"
x&%
0n$
x:%
1q$
1b$
1k$
1f$
x_%
0i%
0s$
1R%
1x$
14%
0U%
1l!
1n!
1c!
0d!
1L"
0Q"
0R"
11"
0q"
1x"
1m"
1)#
0^"
0_"
0b"
1s"
17$
0T"
1c"
0G"
0e"
1I"
x&$
0O"
0g"
0}"
xd#
xf#
xh#
xj#
xk#
1e
1c
0n
1m
0f$
1g$
1l$
0j$
0e$
0y"
1$#
1Z"
1R"
01"
1|%
1g%
1d%
0n%
0e%
19%
0`%
16%
1c%
x4!
1*#
1n"
0U"
1O"
1n$
0V$
0g$
0{#
0x#
1}#
1t"
13#
1:#
1C#
1J#
1f"
0l"
1i"
0j"
1y"
1|"
0(#
1&#
0Z"
0%#
11#
x0
1U"
1["
0z"
0b$
0k$
0n$
0q$
1V$
1c$
x2!
x3!
x5!
x7!
x8!
xR!
1z!
0v!
0u!
02#
1?#
0)#
0m"
0t!
0&#
0["
1}"
1z"
1j"
1g"
x4
x3
x1
x/
x.
xN
1-
0)
0(
1t$
1e$
1j$
0@#
1H#
0'
1@!
0E!
0B!
0n"
0*#
03#
1W$
0I#
1T#
0A
0>
1<
0:#
1Z$
0U#
0J#
1p$
0C#
#200000
1[
1'!
1*"
0~%
0,"
0."
#220000
0[
0'!
0*"
1~%
1,"
1."
1K$
1J"
1!#
1]#
0$%
0s%
0;%
0E%
1^#
1"#
0H"
1K"
x"$
06"
0W"
1\"
0.%
0/%
1s$
xR%
1b%
1U%
0m%
1d!
0L"
1Q"
1X"
0]"
0s"
0I"
1##
1_#
1n
1f$
0R"
11"
0S%
1x%
1n%
08%
0F%
0O"
1g$
0f"
1l"
0i"
1a#
1i#
1"$
1($
0y"
0|"
1(#
1b#
1~#
0t"
1A#
1Z"
0U"
1b$
1k$
0&%
0R%
1n$
1q$
0:%
0[%
0W%
0V$
0z!
1)#
1m"
1["
0}"
0z"
0#$
0&$
0d#
1f#
0h#
0j#
0k#
0j"
1B#
0g"
0-
0e$
0j$
0w%
1x!
1P!
14!
1n"
1*#
1V#
1+
1L
10
02!
03!
05!
17!
08!
0R!
0T!
04
13
01
0/
0.
0P
0N
#240000
1[
1'!
1*"
0~%
0,"
0."
#260000
0[
0'!
0*"
1~%
1,"
1."
0I$
10"
0K$
0J$
0J"
0P"
0V"
1H$
1W#
1"%
0v%
1$%
1#%
1s%
1t%
1u%
0!%
0T%
x$$
1L"
0Q"
0!$
1H"
0K"
x"$
x($
15"
16"
1M"
0\"
0Z"
12"
x#$
1R"
01"
0B"
x~#
x]%
0f$
1_%
0s$
xR%
0h%
0b%
0>%
1m%
1V$
0g$
1i%
x[%
0c!
0d!
1a!
0b!
1Z"
02"
13"
0L"
0R"
1U"
0["
0X"
1]"
1N"
0d"
1|#
0A#
1:$
1I"
1O"
x&$
0n
0m
0l
1k
0V$
0i$
1f$
1g$
03"
1S%
0x%
0u$
1f%
1W%
xT!
xP!
0U"
0O"
18"
1["
1i$
0"#
0^#
0y#
0}#
1X#
xP
xL
08"
1/%
1.%
1j%
0Y%
xR!
1p!
0x!
1A!
0I"
1O"
0["
0_#
0##
xN
0+
1#
1=
1F%
18%
0@!
1D!
1y"
1|"
0(#
xb#
0~#
1f"
0l"
1i"
xa#
0"$
0<
1@
0n$
0q$
x:%
1[%
0b$
0k$
x&%
1R%
0m"
0)#
1j"
1g"
0#$
0%$
0&$
0'$
0($
0)$
xd#
xf#
xh#
xi#
xj#
xk#
1}"
1z"
1j$
1e$
0*#
0n"
x2!
x3!
x4!
x5!
x7!
x8!
0O!
0P!
0Q!
0R!
0S!
0T!
x4
x3
x1
x0
x/
x.
0P
0O
0N
0M
0L
0K
#280000
1[
1'!
1*"
0~%
0,"
0."
#300000
0[
0'!
0*"
1~%
1,"
1."
00"
1J$
1P"
0H$
1v%
0#%
0t%
1!%
0$$
1L"
0M"
1W"
1`"
x!$
1F"
0Z"
1]%
0f$
1>%
0U%
0(%
x_%
0x$
1V$
1c!
0a!
1G"
1e"
x)$
0a"
0\#
18$
0:$
0N"
1d"
0|#
x&$
1m
0k
06%
0c%
1V%
1<%
1u$
0f%
0O"
1["
1{#
1I"
1y#
0j%
xR!
0A!
0p!
1s!
xO!
xN
xK
0=
1&
0#
1B!
0D!
1>
0@
#320000
1[
1'!
1*"
0~%
0,"
0."
#340000
0[
0'!
0*"
1~%
1,"
1."
10"
1K$
0J$
1J"
0P"
1H$
0v%
0$%
1#%
0s%
1t%
0!%
x$$
0L"
0!$
0H"
1K"
x"$
x($
0F"
05"
06"
0W"
0`"
1Z"
x]%
1f$
1_%
1s$
xR%
1x$
1h%
1b%
1U%
1(%
0V$
0c!
1d!
1a!
1L"
1a"
1\#
0X#
08$
0G"
0e"
x#$
0&$
x'$
1n
0m
1k
0f$
0V%
0<%
1Y%
16%
1c%
xP!
1"#
1^#
0I"
1O"
1}#
0{#
xL
0/%
0.%
xQ!
0R!
xT!
0s!
1_#
1##
xP
0N
xM
0&
0F%
08%
0B!
1@!
0y"
0|"
1(#
1b#
x~#
0f"
1l"
0i"
1a#
1i#
1"$
1($
0>
1<
1n$
1q$
0:%
x[%
1b$
1k$
0&%
0R%
1m"
1)#
0j"
0g"
x%$
x($
0d#
1f#
0h#
0j#
0k#
0}"
0z"
0j$
0e$
1P!
14!
1*#
1n"
1L
10
02!
03!
05!
17!
08!
xP!
xS!
04
13
01
0/
0.
xO
xL
#360000
1[
1'!
1*"
0~%
0,"
0."
#380000
0[
0'!
0*"
1~%
1,"
1."
0K$
1J$
0J"
1P"
1$%
0#%
1s%
0t%
0L"
1Q"
x!$
1H"
0K"
1w#
x"$
16"
1S"
1f$
x_%
0s$
xR%
0b%
04%
1c!
0d!
1L"
0Q"
1R"
1T"
0c"
1^"
1_"
1b"
07$
1I"
x&$
0O"
0n
1m
0f$
0g$
0R"
09%
1`%
0|%
0g%
0d%
1e%
1F!
1U"
1O"
1g$
1f"
0l"
1i"
1{#
1z"
0##
0_#
1z#
0}#
1B
0U"
0b$
0k$
18%
1F%
xR!
1v!
1u!
0m"
1t!
xa#
0"$
xb#
0~#
1g"
xN
1)
1(
1j$
1'
x&%
1R%
x:%
1[%
0@!
1C!
1B!
0n"
0($
xi#
0#$
0%$
xd#
xf#
xh#
xj#
xk#
1?
1>
0<
x2!
x3!
x5!
x7!
x8!
0S!
0T!
x4!
0P!
x4
x3
x1
x0
x/
x.
0P
0O
0L
#400000
1[
1'!
1*"
0~%
0,"
0."
#420000
0[
0'!
0*"
1~%
1,"
1."
1K$
1J"
0B$
0`#
0$%
0s%
1a$
1r%
0a#
0f"
0i"
1B"
0H"
1K"
0w#
x"$
x($
06"
0S"
1\"
1&%
1b$
1k$
0i%
1s$
xR%
1b%
14%
0m%
0n!
1d!
0L"
1Q"
1X"
0]"
0T"
1c"
0^"
0_"
0b"
17$
x#$
x%$
0I"
0g"
0f#
0j#
0e
1n
1f$
1R"
0S%
1x%
19%
0`%
1|%
1g%
1d%
0e%
xP!
0F!
0O"
0g$
1y"
1|"
0(#
0{#
0z"
1##
1_#
0z#
1}#
1A#
xL
0B
1U"
0n$
0q$
08%
0F%
0W%
03!
07!
xS!
xT!
0v!
0u!
0)#
0t!
1f"
1i"
0p"
xa#
1"$
0y"
0|"
1(#
1b#
x~#
1}"
1z"
0B#
03
0/
xP
xO
0)
0(
1e$
0'
0b$
0k$
x&%
0R%
1n$
1q$
0:%
x[%
1w%
1x!
1@!
0C!
0B!
0*#
1)#
1q"
0x"
0V#
1i#
0}"
0z"
xf#
0k#
1j"
1g"
1+
0?
0>
1<
0e$
0l$
1y"
0$#
1r"
1*#
0n$
1%#
01#
1z"
0c$
02!
x7!
14!
12#
0?#
1&#
x3
10
0.
0t$
1@#
0H#
13#
0W$
1I#
0T#
1:#
0Z$
1U#
1J#
0p$
1C#
#440000
1[
1'!
1*"
0~%
0,"
0."
#460000
0[
0'!
0*"
1~%
1,"
1."
1I$
0K$
0J$
0J"
0P"
1V"
0W#
0"%
1$%
1#%
1s%
1t%
0u%
1T%
1L"
0Q"
0!$
1H"
0K"
x"$
1F"
15"
16"
1M"
1W"
0\"
0R"
11"
0B"
1~#
0f$
1_%
0s$
xR%
0x$
0h%
0b%
0>%
0U%
1m%
1g$
1i%
0[%
0c!
0d!
1b!
0Z"
12"
0L"
1R"
01"
0U"
0X"
1]"
1N"
0d"
0A#
18$
1G"
1e"
1|#
1I"
1O"
0n
0m
1l
1V$
1f$
0g$
1Z"
02"
13"
1S%
0x%
0u$
1f%
1W%
06%
0c%
1U"
0O"
0["
0V$
0i$
1{#
0"#
0^#
0}#
03"
18"
1["
1/%
1.%
1i$
1A!
1s!
0x!
08"
0_#
0##
1=
0+
1&
1F%
18%
0@!
1B!
0y"
1$#
1|"
0(#
xb#
x~#
0f"
0i"
1p"
0a#
0"$
1>
0<
1n$
0q$
x:%
x[%
1b$
1k$
1&%
1R%
0q"
1x"
0)#
0%#
11#
0j"
0g"
0)$
0f#
xi#
xk#
1}"
0z"
1l$
1e$
1c$
02#
1?#
1y"
0&#
0*#
0r"
1t$
0n$
0@#
1H#
1z"
03#
1W$
x2!
x4!
07!
0O!
0I#
1T#
0:#
03
x0
x.
0K
1Z$
0U#
0J#
1p$
0C#
#480000
1[
1'!
1*"
0~%
0,"
0."
#500000
