
Day17_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001208  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08001398  08001398  00002398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080013e0  080013e0  00003054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080013e0  080013e0  000023e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080013e8  080013e8  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080013e8  080013e8  000023e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080013ec  080013ec  000023ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080013f0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          0000016c  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001c0  200001c0  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001f45  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000091f  00000000  00000000  00004fc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001c0  00000000  00000000  000058e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000012c  00000000  00000000  00005aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019578  00000000  00000000  00005bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002433  00000000  00000000  0001f14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c623  00000000  00000000  0002157f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000adba2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000009e8  00000000  00000000  000adbe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000ae5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000049  00000000  00000000  000ae5f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001380 	.word	0x08001380

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001380 	.word	0x08001380

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <I2CInit>:
 *      Author: admin
 */

#include "i2c.h"

void I2CInit(void) {
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	// gpio config
	// enable gpio b clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000274:	4b29      	ldr	r3, [pc, #164]	@ (800031c <I2CInit+0xac>)
 8000276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000278:	4a28      	ldr	r2, [pc, #160]	@ (800031c <I2CInit+0xac>)
 800027a:	f043 0302 	orr.w	r3, r3, #2
 800027e:	6313      	str	r3, [r2, #48]	@ 0x30
	// set mode as alt fn (10)
	GPIOB->MODER |= BV(2*6+1) | BV(2*7+1);
 8000280:	4b27      	ldr	r3, [pc, #156]	@ (8000320 <I2CInit+0xb0>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a26      	ldr	r2, [pc, #152]	@ (8000320 <I2CInit+0xb0>)
 8000286:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 800028a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(BV(2*6) | BV(2*7));
 800028c:	4b24      	ldr	r3, [pc, #144]	@ (8000320 <I2CInit+0xb0>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a23      	ldr	r2, [pc, #140]	@ (8000320 <I2CInit+0xb0>)
 8000292:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 8000296:	6013      	str	r3, [r2, #0]
	// set alt fn to AF4 (i2c)
	GPIOB->AFR[0] = (4 << (4*6)) | (4 << (4*7));
 8000298:	4b21      	ldr	r3, [pc, #132]	@ (8000320 <I2CInit+0xb0>)
 800029a:	f04f 4288 	mov.w	r2, #1140850688	@ 0x44000000
 800029e:	621a      	str	r2, [r3, #32]
	// no pull up & pull down regr
	GPIOB->PUPDR &= ~(BV(2*6+1) | BV(2*7+1) | BV(2*6) | BV(2*7));
 80002a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000320 <I2CInit+0xb0>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	4a1e      	ldr	r2, [pc, #120]	@ (8000320 <I2CInit+0xb0>)
 80002a6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80002aa:	60d3      	str	r3, [r2, #12]
	// Enable open-drain for PB6 & PB7
	GPIOB->OTYPER |= BV(6) | BV(7);
 80002ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000320 <I2CInit+0xb0>)
 80002ae:	685b      	ldr	r3, [r3, #4]
 80002b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000320 <I2CInit+0xb0>)
 80002b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80002b6:	6053      	str	r3, [r2, #4]

	// i2c config
	// enable i2c peri clock
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80002b8:	4b18      	ldr	r3, [pc, #96]	@ (800031c <I2CInit+0xac>)
 80002ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002bc:	4a17      	ldr	r2, [pc, #92]	@ (800031c <I2CInit+0xac>)
 80002be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002c2:	6413      	str	r3, [r2, #64]	@ 0x40
	// i2c sw reset
	I2C1->CR1 |= I2C_CR1_SWRST;
 80002c4:	4b17      	ldr	r3, [pc, #92]	@ (8000324 <I2CInit+0xb4>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a16      	ldr	r2, [pc, #88]	@ (8000324 <I2CInit+0xb4>)
 80002ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002ce:	6013      	str	r3, [r2, #0]
	I2C1->CR1 = 0;				// clear all CR1 bits
 80002d0:	4b14      	ldr	r3, [pc, #80]	@ (8000324 <I2CInit+0xb4>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	601a      	str	r2, [r3, #0]
	// peri clock -- CR2 = 16MHz
	I2C1->CR2 |= 16 << I2C_CR2_FREQ_Pos;
 80002d6:	4b13      	ldr	r3, [pc, #76]	@ (8000324 <I2CInit+0xb4>)
 80002d8:	685b      	ldr	r3, [r3, #4]
 80002da:	4a12      	ldr	r2, [pc, #72]	@ (8000324 <I2CInit+0xb4>)
 80002dc:	f043 0310 	orr.w	r3, r3, #16
 80002e0:	6053      	str	r3, [r2, #4]
	// set i2c clock -- CCR = 80 (Std mode=100KHz)
	I2C1->CCR = 80;
 80002e2:	4b10      	ldr	r3, [pc, #64]	@ (8000324 <I2CInit+0xb4>)
 80002e4:	2250      	movs	r2, #80	@ 0x50
 80002e6:	61da      	str	r2, [r3, #28]
	I2C1->CCR &= ~I2C_CCR_FS;	// standard mode (default)
 80002e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000324 <I2CInit+0xb4>)
 80002ea:	69db      	ldr	r3, [r3, #28]
 80002ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000324 <I2CInit+0xb4>)
 80002ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80002f2:	61d3      	str	r3, [r2, #28]
	// set Trise -- TRISE = 17
	I2C1->TRISE = 17;
 80002f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000324 <I2CInit+0xb4>)
 80002f6:	2211      	movs	r2, #17
 80002f8:	621a      	str	r2, [r3, #32]
	// enable ack
	I2C1->CR1 |= I2C_CR1_ACK;
 80002fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000324 <I2CInit+0xb4>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	4a09      	ldr	r2, [pc, #36]	@ (8000324 <I2CInit+0xb4>)
 8000300:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000304:	6013      	str	r3, [r2, #0]
	// enable i2c peri
	I2C1->CR1 |= I2C_CR1_PE;
 8000306:	4b07      	ldr	r3, [pc, #28]	@ (8000324 <I2CInit+0xb4>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	4a06      	ldr	r2, [pc, #24]	@ (8000324 <I2CInit+0xb4>)
 800030c:	f043 0301 	orr.w	r3, r3, #1
 8000310:	6013      	str	r3, [r2, #0]
}
 8000312:	bf00      	nop
 8000314:	46bd      	mov	sp, r7
 8000316:	bc80      	pop	{r7}
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40023800 	.word	0x40023800
 8000320:	40020400 	.word	0x40020400
 8000324:	40005400 	.word	0x40005400

08000328 <I2CStart>:

void I2CStart(void) {
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
	// send start bit
	I2C1->CR1 |= I2C_CR1_START;
 800032c:	4b08      	ldr	r3, [pc, #32]	@ (8000350 <I2CStart+0x28>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4a07      	ldr	r2, [pc, #28]	@ (8000350 <I2CStart+0x28>)
 8000332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000336:	6013      	str	r3, [r2, #0]
	// wait for start bit sent on bus
	while(!(I2C1->SR1 & I2C_SR1_SB));	// while((I2C1->SR1 & I2C_SR1_SB) == 0);
 8000338:	bf00      	nop
 800033a:	4b05      	ldr	r3, [pc, #20]	@ (8000350 <I2CStart+0x28>)
 800033c:	695b      	ldr	r3, [r3, #20]
 800033e:	f003 0301 	and.w	r3, r3, #1
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0f9      	beq.n	800033a <I2CStart+0x12>
}
 8000346:	bf00      	nop
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	bc80      	pop	{r7}
 800034e:	4770      	bx	lr
 8000350:	40005400 	.word	0x40005400

08000354 <I2CStop>:

void I2CRepeatStart(void) {
	I2CStart();
}

void I2CStop(void) {
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
	// send stop bit
	I2C1->CR1 |= I2C_CR1_STOP;
 8000358:	4b08      	ldr	r3, [pc, #32]	@ (800037c <I2CStop+0x28>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	4a07      	ldr	r2, [pc, #28]	@ (800037c <I2CStop+0x28>)
 800035e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000362:	6013      	str	r3, [r2, #0]
	// wait for stop bit sent on bus
	while(I2C1->SR2 & I2C_SR2_BUSY);		// while((I2C1->SR2 & I2C_SR2_BUSY) != 0);
 8000364:	bf00      	nop
 8000366:	4b05      	ldr	r3, [pc, #20]	@ (800037c <I2CStop+0x28>)
 8000368:	699b      	ldr	r3, [r3, #24]
 800036a:	f003 0302 	and.w	r3, r3, #2
 800036e:	2b00      	cmp	r3, #0
 8000370:	d1f9      	bne.n	8000366 <I2CStop+0x12>
}
 8000372:	bf00      	nop
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	bc80      	pop	{r7}
 800037a:	4770      	bx	lr
 800037c:	40005400 	.word	0x40005400

08000380 <I2CSendSlaveAddr>:

void I2CSendSlaveAddr(uint8_t addr) {
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	4603      	mov	r3, r0
 8000388:	71fb      	strb	r3, [r7, #7]
	// write slave addr in DR
	I2C1->DR = addr;
 800038a:	4a09      	ldr	r2, [pc, #36]	@ (80003b0 <I2CSendSlaveAddr+0x30>)
 800038c:	79fb      	ldrb	r3, [r7, #7]
 800038e:	6113      	str	r3, [r2, #16]
	// wait until slave addr is sent
	while(!(I2C1->SR1 & I2C_SR1_ADDR));
 8000390:	bf00      	nop
 8000392:	4b07      	ldr	r3, [pc, #28]	@ (80003b0 <I2CSendSlaveAddr+0x30>)
 8000394:	695b      	ldr	r3, [r3, #20]
 8000396:	f003 0302 	and.w	r3, r3, #2
 800039a:	2b00      	cmp	r3, #0
 800039c:	d0f9      	beq.n	8000392 <I2CSendSlaveAddr+0x12>
	// read status regrs to clear acks
	(void)I2C1->SR1;
 800039e:	4b04      	ldr	r3, [pc, #16]	@ (80003b0 <I2CSendSlaveAddr+0x30>)
 80003a0:	695b      	ldr	r3, [r3, #20]
	(void)I2C1->SR2;
 80003a2:	4b03      	ldr	r3, [pc, #12]	@ (80003b0 <I2CSendSlaveAddr+0x30>)
 80003a4:	699b      	ldr	r3, [r3, #24]
}
 80003a6:	bf00      	nop
 80003a8:	370c      	adds	r7, #12
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bc80      	pop	{r7}
 80003ae:	4770      	bx	lr
 80003b0:	40005400 	.word	0x40005400

080003b4 <I2CSendData>:

void I2CSendData(uint8_t data) {
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	71fb      	strb	r3, [r7, #7]
	// wait until data is sent
	while(!(I2C1->SR1 & I2C_SR1_TXE));
 80003be:	bf00      	nop
 80003c0:	4b0a      	ldr	r3, [pc, #40]	@ (80003ec <I2CSendData+0x38>)
 80003c2:	695b      	ldr	r3, [r3, #20]
 80003c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d0f9      	beq.n	80003c0 <I2CSendData+0xc>
	// write data in DR
	I2C1->DR = data;
 80003cc:	4a07      	ldr	r2, [pc, #28]	@ (80003ec <I2CSendData+0x38>)
 80003ce:	79fb      	ldrb	r3, [r7, #7]
 80003d0:	6113      	str	r3, [r2, #16]
	// poll for BTF is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 80003d2:	bf00      	nop
 80003d4:	4b05      	ldr	r3, [pc, #20]	@ (80003ec <I2CSendData+0x38>)
 80003d6:	695b      	ldr	r3, [r3, #20]
 80003d8:	f003 0304 	and.w	r3, r3, #4
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d0f9      	beq.n	80003d4 <I2CSendData+0x20>
}
 80003e0:	bf00      	nop
 80003e2:	bf00      	nop
 80003e4:	370c      	adds	r7, #12
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr
 80003ec:	40005400 	.word	0x40005400

080003f0 <I2CWrite>:
	while(!(I2C1->SR1 & I2C_SR1_RXNE));
	// collect received data and return it
	return I2C1->DR;
}

void I2CWrite(uint8_t addr, uint8_t data) {
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	4603      	mov	r3, r0
 80003f8:	460a      	mov	r2, r1
 80003fa:	71fb      	strb	r3, [r7, #7]
 80003fc:	4613      	mov	r3, r2
 80003fe:	71bb      	strb	r3, [r7, #6]
	I2CStart();
 8000400:	f7ff ff92 	bl	8000328 <I2CStart>
	I2CSendSlaveAddr(addr);
 8000404:	79fb      	ldrb	r3, [r7, #7]
 8000406:	4618      	mov	r0, r3
 8000408:	f7ff ffba 	bl	8000380 <I2CSendSlaveAddr>
	I2CSendData(data);
 800040c:	79bb      	ldrb	r3, [r7, #6]
 800040e:	4618      	mov	r0, r3
 8000410:	f7ff ffd0 	bl	80003b4 <I2CSendData>
	I2CStop();
 8000414:	f7ff ff9e 	bl	8000354 <I2CStop>
}
 8000418:	bf00      	nop
 800041a:	3708      	adds	r7, #8
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}

08000420 <DelayMs>:

void SwDelayMs(uint32_t ms);

uint32_t DWT_Init(void);

static inline void DelayMs(volatile uint32_t ms) {
 8000420:	b480      	push	{r7}
 8000422:	b085      	sub	sp, #20
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000428:	4b0e      	ldr	r3, [pc, #56]	@ (8000464 <DelayMs+0x44>)
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800042e:	4b0e      	ldr	r3, [pc, #56]	@ (8000468 <DelayMs+0x48>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a0e      	ldr	r2, [pc, #56]	@ (800046c <DelayMs+0x4c>)
 8000434:	fba2 2303 	umull	r2, r3, r2, r3
 8000438:	099b      	lsrs	r3, r3, #6
 800043a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	68ba      	ldr	r2, [r7, #8]
 8000440:	fb02 f303 	mul.w	r3, r2, r3
 8000444:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000446:	bf00      	nop
 8000448:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <DelayMs+0x44>)
 800044a:	685a      	ldr	r2, [r3, #4]
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	1ad2      	subs	r2, r2, r3
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	429a      	cmp	r2, r3
 8000454:	d3f8      	bcc.n	8000448 <DelayMs+0x28>
}
 8000456:	bf00      	nop
 8000458:	bf00      	nop
 800045a:	3714      	adds	r7, #20
 800045c:	46bd      	mov	sp, r7
 800045e:	bc80      	pop	{r7}
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	e0001000 	.word	0xe0001000
 8000468:	20000000 	.word	0x20000000
 800046c:	10624dd3 	.word	0x10624dd3

08000470 <LcdInit>:
 *      Author: admin
 */

#include "lcd.h"

void LcdInit(void) {
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
	// i2c initialization
	I2CInit();
 8000474:	f7ff fefc 	bl	8000270 <I2CInit>
	// lcd initialization
	DelayMs(20);
 8000478:	2014      	movs	r0, #20
 800047a:	f7ff ffd1 	bl	8000420 <DelayMs>
	LcdWriteNibble(LCD_CMD, 0x03);
 800047e:	2103      	movs	r1, #3
 8000480:	2000      	movs	r0, #0
 8000482:	f000 f82e 	bl	80004e2 <LcdWriteNibble>
	DelayMs(5);
 8000486:	2005      	movs	r0, #5
 8000488:	f7ff ffca 	bl	8000420 <DelayMs>
	LcdWriteNibble(LCD_CMD, 0x03);
 800048c:	2103      	movs	r1, #3
 800048e:	2000      	movs	r0, #0
 8000490:	f000 f827 	bl	80004e2 <LcdWriteNibble>
	DelayMs(1);
 8000494:	2001      	movs	r0, #1
 8000496:	f7ff ffc3 	bl	8000420 <DelayMs>
	LcdWriteNibble(LCD_CMD, 0x03);
 800049a:	2103      	movs	r1, #3
 800049c:	2000      	movs	r0, #0
 800049e:	f000 f820 	bl	80004e2 <LcdWriteNibble>
	DelayMs(1);
 80004a2:	2001      	movs	r0, #1
 80004a4:	f7ff ffbc 	bl	8000420 <DelayMs>
	LcdWriteNibble(LCD_CMD, 0x02);
 80004a8:	2102      	movs	r1, #2
 80004aa:	2000      	movs	r0, #0
 80004ac:	f000 f819 	bl	80004e2 <LcdWriteNibble>
	DelayMs(1);
 80004b0:	2001      	movs	r0, #1
 80004b2:	f7ff ffb5 	bl	8000420 <DelayMs>

	LcdWriteByte(LCD_CMD, LCD_FNSET_2LINE);
 80004b6:	2128      	movs	r1, #40	@ 0x28
 80004b8:	2000      	movs	r0, #0
 80004ba:	f000 f84a 	bl	8000552 <LcdWriteByte>
	LcdWriteByte(LCD_CMD, LCD_DISP_OFF);
 80004be:	2108      	movs	r1, #8
 80004c0:	2000      	movs	r0, #0
 80004c2:	f000 f846 	bl	8000552 <LcdWriteByte>
	LcdWriteByte(LCD_CMD, LCD_CLEAR);
 80004c6:	2101      	movs	r1, #1
 80004c8:	2000      	movs	r0, #0
 80004ca:	f000 f842 	bl	8000552 <LcdWriteByte>
	LcdWriteByte(LCD_CMD, LCD_ENTRYMODE);
 80004ce:	2106      	movs	r1, #6
 80004d0:	2000      	movs	r0, #0
 80004d2:	f000 f83e 	bl	8000552 <LcdWriteByte>
	LcdWriteByte(LCD_CMD, LCD_DISP_ON);
 80004d6:	210c      	movs	r1, #12
 80004d8:	2000      	movs	r0, #0
 80004da:	f000 f83a 	bl	8000552 <LcdWriteByte>
}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}

080004e2 <LcdWriteNibble>:

void LcdWriteNibble(uint8_t rs, uint8_t data) {
 80004e2:	b580      	push	{r7, lr}
 80004e4:	b084      	sub	sp, #16
 80004e6:	af00      	add	r7, sp, #0
 80004e8:	4603      	mov	r3, r0
 80004ea:	460a      	mov	r2, r1
 80004ec:	71fb      	strb	r3, [r7, #7]
 80004ee:	4613      	mov	r3, r2
 80004f0:	71bb      	strb	r3, [r7, #6]
	uint8_t rsFlag = rs == LCD_DATA ? BV(LCD_RS_Pos) : 0;
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	2b01      	cmp	r3, #1
 80004f6:	bf0c      	ite	eq
 80004f8:	2301      	moveq	r3, #1
 80004fa:	2300      	movne	r3, #0
 80004fc:	b2db      	uxtb	r3, r3
 80004fe:	73fb      	strb	r3, [r7, #15]
	uint8_t val = (data << 4) | rsFlag | BV(LCD_BL_Pos) | BV(LCD_EN_Pos) ;
 8000500:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000504:	011b      	lsls	r3, r3, #4
 8000506:	b25a      	sxtb	r2, r3
 8000508:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800050c:	4313      	orrs	r3, r2
 800050e:	b25b      	sxtb	r3, r3
 8000510:	f043 030c 	orr.w	r3, r3, #12
 8000514:	b25b      	sxtb	r3, r3
 8000516:	73bb      	strb	r3, [r7, #14]
	I2CWrite(LCD_SLAVE_ADDR_W, val);
 8000518:	7bbb      	ldrb	r3, [r7, #14]
 800051a:	4619      	mov	r1, r3
 800051c:	204e      	movs	r0, #78	@ 0x4e
 800051e:	f7ff ff67 	bl	80003f0 <I2CWrite>
	DelayMs(1);
 8000522:	2001      	movs	r0, #1
 8000524:	f7ff ff7c 	bl	8000420 <DelayMs>
	val = (data << 4) | rsFlag | BV(LCD_BL_Pos);
 8000528:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800052c:	011b      	lsls	r3, r3, #4
 800052e:	b25a      	sxtb	r2, r3
 8000530:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000534:	4313      	orrs	r3, r2
 8000536:	b25b      	sxtb	r3, r3
 8000538:	f043 0308 	orr.w	r3, r3, #8
 800053c:	b25b      	sxtb	r3, r3
 800053e:	73bb      	strb	r3, [r7, #14]
	I2CWrite(LCD_SLAVE_ADDR_W, val);
 8000540:	7bbb      	ldrb	r3, [r7, #14]
 8000542:	4619      	mov	r1, r3
 8000544:	204e      	movs	r0, #78	@ 0x4e
 8000546:	f7ff ff53 	bl	80003f0 <I2CWrite>
}
 800054a:	bf00      	nop
 800054c:	3710      	adds	r7, #16
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}

08000552 <LcdWriteByte>:

void LcdWriteByte(uint8_t rs, uint8_t data) {
 8000552:	b580      	push	{r7, lr}
 8000554:	b084      	sub	sp, #16
 8000556:	af00      	add	r7, sp, #0
 8000558:	4603      	mov	r3, r0
 800055a:	460a      	mov	r2, r1
 800055c:	71fb      	strb	r3, [r7, #7]
 800055e:	4613      	mov	r3, r2
 8000560:	71bb      	strb	r3, [r7, #6]
	// divide data into two nibbles
	uint8_t high = data >> 4, low = data & 0x0F;
 8000562:	79bb      	ldrb	r3, [r7, #6]
 8000564:	091b      	lsrs	r3, r3, #4
 8000566:	73fb      	strb	r3, [r7, #15]
 8000568:	79bb      	ldrb	r3, [r7, #6]
 800056a:	f003 030f 	and.w	r3, r3, #15
 800056e:	73bb      	strb	r3, [r7, #14]
	LcdWriteNibble(rs, high);
 8000570:	7bfa      	ldrb	r2, [r7, #15]
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	4611      	mov	r1, r2
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff ffb3 	bl	80004e2 <LcdWriteNibble>
	LcdWriteNibble(rs, low);
 800057c:	7bba      	ldrb	r2, [r7, #14]
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	4611      	mov	r1, r2
 8000582:	4618      	mov	r0, r3
 8000584:	f7ff ffad 	bl	80004e2 <LcdWriteNibble>
	// wait for busy flag -- optional for low speed uc
	DelayMs(1);
 8000588:	2001      	movs	r0, #1
 800058a:	f7ff ff49 	bl	8000420 <DelayMs>
}
 800058e:	bf00      	nop
 8000590:	3710      	adds	r7, #16
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}

08000596 <LcdPuts>:

void LcdPuts(uint8_t line, char *str) {
 8000596:	b580      	push	{r7, lr}
 8000598:	b084      	sub	sp, #16
 800059a:	af00      	add	r7, sp, #0
 800059c:	4603      	mov	r3, r0
 800059e:	6039      	str	r1, [r7, #0]
 80005a0:	71fb      	strb	r3, [r7, #7]
	// set line start addr
	LcdWriteByte(LCD_CMD, line);
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	4619      	mov	r1, r3
 80005a6:	2000      	movs	r0, #0
 80005a8:	f7ff ffd3 	bl	8000552 <LcdWriteByte>
	// write chars one by one
	for(int i=0; str[i] != '\0'; i++)
 80005ac:	2300      	movs	r3, #0
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	e00a      	b.n	80005c8 <LcdPuts+0x32>
		LcdWriteByte(LCD_DATA, str[i]);
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	683a      	ldr	r2, [r7, #0]
 80005b6:	4413      	add	r3, r2
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	4619      	mov	r1, r3
 80005bc:	2001      	movs	r0, #1
 80005be:	f7ff ffc8 	bl	8000552 <LcdWriteByte>
	for(int i=0; str[i] != '\0'; i++)
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	3301      	adds	r3, #1
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	683a      	ldr	r2, [r7, #0]
 80005cc:	4413      	add	r3, r2
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d1ee      	bne.n	80005b2 <LcdPuts+0x1c>
}
 80005d4:	bf00      	nop
 80005d6:	bf00      	nop
 80005d8:	3710      	adds	r7, #16
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
	...

080005e0 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif
volatile extern int flag;
int main(void)
{
 80005e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005e2:	b099      	sub	sp, #100	@ 0x64
 80005e4:	af06      	add	r7, sp, #24
	RtcDate_t dt;
	char str[50];
	dt.date = 30;
 80005e6:	231e      	movs	r3, #30
 80005e8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
	dt.month = 9;
 80005ec:	2309      	movs	r3, #9
 80005ee:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	dt.year = 25;
 80005f2:	2319      	movs	r3, #25
 80005f4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	dt.weekday = 2;
 80005f8:	2302      	movs	r3, #2
 80005fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	RtcTime_t tm;
	tm.hr=21;
 80005fe:	2315      	movs	r3, #21
 8000600:	80bb      	strh	r3, [r7, #4]
	tm.min=14;
 8000602:	230e      	movs	r3, #14
 8000604:	80fb      	strh	r3, [r7, #6]
	tm.sec=16;
 8000606:	2310      	movs	r3, #16
 8000608:	813b      	strh	r3, [r7, #8]
	LcdInit();
 800060a:	f7ff ff31 	bl	8000470 <LcdInit>
	TimerInit(1000);
 800060e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000612:	f000 f9a1 	bl	8000958 <TimerInit>
	RtcInit(&dt,&tm);
 8000616:	1d3a      	adds	r2, r7, #4
 8000618:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800061c:	4611      	mov	r1, r2
 800061e:	4618      	mov	r0, r3
 8000620:	f000 f850 	bl	80006c4 <RtcInit>
	while(1)
	{
		if(flag)
 8000624:	4b14      	ldr	r3, [pc, #80]	@ (8000678 <main+0x98>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d0fb      	beq.n	8000624 <main+0x44>
		{
			sprintf(str,"%d-%d-%d-%d %d-%d-%d",dt.date,dt.month,dt.year,dt.weekday,tm.hr,tm.min,tm.sec);
 800062c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000630:	461e      	mov	r6, r3
 8000632:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000636:	469c      	mov	ip, r3
 8000638:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800063c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8000640:	88b9      	ldrh	r1, [r7, #4]
 8000642:	88f8      	ldrh	r0, [r7, #6]
 8000644:	4604      	mov	r4, r0
 8000646:	8938      	ldrh	r0, [r7, #8]
 8000648:	4605      	mov	r5, r0
 800064a:	f107 000c 	add.w	r0, r7, #12
 800064e:	9504      	str	r5, [sp, #16]
 8000650:	9403      	str	r4, [sp, #12]
 8000652:	9102      	str	r1, [sp, #8]
 8000654:	9201      	str	r2, [sp, #4]
 8000656:	9300      	str	r3, [sp, #0]
 8000658:	4663      	mov	r3, ip
 800065a:	4632      	mov	r2, r6
 800065c:	4907      	ldr	r1, [pc, #28]	@ (800067c <main+0x9c>)
 800065e:	f000 f9f7 	bl	8000a50 <siprintf>
			LcdPuts(LCD_LINE1,str);
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	4619      	mov	r1, r3
 8000668:	2080      	movs	r0, #128	@ 0x80
 800066a:	f7ff ff94 	bl	8000596 <LcdPuts>
			flag=0;
 800066e:	4b02      	ldr	r3, [pc, #8]	@ (8000678 <main+0x98>)
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
		if(flag)
 8000674:	e7d6      	b.n	8000624 <main+0x44>
 8000676:	bf00      	nop
 8000678:	20000074 	.word	0x20000074
 800067c:	08001398 	.word	0x08001398

08000680 <Bin2BCD>:
 */

#include "rtc.h"

// 00 <= binVal <= 99
uint32_t Bin2BCD(uint32_t binVal) {
 8000680:	b480      	push	{r7}
 8000682:	b087      	sub	sp, #28
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  // get unit place digit
  uint32_t unit = binVal % 10;
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	4b0d      	ldr	r3, [pc, #52]	@ (80006c0 <Bin2BCD+0x40>)
 800068c:	fba3 1302 	umull	r1, r3, r3, r2
 8000690:	08d9      	lsrs	r1, r3, #3
 8000692:	460b      	mov	r3, r1
 8000694:	009b      	lsls	r3, r3, #2
 8000696:	440b      	add	r3, r1
 8000698:	005b      	lsls	r3, r3, #1
 800069a:	1ad3      	subs	r3, r2, r3
 800069c:	617b      	str	r3, [r7, #20]
  // get tens place digit
  uint32_t tens = binVal / 10;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4a07      	ldr	r2, [pc, #28]	@ (80006c0 <Bin2BCD+0x40>)
 80006a2:	fba2 2303 	umull	r2, r3, r2, r3
 80006a6:	08db      	lsrs	r3, r3, #3
 80006a8:	613b      	str	r3, [r7, #16]
  // combine tens place digit bin with unit place digit bin
  uint32_t result = (tens << 4) | unit;
 80006aa:	693b      	ldr	r3, [r7, #16]
 80006ac:	011b      	lsls	r3, r3, #4
 80006ae:	697a      	ldr	r2, [r7, #20]
 80006b0:	4313      	orrs	r3, r2
 80006b2:	60fb      	str	r3, [r7, #12]
  return result;
 80006b4:	68fb      	ldr	r3, [r7, #12]
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	371c      	adds	r7, #28
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr
 80006c0:	cccccccd 	.word	0xcccccccd

080006c4 <RtcInit>:
  // combine tens place digit bin with unit place digit bin
  uint32_t result = (tens * 10) + unit;
  return result;
}

void RtcInit(RtcDate_t *dt, RtcTime_t *tm) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	6039      	str	r1, [r7, #0]
	//- enable peripheral clock power
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80006ce:	4b2e      	ldr	r3, [pc, #184]	@ (8000788 <RtcInit+0xc4>)
 80006d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d2:	4a2d      	ldr	r2, [pc, #180]	@ (8000788 <RtcInit+0xc4>)
 80006d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006d8:	6413      	str	r3, [r2, #64]	@ 0x40
	//- enable access to the RTC registers in PWR control (stm32 manual 5.4)
	PWR->CR |= PWR_CR_DBP;
 80006da:	4b2c      	ldr	r3, [pc, #176]	@ (800078c <RtcInit+0xc8>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a2b      	ldr	r2, [pc, #172]	@ (800078c <RtcInit+0xc8>)
 80006e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006e4:	6013      	str	r3, [r2, #0]
	//- enable LSI in RCC CSR (stm32 manual 7.3.21)
	RCC->CSR |= RCC_CSR_LSION;
 80006e6:	4b28      	ldr	r3, [pc, #160]	@ (8000788 <RtcInit+0xc4>)
 80006e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80006ea:	4a27      	ldr	r2, [pc, #156]	@ (8000788 <RtcInit+0xc4>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6753      	str	r3, [r2, #116]	@ 0x74
	//- wait for LSI ready flag
	while(!(RCC->CSR & RCC_CSR_LSIRDY));
 80006f2:	bf00      	nop
 80006f4:	4b24      	ldr	r3, [pc, #144]	@ (8000788 <RtcInit+0xc4>)
 80006f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80006f8:	f003 0302 	and.w	r3, r3, #2
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d0f9      	beq.n	80006f4 <RtcInit+0x30>
	//- select LSI (32 KHz) and enable RTC in RCC (BDCR) (stm32 manual 7.3.20)
	RCC->BDCR |= RCC_BDCR_RTCSEL_1;
 8000700:	4b21      	ldr	r3, [pc, #132]	@ (8000788 <RtcInit+0xc4>)
 8000702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000704:	4a20      	ldr	r2, [pc, #128]	@ (8000788 <RtcInit+0xc4>)
 8000706:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800070a:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR &= ~RCC_BDCR_RTCSEL_0;
 800070c:	4b1e      	ldr	r3, [pc, #120]	@ (8000788 <RtcInit+0xc4>)
 800070e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000710:	4a1d      	ldr	r2, [pc, #116]	@ (8000788 <RtcInit+0xc4>)
 8000712:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000716:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR |= RCC_BDCR_RTCEN;
 8000718:	4b1b      	ldr	r3, [pc, #108]	@ (8000788 <RtcInit+0xc4>)
 800071a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800071c:	4a1a      	ldr	r2, [pc, #104]	@ (8000788 <RtcInit+0xc4>)
 800071e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000722:	6713      	str	r3, [r2, #112]	@ 0x70
	//- enter key to unlock write protection. key sequence must be 0xCA and then 0x53 (stm32 manual 26.3.5)
	RTC->WPR = 0xCA;
 8000724:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <RtcInit+0xcc>)
 8000726:	22ca      	movs	r2, #202	@ 0xca
 8000728:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 800072a:	4b19      	ldr	r3, [pc, #100]	@ (8000790 <RtcInit+0xcc>)
 800072c:	2253      	movs	r2, #83	@ 0x53
 800072e:	625a      	str	r2, [r3, #36]	@ 0x24
	//- enable rtc setup in RTC ISR (i.e. register init) -- initialization mode
	RTC->ISR |= RTC_ISR_INIT;
 8000730:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <RtcInit+0xcc>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	4a16      	ldr	r2, [pc, #88]	@ (8000790 <RtcInit+0xcc>)
 8000736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800073a:	60d3      	str	r3, [r2, #12]
	//- wait until register update is allowed
	while(!(RTC->ISR & RTC_ISR_INITF));
 800073c:	bf00      	nop
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <RtcInit+0xcc>)
 8000740:	68db      	ldr	r3, [r3, #12]
 8000742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000746:	2b00      	cmp	r3, #0
 8000748:	d0f9      	beq.n	800073e <RtcInit+0x7a>
	//- set sync & async prescalar in RTC PRER
	RTC->PRER = ((RTC_ASYNC_PR - 1) << RTC_PRER_PREDIV_A_Pos) |
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <RtcInit+0xcc>)
 800074c:	4a11      	ldr	r2, [pc, #68]	@ (8000794 <RtcInit+0xd0>)
 800074e:	611a      	str	r2, [r3, #16]
					((RTC_SYNC_PR - 1) << RTC_PRER_PREDIV_S_Pos);
	//- set initial date and time
	RtcSetDate(dt);
 8000750:	6878      	ldr	r0, [r7, #4]
 8000752:	f000 f821 	bl	8000798 <RtcSetDate>
	RtcSetTime(tm);
 8000756:	6838      	ldr	r0, [r7, #0]
 8000758:	f000 f84e 	bl	80007f8 <RtcSetTime>
	//- rtc date/time should be read from calendar registers (not shadow registers) (RTC CR)
	RTC->CR |= RTC_CR_BYPSHAD;
 800075c:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <RtcInit+0xcc>)
 800075e:	689b      	ldr	r3, [r3, #8]
 8000760:	4a0b      	ldr	r2, [pc, #44]	@ (8000790 <RtcInit+0xcc>)
 8000762:	f043 0320 	orr.w	r3, r3, #32
 8000766:	6093      	str	r3, [r2, #8]
	//- start rtc in free running mode (RTC ISR)
	RTC->ISR &= ~RTC_ISR_INIT;
 8000768:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <RtcInit+0xcc>)
 800076a:	68db      	ldr	r3, [r3, #12]
 800076c:	4a08      	ldr	r2, [pc, #32]	@ (8000790 <RtcInit+0xcc>)
 800076e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000772:	60d3      	str	r3, [r2, #12]
	//- disable access to RTC registers (write protection) in PWR control
	PWR->CR &= ~PWR_CR_DBP;
 8000774:	4b05      	ldr	r3, [pc, #20]	@ (800078c <RtcInit+0xc8>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a04      	ldr	r2, [pc, #16]	@ (800078c <RtcInit+0xc8>)
 800077a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800077e:	6013      	str	r3, [r2, #0]
}
 8000780:	bf00      	nop
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	40023800 	.word	0x40023800
 800078c:	40007000 	.word	0x40007000
 8000790:	40002800 	.word	0x40002800
 8000794:	007f00f9 	.word	0x007f00f9

08000798 <RtcSetDate>:

void RtcSetDate(RtcDate_t *dt) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b088      	sub	sp, #32
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
	//- Convert binary data into BCD
	uint32_t date = Bin2BCD(dt->date);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff ff6b 	bl	8000680 <Bin2BCD>
 80007aa:	61f8      	str	r0, [r7, #28]
	uint32_t month = Bin2BCD(dt->month);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	885b      	ldrh	r3, [r3, #2]
 80007b0:	4618      	mov	r0, r3
 80007b2:	f7ff ff65 	bl	8000680 <Bin2BCD>
 80007b6:	61b8      	str	r0, [r7, #24]
	uint32_t year = Bin2BCD(dt->year);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	889b      	ldrh	r3, [r3, #4]
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff ff5f 	bl	8000680 <Bin2BCD>
 80007c2:	6178      	str	r0, [r7, #20]
	uint32_t weekday = Bin2BCD(dt->weekday);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	88db      	ldrh	r3, [r3, #6]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff ff59 	bl	8000680 <Bin2BCD>
 80007ce:	6138      	str	r0, [r7, #16]
	//- Set day, month, year, and day of week into a RTC Date Register DR
	uint32_t dr = (date << RTC_DR_DU_Pos) |
			 	 	 (month << RTC_DR_MU_Pos) |
 80007d0:	69bb      	ldr	r3, [r7, #24]
 80007d2:	021a      	lsls	r2, r3, #8
	uint32_t dr = (date << RTC_DR_DU_Pos) |
 80007d4:	69fb      	ldr	r3, [r7, #28]
 80007d6:	431a      	orrs	r2, r3
					 (weekday << RTC_DR_WDU_Pos) |
 80007d8:	693b      	ldr	r3, [r7, #16]
 80007da:	035b      	lsls	r3, r3, #13
			 	 	 (month << RTC_DR_MU_Pos) |
 80007dc:	431a      	orrs	r2, r3
					 (year << RTC_DR_YU_Pos);
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	041b      	lsls	r3, r3, #16
	uint32_t dr = (date << RTC_DR_DU_Pos) |
 80007e2:	4313      	orrs	r3, r2
 80007e4:	60fb      	str	r3, [r7, #12]
	RTC->DR = dr;
 80007e6:	4a03      	ldr	r2, [pc, #12]	@ (80007f4 <RtcSetDate+0x5c>)
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	6053      	str	r3, [r2, #4]
}
 80007ec:	bf00      	nop
 80007ee:	3720      	adds	r7, #32
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40002800 	.word	0x40002800

080007f8 <RtcSetTime>:

void RtcSetTime(RtcTime_t *tm) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
	//- Convert binary data into BCD
	uint32_t hr = Bin2BCD(tm->hr);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff3b 	bl	8000680 <Bin2BCD>
 800080a:	6178      	str	r0, [r7, #20]
	uint32_t min = Bin2BCD(tm->min);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	885b      	ldrh	r3, [r3, #2]
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff35 	bl	8000680 <Bin2BCD>
 8000816:	6138      	str	r0, [r7, #16]
	uint32_t sec = Bin2BCD(tm->sec);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	889b      	ldrh	r3, [r3, #4]
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff ff2f 	bl	8000680 <Bin2BCD>
 8000822:	60f8      	str	r0, [r7, #12]
	//- Set hours, minutes, and seconds into a RTC Time Register TR. Also set AM/PM mode
	uint32_t tr = (sec << RTC_TR_SU_Pos) |
					(min << RTC_TR_MNU_Pos) |
 8000824:	693b      	ldr	r3, [r7, #16]
 8000826:	021a      	lsls	r2, r3, #8
	uint32_t tr = (sec << RTC_TR_SU_Pos) |
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	431a      	orrs	r2, r3
					(hr << RTC_TR_HU_Pos);
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	041b      	lsls	r3, r3, #16
	uint32_t tr = (sec << RTC_TR_SU_Pos) |
 8000830:	4313      	orrs	r3, r2
 8000832:	60bb      	str	r3, [r7, #8]
	RTC->TR = tr;
 8000834:	4a03      	ldr	r2, [pc, #12]	@ (8000844 <RtcSetTime+0x4c>)
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	6013      	str	r3, [r2, #0]
}
 800083a:	bf00      	nop
 800083c:	3718      	adds	r7, #24
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40002800 	.word	0x40002800

08000848 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000850:	4a14      	ldr	r2, [pc, #80]	@ (80008a4 <_sbrk+0x5c>)
 8000852:	4b15      	ldr	r3, [pc, #84]	@ (80008a8 <_sbrk+0x60>)
 8000854:	1ad3      	subs	r3, r2, r3
 8000856:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800085c:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <_sbrk+0x64>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d102      	bne.n	800086a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000864:	4b11      	ldr	r3, [pc, #68]	@ (80008ac <_sbrk+0x64>)
 8000866:	4a12      	ldr	r2, [pc, #72]	@ (80008b0 <_sbrk+0x68>)
 8000868:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800086a:	4b10      	ldr	r3, [pc, #64]	@ (80008ac <_sbrk+0x64>)
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4413      	add	r3, r2
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	429a      	cmp	r2, r3
 8000876:	d207      	bcs.n	8000888 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000878:	f000 f90c 	bl	8000a94 <__errno>
 800087c:	4603      	mov	r3, r0
 800087e:	220c      	movs	r2, #12
 8000880:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000882:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000886:	e009      	b.n	800089c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000888:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <_sbrk+0x64>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800088e:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <_sbrk+0x64>)
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4413      	add	r3, r2
 8000896:	4a05      	ldr	r2, [pc, #20]	@ (80008ac <_sbrk+0x64>)
 8000898:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800089a:	68fb      	ldr	r3, [r7, #12]
}
 800089c:	4618      	mov	r0, r3
 800089e:	3718      	adds	r7, #24
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20020000 	.word	0x20020000
 80008a8:	00000400 	.word	0x00000400
 80008ac:	20000070 	.word	0x20000070
 80008b0:	200001c0 	.word	0x200001c0

080008b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 80008b8:	f000 f802 	bl	80008c0 <DWT_Init>
}
 80008bc:	bf00      	nop
 80008be:	bd80      	pop	{r7, pc}

080008c0 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80008c4:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <DWT_Init+0x58>)
 80008c6:	68db      	ldr	r3, [r3, #12]
 80008c8:	4a13      	ldr	r2, [pc, #76]	@ (8000918 <DWT_Init+0x58>)
 80008ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80008ce:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <DWT_Init+0x58>)
 80008d2:	68db      	ldr	r3, [r3, #12]
 80008d4:	4a10      	ldr	r2, [pc, #64]	@ (8000918 <DWT_Init+0x58>)
 80008d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80008da:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	@ (800091c <DWT_Init+0x5c>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a0e      	ldr	r2, [pc, #56]	@ (800091c <DWT_Init+0x5c>)
 80008e2:	f023 0301 	bic.w	r3, r3, #1
 80008e6:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	@ (800091c <DWT_Init+0x5c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a0b      	ldr	r2, [pc, #44]	@ (800091c <DWT_Init+0x5c>)
 80008ee:	f043 0301 	orr.w	r3, r3, #1
 80008f2:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80008f4:	4b09      	ldr	r3, [pc, #36]	@ (800091c <DWT_Init+0x5c>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80008fa:	bf00      	nop
    __ASM volatile ("NOP");
 80008fc:	bf00      	nop
    __ASM volatile ("NOP");
 80008fe:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000900:	4b06      	ldr	r3, [pc, #24]	@ (800091c <DWT_Init+0x5c>)
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	2b00      	cmp	r3, #0
 8000906:	bf0c      	ite	eq
 8000908:	2301      	moveq	r3, #1
 800090a:	2300      	movne	r3, #0
 800090c:	b2db      	uxtb	r3, r3
}
 800090e:	4618      	mov	r0, r3
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	e000edf0 	.word	0xe000edf0
 800091c:	e0001000 	.word	0xe0001000

08000920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	2b00      	cmp	r3, #0
 8000930:	db0b      	blt.n	800094a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f003 021f 	and.w	r2, r3, #31
 8000938:	4906      	ldr	r1, [pc, #24]	@ (8000954 <__NVIC_EnableIRQ+0x34>)
 800093a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093e:	095b      	lsrs	r3, r3, #5
 8000940:	2001      	movs	r0, #1
 8000942:	fa00 f202 	lsl.w	r2, r0, r2
 8000946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	e000e100 	.word	0xe000e100

08000958 <TimerInit>:
 *      Author: Sunbeam
 */

#include "timer.h"
int flag = 0;
void TimerInit(uint32_t ms) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
	// Enable Timer APB clock
	RCC->APB2ENR |= RCC_APB2ENR_TIM9EN;
 8000960:	4b16      	ldr	r3, [pc, #88]	@ (80009bc <TimerInit+0x64>)
 8000962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000964:	4a15      	ldr	r2, [pc, #84]	@ (80009bc <TimerInit+0x64>)
 8000966:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800096a:	6453      	str	r3, [r2, #68]	@ 0x44
	// Set the Prescalar
	TIM9->PSC = PR - 1;
 800096c:	4b14      	ldr	r3, [pc, #80]	@ (80009c0 <TimerInit+0x68>)
 800096e:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000972:	629a      	str	r2, [r3, #40]	@ 0x28
	// calculate number of clocks to count
	uint32_t cnt = (FPCLK / 1000) * ms / PR;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800097a:	fb02 f303 	mul.w	r3, r2, r3
 800097e:	4a11      	ldr	r2, [pc, #68]	@ (80009c4 <TimerInit+0x6c>)
 8000980:	fba2 2303 	umull	r2, r3, r2, r3
 8000984:	0a9b      	lsrs	r3, r3, #10
 8000986:	60fb      	str	r3, [r7, #12]
	// set max count in ARR
	TIM9->ARR = cnt - 1;
 8000988:	4a0d      	ldr	r2, [pc, #52]	@ (80009c0 <TimerInit+0x68>)
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	3b01      	subs	r3, #1
 800098e:	62d3      	str	r3, [r2, #44]	@ 0x2c
	// start counting from zero
	TIM9->CNT = 0;
 8000990:	4b0b      	ldr	r3, [pc, #44]	@ (80009c0 <TimerInit+0x68>)
 8000992:	2200      	movs	r2, #0
 8000994:	625a      	str	r2, [r3, #36]	@ 0x24
	// enable the timer interrupt in peripheral
	TIM9->DIER |= TIM_DIER_UIE;
 8000996:	4b0a      	ldr	r3, [pc, #40]	@ (80009c0 <TimerInit+0x68>)
 8000998:	68db      	ldr	r3, [r3, #12]
 800099a:	4a09      	ldr	r2, [pc, #36]	@ (80009c0 <TimerInit+0x68>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	60d3      	str	r3, [r2, #12]
	// enable the timer interrupt in NVIC
	NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80009a2:	2018      	movs	r0, #24
 80009a4:	f7ff ffbc 	bl	8000920 <__NVIC_EnableIRQ>
	// enable timer clock (mandatory) and set APRE (optional)
	TIM9->CR1 |= TIM_CR1_CEN;
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <TimerInit+0x68>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a04      	ldr	r2, [pc, #16]	@ (80009c0 <TimerInit+0x68>)
 80009ae:	f043 0301 	orr.w	r3, r3, #1
 80009b2:	6013      	str	r3, [r2, #0]
}
 80009b4:	bf00      	nop
 80009b6:	3710      	adds	r7, #16
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40014000 	.word	0x40014000
 80009c4:	10624dd3 	.word	0x10624dd3

080009c8 <TIM1_BRK_TIM9_IRQHandler>:

// implement Interrupt Handler for TIM6
void TIM1_BRK_TIM9_IRQHandler(void) {
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
	// check if TIM6 interrupt occurred.
	if(TIM9->SR & TIM_SR_UIF) {
 80009cc:	4b09      	ldr	r3, [pc, #36]	@ (80009f4 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 80009ce:	691b      	ldr	r3, [r3, #16]
 80009d0:	f003 0301 	and.w	r3, r3, #1
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d008      	beq.n	80009ea <TIM1_BRK_TIM9_IRQHandler+0x22>

		flag = 1;
 80009d8:	4b07      	ldr	r3, [pc, #28]	@ (80009f8 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 80009da:	2201      	movs	r2, #1
 80009dc:	601a      	str	r2, [r3, #0]
		// Clear/Ack TIM6 interrupt
		TIM9->SR &= ~TIM_SR_UIF;
 80009de:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 80009e0:	691b      	ldr	r3, [r3, #16]
 80009e2:	4a04      	ldr	r2, [pc, #16]	@ (80009f4 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 80009e4:	f023 0301 	bic.w	r3, r3, #1
 80009e8:	6113      	str	r3, [r2, #16]
	}
}
 80009ea:	bf00      	nop
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bc80      	pop	{r7}
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	40014000 	.word	0x40014000
 80009f8:	20000074 	.word	0x20000074

080009fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009fc:	480d      	ldr	r0, [pc, #52]	@ (8000a34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a00:	f7ff ff58 	bl	80008b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a04:	480c      	ldr	r0, [pc, #48]	@ (8000a38 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a06:	490d      	ldr	r1, [pc, #52]	@ (8000a3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a08:	4a0d      	ldr	r2, [pc, #52]	@ (8000a40 <LoopForever+0xe>)
  movs r3, #0
 8000a0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a0c:	e002      	b.n	8000a14 <LoopCopyDataInit>

08000a0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a12:	3304      	adds	r3, #4

08000a14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a18:	d3f9      	bcc.n	8000a0e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a48 <LoopForever+0x16>)
  movs r3, #0
 8000a1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a20:	e001      	b.n	8000a26 <LoopFillZerobss>

08000a22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a24:	3204      	adds	r2, #4

08000a26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a28:	d3fb      	bcc.n	8000a22 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000a2a:	f000 f839 	bl	8000aa0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000a2e:	f7ff fdd7 	bl	80005e0 <main>

08000a32 <LoopForever>:

LoopForever:
  b LoopForever
 8000a32:	e7fe      	b.n	8000a32 <LoopForever>
  ldr   r0, =_estack
 8000a34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a3c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000a40:	080013f0 	.word	0x080013f0
  ldr r2, =_sbss
 8000a44:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000a48:	200001c0 	.word	0x200001c0

08000a4c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a4c:	e7fe      	b.n	8000a4c <ADC_IRQHandler>
	...

08000a50 <siprintf>:
 8000a50:	b40e      	push	{r1, r2, r3}
 8000a52:	b510      	push	{r4, lr}
 8000a54:	b09d      	sub	sp, #116	@ 0x74
 8000a56:	ab1f      	add	r3, sp, #124	@ 0x7c
 8000a58:	9002      	str	r0, [sp, #8]
 8000a5a:	9006      	str	r0, [sp, #24]
 8000a5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000a60:	480a      	ldr	r0, [pc, #40]	@ (8000a8c <siprintf+0x3c>)
 8000a62:	9107      	str	r1, [sp, #28]
 8000a64:	9104      	str	r1, [sp, #16]
 8000a66:	490a      	ldr	r1, [pc, #40]	@ (8000a90 <siprintf+0x40>)
 8000a68:	f853 2b04 	ldr.w	r2, [r3], #4
 8000a6c:	9105      	str	r1, [sp, #20]
 8000a6e:	2400      	movs	r4, #0
 8000a70:	a902      	add	r1, sp, #8
 8000a72:	6800      	ldr	r0, [r0, #0]
 8000a74:	9301      	str	r3, [sp, #4]
 8000a76:	941b      	str	r4, [sp, #108]	@ 0x6c
 8000a78:	f000 f98c 	bl	8000d94 <_svfiprintf_r>
 8000a7c:	9b02      	ldr	r3, [sp, #8]
 8000a7e:	701c      	strb	r4, [r3, #0]
 8000a80:	b01d      	add	sp, #116	@ 0x74
 8000a82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000a86:	b003      	add	sp, #12
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	20000004 	.word	0x20000004
 8000a90:	ffff0208 	.word	0xffff0208

08000a94 <__errno>:
 8000a94:	4b01      	ldr	r3, [pc, #4]	@ (8000a9c <__errno+0x8>)
 8000a96:	6818      	ldr	r0, [r3, #0]
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	20000004 	.word	0x20000004

08000aa0 <__libc_init_array>:
 8000aa0:	b570      	push	{r4, r5, r6, lr}
 8000aa2:	4d0d      	ldr	r5, [pc, #52]	@ (8000ad8 <__libc_init_array+0x38>)
 8000aa4:	4c0d      	ldr	r4, [pc, #52]	@ (8000adc <__libc_init_array+0x3c>)
 8000aa6:	1b64      	subs	r4, r4, r5
 8000aa8:	10a4      	asrs	r4, r4, #2
 8000aaa:	2600      	movs	r6, #0
 8000aac:	42a6      	cmp	r6, r4
 8000aae:	d109      	bne.n	8000ac4 <__libc_init_array+0x24>
 8000ab0:	4d0b      	ldr	r5, [pc, #44]	@ (8000ae0 <__libc_init_array+0x40>)
 8000ab2:	4c0c      	ldr	r4, [pc, #48]	@ (8000ae4 <__libc_init_array+0x44>)
 8000ab4:	f000 fc64 	bl	8001380 <_init>
 8000ab8:	1b64      	subs	r4, r4, r5
 8000aba:	10a4      	asrs	r4, r4, #2
 8000abc:	2600      	movs	r6, #0
 8000abe:	42a6      	cmp	r6, r4
 8000ac0:	d105      	bne.n	8000ace <__libc_init_array+0x2e>
 8000ac2:	bd70      	pop	{r4, r5, r6, pc}
 8000ac4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ac8:	4798      	blx	r3
 8000aca:	3601      	adds	r6, #1
 8000acc:	e7ee      	b.n	8000aac <__libc_init_array+0xc>
 8000ace:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ad2:	4798      	blx	r3
 8000ad4:	3601      	adds	r6, #1
 8000ad6:	e7f2      	b.n	8000abe <__libc_init_array+0x1e>
 8000ad8:	080013e8 	.word	0x080013e8
 8000adc:	080013e8 	.word	0x080013e8
 8000ae0:	080013e8 	.word	0x080013e8
 8000ae4:	080013ec 	.word	0x080013ec

08000ae8 <__retarget_lock_acquire_recursive>:
 8000ae8:	4770      	bx	lr

08000aea <__retarget_lock_release_recursive>:
 8000aea:	4770      	bx	lr

08000aec <_free_r>:
 8000aec:	b538      	push	{r3, r4, r5, lr}
 8000aee:	4605      	mov	r5, r0
 8000af0:	2900      	cmp	r1, #0
 8000af2:	d041      	beq.n	8000b78 <_free_r+0x8c>
 8000af4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000af8:	1f0c      	subs	r4, r1, #4
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	bfb8      	it	lt
 8000afe:	18e4      	addlt	r4, r4, r3
 8000b00:	f000 f8e0 	bl	8000cc4 <__malloc_lock>
 8000b04:	4a1d      	ldr	r2, [pc, #116]	@ (8000b7c <_free_r+0x90>)
 8000b06:	6813      	ldr	r3, [r2, #0]
 8000b08:	b933      	cbnz	r3, 8000b18 <_free_r+0x2c>
 8000b0a:	6063      	str	r3, [r4, #4]
 8000b0c:	6014      	str	r4, [r2, #0]
 8000b0e:	4628      	mov	r0, r5
 8000b10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b14:	f000 b8dc 	b.w	8000cd0 <__malloc_unlock>
 8000b18:	42a3      	cmp	r3, r4
 8000b1a:	d908      	bls.n	8000b2e <_free_r+0x42>
 8000b1c:	6820      	ldr	r0, [r4, #0]
 8000b1e:	1821      	adds	r1, r4, r0
 8000b20:	428b      	cmp	r3, r1
 8000b22:	bf01      	itttt	eq
 8000b24:	6819      	ldreq	r1, [r3, #0]
 8000b26:	685b      	ldreq	r3, [r3, #4]
 8000b28:	1809      	addeq	r1, r1, r0
 8000b2a:	6021      	streq	r1, [r4, #0]
 8000b2c:	e7ed      	b.n	8000b0a <_free_r+0x1e>
 8000b2e:	461a      	mov	r2, r3
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	b10b      	cbz	r3, 8000b38 <_free_r+0x4c>
 8000b34:	42a3      	cmp	r3, r4
 8000b36:	d9fa      	bls.n	8000b2e <_free_r+0x42>
 8000b38:	6811      	ldr	r1, [r2, #0]
 8000b3a:	1850      	adds	r0, r2, r1
 8000b3c:	42a0      	cmp	r0, r4
 8000b3e:	d10b      	bne.n	8000b58 <_free_r+0x6c>
 8000b40:	6820      	ldr	r0, [r4, #0]
 8000b42:	4401      	add	r1, r0
 8000b44:	1850      	adds	r0, r2, r1
 8000b46:	4283      	cmp	r3, r0
 8000b48:	6011      	str	r1, [r2, #0]
 8000b4a:	d1e0      	bne.n	8000b0e <_free_r+0x22>
 8000b4c:	6818      	ldr	r0, [r3, #0]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	6053      	str	r3, [r2, #4]
 8000b52:	4408      	add	r0, r1
 8000b54:	6010      	str	r0, [r2, #0]
 8000b56:	e7da      	b.n	8000b0e <_free_r+0x22>
 8000b58:	d902      	bls.n	8000b60 <_free_r+0x74>
 8000b5a:	230c      	movs	r3, #12
 8000b5c:	602b      	str	r3, [r5, #0]
 8000b5e:	e7d6      	b.n	8000b0e <_free_r+0x22>
 8000b60:	6820      	ldr	r0, [r4, #0]
 8000b62:	1821      	adds	r1, r4, r0
 8000b64:	428b      	cmp	r3, r1
 8000b66:	bf04      	itt	eq
 8000b68:	6819      	ldreq	r1, [r3, #0]
 8000b6a:	685b      	ldreq	r3, [r3, #4]
 8000b6c:	6063      	str	r3, [r4, #4]
 8000b6e:	bf04      	itt	eq
 8000b70:	1809      	addeq	r1, r1, r0
 8000b72:	6021      	streq	r1, [r4, #0]
 8000b74:	6054      	str	r4, [r2, #4]
 8000b76:	e7ca      	b.n	8000b0e <_free_r+0x22>
 8000b78:	bd38      	pop	{r3, r4, r5, pc}
 8000b7a:	bf00      	nop
 8000b7c:	200001bc 	.word	0x200001bc

08000b80 <sbrk_aligned>:
 8000b80:	b570      	push	{r4, r5, r6, lr}
 8000b82:	4e0f      	ldr	r6, [pc, #60]	@ (8000bc0 <sbrk_aligned+0x40>)
 8000b84:	460c      	mov	r4, r1
 8000b86:	6831      	ldr	r1, [r6, #0]
 8000b88:	4605      	mov	r5, r0
 8000b8a:	b911      	cbnz	r1, 8000b92 <sbrk_aligned+0x12>
 8000b8c:	f000 fba4 	bl	80012d8 <_sbrk_r>
 8000b90:	6030      	str	r0, [r6, #0]
 8000b92:	4621      	mov	r1, r4
 8000b94:	4628      	mov	r0, r5
 8000b96:	f000 fb9f 	bl	80012d8 <_sbrk_r>
 8000b9a:	1c43      	adds	r3, r0, #1
 8000b9c:	d103      	bne.n	8000ba6 <sbrk_aligned+0x26>
 8000b9e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000ba2:	4620      	mov	r0, r4
 8000ba4:	bd70      	pop	{r4, r5, r6, pc}
 8000ba6:	1cc4      	adds	r4, r0, #3
 8000ba8:	f024 0403 	bic.w	r4, r4, #3
 8000bac:	42a0      	cmp	r0, r4
 8000bae:	d0f8      	beq.n	8000ba2 <sbrk_aligned+0x22>
 8000bb0:	1a21      	subs	r1, r4, r0
 8000bb2:	4628      	mov	r0, r5
 8000bb4:	f000 fb90 	bl	80012d8 <_sbrk_r>
 8000bb8:	3001      	adds	r0, #1
 8000bba:	d1f2      	bne.n	8000ba2 <sbrk_aligned+0x22>
 8000bbc:	e7ef      	b.n	8000b9e <sbrk_aligned+0x1e>
 8000bbe:	bf00      	nop
 8000bc0:	200001b8 	.word	0x200001b8

08000bc4 <_malloc_r>:
 8000bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000bc8:	1ccd      	adds	r5, r1, #3
 8000bca:	f025 0503 	bic.w	r5, r5, #3
 8000bce:	3508      	adds	r5, #8
 8000bd0:	2d0c      	cmp	r5, #12
 8000bd2:	bf38      	it	cc
 8000bd4:	250c      	movcc	r5, #12
 8000bd6:	2d00      	cmp	r5, #0
 8000bd8:	4606      	mov	r6, r0
 8000bda:	db01      	blt.n	8000be0 <_malloc_r+0x1c>
 8000bdc:	42a9      	cmp	r1, r5
 8000bde:	d904      	bls.n	8000bea <_malloc_r+0x26>
 8000be0:	230c      	movs	r3, #12
 8000be2:	6033      	str	r3, [r6, #0]
 8000be4:	2000      	movs	r0, #0
 8000be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000bea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000cc0 <_malloc_r+0xfc>
 8000bee:	f000 f869 	bl	8000cc4 <__malloc_lock>
 8000bf2:	f8d8 3000 	ldr.w	r3, [r8]
 8000bf6:	461c      	mov	r4, r3
 8000bf8:	bb44      	cbnz	r4, 8000c4c <_malloc_r+0x88>
 8000bfa:	4629      	mov	r1, r5
 8000bfc:	4630      	mov	r0, r6
 8000bfe:	f7ff ffbf 	bl	8000b80 <sbrk_aligned>
 8000c02:	1c43      	adds	r3, r0, #1
 8000c04:	4604      	mov	r4, r0
 8000c06:	d158      	bne.n	8000cba <_malloc_r+0xf6>
 8000c08:	f8d8 4000 	ldr.w	r4, [r8]
 8000c0c:	4627      	mov	r7, r4
 8000c0e:	2f00      	cmp	r7, #0
 8000c10:	d143      	bne.n	8000c9a <_malloc_r+0xd6>
 8000c12:	2c00      	cmp	r4, #0
 8000c14:	d04b      	beq.n	8000cae <_malloc_r+0xea>
 8000c16:	6823      	ldr	r3, [r4, #0]
 8000c18:	4639      	mov	r1, r7
 8000c1a:	4630      	mov	r0, r6
 8000c1c:	eb04 0903 	add.w	r9, r4, r3
 8000c20:	f000 fb5a 	bl	80012d8 <_sbrk_r>
 8000c24:	4581      	cmp	r9, r0
 8000c26:	d142      	bne.n	8000cae <_malloc_r+0xea>
 8000c28:	6821      	ldr	r1, [r4, #0]
 8000c2a:	1a6d      	subs	r5, r5, r1
 8000c2c:	4629      	mov	r1, r5
 8000c2e:	4630      	mov	r0, r6
 8000c30:	f7ff ffa6 	bl	8000b80 <sbrk_aligned>
 8000c34:	3001      	adds	r0, #1
 8000c36:	d03a      	beq.n	8000cae <_malloc_r+0xea>
 8000c38:	6823      	ldr	r3, [r4, #0]
 8000c3a:	442b      	add	r3, r5
 8000c3c:	6023      	str	r3, [r4, #0]
 8000c3e:	f8d8 3000 	ldr.w	r3, [r8]
 8000c42:	685a      	ldr	r2, [r3, #4]
 8000c44:	bb62      	cbnz	r2, 8000ca0 <_malloc_r+0xdc>
 8000c46:	f8c8 7000 	str.w	r7, [r8]
 8000c4a:	e00f      	b.n	8000c6c <_malloc_r+0xa8>
 8000c4c:	6822      	ldr	r2, [r4, #0]
 8000c4e:	1b52      	subs	r2, r2, r5
 8000c50:	d420      	bmi.n	8000c94 <_malloc_r+0xd0>
 8000c52:	2a0b      	cmp	r2, #11
 8000c54:	d917      	bls.n	8000c86 <_malloc_r+0xc2>
 8000c56:	1961      	adds	r1, r4, r5
 8000c58:	42a3      	cmp	r3, r4
 8000c5a:	6025      	str	r5, [r4, #0]
 8000c5c:	bf18      	it	ne
 8000c5e:	6059      	strne	r1, [r3, #4]
 8000c60:	6863      	ldr	r3, [r4, #4]
 8000c62:	bf08      	it	eq
 8000c64:	f8c8 1000 	streq.w	r1, [r8]
 8000c68:	5162      	str	r2, [r4, r5]
 8000c6a:	604b      	str	r3, [r1, #4]
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	f000 f82f 	bl	8000cd0 <__malloc_unlock>
 8000c72:	f104 000b 	add.w	r0, r4, #11
 8000c76:	1d23      	adds	r3, r4, #4
 8000c78:	f020 0007 	bic.w	r0, r0, #7
 8000c7c:	1ac2      	subs	r2, r0, r3
 8000c7e:	bf1c      	itt	ne
 8000c80:	1a1b      	subne	r3, r3, r0
 8000c82:	50a3      	strne	r3, [r4, r2]
 8000c84:	e7af      	b.n	8000be6 <_malloc_r+0x22>
 8000c86:	6862      	ldr	r2, [r4, #4]
 8000c88:	42a3      	cmp	r3, r4
 8000c8a:	bf0c      	ite	eq
 8000c8c:	f8c8 2000 	streq.w	r2, [r8]
 8000c90:	605a      	strne	r2, [r3, #4]
 8000c92:	e7eb      	b.n	8000c6c <_malloc_r+0xa8>
 8000c94:	4623      	mov	r3, r4
 8000c96:	6864      	ldr	r4, [r4, #4]
 8000c98:	e7ae      	b.n	8000bf8 <_malloc_r+0x34>
 8000c9a:	463c      	mov	r4, r7
 8000c9c:	687f      	ldr	r7, [r7, #4]
 8000c9e:	e7b6      	b.n	8000c0e <_malloc_r+0x4a>
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	42a3      	cmp	r3, r4
 8000ca6:	d1fb      	bne.n	8000ca0 <_malloc_r+0xdc>
 8000ca8:	2300      	movs	r3, #0
 8000caa:	6053      	str	r3, [r2, #4]
 8000cac:	e7de      	b.n	8000c6c <_malloc_r+0xa8>
 8000cae:	230c      	movs	r3, #12
 8000cb0:	6033      	str	r3, [r6, #0]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	f000 f80c 	bl	8000cd0 <__malloc_unlock>
 8000cb8:	e794      	b.n	8000be4 <_malloc_r+0x20>
 8000cba:	6005      	str	r5, [r0, #0]
 8000cbc:	e7d6      	b.n	8000c6c <_malloc_r+0xa8>
 8000cbe:	bf00      	nop
 8000cc0:	200001bc 	.word	0x200001bc

08000cc4 <__malloc_lock>:
 8000cc4:	4801      	ldr	r0, [pc, #4]	@ (8000ccc <__malloc_lock+0x8>)
 8000cc6:	f7ff bf0f 	b.w	8000ae8 <__retarget_lock_acquire_recursive>
 8000cca:	bf00      	nop
 8000ccc:	200001b4 	.word	0x200001b4

08000cd0 <__malloc_unlock>:
 8000cd0:	4801      	ldr	r0, [pc, #4]	@ (8000cd8 <__malloc_unlock+0x8>)
 8000cd2:	f7ff bf0a 	b.w	8000aea <__retarget_lock_release_recursive>
 8000cd6:	bf00      	nop
 8000cd8:	200001b4 	.word	0x200001b4

08000cdc <__ssputs_r>:
 8000cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ce0:	688e      	ldr	r6, [r1, #8]
 8000ce2:	461f      	mov	r7, r3
 8000ce4:	42be      	cmp	r6, r7
 8000ce6:	680b      	ldr	r3, [r1, #0]
 8000ce8:	4682      	mov	sl, r0
 8000cea:	460c      	mov	r4, r1
 8000cec:	4690      	mov	r8, r2
 8000cee:	d82d      	bhi.n	8000d4c <__ssputs_r+0x70>
 8000cf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000cf4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000cf8:	d026      	beq.n	8000d48 <__ssputs_r+0x6c>
 8000cfa:	6965      	ldr	r5, [r4, #20]
 8000cfc:	6909      	ldr	r1, [r1, #16]
 8000cfe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000d02:	eba3 0901 	sub.w	r9, r3, r1
 8000d06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000d0a:	1c7b      	adds	r3, r7, #1
 8000d0c:	444b      	add	r3, r9
 8000d0e:	106d      	asrs	r5, r5, #1
 8000d10:	429d      	cmp	r5, r3
 8000d12:	bf38      	it	cc
 8000d14:	461d      	movcc	r5, r3
 8000d16:	0553      	lsls	r3, r2, #21
 8000d18:	d527      	bpl.n	8000d6a <__ssputs_r+0x8e>
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	f7ff ff52 	bl	8000bc4 <_malloc_r>
 8000d20:	4606      	mov	r6, r0
 8000d22:	b360      	cbz	r0, 8000d7e <__ssputs_r+0xa2>
 8000d24:	6921      	ldr	r1, [r4, #16]
 8000d26:	464a      	mov	r2, r9
 8000d28:	f000 fae6 	bl	80012f8 <memcpy>
 8000d2c:	89a3      	ldrh	r3, [r4, #12]
 8000d2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d36:	81a3      	strh	r3, [r4, #12]
 8000d38:	6126      	str	r6, [r4, #16]
 8000d3a:	6165      	str	r5, [r4, #20]
 8000d3c:	444e      	add	r6, r9
 8000d3e:	eba5 0509 	sub.w	r5, r5, r9
 8000d42:	6026      	str	r6, [r4, #0]
 8000d44:	60a5      	str	r5, [r4, #8]
 8000d46:	463e      	mov	r6, r7
 8000d48:	42be      	cmp	r6, r7
 8000d4a:	d900      	bls.n	8000d4e <__ssputs_r+0x72>
 8000d4c:	463e      	mov	r6, r7
 8000d4e:	6820      	ldr	r0, [r4, #0]
 8000d50:	4632      	mov	r2, r6
 8000d52:	4641      	mov	r1, r8
 8000d54:	f000 faa6 	bl	80012a4 <memmove>
 8000d58:	68a3      	ldr	r3, [r4, #8]
 8000d5a:	1b9b      	subs	r3, r3, r6
 8000d5c:	60a3      	str	r3, [r4, #8]
 8000d5e:	6823      	ldr	r3, [r4, #0]
 8000d60:	4433      	add	r3, r6
 8000d62:	6023      	str	r3, [r4, #0]
 8000d64:	2000      	movs	r0, #0
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	462a      	mov	r2, r5
 8000d6c:	f000 fad2 	bl	8001314 <_realloc_r>
 8000d70:	4606      	mov	r6, r0
 8000d72:	2800      	cmp	r0, #0
 8000d74:	d1e0      	bne.n	8000d38 <__ssputs_r+0x5c>
 8000d76:	6921      	ldr	r1, [r4, #16]
 8000d78:	4650      	mov	r0, sl
 8000d7a:	f7ff feb7 	bl	8000aec <_free_r>
 8000d7e:	230c      	movs	r3, #12
 8000d80:	f8ca 3000 	str.w	r3, [sl]
 8000d84:	89a3      	ldrh	r3, [r4, #12]
 8000d86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d8a:	81a3      	strh	r3, [r4, #12]
 8000d8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d90:	e7e9      	b.n	8000d66 <__ssputs_r+0x8a>
	...

08000d94 <_svfiprintf_r>:
 8000d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d98:	4698      	mov	r8, r3
 8000d9a:	898b      	ldrh	r3, [r1, #12]
 8000d9c:	061b      	lsls	r3, r3, #24
 8000d9e:	b09d      	sub	sp, #116	@ 0x74
 8000da0:	4607      	mov	r7, r0
 8000da2:	460d      	mov	r5, r1
 8000da4:	4614      	mov	r4, r2
 8000da6:	d510      	bpl.n	8000dca <_svfiprintf_r+0x36>
 8000da8:	690b      	ldr	r3, [r1, #16]
 8000daa:	b973      	cbnz	r3, 8000dca <_svfiprintf_r+0x36>
 8000dac:	2140      	movs	r1, #64	@ 0x40
 8000dae:	f7ff ff09 	bl	8000bc4 <_malloc_r>
 8000db2:	6028      	str	r0, [r5, #0]
 8000db4:	6128      	str	r0, [r5, #16]
 8000db6:	b930      	cbnz	r0, 8000dc6 <_svfiprintf_r+0x32>
 8000db8:	230c      	movs	r3, #12
 8000dba:	603b      	str	r3, [r7, #0]
 8000dbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000dc0:	b01d      	add	sp, #116	@ 0x74
 8000dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dc6:	2340      	movs	r3, #64	@ 0x40
 8000dc8:	616b      	str	r3, [r5, #20]
 8000dca:	2300      	movs	r3, #0
 8000dcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8000dce:	2320      	movs	r3, #32
 8000dd0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000dd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8000dd8:	2330      	movs	r3, #48	@ 0x30
 8000dda:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000f78 <_svfiprintf_r+0x1e4>
 8000dde:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000de2:	f04f 0901 	mov.w	r9, #1
 8000de6:	4623      	mov	r3, r4
 8000de8:	469a      	mov	sl, r3
 8000dea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000dee:	b10a      	cbz	r2, 8000df4 <_svfiprintf_r+0x60>
 8000df0:	2a25      	cmp	r2, #37	@ 0x25
 8000df2:	d1f9      	bne.n	8000de8 <_svfiprintf_r+0x54>
 8000df4:	ebba 0b04 	subs.w	fp, sl, r4
 8000df8:	d00b      	beq.n	8000e12 <_svfiprintf_r+0x7e>
 8000dfa:	465b      	mov	r3, fp
 8000dfc:	4622      	mov	r2, r4
 8000dfe:	4629      	mov	r1, r5
 8000e00:	4638      	mov	r0, r7
 8000e02:	f7ff ff6b 	bl	8000cdc <__ssputs_r>
 8000e06:	3001      	adds	r0, #1
 8000e08:	f000 80a7 	beq.w	8000f5a <_svfiprintf_r+0x1c6>
 8000e0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000e0e:	445a      	add	r2, fp
 8000e10:	9209      	str	r2, [sp, #36]	@ 0x24
 8000e12:	f89a 3000 	ldrb.w	r3, [sl]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f000 809f 	beq.w	8000f5a <_svfiprintf_r+0x1c6>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000e26:	f10a 0a01 	add.w	sl, sl, #1
 8000e2a:	9304      	str	r3, [sp, #16]
 8000e2c:	9307      	str	r3, [sp, #28]
 8000e2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000e32:	931a      	str	r3, [sp, #104]	@ 0x68
 8000e34:	4654      	mov	r4, sl
 8000e36:	2205      	movs	r2, #5
 8000e38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000e3c:	484e      	ldr	r0, [pc, #312]	@ (8000f78 <_svfiprintf_r+0x1e4>)
 8000e3e:	f7ff f9c7 	bl	80001d0 <memchr>
 8000e42:	9a04      	ldr	r2, [sp, #16]
 8000e44:	b9d8      	cbnz	r0, 8000e7e <_svfiprintf_r+0xea>
 8000e46:	06d0      	lsls	r0, r2, #27
 8000e48:	bf44      	itt	mi
 8000e4a:	2320      	movmi	r3, #32
 8000e4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000e50:	0711      	lsls	r1, r2, #28
 8000e52:	bf44      	itt	mi
 8000e54:	232b      	movmi	r3, #43	@ 0x2b
 8000e56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8000e5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e60:	d015      	beq.n	8000e8e <_svfiprintf_r+0xfa>
 8000e62:	9a07      	ldr	r2, [sp, #28]
 8000e64:	4654      	mov	r4, sl
 8000e66:	2000      	movs	r0, #0
 8000e68:	f04f 0c0a 	mov.w	ip, #10
 8000e6c:	4621      	mov	r1, r4
 8000e6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000e72:	3b30      	subs	r3, #48	@ 0x30
 8000e74:	2b09      	cmp	r3, #9
 8000e76:	d94b      	bls.n	8000f10 <_svfiprintf_r+0x17c>
 8000e78:	b1b0      	cbz	r0, 8000ea8 <_svfiprintf_r+0x114>
 8000e7a:	9207      	str	r2, [sp, #28]
 8000e7c:	e014      	b.n	8000ea8 <_svfiprintf_r+0x114>
 8000e7e:	eba0 0308 	sub.w	r3, r0, r8
 8000e82:	fa09 f303 	lsl.w	r3, r9, r3
 8000e86:	4313      	orrs	r3, r2
 8000e88:	9304      	str	r3, [sp, #16]
 8000e8a:	46a2      	mov	sl, r4
 8000e8c:	e7d2      	b.n	8000e34 <_svfiprintf_r+0xa0>
 8000e8e:	9b03      	ldr	r3, [sp, #12]
 8000e90:	1d19      	adds	r1, r3, #4
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	9103      	str	r1, [sp, #12]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	bfbb      	ittet	lt
 8000e9a:	425b      	neglt	r3, r3
 8000e9c:	f042 0202 	orrlt.w	r2, r2, #2
 8000ea0:	9307      	strge	r3, [sp, #28]
 8000ea2:	9307      	strlt	r3, [sp, #28]
 8000ea4:	bfb8      	it	lt
 8000ea6:	9204      	strlt	r2, [sp, #16]
 8000ea8:	7823      	ldrb	r3, [r4, #0]
 8000eaa:	2b2e      	cmp	r3, #46	@ 0x2e
 8000eac:	d10a      	bne.n	8000ec4 <_svfiprintf_r+0x130>
 8000eae:	7863      	ldrb	r3, [r4, #1]
 8000eb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8000eb2:	d132      	bne.n	8000f1a <_svfiprintf_r+0x186>
 8000eb4:	9b03      	ldr	r3, [sp, #12]
 8000eb6:	1d1a      	adds	r2, r3, #4
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	9203      	str	r2, [sp, #12]
 8000ebc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000ec0:	3402      	adds	r4, #2
 8000ec2:	9305      	str	r3, [sp, #20]
 8000ec4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000f7c <_svfiprintf_r+0x1e8>
 8000ec8:	7821      	ldrb	r1, [r4, #0]
 8000eca:	2203      	movs	r2, #3
 8000ecc:	4650      	mov	r0, sl
 8000ece:	f7ff f97f 	bl	80001d0 <memchr>
 8000ed2:	b138      	cbz	r0, 8000ee4 <_svfiprintf_r+0x150>
 8000ed4:	9b04      	ldr	r3, [sp, #16]
 8000ed6:	eba0 000a 	sub.w	r0, r0, sl
 8000eda:	2240      	movs	r2, #64	@ 0x40
 8000edc:	4082      	lsls	r2, r0
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	3401      	adds	r4, #1
 8000ee2:	9304      	str	r3, [sp, #16]
 8000ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000ee8:	4825      	ldr	r0, [pc, #148]	@ (8000f80 <_svfiprintf_r+0x1ec>)
 8000eea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000eee:	2206      	movs	r2, #6
 8000ef0:	f7ff f96e 	bl	80001d0 <memchr>
 8000ef4:	2800      	cmp	r0, #0
 8000ef6:	d036      	beq.n	8000f66 <_svfiprintf_r+0x1d2>
 8000ef8:	4b22      	ldr	r3, [pc, #136]	@ (8000f84 <_svfiprintf_r+0x1f0>)
 8000efa:	bb1b      	cbnz	r3, 8000f44 <_svfiprintf_r+0x1b0>
 8000efc:	9b03      	ldr	r3, [sp, #12]
 8000efe:	3307      	adds	r3, #7
 8000f00:	f023 0307 	bic.w	r3, r3, #7
 8000f04:	3308      	adds	r3, #8
 8000f06:	9303      	str	r3, [sp, #12]
 8000f08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000f0a:	4433      	add	r3, r6
 8000f0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f0e:	e76a      	b.n	8000de6 <_svfiprintf_r+0x52>
 8000f10:	fb0c 3202 	mla	r2, ip, r2, r3
 8000f14:	460c      	mov	r4, r1
 8000f16:	2001      	movs	r0, #1
 8000f18:	e7a8      	b.n	8000e6c <_svfiprintf_r+0xd8>
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	3401      	adds	r4, #1
 8000f1e:	9305      	str	r3, [sp, #20]
 8000f20:	4619      	mov	r1, r3
 8000f22:	f04f 0c0a 	mov.w	ip, #10
 8000f26:	4620      	mov	r0, r4
 8000f28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000f2c:	3a30      	subs	r2, #48	@ 0x30
 8000f2e:	2a09      	cmp	r2, #9
 8000f30:	d903      	bls.n	8000f3a <_svfiprintf_r+0x1a6>
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d0c6      	beq.n	8000ec4 <_svfiprintf_r+0x130>
 8000f36:	9105      	str	r1, [sp, #20]
 8000f38:	e7c4      	b.n	8000ec4 <_svfiprintf_r+0x130>
 8000f3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8000f3e:	4604      	mov	r4, r0
 8000f40:	2301      	movs	r3, #1
 8000f42:	e7f0      	b.n	8000f26 <_svfiprintf_r+0x192>
 8000f44:	ab03      	add	r3, sp, #12
 8000f46:	9300      	str	r3, [sp, #0]
 8000f48:	462a      	mov	r2, r5
 8000f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <_svfiprintf_r+0x1f4>)
 8000f4c:	a904      	add	r1, sp, #16
 8000f4e:	4638      	mov	r0, r7
 8000f50:	f3af 8000 	nop.w
 8000f54:	1c42      	adds	r2, r0, #1
 8000f56:	4606      	mov	r6, r0
 8000f58:	d1d6      	bne.n	8000f08 <_svfiprintf_r+0x174>
 8000f5a:	89ab      	ldrh	r3, [r5, #12]
 8000f5c:	065b      	lsls	r3, r3, #25
 8000f5e:	f53f af2d 	bmi.w	8000dbc <_svfiprintf_r+0x28>
 8000f62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000f64:	e72c      	b.n	8000dc0 <_svfiprintf_r+0x2c>
 8000f66:	ab03      	add	r3, sp, #12
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	462a      	mov	r2, r5
 8000f6c:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <_svfiprintf_r+0x1f4>)
 8000f6e:	a904      	add	r1, sp, #16
 8000f70:	4638      	mov	r0, r7
 8000f72:	f000 f879 	bl	8001068 <_printf_i>
 8000f76:	e7ed      	b.n	8000f54 <_svfiprintf_r+0x1c0>
 8000f78:	080013ad 	.word	0x080013ad
 8000f7c:	080013b3 	.word	0x080013b3
 8000f80:	080013b7 	.word	0x080013b7
 8000f84:	00000000 	.word	0x00000000
 8000f88:	08000cdd 	.word	0x08000cdd

08000f8c <_printf_common>:
 8000f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f90:	4616      	mov	r6, r2
 8000f92:	4698      	mov	r8, r3
 8000f94:	688a      	ldr	r2, [r1, #8]
 8000f96:	690b      	ldr	r3, [r1, #16]
 8000f98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	bfb8      	it	lt
 8000fa0:	4613      	movlt	r3, r2
 8000fa2:	6033      	str	r3, [r6, #0]
 8000fa4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000fa8:	4607      	mov	r7, r0
 8000faa:	460c      	mov	r4, r1
 8000fac:	b10a      	cbz	r2, 8000fb2 <_printf_common+0x26>
 8000fae:	3301      	adds	r3, #1
 8000fb0:	6033      	str	r3, [r6, #0]
 8000fb2:	6823      	ldr	r3, [r4, #0]
 8000fb4:	0699      	lsls	r1, r3, #26
 8000fb6:	bf42      	ittt	mi
 8000fb8:	6833      	ldrmi	r3, [r6, #0]
 8000fba:	3302      	addmi	r3, #2
 8000fbc:	6033      	strmi	r3, [r6, #0]
 8000fbe:	6825      	ldr	r5, [r4, #0]
 8000fc0:	f015 0506 	ands.w	r5, r5, #6
 8000fc4:	d106      	bne.n	8000fd4 <_printf_common+0x48>
 8000fc6:	f104 0a19 	add.w	sl, r4, #25
 8000fca:	68e3      	ldr	r3, [r4, #12]
 8000fcc:	6832      	ldr	r2, [r6, #0]
 8000fce:	1a9b      	subs	r3, r3, r2
 8000fd0:	42ab      	cmp	r3, r5
 8000fd2:	dc26      	bgt.n	8001022 <_printf_common+0x96>
 8000fd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000fd8:	6822      	ldr	r2, [r4, #0]
 8000fda:	3b00      	subs	r3, #0
 8000fdc:	bf18      	it	ne
 8000fde:	2301      	movne	r3, #1
 8000fe0:	0692      	lsls	r2, r2, #26
 8000fe2:	d42b      	bmi.n	800103c <_printf_common+0xb0>
 8000fe4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000fe8:	4641      	mov	r1, r8
 8000fea:	4638      	mov	r0, r7
 8000fec:	47c8      	blx	r9
 8000fee:	3001      	adds	r0, #1
 8000ff0:	d01e      	beq.n	8001030 <_printf_common+0xa4>
 8000ff2:	6823      	ldr	r3, [r4, #0]
 8000ff4:	6922      	ldr	r2, [r4, #16]
 8000ff6:	f003 0306 	and.w	r3, r3, #6
 8000ffa:	2b04      	cmp	r3, #4
 8000ffc:	bf02      	ittt	eq
 8000ffe:	68e5      	ldreq	r5, [r4, #12]
 8001000:	6833      	ldreq	r3, [r6, #0]
 8001002:	1aed      	subeq	r5, r5, r3
 8001004:	68a3      	ldr	r3, [r4, #8]
 8001006:	bf0c      	ite	eq
 8001008:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800100c:	2500      	movne	r5, #0
 800100e:	4293      	cmp	r3, r2
 8001010:	bfc4      	itt	gt
 8001012:	1a9b      	subgt	r3, r3, r2
 8001014:	18ed      	addgt	r5, r5, r3
 8001016:	2600      	movs	r6, #0
 8001018:	341a      	adds	r4, #26
 800101a:	42b5      	cmp	r5, r6
 800101c:	d11a      	bne.n	8001054 <_printf_common+0xc8>
 800101e:	2000      	movs	r0, #0
 8001020:	e008      	b.n	8001034 <_printf_common+0xa8>
 8001022:	2301      	movs	r3, #1
 8001024:	4652      	mov	r2, sl
 8001026:	4641      	mov	r1, r8
 8001028:	4638      	mov	r0, r7
 800102a:	47c8      	blx	r9
 800102c:	3001      	adds	r0, #1
 800102e:	d103      	bne.n	8001038 <_printf_common+0xac>
 8001030:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001038:	3501      	adds	r5, #1
 800103a:	e7c6      	b.n	8000fca <_printf_common+0x3e>
 800103c:	18e1      	adds	r1, r4, r3
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	2030      	movs	r0, #48	@ 0x30
 8001042:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001046:	4422      	add	r2, r4
 8001048:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800104c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001050:	3302      	adds	r3, #2
 8001052:	e7c7      	b.n	8000fe4 <_printf_common+0x58>
 8001054:	2301      	movs	r3, #1
 8001056:	4622      	mov	r2, r4
 8001058:	4641      	mov	r1, r8
 800105a:	4638      	mov	r0, r7
 800105c:	47c8      	blx	r9
 800105e:	3001      	adds	r0, #1
 8001060:	d0e6      	beq.n	8001030 <_printf_common+0xa4>
 8001062:	3601      	adds	r6, #1
 8001064:	e7d9      	b.n	800101a <_printf_common+0x8e>
	...

08001068 <_printf_i>:
 8001068:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800106c:	7e0f      	ldrb	r7, [r1, #24]
 800106e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001070:	2f78      	cmp	r7, #120	@ 0x78
 8001072:	4691      	mov	r9, r2
 8001074:	4680      	mov	r8, r0
 8001076:	460c      	mov	r4, r1
 8001078:	469a      	mov	sl, r3
 800107a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800107e:	d807      	bhi.n	8001090 <_printf_i+0x28>
 8001080:	2f62      	cmp	r7, #98	@ 0x62
 8001082:	d80a      	bhi.n	800109a <_printf_i+0x32>
 8001084:	2f00      	cmp	r7, #0
 8001086:	f000 80d1 	beq.w	800122c <_printf_i+0x1c4>
 800108a:	2f58      	cmp	r7, #88	@ 0x58
 800108c:	f000 80b8 	beq.w	8001200 <_printf_i+0x198>
 8001090:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001094:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001098:	e03a      	b.n	8001110 <_printf_i+0xa8>
 800109a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800109e:	2b15      	cmp	r3, #21
 80010a0:	d8f6      	bhi.n	8001090 <_printf_i+0x28>
 80010a2:	a101      	add	r1, pc, #4	@ (adr r1, 80010a8 <_printf_i+0x40>)
 80010a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80010a8:	08001101 	.word	0x08001101
 80010ac:	08001115 	.word	0x08001115
 80010b0:	08001091 	.word	0x08001091
 80010b4:	08001091 	.word	0x08001091
 80010b8:	08001091 	.word	0x08001091
 80010bc:	08001091 	.word	0x08001091
 80010c0:	08001115 	.word	0x08001115
 80010c4:	08001091 	.word	0x08001091
 80010c8:	08001091 	.word	0x08001091
 80010cc:	08001091 	.word	0x08001091
 80010d0:	08001091 	.word	0x08001091
 80010d4:	08001213 	.word	0x08001213
 80010d8:	0800113f 	.word	0x0800113f
 80010dc:	080011cd 	.word	0x080011cd
 80010e0:	08001091 	.word	0x08001091
 80010e4:	08001091 	.word	0x08001091
 80010e8:	08001235 	.word	0x08001235
 80010ec:	08001091 	.word	0x08001091
 80010f0:	0800113f 	.word	0x0800113f
 80010f4:	08001091 	.word	0x08001091
 80010f8:	08001091 	.word	0x08001091
 80010fc:	080011d5 	.word	0x080011d5
 8001100:	6833      	ldr	r3, [r6, #0]
 8001102:	1d1a      	adds	r2, r3, #4
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	6032      	str	r2, [r6, #0]
 8001108:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800110c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001110:	2301      	movs	r3, #1
 8001112:	e09c      	b.n	800124e <_printf_i+0x1e6>
 8001114:	6833      	ldr	r3, [r6, #0]
 8001116:	6820      	ldr	r0, [r4, #0]
 8001118:	1d19      	adds	r1, r3, #4
 800111a:	6031      	str	r1, [r6, #0]
 800111c:	0606      	lsls	r6, r0, #24
 800111e:	d501      	bpl.n	8001124 <_printf_i+0xbc>
 8001120:	681d      	ldr	r5, [r3, #0]
 8001122:	e003      	b.n	800112c <_printf_i+0xc4>
 8001124:	0645      	lsls	r5, r0, #25
 8001126:	d5fb      	bpl.n	8001120 <_printf_i+0xb8>
 8001128:	f9b3 5000 	ldrsh.w	r5, [r3]
 800112c:	2d00      	cmp	r5, #0
 800112e:	da03      	bge.n	8001138 <_printf_i+0xd0>
 8001130:	232d      	movs	r3, #45	@ 0x2d
 8001132:	426d      	negs	r5, r5
 8001134:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001138:	4858      	ldr	r0, [pc, #352]	@ (800129c <_printf_i+0x234>)
 800113a:	230a      	movs	r3, #10
 800113c:	e011      	b.n	8001162 <_printf_i+0xfa>
 800113e:	6821      	ldr	r1, [r4, #0]
 8001140:	6833      	ldr	r3, [r6, #0]
 8001142:	0608      	lsls	r0, r1, #24
 8001144:	f853 5b04 	ldr.w	r5, [r3], #4
 8001148:	d402      	bmi.n	8001150 <_printf_i+0xe8>
 800114a:	0649      	lsls	r1, r1, #25
 800114c:	bf48      	it	mi
 800114e:	b2ad      	uxthmi	r5, r5
 8001150:	2f6f      	cmp	r7, #111	@ 0x6f
 8001152:	4852      	ldr	r0, [pc, #328]	@ (800129c <_printf_i+0x234>)
 8001154:	6033      	str	r3, [r6, #0]
 8001156:	bf14      	ite	ne
 8001158:	230a      	movne	r3, #10
 800115a:	2308      	moveq	r3, #8
 800115c:	2100      	movs	r1, #0
 800115e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001162:	6866      	ldr	r6, [r4, #4]
 8001164:	60a6      	str	r6, [r4, #8]
 8001166:	2e00      	cmp	r6, #0
 8001168:	db05      	blt.n	8001176 <_printf_i+0x10e>
 800116a:	6821      	ldr	r1, [r4, #0]
 800116c:	432e      	orrs	r6, r5
 800116e:	f021 0104 	bic.w	r1, r1, #4
 8001172:	6021      	str	r1, [r4, #0]
 8001174:	d04b      	beq.n	800120e <_printf_i+0x1a6>
 8001176:	4616      	mov	r6, r2
 8001178:	fbb5 f1f3 	udiv	r1, r5, r3
 800117c:	fb03 5711 	mls	r7, r3, r1, r5
 8001180:	5dc7      	ldrb	r7, [r0, r7]
 8001182:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001186:	462f      	mov	r7, r5
 8001188:	42bb      	cmp	r3, r7
 800118a:	460d      	mov	r5, r1
 800118c:	d9f4      	bls.n	8001178 <_printf_i+0x110>
 800118e:	2b08      	cmp	r3, #8
 8001190:	d10b      	bne.n	80011aa <_printf_i+0x142>
 8001192:	6823      	ldr	r3, [r4, #0]
 8001194:	07df      	lsls	r7, r3, #31
 8001196:	d508      	bpl.n	80011aa <_printf_i+0x142>
 8001198:	6923      	ldr	r3, [r4, #16]
 800119a:	6861      	ldr	r1, [r4, #4]
 800119c:	4299      	cmp	r1, r3
 800119e:	bfde      	ittt	le
 80011a0:	2330      	movle	r3, #48	@ 0x30
 80011a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80011a6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80011aa:	1b92      	subs	r2, r2, r6
 80011ac:	6122      	str	r2, [r4, #16]
 80011ae:	f8cd a000 	str.w	sl, [sp]
 80011b2:	464b      	mov	r3, r9
 80011b4:	aa03      	add	r2, sp, #12
 80011b6:	4621      	mov	r1, r4
 80011b8:	4640      	mov	r0, r8
 80011ba:	f7ff fee7 	bl	8000f8c <_printf_common>
 80011be:	3001      	adds	r0, #1
 80011c0:	d14a      	bne.n	8001258 <_printf_i+0x1f0>
 80011c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011c6:	b004      	add	sp, #16
 80011c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011cc:	6823      	ldr	r3, [r4, #0]
 80011ce:	f043 0320 	orr.w	r3, r3, #32
 80011d2:	6023      	str	r3, [r4, #0]
 80011d4:	4832      	ldr	r0, [pc, #200]	@ (80012a0 <_printf_i+0x238>)
 80011d6:	2778      	movs	r7, #120	@ 0x78
 80011d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80011dc:	6823      	ldr	r3, [r4, #0]
 80011de:	6831      	ldr	r1, [r6, #0]
 80011e0:	061f      	lsls	r7, r3, #24
 80011e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80011e6:	d402      	bmi.n	80011ee <_printf_i+0x186>
 80011e8:	065f      	lsls	r7, r3, #25
 80011ea:	bf48      	it	mi
 80011ec:	b2ad      	uxthmi	r5, r5
 80011ee:	6031      	str	r1, [r6, #0]
 80011f0:	07d9      	lsls	r1, r3, #31
 80011f2:	bf44      	itt	mi
 80011f4:	f043 0320 	orrmi.w	r3, r3, #32
 80011f8:	6023      	strmi	r3, [r4, #0]
 80011fa:	b11d      	cbz	r5, 8001204 <_printf_i+0x19c>
 80011fc:	2310      	movs	r3, #16
 80011fe:	e7ad      	b.n	800115c <_printf_i+0xf4>
 8001200:	4826      	ldr	r0, [pc, #152]	@ (800129c <_printf_i+0x234>)
 8001202:	e7e9      	b.n	80011d8 <_printf_i+0x170>
 8001204:	6823      	ldr	r3, [r4, #0]
 8001206:	f023 0320 	bic.w	r3, r3, #32
 800120a:	6023      	str	r3, [r4, #0]
 800120c:	e7f6      	b.n	80011fc <_printf_i+0x194>
 800120e:	4616      	mov	r6, r2
 8001210:	e7bd      	b.n	800118e <_printf_i+0x126>
 8001212:	6833      	ldr	r3, [r6, #0]
 8001214:	6825      	ldr	r5, [r4, #0]
 8001216:	6961      	ldr	r1, [r4, #20]
 8001218:	1d18      	adds	r0, r3, #4
 800121a:	6030      	str	r0, [r6, #0]
 800121c:	062e      	lsls	r6, r5, #24
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	d501      	bpl.n	8001226 <_printf_i+0x1be>
 8001222:	6019      	str	r1, [r3, #0]
 8001224:	e002      	b.n	800122c <_printf_i+0x1c4>
 8001226:	0668      	lsls	r0, r5, #25
 8001228:	d5fb      	bpl.n	8001222 <_printf_i+0x1ba>
 800122a:	8019      	strh	r1, [r3, #0]
 800122c:	2300      	movs	r3, #0
 800122e:	6123      	str	r3, [r4, #16]
 8001230:	4616      	mov	r6, r2
 8001232:	e7bc      	b.n	80011ae <_printf_i+0x146>
 8001234:	6833      	ldr	r3, [r6, #0]
 8001236:	1d1a      	adds	r2, r3, #4
 8001238:	6032      	str	r2, [r6, #0]
 800123a:	681e      	ldr	r6, [r3, #0]
 800123c:	6862      	ldr	r2, [r4, #4]
 800123e:	2100      	movs	r1, #0
 8001240:	4630      	mov	r0, r6
 8001242:	f7fe ffc5 	bl	80001d0 <memchr>
 8001246:	b108      	cbz	r0, 800124c <_printf_i+0x1e4>
 8001248:	1b80      	subs	r0, r0, r6
 800124a:	6060      	str	r0, [r4, #4]
 800124c:	6863      	ldr	r3, [r4, #4]
 800124e:	6123      	str	r3, [r4, #16]
 8001250:	2300      	movs	r3, #0
 8001252:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001256:	e7aa      	b.n	80011ae <_printf_i+0x146>
 8001258:	6923      	ldr	r3, [r4, #16]
 800125a:	4632      	mov	r2, r6
 800125c:	4649      	mov	r1, r9
 800125e:	4640      	mov	r0, r8
 8001260:	47d0      	blx	sl
 8001262:	3001      	adds	r0, #1
 8001264:	d0ad      	beq.n	80011c2 <_printf_i+0x15a>
 8001266:	6823      	ldr	r3, [r4, #0]
 8001268:	079b      	lsls	r3, r3, #30
 800126a:	d413      	bmi.n	8001294 <_printf_i+0x22c>
 800126c:	68e0      	ldr	r0, [r4, #12]
 800126e:	9b03      	ldr	r3, [sp, #12]
 8001270:	4298      	cmp	r0, r3
 8001272:	bfb8      	it	lt
 8001274:	4618      	movlt	r0, r3
 8001276:	e7a6      	b.n	80011c6 <_printf_i+0x15e>
 8001278:	2301      	movs	r3, #1
 800127a:	4632      	mov	r2, r6
 800127c:	4649      	mov	r1, r9
 800127e:	4640      	mov	r0, r8
 8001280:	47d0      	blx	sl
 8001282:	3001      	adds	r0, #1
 8001284:	d09d      	beq.n	80011c2 <_printf_i+0x15a>
 8001286:	3501      	adds	r5, #1
 8001288:	68e3      	ldr	r3, [r4, #12]
 800128a:	9903      	ldr	r1, [sp, #12]
 800128c:	1a5b      	subs	r3, r3, r1
 800128e:	42ab      	cmp	r3, r5
 8001290:	dcf2      	bgt.n	8001278 <_printf_i+0x210>
 8001292:	e7eb      	b.n	800126c <_printf_i+0x204>
 8001294:	2500      	movs	r5, #0
 8001296:	f104 0619 	add.w	r6, r4, #25
 800129a:	e7f5      	b.n	8001288 <_printf_i+0x220>
 800129c:	080013be 	.word	0x080013be
 80012a0:	080013cf 	.word	0x080013cf

080012a4 <memmove>:
 80012a4:	4288      	cmp	r0, r1
 80012a6:	b510      	push	{r4, lr}
 80012a8:	eb01 0402 	add.w	r4, r1, r2
 80012ac:	d902      	bls.n	80012b4 <memmove+0x10>
 80012ae:	4284      	cmp	r4, r0
 80012b0:	4623      	mov	r3, r4
 80012b2:	d807      	bhi.n	80012c4 <memmove+0x20>
 80012b4:	1e43      	subs	r3, r0, #1
 80012b6:	42a1      	cmp	r1, r4
 80012b8:	d008      	beq.n	80012cc <memmove+0x28>
 80012ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80012be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80012c2:	e7f8      	b.n	80012b6 <memmove+0x12>
 80012c4:	4402      	add	r2, r0
 80012c6:	4601      	mov	r1, r0
 80012c8:	428a      	cmp	r2, r1
 80012ca:	d100      	bne.n	80012ce <memmove+0x2a>
 80012cc:	bd10      	pop	{r4, pc}
 80012ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80012d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80012d6:	e7f7      	b.n	80012c8 <memmove+0x24>

080012d8 <_sbrk_r>:
 80012d8:	b538      	push	{r3, r4, r5, lr}
 80012da:	4d06      	ldr	r5, [pc, #24]	@ (80012f4 <_sbrk_r+0x1c>)
 80012dc:	2300      	movs	r3, #0
 80012de:	4604      	mov	r4, r0
 80012e0:	4608      	mov	r0, r1
 80012e2:	602b      	str	r3, [r5, #0]
 80012e4:	f7ff fab0 	bl	8000848 <_sbrk>
 80012e8:	1c43      	adds	r3, r0, #1
 80012ea:	d102      	bne.n	80012f2 <_sbrk_r+0x1a>
 80012ec:	682b      	ldr	r3, [r5, #0]
 80012ee:	b103      	cbz	r3, 80012f2 <_sbrk_r+0x1a>
 80012f0:	6023      	str	r3, [r4, #0]
 80012f2:	bd38      	pop	{r3, r4, r5, pc}
 80012f4:	200001b0 	.word	0x200001b0

080012f8 <memcpy>:
 80012f8:	440a      	add	r2, r1
 80012fa:	4291      	cmp	r1, r2
 80012fc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001300:	d100      	bne.n	8001304 <memcpy+0xc>
 8001302:	4770      	bx	lr
 8001304:	b510      	push	{r4, lr}
 8001306:	f811 4b01 	ldrb.w	r4, [r1], #1
 800130a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800130e:	4291      	cmp	r1, r2
 8001310:	d1f9      	bne.n	8001306 <memcpy+0xe>
 8001312:	bd10      	pop	{r4, pc}

08001314 <_realloc_r>:
 8001314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001318:	4607      	mov	r7, r0
 800131a:	4614      	mov	r4, r2
 800131c:	460d      	mov	r5, r1
 800131e:	b921      	cbnz	r1, 800132a <_realloc_r+0x16>
 8001320:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001324:	4611      	mov	r1, r2
 8001326:	f7ff bc4d 	b.w	8000bc4 <_malloc_r>
 800132a:	b92a      	cbnz	r2, 8001338 <_realloc_r+0x24>
 800132c:	f7ff fbde 	bl	8000aec <_free_r>
 8001330:	4625      	mov	r5, r4
 8001332:	4628      	mov	r0, r5
 8001334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001338:	f000 f81a 	bl	8001370 <_malloc_usable_size_r>
 800133c:	4284      	cmp	r4, r0
 800133e:	4606      	mov	r6, r0
 8001340:	d802      	bhi.n	8001348 <_realloc_r+0x34>
 8001342:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001346:	d8f4      	bhi.n	8001332 <_realloc_r+0x1e>
 8001348:	4621      	mov	r1, r4
 800134a:	4638      	mov	r0, r7
 800134c:	f7ff fc3a 	bl	8000bc4 <_malloc_r>
 8001350:	4680      	mov	r8, r0
 8001352:	b908      	cbnz	r0, 8001358 <_realloc_r+0x44>
 8001354:	4645      	mov	r5, r8
 8001356:	e7ec      	b.n	8001332 <_realloc_r+0x1e>
 8001358:	42b4      	cmp	r4, r6
 800135a:	4622      	mov	r2, r4
 800135c:	4629      	mov	r1, r5
 800135e:	bf28      	it	cs
 8001360:	4632      	movcs	r2, r6
 8001362:	f7ff ffc9 	bl	80012f8 <memcpy>
 8001366:	4629      	mov	r1, r5
 8001368:	4638      	mov	r0, r7
 800136a:	f7ff fbbf 	bl	8000aec <_free_r>
 800136e:	e7f1      	b.n	8001354 <_realloc_r+0x40>

08001370 <_malloc_usable_size_r>:
 8001370:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001374:	1f18      	subs	r0, r3, #4
 8001376:	2b00      	cmp	r3, #0
 8001378:	bfbc      	itt	lt
 800137a:	580b      	ldrlt	r3, [r1, r0]
 800137c:	18c0      	addlt	r0, r0, r3
 800137e:	4770      	bx	lr

08001380 <_init>:
 8001380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001382:	bf00      	nop
 8001384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001386:	bc08      	pop	{r3}
 8001388:	469e      	mov	lr, r3
 800138a:	4770      	bx	lr

0800138c <_fini>:
 800138c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800138e:	bf00      	nop
 8001390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001392:	bc08      	pop	{r3}
 8001394:	469e      	mov	lr, r3
 8001396:	4770      	bx	lr
