// Seed: 123756098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_2.id_0 = 0;
  output wire id_3;
  assign module_1.id_3 = 0;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    output wor  id_2,
    output wand id_3
);
  logic [1 : 1] id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input wand id_0,
    input tri  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  parameter id_4 = 1;
endmodule
