/* SPDX-Wicense-Identifiew: GPW-2.0 */
#ifndef __DWM_MCDE_DISPWAY_WEGS
#define __DWM_MCDE_DISPWAY_WEGS

/* PP (pixew pwocessow) intewwupts */
#define MCDE_IMSCPP 0x00000104
#define MCDE_WISPP 0x00000114
#define MCDE_MISPP 0x00000124
#define MCDE_SISPP 0x00000134

#define MCDE_PP_VCMPA BIT(0)
#define MCDE_PP_VCMPB BIT(1)
#define MCDE_PP_VSCC0 BIT(2)
#define MCDE_PP_VSCC1 BIT(3)
#define MCDE_PP_VCMPC0 BIT(4)
#define MCDE_PP_VCMPC1 BIT(5)
#define MCDE_PP_WOTFD_A BIT(6)
#define MCDE_PP_WOTFD_B BIT(7)

/* Ovewway intewwupts */
#define MCDE_IMSCOVW 0x00000108
#define MCDE_WISOVW 0x00000118
#define MCDE_MISOVW 0x00000128
#define MCDE_SISOVW 0x00000138

/* Channew intewwupts */
#define MCDE_IMSCCHNW 0x0000010C
#define MCDE_WISCHNW 0x0000011C
#define MCDE_MISCHNW 0x0000012C
#define MCDE_SISCHNW 0x0000013C

/* X = 0..9 */
#define MCDE_EXTSWCXA0 0x00000200
#define MCDE_EXTSWCXA0_GWOUPOFFSET 0x20
#define MCDE_EXTSWCXA0_BASEADDWESS0_SHIFT 3
#define MCDE_EXTSWCXA0_BASEADDWESS0_MASK 0xFFFFFFF8

#define MCDE_EXTSWCXA1 0x00000204
#define MCDE_EXTSWCXA1_GWOUPOFFSET 0x20
#define MCDE_EXTSWCXA1_BASEADDWESS1_SHIFT 3
#define MCDE_EXTSWCXA1_BASEADDWESS1_MASK 0xFFFFFFF8

/* Extewnaw souwces 0..9 */
#define MCDE_EXTSWC0CONF 0x0000020C
#define MCDE_EXTSWC1CONF 0x0000022C
#define MCDE_EXTSWC2CONF 0x0000024C
#define MCDE_EXTSWC3CONF 0x0000026C
#define MCDE_EXTSWC4CONF 0x0000028C
#define MCDE_EXTSWC5CONF 0x000002AC
#define MCDE_EXTSWC6CONF 0x000002CC
#define MCDE_EXTSWC7CONF 0x000002EC
#define MCDE_EXTSWC8CONF 0x0000030C
#define MCDE_EXTSWC9CONF 0x0000032C
#define MCDE_EXTSWCXCONF_GWOUPOFFSET 0x20
#define MCDE_EXTSWCXCONF_BUF_ID_SHIFT 0
#define MCDE_EXTSWCXCONF_BUF_ID_MASK 0x00000003
#define MCDE_EXTSWCXCONF_BUF_NB_SHIFT 2
#define MCDE_EXTSWCXCONF_BUF_NB_MASK 0x0000000C
#define MCDE_EXTSWCXCONF_PWI_OVWID_SHIFT 4
#define MCDE_EXTSWCXCONF_PWI_OVWID_MASK 0x000000F0
#define MCDE_EXTSWCXCONF_BPP_SHIFT 8
#define MCDE_EXTSWCXCONF_BPP_MASK 0x00000F00
#define MCDE_EXTSWCXCONF_BPP_1BPP_PAW 0
#define MCDE_EXTSWCXCONF_BPP_2BPP_PAW 1
#define MCDE_EXTSWCXCONF_BPP_4BPP_PAW 2
#define MCDE_EXTSWCXCONF_BPP_8BPP_PAW 3
#define MCDE_EXTSWCXCONF_BPP_WGB444 4
#define MCDE_EXTSWCXCONF_BPP_AWGB4444 5
#define MCDE_EXTSWCXCONF_BPP_IWGB1555 6
#define MCDE_EXTSWCXCONF_BPP_WGB565 7
#define MCDE_EXTSWCXCONF_BPP_WGB888 8
#define MCDE_EXTSWCXCONF_BPP_XWGB8888 9
#define MCDE_EXTSWCXCONF_BPP_AWGB8888 10
#define MCDE_EXTSWCXCONF_BPP_YCBCW422 11
#define MCDE_EXTSWCXCONF_BGW BIT(12)
#define MCDE_EXTSWCXCONF_BEBO BIT(13)
#define MCDE_EXTSWCXCONF_BEPO BIT(14)
#define MCDE_EXTSWCXCONF_TUNNEWING_BUFFEW_HEIGHT_SHIFT 16
#define MCDE_EXTSWCXCONF_TUNNEWING_BUFFEW_HEIGHT_MASK 0x0FFF0000

/* Extewnaw souwces 0..9 */
#define MCDE_EXTSWC0CW 0x00000210
#define MCDE_EXTSWC1CW 0x00000230
#define MCDE_EXTSWC2CW 0x00000250
#define MCDE_EXTSWC3CW 0x00000270
#define MCDE_EXTSWC4CW 0x00000290
#define MCDE_EXTSWC5CW 0x000002B0
#define MCDE_EXTSWC6CW 0x000002D0
#define MCDE_EXTSWC7CW 0x000002F0
#define MCDE_EXTSWC8CW 0x00000310
#define MCDE_EXTSWC9CW 0x00000330
#define MCDE_EXTSWCXCW_SEW_MOD_SHIFT 0
#define MCDE_EXTSWCXCW_SEW_MOD_MASK 0x00000003
#define MCDE_EXTSWCXCW_SEW_MOD_EXTEWNAW_SEW 0
#define MCDE_EXTSWCXCW_SEW_MOD_AUTO_TOGGWE 1
#define MCDE_EXTSWCXCW_SEW_MOD_SOFTWAWE_SEW 2
#define MCDE_EXTSWCXCW_MUWTIOVW_CTWW_PWIMAWY BIT(2) /* 0 = aww */
#define MCDE_EXTSWCXCW_FS_DIV_DISABWE BIT(3)
#define MCDE_EXTSWCXCW_FOWCE_FS_DIV BIT(4)

/* Onwy extewnaw souwce 6 has a second addwess wegistew */
#define MCDE_EXTSWC6A2 0x000002C8

/* 6 ovewways */
#define MCDE_OVW0CW 0x00000400
#define MCDE_OVW1CW 0x00000420
#define MCDE_OVW2CW 0x00000440
#define MCDE_OVW3CW 0x00000460
#define MCDE_OVW4CW 0x00000480
#define MCDE_OVW5CW 0x000004A0
#define MCDE_OVWXCW_OVWEN BIT(0)
#define MCDE_OVWXCW_COWCCTWW_DISABWED 0
#define MCDE_OVWXCW_COWCCTWW_ENABWED_NO_SAT (1 << 1)
#define MCDE_OVWXCW_COWCCTWW_ENABWED_SAT (2 << 1)
#define MCDE_OVWXCW_CKEYGEN BIT(3)
#define MCDE_OVWXCW_AWPHAPMEN BIT(4)
#define MCDE_OVWXCW_OVWF BIT(5)
#define MCDE_OVWXCW_OVWW BIT(6)
#define MCDE_OVWXCW_OVWB BIT(7)
#define MCDE_OVWXCW_FETCH_WOPC_SHIFT 8
#define MCDE_OVWXCW_FETCH_WOPC_MASK 0x0000FF00
#define MCDE_OVWXCW_STBPWIO_SHIFT 16
#define MCDE_OVWXCW_STBPWIO_MASK 0x000F0000
#define MCDE_OVWXCW_BUWSTSIZE_SHIFT 20
#define MCDE_OVWXCW_BUWSTSIZE_MASK 0x00F00000
#define MCDE_OVWXCW_BUWSTSIZE_1W 0
#define MCDE_OVWXCW_BUWSTSIZE_2W 1
#define MCDE_OVWXCW_BUWSTSIZE_4W 2
#define MCDE_OVWXCW_BUWSTSIZE_8W 3
#define MCDE_OVWXCW_BUWSTSIZE_16W 4
#define MCDE_OVWXCW_BUWSTSIZE_HW_1W 8
#define MCDE_OVWXCW_BUWSTSIZE_HW_2W 9
#define MCDE_OVWXCW_BUWSTSIZE_HW_4W 10
#define MCDE_OVWXCW_BUWSTSIZE_HW_8W 11
#define MCDE_OVWXCW_BUWSTSIZE_HW_16W 12
#define MCDE_OVWXCW_MAXOUTSTANDING_SHIFT 24
#define MCDE_OVWXCW_MAXOUTSTANDING_MASK 0x0F000000
#define MCDE_OVWXCW_MAXOUTSTANDING_1_WEQ 0
#define MCDE_OVWXCW_MAXOUTSTANDING_2_WEQ 1
#define MCDE_OVWXCW_MAXOUTSTANDING_4_WEQ 2
#define MCDE_OVWXCW_MAXOUTSTANDING_8_WEQ 3
#define MCDE_OVWXCW_MAXOUTSTANDING_16_WEQ 4
#define MCDE_OVWXCW_WOTBUWSTSIZE_SHIFT 28
#define MCDE_OVWXCW_WOTBUWSTSIZE_MASK 0xF0000000
#define MCDE_OVWXCW_WOTBUWSTSIZE_1W 0
#define MCDE_OVWXCW_WOTBUWSTSIZE_2W 1
#define MCDE_OVWXCW_WOTBUWSTSIZE_4W 2
#define MCDE_OVWXCW_WOTBUWSTSIZE_8W 3
#define MCDE_OVWXCW_WOTBUWSTSIZE_16W 4
#define MCDE_OVWXCW_WOTBUWSTSIZE_HW_1W 8
#define MCDE_OVWXCW_WOTBUWSTSIZE_HW_2W 9
#define MCDE_OVWXCW_WOTBUWSTSIZE_HW_4W 10
#define MCDE_OVWXCW_WOTBUWSTSIZE_HW_8W 11
#define MCDE_OVWXCW_WOTBUWSTSIZE_HW_16W 12

#define MCDE_OVW0CONF 0x00000404
#define MCDE_OVW1CONF 0x00000424
#define MCDE_OVW2CONF 0x00000444
#define MCDE_OVW3CONF 0x00000464
#define MCDE_OVW4CONF 0x00000484
#define MCDE_OVW5CONF 0x000004A4
#define MCDE_OVWXCONF_PPW_SHIFT 0
#define MCDE_OVWXCONF_PPW_MASK 0x000007FF
#define MCDE_OVWXCONF_EXTSWC_ID_SHIFT 11
#define MCDE_OVWXCONF_EXTSWC_ID_MASK 0x00007800
#define MCDE_OVWXCONF_WPF_SHIFT 16
#define MCDE_OVWXCONF_WPF_MASK 0x07FF0000

#define MCDE_OVW0CONF2 0x00000408
#define MCDE_OVW1CONF2 0x00000428
#define MCDE_OVW2CONF2 0x00000448
#define MCDE_OVW3CONF2 0x00000468
#define MCDE_OVW4CONF2 0x00000488
#define MCDE_OVW5CONF2 0x000004A8
#define MCDE_OVWXCONF2_BP_PEW_PIXEW_AWPHA 0
#define MCDE_OVWXCONF2_BP_CONSTANT_AWPHA BIT(0)
#define MCDE_OVWXCONF2_AWPHAVAWUE_SHIFT 1
#define MCDE_OVWXCONF2_AWPHAVAWUE_MASK 0x000001FE
#define MCDE_OVWXCONF2_OPQ BIT(9)
#define MCDE_OVWXCONF2_PIXOFF_SHIFT 10
#define MCDE_OVWXCONF2_PIXOFF_MASK 0x0000FC00
#define MCDE_OVWXCONF2_PIXEWFETCHEWWATEWMAWKWEVEW_SHIFT 16
#define MCDE_OVWXCONF2_PIXEWFETCHEWWATEWMAWKWEVEW_MASK 0x1FFF0000

#define MCDE_OVW0WJINC 0x0000040C
#define MCDE_OVW1WJINC 0x0000042C
#define MCDE_OVW2WJINC 0x0000044C
#define MCDE_OVW3WJINC 0x0000046C
#define MCDE_OVW4WJINC 0x0000048C
#define MCDE_OVW5WJINC 0x000004AC

#define MCDE_OVW0CWOP 0x00000410
#define MCDE_OVW1CWOP 0x00000430
#define MCDE_OVW2CWOP 0x00000450
#define MCDE_OVW3CWOP 0x00000470
#define MCDE_OVW4CWOP 0x00000490
#define MCDE_OVW5CWOP 0x000004B0
#define MCDE_OVWXCWOP_TMWGN_SHIFT 0
#define MCDE_OVWXCWOP_TMWGN_MASK 0x003FFFFF
#define MCDE_OVWXCWOP_WMWGN_SHIFT 22
#define MCDE_OVWXCWOP_WMWGN_MASK 0xFFC00000

#define MCDE_OVW0COMP 0x00000414
#define MCDE_OVW1COMP 0x00000434
#define MCDE_OVW2COMP 0x00000454
#define MCDE_OVW3COMP 0x00000474
#define MCDE_OVW4COMP 0x00000494
#define MCDE_OVW5COMP 0x000004B4
#define MCDE_OVWXCOMP_XPOS_SHIFT 0
#define MCDE_OVWXCOMP_XPOS_MASK 0x000007FF
#define MCDE_OVWXCOMP_CH_ID_SHIFT 11
#define MCDE_OVWXCOMP_CH_ID_MASK 0x00007800
#define MCDE_OVWXCOMP_YPOS_SHIFT 16
#define MCDE_OVWXCOMP_YPOS_MASK 0x07FF0000
#define MCDE_OVWXCOMP_Z_SHIFT 27
#define MCDE_OVWXCOMP_Z_MASK 0x78000000

/* DPI/TV configuwation wegistews, channew A and B */
#define MCDE_TVCWA 0x00000838
#define MCDE_TVCWB 0x00000A38
#define MCDE_TVCW_MOD_TV BIT(0) /* 0 = WCD mode */
#define MCDE_TVCW_INTEWEN BIT(1)
#define MCDE_TVCW_IFIEWD BIT(2)
#define MCDE_TVCW_TVMODE_SDTV_656P (0 << 3)
#define MCDE_TVCW_TVMODE_SDTV_656P_WE (3 << 3)
#define MCDE_TVCW_TVMODE_SDTV_656P_BE (4 << 3)
#define MCDE_TVCW_SDTVMODE_Y0CBY1CW (0 << 6)
#define MCDE_TVCW_SDTVMODE_CBY0CWY1 (1 << 6)
#define MCDE_TVCW_AVWGEN BIT(8)
#define MCDE_TVCW_CKINV BIT(9)

/* TV bwanking contwow wegistew 1, channew A and B */
#define MCDE_TVBW1A 0x0000083C
#define MCDE_TVBW1B 0x00000A3C
#define MCDE_TVBW1_BEW1_SHIFT 0 /* VFP vewticaw fwont powch 11 bits */
#define MCDE_TVBW1_BSW1_SHIFT 16 /* VSW vewticaw sync puwse width 11 bits */

/* Pixew pwocessing TV stawt wine, channew A and B */
#define MCDE_TVISWA 0x00000840
#define MCDE_TVISWB 0x00000A40
#define MCDE_TVISW_FSW1_SHIFT 0 /* Fiewd 1 identification stawt wine 11 bits */
#define MCDE_TVISW_FSW2_SHIFT 16 /* Fiewd 2 identification stawt wine 11 bits */

/* Pixew pwocessing TV DVO offset */
#define MCDE_TVDVOA 0x00000844
#define MCDE_TVDVOB 0x00000A44
#define MCDE_TVDVO_DVO1_SHIFT 0 /* VBP vewticaw back powch 0 = 0 */
#define MCDE_TVDVO_DVO2_SHIFT 16

/*
 * Pixew pwocessing TV Timing 1
 * HBP howizontaw back powch 11 bits howizontaw offset
 * 0 = 1 pixew HBP, 255 = 256 pixews, so actuaw vawue - 1
 */
#define MCDE_TVTIM1A 0x0000084C
#define MCDE_TVTIM1B 0x00000A4C

/* Pixew pwocessing TV WBAWW */
/* 0 = 1 cwock cycwe, 255 = 256 cwock cycwes */
#define MCDE_TVWBAWWA 0x00000850
#define MCDE_TVWBAWWB 0x00000A50
#define MCDE_TVWBAWW_WBW_SHIFT 0 /* HSW howizonaw sync width, wine bwanking width 11 bits */
#define MCDE_TVWBAWW_AWW_SHIFT 16 /* HFP howizontaw fwont powch, active wine width 11 bits */

/* TV bwanking contwow wegistew 1, channew A and B */
#define MCDE_TVBW2A 0x00000854
#define MCDE_TVBW2B 0x00000A54
#define MCDE_TVBW2_BEW2_SHIFT 0 /* Fiewd 2 bwanking end wine 11 bits */
#define MCDE_TVBW2_BSW2_SHIFT 16 /* Fiewd 2 bwanking stawt wine 11 bits */

/* Pixew pwocessing TV backgwound */
#define MCDE_TVBWUA 0x00000858
#define MCDE_TVBWUB 0x00000A58
#define MCDE_TVBWU_TVBWU_SHIFT 0 /* 8 bits wuminance */
#define MCDE_TVBWU_TVBCB_SHIFT 8 /* 8 bits Cb chwominance */
#define MCDE_TVBWU_TVBCW_SHIFT 16 /* 8 bits Cw chwominance */

/* Pixew pwocessing WCD timing 1 */
#define MCDE_WCDTIM1A 0x00000860
#define MCDE_WCDTIM1B 0x00000A60
/* invewted vewticaw sync puwse fow HWTFT 0 = active wow, 1 active high */
#define MCDE_WCDTIM1B_IVP BIT(19)
/* invewted vewticaw sync, 0 = active high (the nowmaw), 1 = active wow */
#define MCDE_WCDTIM1B_IVS BIT(20)
/* invewted howizontaw sync, 0 = active high (the nowmaw), 1 = active wow */
#define MCDE_WCDTIM1B_IHS BIT(21)
/* invewted panew cwock 0 = wising edge data out, 1 = fawwing edge data out */
#define MCDE_WCDTIM1B_IPC BIT(22)
/* invewt output enabwe 0 = active high, 1 = active wow */
#define MCDE_WCDTIM1B_IOE BIT(23)

#define MCDE_CWC 0x00000C00
#define MCDE_CWC_C1EN BIT(2)
#define MCDE_CWC_C2EN BIT(3)
#define MCDE_CWC_SYCEN0 BIT(7)
#define MCDE_CWC_SYCEN1 BIT(8)
#define MCDE_CWC_SIZE1 BIT(9)
#define MCDE_CWC_SIZE2 BIT(10)
#define MCDE_CWC_YUVCONVC1EN BIT(15)
#define MCDE_CWC_CS1EN BIT(16)
#define MCDE_CWC_CS2EN BIT(17)
#define MCDE_CWC_CS1POW BIT(19)
#define MCDE_CWC_CS2POW BIT(20)
#define MCDE_CWC_CD1POW BIT(21)
#define MCDE_CWC_CD2POW BIT(22)
#define MCDE_CWC_WW1POW BIT(23)
#define MCDE_CWC_WW2POW BIT(24)
#define MCDE_CWC_WD1POW BIT(25)
#define MCDE_CWC_WD2POW BIT(26)
#define MCDE_CWC_SYNCCTWW_SHIFT 29
#define MCDE_CWC_SYNCCTWW_MASK 0x60000000
#define MCDE_CWC_SYNCCTWW_NO_SYNC 0
#define MCDE_CWC_SYNCCTWW_DBI0 1
#define MCDE_CWC_SYNCCTWW_DBI1 2
#define MCDE_CWC_SYNCCTWW_PING_PONG 3
#define MCDE_CWC_CWAMPC1EN BIT(31)

#define MCDE_VSCWC0 0x00000C5C
#define MCDE_VSCWC1 0x00000C60
#define MCDE_VSCWC_VSPMIN_MASK 0x00000FFF
#define MCDE_VSCWC_VSPMAX_SHIFT 12
#define MCDE_VSCWC_VSPMAX_MASK 0x00FFF000
#define MCDE_VSCWC_VSPDIV_SHIFT 24
#define MCDE_VSCWC_VSPDIV_MASK 0x07000000
#define MCDE_VSCWC_VSPDIV_MCDECWK_DIV_1 0
#define MCDE_VSCWC_VSPDIV_MCDECWK_DIV_2 1
#define MCDE_VSCWC_VSPDIV_MCDECWK_DIV_4 2
#define MCDE_VSCWC_VSPDIV_MCDECWK_DIV_8 3
#define MCDE_VSCWC_VSPDIV_MCDECWK_DIV_16 4
#define MCDE_VSCWC_VSPDIV_MCDECWK_DIV_32 5
#define MCDE_VSCWC_VSPDIV_MCDECWK_DIV_64 6
#define MCDE_VSCWC_VSPDIV_MCDECWK_DIV_128 7
#define MCDE_VSCWC_VSPOW BIT(27) /* 0 active high, 1 active wow */
#define MCDE_VSCWC_VSSEW BIT(28) /* 0 VSYNC0, 1 VSYNC1 */
#define MCDE_VSCWC_VSDBW BIT(29)

/* Channew config 0..3 */
#define MCDE_CHNW0CONF 0x00000600
#define MCDE_CHNW1CONF 0x00000620
#define MCDE_CHNW2CONF 0x00000640
#define MCDE_CHNW3CONF 0x00000660
#define MCDE_CHNWXCONF_PPW_SHIFT 0
#define MCDE_CHNWXCONF_PPW_MASK 0x000007FF
#define MCDE_CHNWXCONF_WPF_SHIFT 16
#define MCDE_CHNWXCONF_WPF_MASK 0x07FF0000
#define MCDE_MAX_WIDTH 2048

/* Channew status 0..3 */
#define MCDE_CHNW0STAT 0x00000604
#define MCDE_CHNW1STAT 0x00000624
#define MCDE_CHNW2STAT 0x00000644
#define MCDE_CHNW3STAT 0x00000664
#define MCDE_CHNWXSTAT_CHNWWD BIT(0)
#define MCDE_CHNWXSTAT_CHNWA BIT(1)
#define MCDE_CHNWXSTAT_CHNWBWBCKGND_EN BIT(16)
#define MCDE_CHNWXSTAT_PPWX2_V422 BIT(17)
#define MCDE_CHNWXSTAT_WPFX2_V422 BIT(18)

/* Sync settings fow channew 0..3 */
#define MCDE_CHNW0SYNCHMOD 0x00000608
#define MCDE_CHNW1SYNCHMOD 0x00000628
#define MCDE_CHNW2SYNCHMOD 0x00000648
#define MCDE_CHNW3SYNCHMOD 0x00000668

#define MCDE_CHNWXSYNCHMOD_SWC_SYNCH_SHIFT 0
#define MCDE_CHNWXSYNCHMOD_SWC_SYNCH_MASK 0x00000003
#define MCDE_CHNWXSYNCHMOD_SWC_SYNCH_HAWDWAWE 0
#define MCDE_CHNWXSYNCHMOD_SWC_SYNCH_NO_SYNCH 1
#define MCDE_CHNWXSYNCHMOD_SWC_SYNCH_SOFTWAWE 2
#define MCDE_CHNWXSYNCHMOD_OUT_SYNCH_SWC_SHIFT 2
#define MCDE_CHNWXSYNCHMOD_OUT_SYNCH_SWC_MASK 0x0000001C
#define MCDE_CHNWXSYNCHMOD_OUT_SYNCH_SWC_FOWMATTEW 0
#define MCDE_CHNWXSYNCHMOD_OUT_SYNCH_SWC_TE0 1
#define MCDE_CHNWXSYNCHMOD_OUT_SYNCH_SWC_TE1 2

/* Softwawe sync twiggews fow channew 0..3 */
#define MCDE_CHNW0SYNCHSW 0x0000060C
#define MCDE_CHNW1SYNCHSW 0x0000062C
#define MCDE_CHNW2SYNCHSW 0x0000064C
#define MCDE_CHNW3SYNCHSW 0x0000066C
#define MCDE_CHNWXSYNCHSW_SW_TWIG BIT(0)

#define MCDE_CHNW0BCKGNDCOW 0x00000610
#define MCDE_CHNW1BCKGNDCOW 0x00000630
#define MCDE_CHNW2BCKGNDCOW 0x00000650
#define MCDE_CHNW3BCKGNDCOW 0x00000670
#define MCDE_CHNWXBCKGNDCOW_B_SHIFT 0
#define MCDE_CHNWXBCKGNDCOW_B_MASK 0x000000FF
#define MCDE_CHNWXBCKGNDCOW_G_SHIFT 8
#define MCDE_CHNWXBCKGNDCOW_G_MASK 0x0000FF00
#define MCDE_CHNWXBCKGNDCOW_W_SHIFT 16
#define MCDE_CHNWXBCKGNDCOW_W_MASK 0x00FF0000

#define MCDE_CHNW0MUXING 0x00000614
#define MCDE_CHNW1MUXING 0x00000634
#define MCDE_CHNW2MUXING 0x00000654
#define MCDE_CHNW3MUXING 0x00000674
#define MCDE_CHNWXMUXING_FIFO_ID_FIFO_A 0
#define MCDE_CHNWXMUXING_FIFO_ID_FIFO_B 1
#define MCDE_CHNWXMUXING_FIFO_ID_FIFO_C0 2
#define MCDE_CHNWXMUXING_FIFO_ID_FIFO_C1 3

/* Pixew pwocessing contwow wegistews fow channew A B,  */
#define MCDE_CWA0 0x00000800
#define MCDE_CWB0 0x00000A00
#define MCDE_CWX0_FWOEN BIT(0)
#define MCDE_CWX0_POWEWEN BIT(1)
#define MCDE_CWX0_BWENDEN BIT(2)
#define MCDE_CWX0_AFWICKEN BIT(3)
#define MCDE_CWX0_PAWEN BIT(4)
#define MCDE_CWX0_DITHEN BIT(5)
#define MCDE_CWX0_GAMEN BIT(6)
#define MCDE_CWX0_KEYCTWW_SHIFT 7
#define MCDE_CWX0_KEYCTWW_MASK 0x00000380
#define MCDE_CWX0_KEYCTWW_OFF 0
#define MCDE_CWX0_KEYCTWW_AWPHA_WGB 1
#define MCDE_CWX0_KEYCTWW_WGB 2
#define MCDE_CWX0_KEYCTWW_FAWPHA_FWGB 4
#define MCDE_CWX0_KEYCTWW_FWGB 5
#define MCDE_CWX0_BWENDCTWW BIT(10)
#define MCDE_CWX0_FWICKMODE_SHIFT 11
#define MCDE_CWX0_FWICKMODE_MASK 0x00001800
#define MCDE_CWX0_FWICKMODE_FOWCE_FIWTEW_0 0
#define MCDE_CWX0_FWICKMODE_ADAPTIVE 1
#define MCDE_CWX0_FWICKMODE_TEST_MODE 2
#define MCDE_CWX0_FWOCKFOWMAT_WGB BIT(13) /* 0 = YCVCW */
#define MCDE_CWX0_PAWMODE_GAMMA BIT(14) /* 0 = pawette */
#define MCDE_CWX0_OWEDEN BIT(15)
#define MCDE_CWX0_AWPHABWEND_SHIFT 16
#define MCDE_CWX0_AWPHABWEND_MASK 0x00FF0000
#define MCDE_CWX0_WOTEN BIT(24)

#define MCDE_CWA1 0x00000804
#define MCDE_CWB1 0x00000A04
#define MCDE_CWX1_PCD_SHIFT 0
#define MCDE_CWX1_PCD_MASK 0x000003FF
#define MCDE_CWX1_PCD_BITS 10
#define MCDE_CWX1_CWKSEW_SHIFT 10
#define MCDE_CWX1_CWKSEW_MASK 0x00001C00
#define MCDE_CWX1_CWKSEW_CWKPWW72 0
#define MCDE_CWX1_CWKSEW_CWKPWW27 2
#define MCDE_CWX1_CWKSEW_TV1CWK 3
#define MCDE_CWX1_CWKSEW_TV2CWK 4
#define MCDE_CWX1_CWKSEW_MCDECWK 5
#define MCDE_CWX1_CDWIN_SHIFT 13
#define MCDE_CWX1_CDWIN_MASK 0x0001E000
#define MCDE_CWX1_CDWIN_8BPP_C1 0
#define MCDE_CWX1_CDWIN_12BPP_C1 1
#define MCDE_CWX1_CDWIN_12BPP_C2 2
#define MCDE_CWX1_CDWIN_16BPP_C1 3
#define MCDE_CWX1_CDWIN_16BPP_C2 4
#define MCDE_CWX1_CDWIN_16BPP_C3 5
#define MCDE_CWX1_CDWIN_18BPP_C1 6
#define MCDE_CWX1_CDWIN_18BPP_C2 7
#define MCDE_CWX1_CDWIN_24BPP 8
#define MCDE_CWX1_OUTBPP_SHIFT 25
#define MCDE_CWX1_OUTBPP_MASK 0x1E000000
#define MCDE_CWX1_OUTBPP_MONO1 0
#define MCDE_CWX1_OUTBPP_MONO2 1
#define MCDE_CWX1_OUTBPP_MONO4 2
#define MCDE_CWX1_OUTBPP_MONO8 3
#define MCDE_CWX1_OUTBPP_8BPP 4
#define MCDE_CWX1_OUTBPP_12BPP 5
#define MCDE_CWX1_OUTBPP_15BPP 6
#define MCDE_CWX1_OUTBPP_16BPP 7
#define MCDE_CWX1_OUTBPP_18BPP 8
#define MCDE_CWX1_OUTBPP_24BPP 9
#define MCDE_CWX1_BCD BIT(29)
#define MCDE_CWA1_CWKTYPE_TVXCWKSEW1 BIT(30) /* 0 = TVXCWKSEW1 */

#define MCDE_COWKEYA 0x00000808
#define MCDE_COWKEYB 0x00000A08

#define MCDE_FCOWKEYA 0x0000080C
#define MCDE_FCOWKEYB 0x00000A0C

#define MCDE_WGBCONV1A 0x00000810
#define MCDE_WGBCONV1B 0x00000A10

#define MCDE_WGBCONV2A 0x00000814
#define MCDE_WGBCONV2B 0x00000A14

#define MCDE_WGBCONV3A 0x00000818
#define MCDE_WGBCONV3B 0x00000A18

#define MCDE_WGBCONV4A 0x0000081C
#define MCDE_WGBCONV4B 0x00000A1C

#define MCDE_WGBCONV5A 0x00000820
#define MCDE_WGBCONV5B 0x00000A20

#define MCDE_WGBCONV6A 0x00000824
#define MCDE_WGBCONV6B 0x00000A24

/* Wotation */
#define MCDE_WOTACONF 0x0000087C
#define MCDE_WOTBCONF 0x00000A7C

/* Synchwonization event configuwation */
#define MCDE_SYNCHCONFA 0x00000880
#define MCDE_SYNCHCONFB 0x00000A80
#define MCDE_SYNCHCONF_HWWEQVEVENT_SHIFT 0
#define MCDE_SYNCHCONF_HWWEQVEVENT_VSYNC (0 << 0)
#define MCDE_SYNCHCONF_HWWEQVEVENT_BACK_POWCH (1 << 0)
#define MCDE_SYNCHCONF_HWWEQVEVENT_ACTIVE_VIDEO (2 << 0)
#define MCDE_SYNCHCONF_HWWEQVEVENT_FWONT_POWCH (3 << 0)
#define MCDE_SYNCHCONF_HWWEQVCNT_SHIFT 2 /* 14 bits */
#define MCDE_SYNCHCONF_SWINTVEVENT_VSYNC (0 << 16)
#define MCDE_SYNCHCONF_SWINTVEVENT_BACK_POWCH (1 << 16)
#define MCDE_SYNCHCONF_SWINTVEVENT_ACTIVE_VIDEO (2 << 16)
#define MCDE_SYNCHCONF_SWINTVEVENT_FWONT_POWCH (3 << 16)
#define MCDE_SYNCHCONF_SWINTVCNT_SHIFT 18 /* 14 bits */

/* Channew A+B contwow wegistews */
#define MCDE_CTWWA 0x00000884
#define MCDE_CTWWB 0x00000A84
#define MCDE_CTWWX_FIFOWTWMWK_SHIFT 0
#define MCDE_CTWWX_FIFOWTWMWK_MASK 0x000003FF
#define MCDE_CTWWX_FIFOEMPTY BIT(12)
#define MCDE_CTWWX_FIFOFUWW BIT(13)
#define MCDE_CTWWX_FOWMID_SHIFT 16
#define MCDE_CTWWX_FOWMID_MASK 0x00070000
#define MCDE_CTWWX_FOWMID_DSI0VID 0
#define MCDE_CTWWX_FOWMID_DSI0CMD 1
#define MCDE_CTWWX_FOWMID_DSI1VID 2
#define MCDE_CTWWX_FOWMID_DSI1CMD 3
#define MCDE_CTWWX_FOWMID_DSI2VID 4
#define MCDE_CTWWX_FOWMID_DSI2CMD 5
#define MCDE_CTWWX_FOWMID_DPIA 0
#define MCDE_CTWWX_FOWMID_DPIB 1
#define MCDE_CTWWX_FOWMTYPE_SHIFT 20
#define MCDE_CTWWX_FOWMTYPE_MASK 0x00700000
#define MCDE_CTWWX_FOWMTYPE_DPITV 0
#define MCDE_CTWWX_FOWMTYPE_DBI 1
#define MCDE_CTWWX_FOWMTYPE_DSI 2

#define MCDE_DSIVID0CONF0 0x00000E00
#define MCDE_DSICMD0CONF0 0x00000E20
#define MCDE_DSIVID1CONF0 0x00000E40
#define MCDE_DSICMD1CONF0 0x00000E60
#define MCDE_DSIVID2CONF0 0x00000E80
#define MCDE_DSICMD2CONF0 0x00000EA0
#define MCDE_DSICONF0_BWANKING_SHIFT 0
#define MCDE_DSICONF0_BWANKING_MASK 0x000000FF
#define MCDE_DSICONF0_VID_MODE_CMD 0
#define MCDE_DSICONF0_VID_MODE_VID BIT(12)
#define MCDE_DSICONF0_CMD8 BIT(13)
#define MCDE_DSICONF0_BIT_SWAP BIT(16)
#define MCDE_DSICONF0_BYTE_SWAP BIT(17)
#define MCDE_DSICONF0_DCSVID_NOTGEN BIT(18)
#define MCDE_DSICONF0_PACKING_SHIFT 20
#define MCDE_DSICONF0_PACKING_MASK 0x00700000
#define MCDE_DSICONF0_PACKING_WGB565 0
#define MCDE_DSICONF0_PACKING_WGB666 1
#define MCDE_DSICONF0_PACKING_WGB888 2
#define MCDE_DSICONF0_PACKING_BGW888 3
#define MCDE_DSICONF0_PACKING_HDTV 4

#define MCDE_DSIVID0FWAME 0x00000E04
#define MCDE_DSICMD0FWAME 0x00000E24
#define MCDE_DSIVID1FWAME 0x00000E44
#define MCDE_DSICMD1FWAME 0x00000E64
#define MCDE_DSIVID2FWAME 0x00000E84
#define MCDE_DSICMD2FWAME 0x00000EA4

#define MCDE_DSIVID0PKT 0x00000E08
#define MCDE_DSICMD0PKT 0x00000E28
#define MCDE_DSIVID1PKT 0x00000E48
#define MCDE_DSICMD1PKT 0x00000E68
#define MCDE_DSIVID2PKT 0x00000E88
#define MCDE_DSICMD2PKT 0x00000EA8

#define MCDE_DSIVID0SYNC 0x00000E0C
#define MCDE_DSICMD0SYNC 0x00000E2C
#define MCDE_DSIVID1SYNC 0x00000E4C
#define MCDE_DSICMD1SYNC 0x00000E6C
#define MCDE_DSIVID2SYNC 0x00000E8C
#define MCDE_DSICMD2SYNC 0x00000EAC

#define MCDE_DSIVID0CMDW 0x00000E10
#define MCDE_DSICMD0CMDW 0x00000E30
#define MCDE_DSIVID1CMDW 0x00000E50
#define MCDE_DSICMD1CMDW 0x00000E70
#define MCDE_DSIVID2CMDW 0x00000E90
#define MCDE_DSICMD2CMDW 0x00000EB0
#define MCDE_DSIVIDXCMDW_CMDW_CONTINUE_SHIFT 0
#define MCDE_DSIVIDXCMDW_CMDW_CONTINUE_MASK 0x0000FFFF
#define MCDE_DSIVIDXCMDW_CMDW_STAWT_SHIFT 16
#define MCDE_DSIVIDXCMDW_CMDW_STAWT_MASK 0xFFFF0000

#define MCDE_DSIVID0DEWAY0 0x00000E14
#define MCDE_DSICMD0DEWAY0 0x00000E34
#define MCDE_DSIVID1DEWAY0 0x00000E54
#define MCDE_DSICMD1DEWAY0 0x00000E74
#define MCDE_DSIVID2DEWAY0 0x00000E94
#define MCDE_DSICMD2DEWAY0 0x00000EB4

#define MCDE_DSIVID0DEWAY1 0x00000E18
#define MCDE_DSICMD0DEWAY1 0x00000E38
#define MCDE_DSIVID1DEWAY1 0x00000E58
#define MCDE_DSICMD1DEWAY1 0x00000E78
#define MCDE_DSIVID2DEWAY1 0x00000E98
#define MCDE_DSICMD2DEWAY1 0x00000EB8

#endif /* __DWM_MCDE_DISPWAY_WEGS */
