\doxysection{ADC Private Macros}
\label{group___a_d_c___private___macros}\index{ADC Private Macros@{ADC Private Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ ADC\+\_\+\+GET\+\_\+\+RESOLUTION}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (LL\+\_\+\+ADC\+\_\+\+Get\+Resolution((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))
\begin{DoxyCompactList}\small\item\em Return resolution bits in CFGR register RES[1\+:0] field. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \textbf{ HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE})
\begin{DoxyCompactList}\small\item\em Clear ADC error code (set it to no error code \char`\"{}\+HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE\char`\"{}). \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET}~MODIFY\+\_\+\+REG
\begin{DoxyCompactList}\small\item\em Simultaneously clear and set specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+RANGE}(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+,  \+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+) $<$= \+\_\+\+\_\+\+LL\+\_\+\+ADC\+\_\+\+DIGITAL\+\_\+\+SCALE(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Verify that a given value is aligned with the ADC resolution range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+NB\+\_\+\+CONV}(\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $>$= (1UL)) \&\& ((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $<$= (16UL)))
\begin{DoxyCompactList}\small\item\em Verify the length of the scheduled regular conversions group. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISCONT\+\_\+\+NUMBER}(NUMBER)~(((NUMBER) $>$= (1UL)) \&\& ((NUMBER) $<$= (8UL)))
\begin{DoxyCompactList}\small\item\em Verify the number of scheduled regular conversions in discontinuous mode. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER}(\+\_\+\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC clock setting. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+RESOLUTION}(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC resolution setting. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+RESOLUTION\+\_\+8\+\_\+6\+\_\+\+BITS}(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC resolution setting when limited to 6 or 8 bits. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}(\+\_\+\+\_\+\+ALIGN\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC converted data alignment. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+GAIN\+\_\+\+COMPENSATION}(\+\_\+\+\_\+\+GAIN\+\_\+\+COMPENSATION\+\_\+\+\_\+)~((\+\_\+\+\_\+\+GAIN\+\_\+\+COMPENSATION\+\_\+\+\_\+) $<$= 16393UL)
\begin{DoxyCompactList}\small\item\em Verify the ADC gain compensation. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+SCAN\+\_\+\+MODE}(\+\_\+\+\_\+\+SCAN\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC scan mode. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EXTTRIG\+\_\+\+EDGE}(\+\_\+\+\_\+\+EDGE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC edge trigger setting for regular group. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+SAMPLINGMODE}(\+\_\+\+\_\+\+SAMPLINGMODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC regular conversions external trigger. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EOC\+\_\+\+SELECTION}(\+\_\+\+\_\+\+EOC\+\_\+\+SELECTION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC regular conversions check for converted data availability. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+OVERRUN}(\+\_\+\+\_\+\+OVR\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC regular conversions overrun handling. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}(\+\_\+\+\_\+\+TIME\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC conversions sampling time. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC regular channel setting. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CLEAR\_ERRORCODE@{ADC\_CLEAR\_ERRORCODE}}
\index{ADC\_CLEAR\_ERRORCODE@{ADC\_CLEAR\_ERRORCODE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_CLEAR\_ERRORCODE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \textbf{ HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE})}



Clear ADC error code (set it to no error code \char`\"{}\+HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE\char`\"{}). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 850} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_GET\_RESOLUTION@{ADC\_GET\_RESOLUTION}}
\index{ADC\_GET\_RESOLUTION@{ADC\_GET\_RESOLUTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_GET\_RESOLUTION}
{\footnotesize\ttfamily \#define ADC\+\_\+\+GET\+\_\+\+RESOLUTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  (LL\+\_\+\+ADC\+\_\+\+Get\+Resolution((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))}



Return resolution bits in CFGR register RES[1\+:0] field. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Value} & of bitfield RES in CFGR register. \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 842} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_STATE\_CLR\_SET@{ADC\_STATE\_CLR\_SET}}
\index{ADC\_STATE\_CLR\_SET@{ADC\_STATE\_CLR\_SET}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_STATE\_CLR\_SET}
{\footnotesize\ttfamily \#define ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET~MODIFY\+\_\+\+REG}



Simultaneously clear and set specific bits of the handle State. 

\begin{DoxyNote}{Note}
\doxyref{ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET()}{p.}{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f} macro is merely aliased to generic macro MODIFY\+\_\+\+REG(), the first parameter is the ADC handle State, the second parameter is the bit field to clear, the third and last parameter is the bit field to set. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 859} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga7118e43c49043f69e1f5a9c0cb9838ba}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}}
\index{IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_CLOCKPRESCALER}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                              (((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_SYNC\_PCLK\_DIV1) || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_SYNC\_PCLK\_DIV2) || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_SYNC\_PCLK\_DIV4) || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV1)     || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV2)     || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV4)     || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV6)     || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV8)     || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV10)    || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV12)    || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV16)    || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV32)    || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV64)    || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV128)   || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_ADC\_CLOCK\_\_) == ADC\_CLOCK\_ASYNC\_DIV256) )}

\end{DoxyCode}


Verify the ADC clock setting. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+\_\+} & programmed ADC clock. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{ADC\+\_\+\+CLOCK}} is a valid value) or RESET ({\bfseries{ADC\+\_\+\+CLOCK}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 891} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga54970a6455876984379854bf0cab8ddf}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_DATA\_ALIGN@{IS\_ADC\_DATA\_ALIGN}}
\index{IS\_ADC\_DATA\_ALIGN@{IS\_ADC\_DATA\_ALIGN}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_DATA\_ALIGN}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ALIGN\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((\_\_ALIGN\_\_) == ADC\_DATAALIGN\_RIGHT) || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_ALIGN\_\_) == ADC\_DATAALIGN\_LEFT)    )}

\end{DoxyCode}


Verify the ADC converted data alignment. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+ALIGN\+\_\+\+\_\+} & programmed ADC converted data alignment. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{ALIGN}} is a valid value) or RESET ({\bfseries{ALIGN}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 930} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_gad338383404104dbaaeb11dd35c307c50}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EOC\_SELECTION@{IS\_ADC\_EOC\_SELECTION}}
\index{IS\_ADC\_EOC\_SELECTION@{IS\_ADC\_EOC\_SELECTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_EOC\_SELECTION}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EOC\+\_\+\+SELECTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EOC\+\_\+\+SELECTION\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 (((\_\_EOC\_SELECTION\_\_) == ADC\_EOC\_SINGLE\_CONV)    || \(\backslash\)}
\DoxyCodeLine{                                                 ((\_\_EOC\_SELECTION\_\_) == ADC\_EOC\_SEQ\_CONV)  )}

\end{DoxyCode}


Verify the ADC regular conversions check for converted data availability. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+EOC\+\_\+\+SELECTION\+\_\+\+\_\+} & converted data availability check. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{EOC\+\_\+\+SELECTION}} is a valid value) or RESET ({\bfseries{EOC\+\_\+\+SELECTION}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1137} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga7d7bb6f7b1c445c392d64e54b75741b7}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EXTTRIG\_EDGE@{IS\_ADC\_EXTTRIG\_EDGE}}
\index{IS\_ADC\_EXTTRIG\_EDGE@{IS\_ADC\_EXTTRIG\_EDGE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_EXTTRIG\_EDGE}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXTTRIG\+\_\+\+EDGE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EDGE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                       (((\_\_EDGE\_\_) == ADC\_EXTERNALTRIGCONVEDGE\_NONE)         || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_EDGE\_\_) == ADC\_EXTERNALTRIGCONVEDGE\_RISING)       || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_EDGE\_\_) == ADC\_EXTERNALTRIGCONVEDGE\_FALLING)      || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_EDGE\_\_) == ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING)  )}

\end{DoxyCode}


Verify the ADC edge trigger setting for regular group. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+EDGE\+\_\+\+\_\+} & programmed ADC edge trigger setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{EDGE}} is a valid value) or RESET ({\bfseries{EDGE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 953} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga0f5381c701fcc7d89aa32f185970d0d4}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_GAIN\_COMPENSATION@{IS\_ADC\_GAIN\_COMPENSATION}}
\index{IS\_ADC\_GAIN\_COMPENSATION@{IS\_ADC\_GAIN\_COMPENSATION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_GAIN\_COMPENSATION}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+GAIN\+\_\+\+COMPENSATION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+GAIN\+\_\+\+COMPENSATION\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+GAIN\+\_\+\+COMPENSATION\+\_\+\+\_\+) $<$= 16393UL)}



Verify the ADC gain compensation. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+GAIN\+\_\+\+COMPENSATION\+\_\+\+\_\+} & programmed ADC gain compensation coefficient. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{GAIN\+\_\+\+COMPENSATION}} is a valid value) or RESET ({\bfseries{GAIN\+\_\+\+COMPENSATION}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 938} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga98356ff17378f4a8f7136d931bda3337}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_OVERRUN@{IS\_ADC\_OVERRUN}}
\index{IS\_ADC\_OVERRUN@{IS\_ADC\_OVERRUN}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_OVERRUN}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+OVERRUN(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+OVR\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                 (((\_\_OVR\_\_) == ADC\_OVR\_DATA\_PRESERVED)  || \(\backslash\)}
\DoxyCodeLine{                                 ((\_\_OVR\_\_) == ADC\_OVR\_DATA\_OVERWRITTEN)  )}

\end{DoxyCode}


Verify the ADC regular conversions overrun handling. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+OVR\+\_\+\+\_\+} & ADC regular conversions overrun handling. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{OVR}} is a valid value) or RESET ({\bfseries{OVR}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1145} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga485c12f57d082232da8e219ae6b4f44b}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RANGE@{IS\_ADC\_RANGE}}
\index{IS\_ADC\_RANGE@{IS\_ADC\_RANGE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_RANGE}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RANGE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  ((\+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+) $<$= \+\_\+\+\_\+\+LL\+\_\+\+ADC\+\_\+\+DIGITAL\+\_\+\+SCALE(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+))}



Verify that a given value is aligned with the ADC resolution range. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+} & ADC resolution (12, 10, 8 or 6 bits). \\
\hline
{\em \+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+} & value checked against the resolution. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{ADC\+\_\+\+VALUE}} in line with {\bfseries{RESOLUTION}}) or RESET ({\bfseries{ADC\+\_\+\+VALUE}} not in line with {\bfseries{RESOLUTION}}) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 867} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga5883ebe5aa1b4424a532439dbb2e9428}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_DISCONT\_NUMBER@{IS\_ADC\_REGULAR\_DISCONT\_NUMBER}}
\index{IS\_ADC\_REGULAR\_DISCONT\_NUMBER@{IS\_ADC\_REGULAR\_DISCONT\_NUMBER}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_REGULAR\_DISCONT\_NUMBER}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISCONT\+\_\+\+NUMBER(\begin{DoxyParamCaption}\item[{}]{NUMBER }\end{DoxyParamCaption})~(((NUMBER) $>$= (1UL)) \&\& ((NUMBER) $<$= (8UL)))}



Verify the number of scheduled regular conversions in discontinuous mode. 


\begin{DoxyParams}{Parameters}
{\em NUMBER} & number of scheduled regular conversions in discontinuous mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (NUMBER is within the maximum number of regular conversions in discontinuous mode) or RESET (NUMBER is null or too large) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 883} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga4d294f9233f769141602ad28f5934695}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_NB\_CONV@{IS\_ADC\_REGULAR\_NB\_CONV}}
\index{IS\_ADC\_REGULAR\_NB\_CONV@{IS\_ADC\_REGULAR\_NB\_CONV}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_REGULAR\_NB\_CONV}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+NB\+\_\+\+CONV(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $>$= (1UL)) \&\& ((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $<$= (16UL)))}



Verify the length of the scheduled regular conversions group. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+} & number of programmed conversions. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{LENGTH}} is within the maximum number of possible programmable regular conversions) or RESET ({\bfseries{LENGTH}} is null or too large) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 875} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga3867aaca9226684d9ba1693dd9131e2a}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_RANK@{IS\_ADC\_REGULAR\_RANK}}
\index{IS\_ADC\_REGULAR\_RANK@{IS\_ADC\_REGULAR\_RANK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_REGULAR\_RANK}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                          (((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_1 ) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_2 ) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_3 ) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_4 ) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_5 ) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_6 ) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_7 ) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_8 ) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_9 ) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_10) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_11) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_12) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_13) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_14) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_15) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_CHANNEL\_\_) == ADC\_REGULAR\_RANK\_16)   )}

\end{DoxyCode}


Verify the ADC regular channel setting. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+} & programmed ADC regular channel. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{CHANNEL}} is valid) or RESET ({\bfseries{CHANNEL}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1168} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_gaf59f31238af51285241d76a0ff60b61e}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RESOLUTION@{IS\_ADC\_RESOLUTION}}
\index{IS\_ADC\_RESOLUTION@{IS\_ADC\_RESOLUTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_RESOLUTION}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RESOLUTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                           (((\_\_RESOLUTION\_\_) == ADC\_RESOLUTION\_12B) || \(\backslash\)}
\DoxyCodeLine{                                           ((\_\_RESOLUTION\_\_) == ADC\_RESOLUTION\_10B) || \(\backslash\)}
\DoxyCodeLine{                                           ((\_\_RESOLUTION\_\_) == ADC\_RESOLUTION\_8B)  || \(\backslash\)}
\DoxyCodeLine{                                           ((\_\_RESOLUTION\_\_) == ADC\_RESOLUTION\_6B)    )}

\end{DoxyCode}


Verify the ADC resolution setting. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+} & programmed ADC resolution. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{RESOLUTION}} is a valid value) or RESET ({\bfseries{RESOLUTION}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 912} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_gaade9a451653fbda3a2d75da91f8821f4}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RESOLUTION\_8\_6\_BITS@{IS\_ADC\_RESOLUTION\_8\_6\_BITS}}
\index{IS\_ADC\_RESOLUTION\_8\_6\_BITS@{IS\_ADC\_RESOLUTION\_8\_6\_BITS}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_RESOLUTION\_8\_6\_BITS}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RESOLUTION\+\_\+8\+\_\+6\+\_\+\+BITS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                    (((\_\_RESOLUTION\_\_) == ADC\_RESOLUTION\_8B) || \(\backslash\)}
\DoxyCodeLine{                                                    ((\_\_RESOLUTION\_\_) == ADC\_RESOLUTION\_6B)   )}

\end{DoxyCode}


Verify the ADC resolution setting when limited to 6 or 8 bits. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+} & programmed ADC resolution when limited to 6 or 8 bits. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{RESOLUTION}} is a valid value) or RESET ({\bfseries{RESOLUTION}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 922} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_gac8f170c8a85df2517d8441f4d41c0341}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SAMPLE\_TIME@{IS\_ADC\_SAMPLE\_TIME}}
\index{IS\_ADC\_SAMPLE\_TIME@{IS\_ADC\_SAMPLE\_TIME}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_SAMPLE\_TIME}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+TIME\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((\_\_TIME\_\_) == ADC\_SAMPLETIME\_2CYCLES\_5)   || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == ADC\_SAMPLETIME\_3CYCLES\_5)   || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == ADC\_SAMPLETIME\_6CYCLES\_5)   || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == ADC\_SAMPLETIME\_12CYCLES\_5)  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == ADC\_SAMPLETIME\_24CYCLES\_5)  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == ADC\_SAMPLETIME\_47CYCLES\_5)  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == ADC\_SAMPLETIME\_92CYCLES\_5)  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == ADC\_SAMPLETIME\_247CYCLES\_5) || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == ADC\_SAMPLETIME\_640CYCLES\_5)   )}

\end{DoxyCode}


Verify the ADC conversions sampling time. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+TIME\+\_\+\+\_\+} & ADC conversions sampling time. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{TIME}} is a valid value) or RESET ({\bfseries{TIME}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1153} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_ga7e91b32f8994afc20b3eae011ce8c436}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SAMPLINGMODE@{IS\_ADC\_SAMPLINGMODE}}
\index{IS\_ADC\_SAMPLINGMODE@{IS\_ADC\_SAMPLINGMODE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_SAMPLINGMODE}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SAMPLINGMODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SAMPLINGMODE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                               (((\_\_SAMPLINGMODE\_\_) == ADC\_SAMPLING\_MODE\_NORMAL)          || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_SAMPLINGMODE\_\_) == ADC\_SAMPLING\_MODE\_BULB)            || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_SAMPLINGMODE\_\_) == ADC\_SAMPLING\_MODE\_TRIGGER\_CONTROLED)  )}

\end{DoxyCode}


Verify the ADC regular conversions external trigger. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
{\em \+\_\+\+\_\+\+REGTRIG\+\_\+\+\_\+} & programmed ADC regular conversions external trigger. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{REGTRIG}} is a valid value) or RESET ({\bfseries{REGTRIG}} is invalid)\\
\hline
\end{DoxyRetVals}
Verify the ADC regular conversions external trigger. 
\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SAMPLINGMODE\+\_\+\+\_\+} & programmed ADC regular conversions external trigger. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{SAMPLINGMODE}} is a valid value) or RESET ({\bfseries{SAMPLINGMODE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1128} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{group___a_d_c___private___macros_gab91c46d2f017e319598f47c1f0cf52aa}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SCAN\_MODE@{IS\_ADC\_SCAN\_MODE}}
\index{IS\_ADC\_SCAN\_MODE@{IS\_ADC\_SCAN\_MODE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_SCAN\_MODE}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SCAN\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SCAN\+\_\+\+MODE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                         (((\_\_SCAN\_MODE\_\_) == ADC\_SCAN\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                         ((\_\_SCAN\_MODE\_\_) == ADC\_SCAN\_ENABLE)    )}

\end{DoxyCode}


Verify the ADC scan mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SCAN\+\_\+\+MODE\+\_\+\+\_\+} & programmed ADC scan mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{SCAN\+\_\+\+MODE}} is valid) or RESET ({\bfseries{SCAN\+\_\+\+MODE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 945} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

