INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
