

================================================================
== Synthesis Summary Report of 'alv_MIMD'
================================================================
+ General Information: 
    * Date:           Tue May 14 23:14:51 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+--------+-----------+------------+-----+
    |               Modules               | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |        |           |            |     |
    |               & Loops               | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |     LUT    | URAM|
    +-------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+--------+-----------+------------+-----+
    |+ alv_MIMD                           |     -|  0.00|        -|        -|         -|        -|     -|        no|  24 (8%)|  3 (1%)|  8766 (8%)|  7491 (14%)|    -|
    | + lod_exe_wb*                       |     -|  0.00|        -|        -|         -|        -|     -|  dataflow|   8 (2%)|  3 (1%)|  4830 (4%)|   3799 (7%)|    -|
    |  + load_op                          |     -|  0.00|       61|  610.000|         -|       61|     -|        no|        -|       -|  124 (~0%)|   179 (~0%)|    -|
    |   o l_operation                     |     -|  7.30|       59|  590.000|        11|        1|    50|       yes|        -|       -|          -|           -|    -|
    |  + load_data_a                      |     -|  0.00|       61|  610.000|         -|       61|     -|        no|        -|       -|  123 (~0%)|   170 (~0%)|    -|
    |   o l_data_a                        |     -|  7.30|       59|  590.000|        11|        1|    50|       yes|        -|       -|          -|           -|    -|
    |  + load_data_b                      |     -|  0.00|       61|  610.000|         -|       61|     -|        no|        -|       -|  123 (~0%)|   170 (~0%)|    -|
    |   o l_data_b                        |     -|  7.30|       59|  590.000|        11|        1|    50|       yes|        -|       -|          -|           -|    -|
    |  + execute                          |     -|  0.39|        -|        -|         -|        -|     -|        no|        -|  3 (1%)|  3461 (3%)|   2555 (4%)|    -|
    |   o exe                             |     -|  7.30|        -|        -|        39|        1|     -|       yes|        -|       -|          -|           -|    -|
    |  + entry_proc                       |     -|  3.67|        0|    0.000|         -|        0|     -|        no|        -|       -|    3 (~0%)|    29 (~0%)|    -|
    |  + write_back                       |     -|  0.00|        -|        -|         -|        -|     -|        no|        -|       -|  277 (~0%)|   300 (~0%)|    -|
    |   + write_back_Pipeline_write_back  |     -|  0.00|        -|        -|         -|        -|     -|        no|        -|       -|  208 (~0%)|   224 (~0%)|    -|
    |    o write_back                     |     -|  7.30|        -|        -|         8|        1|     -|       yes|        -|       -|          -|           -|    -|
    +-------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | a_1      | 0x10   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | a_2      | 0x14   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | b_1      | 0x1c   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | b_2      | 0x20   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | c_1      | 0x28   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | c_2      | 0x2c   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | op_1     | 0x34   | 32    | W      | Data signal of op                |                                                                      |
| s_axi_control | op_2     | 0x38   | 32    | W      | Data signal of op                |                                                                      |
| s_axi_control | selec    | 0x40   | 32    | W      | Data signal of selec             |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | pointer  |
| b        | in        | pointer  |
| c        | out       | pointer  |
| op       | in        | pointer  |
| selec    | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| a        | m_axi_gmem0   | interface |          |                                 |
| a        | s_axi_control | register  | offset   | name=a_1 offset=0x10 range=32   |
| a        | s_axi_control | register  | offset   | name=a_2 offset=0x14 range=32   |
| b        | m_axi_gmem1   | interface |          |                                 |
| b        | s_axi_control | register  | offset   | name=b_1 offset=0x1c range=32   |
| b        | s_axi_control | register  | offset   | name=b_2 offset=0x20 range=32   |
| c        | m_axi_gmem2   | interface |          |                                 |
| c        | s_axi_control | register  | offset   | name=c_1 offset=0x28 range=32   |
| c        | s_axi_control | register  | offset   | name=c_2 offset=0x2c range=32   |
| op       | m_axi_gmem3   | interface |          |                                 |
| op       | s_axi_control | register  | offset   | name=op_1 offset=0x34 range=32  |
| op       | s_axi_control | register  | offset   | name=op_2 offset=0x38 range=32  |
| selec    | s_axi_control | register  |          | name=selec offset=0x40 range=32 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+----------+--------------------+-----------+--------------+------------+-------------------------------------------------+
| HW Interface | Variable | Access Location    | Direction | Burst Status | Resolution | Problem                                         |
+--------------+----------+--------------------+-----------+--------------+------------+-------------------------------------------------+
| m_axi_gmem0  | a        | HLS/core.cpp:65:15 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem1  | b        | HLS/core.cpp:65:15 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | c        | HLS/core.cpp:155:7 | write     | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem3  | op       | HLS/core.cpp:65:15 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
+--------------+----------+--------------------+-----------+--------------+------------+-------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+-------------+-----+--------+---------+
| + alv_MIMD                          | 3   |        |             |     |        |         |
|  + lod_exe_wb                       | 3   |        |             |     |        |         |
|   + load_op                         | 0   |        |             |     |        |         |
|     add_ln61_fu_105_p2              |     |        | add_ln61    | add | fabric | 0       |
|     add_ln65_fu_123_p2              |     |        | add_ln65    | add | fabric | 0       |
|   + load_data_a                     | 0   |        |             |     |        |         |
|     add_ln35_fu_105_p2              |     |        | add_ln35    | add | fabric | 0       |
|     add_ln39_fu_123_p2              |     |        | add_ln39    | add | fabric | 0       |
|   + load_data_b                     | 0   |        |             |     |        |         |
|     add_ln47_fu_105_p2              |     |        | add_ln47    | add | fabric | 0       |
|     add_ln51_fu_123_p2              |     |        | add_ln51    | add | fabric | 0       |
|   + execute                         | 3   |        |             |     |        |         |
|     mul_32s_32s_32_2_1_U12          | 3   |        | mul_ln133   | mul | auto   | 1       |
|     sub_ln129_fu_104_p2             |     |        | sub_ln129   | sub | fabric | 0       |
|     add_ln125_fu_110_p2             |     |        | add_ln125   | add | fabric | 0       |
|     sub_ln120_fu_124_p2             |     |        | sub_ln120   | sub | fabric | 0       |
|     sub_ln120_1_fu_193_p2           |     |        | sub_ln120_1 | sub | fabric | 0       |
|     sub_ln115_fu_158_p2             |     |        | sub_ln115   | sub | fabric | 0       |
|     sub_ln115_1_fu_212_p2           |     |        | sub_ln115_1 | sub | fabric | 0       |
|     add_ln100_fu_242_p2             |     |        | add_ln100   | add | fabric | 0       |
|     add_ln95_fu_249_p2              |     |        | add_ln95    | add | fabric | 0       |
|   + write_back                      | 0   |        |             |     |        |         |
|    + write_back_Pipeline_write_back | 0   |        |             |     |        |         |
|      add_ln156_fu_108_p2            |     |        | add_ln156   | add | fabric | 0       |
|      add_ln155_fu_120_p2            |     |        | add_ln155   | add | fabric | 0       |
+-------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+--------------------+--------------+-------------+------+------+--------+---------------+--------+---------+------------------+
| Name               | Usage        | Type        | BRAM | URAM | Pragma | Variable      | Impl   | Latency | Bitwidth, Depth, |
|                    |              |             |      |      |        |               |        |         | Banks            |
+--------------------+--------------+-------------+------+------+--------+---------------+--------+---------+------------------+
| + alv_MIMD         |              |             | 24   | 0    |        |               |        |         |                  |
|   control_s_axi_U  | interface    | s_axilite   |      |      |        |               |        |         |                  |
|   gmem0_m_axi_U    | interface    | m_axi       | 4    |      |        |               |        |         |                  |
|   gmem1_m_axi_U    | interface    | m_axi       | 4    |      |        |               |        |         |                  |
|   gmem2_m_axi_U    | interface    | m_axi       | 4    |      |        |               |        |         |                  |
|   gmem3_m_axi_U    | interface    | m_axi       | 4    |      |        |               |        |         |                  |
|  + lod_exe_wb      |              |             | 8    | 0    |        |               |        |         |                  |
|    c_c_U           | fifo channel | scalar prop |      |      |        | c_c           | srl    | 0       | 64, 4, 1         |
|    ALU_operation_U | fifo channel | stream      | 2    |      |        | ALU_operation | memory | 0       | 32, 50, 1        |
|    data_a_U        | fifo channel | stream      | 2    |      |        | data_a        | memory | 0       | 32, 50, 1        |
|    data_b_U        | fifo channel | stream      | 2    |      |        | data_b        | memory | 0       | 32, 50, 1        |
|    data_result_U   | fifo channel | stream      | 2    |      |        | data_result   | memory | 0       | 32, 50, 1        |
+--------------------+--------------+-------------+------+------+--------+---------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                       | Messages                                                                                                                                                                           |
+----------+---------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | HLS/core.cpp:162 in ld_exe_wb  | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
| dataflow |         | HLS/core.cpp:174 in lod_exe_wb | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-------------------------------------------------------+---------------------------------------------+
| Type      | Options                                               | Location                                    |
+-----------+-------------------------------------------------------+---------------------------------------------+
| pipeline  | II=1                                                  | HLS/core.cpp:37 in load_data_a              |
| pipeline  | II=1                                                  | HLS/core.cpp:49 in load_data_b              |
| pipeline  | II=1                                                  | HLS/core.cpp:63 in load_op                  |
| inline    |                                                       | HLS/core.cpp:75 in load_data_and_op         |
| pipeline  | II=1                                                  | HLS/core.cpp:89 in execute                  |
| pipeline  | II=1                                                  | HLS/core.cpp:154 in write_back              |
| interface | mode=s_axilite bundle=control port=a                  | HLS/core.cpp:184 in alv_mimd, a             |
| interface | mode=s_axilite bundle=control port=b                  | HLS/core.cpp:185 in alv_mimd, b             |
| interface | mode=s_axilite bundle=control port=c                  | HLS/core.cpp:186 in alv_mimd, c             |
| interface | mode=s_axilite bundle=control port=op                 | HLS/core.cpp:187 in alv_mimd, op            |
| interface | mode=s_axilite bundle=control port=selec              | HLS/core.cpp:188 in alv_mimd, selec         |
| interface | mode=s_axilite bundle=control port=return             | HLS/core.cpp:190 in alv_mimd, return        |
| interface | mode=m_axi port=a bundle=gmem0 depth=50 offset=slave  | HLS/core.cpp:192 in alv_mimd, a             |
| interface | mode=m_axi port=b bundle=gmem1 depth=50 offset=slave  | HLS/core.cpp:193 in alv_mimd, b             |
| interface | mode=m_axi port=c bundle=gmem2 depth=50 offset=slave  | HLS/core.cpp:194 in alv_mimd, c             |
| interface | mode=m_axi port=op bundle=gmem3 depth=50 offset=slave | HLS/core.cpp:195 in alv_mimd, op            |
| stream    | variable=data_a depth=50                              | HLS/core.cpp:198 in alv_mimd, data_a        |
| stream    | variable=data_b depth=50                              | HLS/core.cpp:202 in alv_mimd, data_b        |
| stream    | variable=data_result depth=50                         | HLS/core.cpp:206 in alv_mimd, data_result   |
| stream    | variable=ALU_operation depth=50                       | HLS/core.cpp:210 in alv_mimd, ALU_operation |
+-----------+-------------------------------------------------------+---------------------------------------------+


