Synthesizing design: ahb_lite_slave_cdl.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg103/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { ahb_lite_slave_cdl.sv}
Running PRESTO HDLC
Compiling source file ./source/ahb_lite_slave_cdl.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate ahb_lite_slave_cdl -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./source/ahb_lite_slave_cdl.sv:89: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/ahb_lite_slave_cdl.sv:114: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 65 in file
	'./source/ahb_lite_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
|           108            |    auto/auto     |
|           133            |    auto/auto     |
|           151            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ahb_lite_slave_cdl line 30 in file
		'./source/ahb_lite_slave_cdl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  store_tx_data_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      hresp_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     hrdata_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    tx_packet_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     tx_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      clear_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   prev_hsize_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   prev_htrans_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   prev_haddr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   prev_hwrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    prev_hsel_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     hready_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_select_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   get_rx_data_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ahb_lite_slave_cdl'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ahb_lite_slave_cdl'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'ahb_lite_slave_cdl' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'ahb_lite_slave_cdl'
  Mapping 'ahb_lite_slave_cdl'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  211347.0      0.00       0.0       1.2                          
    0:00:00  211347.0      0.00       0.0       1.2                          
    0:00:00  211347.0      0.00       0.0       1.2                          
    0:00:00  211347.0      0.00       0.0       1.2                          
    0:00:00  211347.0      0.00       0.0       1.2                          
    0:00:00  211347.0      0.00       0.0       1.2                          
    0:00:00  211347.0      0.00       0.0       1.2                          
    0:00:00  211347.0      0.00       0.0       1.2                          
    0:00:00  211347.0      0.00       0.0       1.2                          
    0:00:00  211563.0      0.00       0.0       0.0                          
    0:00:00  211563.0      0.00       0.0       0.0                          
    0:00:00  211563.0      0.00       0.0       0.0                          
    0:00:00  211563.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  211563.0      0.00       0.0       0.0                          
    0:00:00  211563.0      0.00       0.0       0.0                          
    0:00:00  211563.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  211563.0      0.00       0.0       0.0                          
    0:00:00  211563.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
    0:00:00  209547.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/ahb_lite_slave_cdl.rep
report_area >> reports/ahb_lite_slave_cdl.rep
report_power -hier >> reports/ahb_lite_slave_cdl.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/ahb_lite_slave_cdl.v"
Writing verilog file '/home/ecegrid/a/mg103/ece337/cdl/mapped/ahb_lite_slave_cdl.v'.
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Fri Dec  8 10:47:23 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'ahb_lite_slave_cdl', port 'd_mode' is not connected to any nets. (LINT-28)
quit

Thank you...
Done


