<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Tue Apr 11 15:44:32 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">assignment7</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">6.540</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8, 8, 8, 8, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6, 6, 4, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 2, 0, 187</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 72</column>
<column name="Register">0, -, 318, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_2_fu_214_p2">*, 2, 0, 40, 24, 24</column>
<column name="acc_V_fu_220_p2">+, 0, 0, 55, 48, 48</column>
<column name="i_1_fu_151_p2">+, 0, 0, 12, 3, 2</column>
<column name="ap_condition_131">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp2_fu_182_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="sel_tmp_fu_169_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_2_fu_131_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="current_data_V_fu_187_p3">select, 0, 0, 24, 1, 24</column>
<column name="sel_tmp1_fu_174_p3">select, 0, 0, 24, 1, 24</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter2_p_s_reg_114">15, 3, 24, 72</column>
<column name="i_reg_103">9, 2, 3, 6</column>
<column name="p_Val2_s_reg_90">9, 2, 48, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_s_reg_114">24, 0, 24, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_s_reg_114">24, 0, 24, 0</column>
<column name="c_V_load_reg_260">24, 0, 24, 0</column>
<column name="i_reg_103">3, 0, 3, 0</column>
<column name="p_Val2_s_reg_90">48, 0, 48, 0</column>
<column name="r_V_2_reg_265">48, 0, 48, 0</column>
<column name="shift_reg_V_0">24, 0, 24, 0</column>
<column name="shift_reg_V_1">24, 0, 24, 0</column>
<column name="shift_reg_V_2">24, 0, 24, 0</column>
<column name="tmp_1_reg_231">1, 0, 1, 0</column>
<column name="tmp_2_reg_235">1, 0, 1, 0</column>
<column name="tmp_3_reg_239">2, 0, 2, 0</column>
<column name="tmp_1_reg_231">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="y_V">out, 48, ap_none, y_V, pointer</column>
<column name="c_V_address0">out, 2, ap_memory, c_V, array</column>
<column name="c_V_ce0">out, 1, ap_memory, c_V, array</column>
<column name="c_V_q0">in, 24, ap_memory, c_V, array</column>
<column name="x_V">in, 24, ap_none, x_V, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.54</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'current_data.V'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;x_V_read&apos;, firFixed.cpp:3, &apos;current_data.V&apos;, firFixed.cpp:20</column>
<column name="'r.V', firFixed.cpp:24">sext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', firFixed.cpp:24">mul, 6.54, 6.54, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
