
007_Tilt_LED_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d30  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  08008ec0  08008ec0  00009ec0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009458  08009458  0000b1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009458  08009458  0000a458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009460  08009460  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009460  08009460  0000a460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009464  08009464  0000a464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009468  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1e8  2**0
                  CONTENTS
 10 .bss          000001d8  200001e8  200001e8  0000b1e8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200003c0  200003c0  0000b1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008a25  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b4a  00000000  00000000  00013c3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000858  00000000  00000000  00015788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000063d  00000000  00000000  00015fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001dce0  00000000  00000000  0001661d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c5ce  00000000  00000000  000342fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000abc29  00000000  00000000  000408cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ec4f4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000371c  00000000  00000000  000ec538  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007d  00000000  00000000  000efc54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ea8 	.word	0x08008ea8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08008ea8 	.word	0x08008ea8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <led_on>:
  * @brief Turns on or off LEDs based on the condition of degree x and y.
  * @param None
  * @retval None
  */
void led_on()
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* Turn on LED on pin PA2 if degreey is greater than 10 */
  if(degreey > 10) {
 8000cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8000da4 <led_on+0xb0>)
 8000cfa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000cfe:	f04f 0200 	mov.w	r2, #0
 8000d02:	4b29      	ldr	r3, [pc, #164]	@ (8000da8 <led_on+0xb4>)
 8000d04:	f7ff ff08 	bl	8000b18 <__aeabi_dcmpgt>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d006      	beq.n	8000d1c <led_on+0x28>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2104      	movs	r1, #4
 8000d12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d16:	f000 ffab 	bl	8001c70 <HAL_GPIO_WritePin>
 8000d1a:	e005      	b.n	8000d28 <led_on+0x34>
  } else {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2104      	movs	r1, #4
 8000d20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d24:	f000 ffa4 	bl	8001c70 <HAL_GPIO_WritePin>
  }
  /* Turn on LED on pin PA3 if degreex is greater than 25 or less than -25 */
  if( (degreex > 25) || (degreex < -25)) {
 8000d28:	4b20      	ldr	r3, [pc, #128]	@ (8000dac <led_on+0xb8>)
 8000d2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d2e:	f04f 0200 	mov.w	r2, #0
 8000d32:	4b1f      	ldr	r3, [pc, #124]	@ (8000db0 <led_on+0xbc>)
 8000d34:	f7ff fef0 	bl	8000b18 <__aeabi_dcmpgt>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d10a      	bne.n	8000d54 <led_on+0x60>
 8000d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dac <led_on+0xb8>)
 8000d40:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d44:	f04f 0200 	mov.w	r2, #0
 8000d48:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <led_on+0xc0>)
 8000d4a:	f7ff fec7 	bl	8000adc <__aeabi_dcmplt>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d006      	beq.n	8000d62 <led_on+0x6e>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000d54:	2201      	movs	r2, #1
 8000d56:	2108      	movs	r1, #8
 8000d58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d5c:	f000 ff88 	bl	8001c70 <HAL_GPIO_WritePin>
 8000d60:	e005      	b.n	8000d6e <led_on+0x7a>
  } else {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2108      	movs	r1, #8
 8000d66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d6a:	f000 ff81 	bl	8001c70 <HAL_GPIO_WritePin>
  }
  /* Turn on LED on pin PA1 if degreey is less than -10 */
  if(degreey < -10) {
 8000d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000da4 <led_on+0xb0>)
 8000d70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d74:	f04f 0200 	mov.w	r2, #0
 8000d78:	4b0f      	ldr	r3, [pc, #60]	@ (8000db8 <led_on+0xc4>)
 8000d7a:	f7ff feaf 	bl	8000adc <__aeabi_dcmplt>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d006      	beq.n	8000d92 <led_on+0x9e>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000d84:	2201      	movs	r2, #1
 8000d86:	2102      	movs	r1, #2
 8000d88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8c:	f000 ff70 	bl	8001c70 <HAL_GPIO_WritePin>
  } else {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
  }
}
 8000d90:	e005      	b.n	8000d9e <led_on+0xaa>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2102      	movs	r1, #2
 8000d96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d9a:	f000 ff69 	bl	8001c70 <HAL_GPIO_WritePin>
}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	20000260 	.word	0x20000260
 8000da8:	40240000 	.word	0x40240000
 8000dac:	20000258 	.word	0x20000258
 8000db0:	40390000 	.word	0x40390000
 8000db4:	c0390000 	.word	0xc0390000
 8000db8:	c0240000 	.word	0xc0240000

08000dbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc0:	f000 fc90 	bl	80016e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc4:	f000 f80c 	bl	8000de0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dc8:	f000 f8a6 	bl	8000f18 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000dcc:	f000 f864 	bl	8000e98 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  /* Initialize the MPU6050 sensor */
  mpu6050_init();
 8000dd0:	f000 f8f2 	bl	8000fb8 <mpu6050_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* Read sensor data from the MPU6050 */
    mpu6050_read();
 8000dd4:	f000 f974 	bl	80010c0 <mpu6050_read>
    /* Check conditions to turn on/off LEDs based on sensor readings */
    led_on();
 8000dd8:	f7ff ff8c 	bl	8000cf4 <led_on>
    mpu6050_read();
 8000ddc:	bf00      	nop
 8000dde:	e7f9      	b.n	8000dd4 <main+0x18>

08000de0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b09e      	sub	sp, #120	@ 0x78
 8000de4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000de6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000dea:	2228      	movs	r2, #40	@ 0x28
 8000dec:	2100      	movs	r1, #0
 8000dee:	4618      	mov	r0, r3
 8000df0:	f004 f9ce 	bl	8005190 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
 8000e02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e04:	463b      	mov	r3, r7
 8000e06:	223c      	movs	r2, #60	@ 0x3c
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f004 f9c0 	bl	8005190 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000e10:	2303      	movs	r3, #3
 8000e12:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e18:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e22:	2310      	movs	r3, #16
 8000e24:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e26:	2302      	movs	r3, #2
 8000e28:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e2e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e30:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e34:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e36:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f001 fd54 	bl	80028e8 <HAL_RCC_OscConfig>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000e46:	f000 f8b1 	bl	8000fac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e4a:	230f      	movs	r3, #15
 8000e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e52:	2300      	movs	r3, #0
 8000e54:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e60:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000e64:	2102      	movs	r1, #2
 8000e66:	4618      	mov	r0, r3
 8000e68:	f002 fd7c 	bl	8003964 <HAL_RCC_ClockConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e72:	f000 f89b 	bl	8000fac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000e76:	2320      	movs	r3, #32
 8000e78:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e7e:	463b      	mov	r3, r7
 8000e80:	4618      	mov	r0, r3
 8000e82:	f002 ff3f 	bl	8003d04 <HAL_RCCEx_PeriphCLKConfig>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000e8c:	f000 f88e 	bl	8000fac <Error_Handler>
  }
}
 8000e90:	bf00      	nop
 8000e92:	3778      	adds	r7, #120	@ 0x78
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000e9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000f10 <MX_I2C1_Init+0x78>)
 8000ea0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8000f14 <MX_I2C1_Init+0x7c>)
 8000ea6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ea8:	4b18      	ldr	r3, [pc, #96]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000eae:	4b17      	ldr	r3, [pc, #92]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000eb4:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000eba:	4b14      	ldr	r3, [pc, #80]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ec0:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ec6:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ed2:	480e      	ldr	r0, [pc, #56]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000ed4:	f000 fee4 	bl	8001ca0 <HAL_I2C_Init>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000ede:	f000 f865 	bl	8000fac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	4809      	ldr	r0, [pc, #36]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000ee6:	f001 fc67 	bl	80027b8 <HAL_I2CEx_ConfigAnalogFilter>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ef0:	f000 f85c 	bl	8000fac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4805      	ldr	r0, [pc, #20]	@ (8000f0c <MX_I2C1_Init+0x74>)
 8000ef8:	f001 fca9 	bl	800284e <HAL_I2CEx_ConfigDigitalFilter>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000f02:	f000 f853 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	20000204 	.word	0x20000204
 8000f10:	40005400 	.word	0x40005400
 8000f14:	2000090e 	.word	0x2000090e

08000f18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b088      	sub	sp, #32
 8000f1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	605a      	str	r2, [r3, #4]
 8000f28:	609a      	str	r2, [r3, #8]
 8000f2a:	60da      	str	r2, [r3, #12]
 8000f2c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa8 <MX_GPIO_Init+0x90>)
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	4a1d      	ldr	r2, [pc, #116]	@ (8000fa8 <MX_GPIO_Init+0x90>)
 8000f34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f38:	6153      	str	r3, [r2, #20]
 8000f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa8 <MX_GPIO_Init+0x90>)
 8000f3c:	695b      	ldr	r3, [r3, #20]
 8000f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f46:	4b18      	ldr	r3, [pc, #96]	@ (8000fa8 <MX_GPIO_Init+0x90>)
 8000f48:	695b      	ldr	r3, [r3, #20]
 8000f4a:	4a17      	ldr	r2, [pc, #92]	@ (8000fa8 <MX_GPIO_Init+0x90>)
 8000f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f50:	6153      	str	r3, [r2, #20]
 8000f52:	4b15      	ldr	r3, [pc, #84]	@ (8000fa8 <MX_GPIO_Init+0x90>)
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f5e:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <MX_GPIO_Init+0x90>)
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	4a11      	ldr	r2, [pc, #68]	@ (8000fa8 <MX_GPIO_Init+0x90>)
 8000f64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f68:	6153      	str	r3, [r2, #20]
 8000f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa8 <MX_GPIO_Init+0x90>)
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f72:	603b      	str	r3, [r7, #0]
 8000f74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000f76:	2200      	movs	r2, #0
 8000f78:	210e      	movs	r1, #14
 8000f7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7e:	f000 fe77 	bl	8001c70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000f82:	230e      	movs	r3, #14
 8000f84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f86:	2301      	movs	r3, #1
 8000f88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f92:	f107 030c 	add.w	r3, r7, #12
 8000f96:	4619      	mov	r1, r3
 8000f98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f9c:	f000 fcee 	bl	800197c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fa0:	bf00      	nop
 8000fa2:	3720      	adds	r7, #32
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40021000 	.word	0x40021000

08000fac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb0:	b672      	cpsid	i
}
 8000fb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fb4:	bf00      	nop
 8000fb6:	e7fd      	b.n	8000fb4 <Error_Handler+0x8>

08000fb8 <mpu6050_init>:
/**
  * @brief Initializes the MPU6050 sensor by configuring power management, gyroscope, and accelerometer.
  * @param None
  * @retval None
  */
void mpu6050_init() {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  PowerManagement_Config();
 8000fbc:	f000 f806 	bl	8000fcc <PowerManagement_Config>
  Gyro_Config();
 8000fc0:	f000 f82c 	bl	800101c <Gyro_Config>
  Accelerometer_Config();
 8000fc4:	f000 f852 	bl	800106c <Accelerometer_Config>
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <PowerManagement_Config>:
  * @brief Configures the power management settings of the MPU6050 sensor to exit sleep mode.
  * @param None
  * @retval None
  */
void PowerManagement_Config()
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af04      	add	r7, sp, #16
  /* Set the value to be written to the power management register */
  temp_data = 0x00;
 8000fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800100c <PowerManagement_Config+0x40>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]

  /* Write the value to the power management register via I2C communication */
  if ( (HAL_I2C_Mem_Write(&hi2c1, (MPU6050_ADDR << 1) + 0, REG_USR_CTRL, 1, &temp_data, 1, HAL_MAX_DELAY) == HAL_OK) ) {
 8000fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	2301      	movs	r3, #1
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <PowerManagement_Config+0x40>)
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	226b      	movs	r2, #107	@ 0x6b
 8000fea:	21d0      	movs	r1, #208	@ 0xd0
 8000fec:	4808      	ldr	r0, [pc, #32]	@ (8001010 <PowerManagement_Config+0x44>)
 8000fee:	f000 fef3 	bl	8001dd8 <HAL_I2C_Mem_Write>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d103      	bne.n	8001000 <PowerManagement_Config+0x34>
    /*print in SWV terminal*/
    printf("Exiting from sleep mode...\n");
 8000ff8:	4806      	ldr	r0, [pc, #24]	@ (8001014 <PowerManagement_Config+0x48>)
 8000ffa:	f003 ffc9 	bl	8004f90 <puts>
  } else {
    printf("Failed to exit from sleep mode...\n");
  }
}
 8000ffe:	e002      	b.n	8001006 <PowerManagement_Config+0x3a>
    printf("Failed to exit from sleep mode...\n");
 8001000:	4805      	ldr	r0, [pc, #20]	@ (8001018 <PowerManagement_Config+0x4c>)
 8001002:	f003 ffc5 	bl	8004f90 <puts>
}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000268 	.word	0x20000268
 8001010:	20000204 	.word	0x20000204
 8001014:	08008ec0 	.word	0x08008ec0
 8001018:	08008edc 	.word	0x08008edc

0800101c <Gyro_Config>:
  * @brief Configures the gyroscope settings of the MPU6050 sensor.
  * @param None
  * @retval None
  */
void Gyro_Config()
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af04      	add	r7, sp, #16
  /* Set the value to be written to the gyroscope configuration register */
  temp_data = FS_GYRO_500;
 8001022:	4b0e      	ldr	r3, [pc, #56]	@ (800105c <Gyro_Config+0x40>)
 8001024:	2208      	movs	r2, #8
 8001026:	701a      	strb	r2, [r3, #0]

  /* Write the value to the gyroscope configuration register via I2C communication */
  if ( (HAL_I2C_Mem_Write(&hi2c1, (MPU6050_ADDR << 1) + 0, REG_CONFIG_GYRO, 1, &temp_data, 1, HAL_MAX_DELAY) == HAL_OK) ) {
 8001028:	f04f 33ff 	mov.w	r3, #4294967295
 800102c:	9302      	str	r3, [sp, #8]
 800102e:	2301      	movs	r3, #1
 8001030:	9301      	str	r3, [sp, #4]
 8001032:	4b0a      	ldr	r3, [pc, #40]	@ (800105c <Gyro_Config+0x40>)
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2301      	movs	r3, #1
 8001038:	221b      	movs	r2, #27
 800103a:	21d0      	movs	r1, #208	@ 0xd0
 800103c:	4808      	ldr	r0, [pc, #32]	@ (8001060 <Gyro_Config+0x44>)
 800103e:	f000 fecb 	bl	8001dd8 <HAL_I2C_Mem_Write>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d103      	bne.n	8001050 <Gyro_Config+0x34>
    printf("Configuring gyroscope...\n");
 8001048:	4806      	ldr	r0, [pc, #24]	@ (8001064 <Gyro_Config+0x48>)
 800104a:	f003 ffa1 	bl	8004f90 <puts>
  } else {
    printf("Failed to configure gyroscope...\n");
  }
}
 800104e:	e002      	b.n	8001056 <Gyro_Config+0x3a>
    printf("Failed to configure gyroscope...\n");
 8001050:	4805      	ldr	r0, [pc, #20]	@ (8001068 <Gyro_Config+0x4c>)
 8001052:	f003 ff9d 	bl	8004f90 <puts>
}
 8001056:	bf00      	nop
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000268 	.word	0x20000268
 8001060:	20000204 	.word	0x20000204
 8001064:	08008f00 	.word	0x08008f00
 8001068:	08008f1c 	.word	0x08008f1c

0800106c <Accelerometer_Config>:
  * @brief Configures the accelerometer settings of the MPU6050 sensor.
  * @param None
  * @retval None
  */
void Accelerometer_Config()
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af04      	add	r7, sp, #16
  /* Set the value to be written to the accelerometer configuration register */
  temp_data = FS_ACC_4G;
 8001072:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <Accelerometer_Config+0x40>)
 8001074:	2208      	movs	r2, #8
 8001076:	701a      	strb	r2, [r3, #0]

  /* Write the value to the accelerometer configuration register via I2C communication */
  if ( (HAL_I2C_Mem_Write(&hi2c1, (MPU6050_ADDR << 1) + 0, REG_CONFIG_ACC, 1, &temp_data, 1, HAL_MAX_DELAY) == HAL_OK) ) {
 8001078:	f04f 33ff 	mov.w	r3, #4294967295
 800107c:	9302      	str	r3, [sp, #8]
 800107e:	2301      	movs	r3, #1
 8001080:	9301      	str	r3, [sp, #4]
 8001082:	4b0a      	ldr	r3, [pc, #40]	@ (80010ac <Accelerometer_Config+0x40>)
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	2301      	movs	r3, #1
 8001088:	221c      	movs	r2, #28
 800108a:	21d0      	movs	r1, #208	@ 0xd0
 800108c:	4808      	ldr	r0, [pc, #32]	@ (80010b0 <Accelerometer_Config+0x44>)
 800108e:	f000 fea3 	bl	8001dd8 <HAL_I2C_Mem_Write>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d103      	bne.n	80010a0 <Accelerometer_Config+0x34>
    printf("Configuring accelerometer...\n");
 8001098:	4806      	ldr	r0, [pc, #24]	@ (80010b4 <Accelerometer_Config+0x48>)
 800109a:	f003 ff79 	bl	8004f90 <puts>
  } else {
    printf("Failed to configure accelerometer...\n");
  }
}
 800109e:	e002      	b.n	80010a6 <Accelerometer_Config+0x3a>
    printf("Failed to configure accelerometer...\n");
 80010a0:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <Accelerometer_Config+0x4c>)
 80010a2:	f003 ff75 	bl	8004f90 <puts>
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000268 	.word	0x20000268
 80010b0:	20000204 	.word	0x20000204
 80010b4:	08008f40 	.word	0x08008f40
 80010b8:	08008f60 	.word	0x08008f60
 80010bc:	00000000 	.word	0x00000000

080010c0 <mpu6050_read>:
  * @brief Reads data from the MPU6050 sensor, including accelerometer and gyroscope values,
  *        and calculates roll and pitch angles using the accelerometer data.
  * @param None
  * @retval None
  */
void mpu6050_read() {
 80010c0:	b5b0      	push	{r4, r5, r7, lr}
 80010c2:	b0a2      	sub	sp, #136	@ 0x88
 80010c4:	af0a      	add	r7, sp, #40	@ 0x28
  int16_t x_gyro, y_gyro, z_gyro;           // Gyroscope data for x, y, and z axes
  double accx,accy,accz,gyrox,gyroy,gyroz;
  double radianx, radiany;

  /* Read all sensor data from the MPU6050 */
  HAL_I2C_Mem_Read(&hi2c1, (MPU6050_ADDR << 1), REG_DATA, 1, data, 14, HAL_MAX_DELAY);
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	9302      	str	r3, [sp, #8]
 80010cc:	230e      	movs	r3, #14
 80010ce:	9301      	str	r3, [sp, #4]
 80010d0:	463b      	mov	r3, r7
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	2301      	movs	r3, #1
 80010d6:	223b      	movs	r2, #59	@ 0x3b
 80010d8:	21d0      	movs	r1, #208	@ 0xd0
 80010da:	489b      	ldr	r0, [pc, #620]	@ (8001348 <mpu6050_read+0x288>)
 80010dc:	f000 ff90 	bl	8002000 <HAL_I2C_Mem_Read>

  /* Extract accelerometer data (16-bit 2's complement format, high byte first) */
  x_acc = (int16_t)((data[0] << 8) | data[1]);
 80010e0:	783b      	ldrb	r3, [r7, #0]
 80010e2:	021b      	lsls	r3, r3, #8
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	787b      	ldrb	r3, [r7, #1]
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	4313      	orrs	r3, r2
 80010ec:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
  y_acc = (int16_t)((data[2] << 8) | data[3]);
 80010f0:	78bb      	ldrb	r3, [r7, #2]
 80010f2:	021b      	lsls	r3, r3, #8
 80010f4:	b21a      	sxth	r2, r3
 80010f6:	78fb      	ldrb	r3, [r7, #3]
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	4313      	orrs	r3, r2
 80010fc:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
  z_acc = (int16_t)((data[4] << 8) | data[5]);
 8001100:	793b      	ldrb	r3, [r7, #4]
 8001102:	021b      	lsls	r3, r3, #8
 8001104:	b21a      	sxth	r2, r3
 8001106:	797b      	ldrb	r3, [r7, #5]
 8001108:	b21b      	sxth	r3, r3
 800110a:	4313      	orrs	r3, r2
 800110c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

  /* Extract gyroscope data (16-bit 2's complement format, high byte first) */
  x_gyro = (int16_t)((data[8] << 8) | data[9]);
 8001110:	7a3b      	ldrb	r3, [r7, #8]
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	b21a      	sxth	r2, r3
 8001116:	7a7b      	ldrb	r3, [r7, #9]
 8001118:	b21b      	sxth	r3, r3
 800111a:	4313      	orrs	r3, r2
 800111c:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
  y_gyro = (int16_t)((data[10] << 8) | data[11]);
 8001120:	7abb      	ldrb	r3, [r7, #10]
 8001122:	021b      	lsls	r3, r3, #8
 8001124:	b21a      	sxth	r2, r3
 8001126:	7afb      	ldrb	r3, [r7, #11]
 8001128:	b21b      	sxth	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  z_gyro = (int16_t)((data[12] << 8) | data[13]);
 8001130:	7b3b      	ldrb	r3, [r7, #12]
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	b21a      	sxth	r2, r3
 8001136:	7b7b      	ldrb	r3, [r7, #13]
 8001138:	b21b      	sxth	r3, r3
 800113a:	4313      	orrs	r3, r2
 800113c:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54

  /*Convert accelerometer raw values in to 'g'(acceleration due to gravity) values */
  accx = (double)x_acc / ACC_FS_SENSITIVITY_3;
 8001140:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff f9ed 	bl	8000524 <__aeabi_i2d>
 800114a:	f04f 0200 	mov.w	r2, #0
 800114e:	4b7f      	ldr	r3, [pc, #508]	@ (800134c <mpu6050_read+0x28c>)
 8001150:	f7ff fb7c 	bl	800084c <__aeabi_ddiv>
 8001154:	4602      	mov	r2, r0
 8001156:	460b      	mov	r3, r1
 8001158:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
  accy = (double)y_acc / ACC_FS_SENSITIVITY_3;
 800115c:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	@ 0x5c
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff f9df 	bl	8000524 <__aeabi_i2d>
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	4b78      	ldr	r3, [pc, #480]	@ (800134c <mpu6050_read+0x28c>)
 800116c:	f7ff fb6e 	bl	800084c <__aeabi_ddiv>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
  accz = (double)z_acc / ACC_FS_SENSITIVITY_3;
 8001178:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	@ 0x5a
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f9d1 	bl	8000524 <__aeabi_i2d>
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	4b71      	ldr	r3, [pc, #452]	@ (800134c <mpu6050_read+0x28c>)
 8001188:	f7ff fb60 	bl	800084c <__aeabi_ddiv>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

  /* Convert gyroscope raw values to degrees per second ('°/s') */
  gyrox = (double)x_gyro / GYR_FS_SENSITIVITY_3;
 8001194:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	@ 0x58
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff f9c3 	bl	8000524 <__aeabi_i2d>
 800119e:	a366      	add	r3, pc, #408	@ (adr r3, 8001338 <mpu6050_read+0x278>)
 80011a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a4:	f7ff fb52 	bl	800084c <__aeabi_ddiv>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
  gyroy = (double)y_gyro / GYR_FS_SENSITIVITY_3;
 80011b0:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	@ 0x56
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9b5 	bl	8000524 <__aeabi_i2d>
 80011ba:	a35f      	add	r3, pc, #380	@ (adr r3, 8001338 <mpu6050_read+0x278>)
 80011bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c0:	f7ff fb44 	bl	800084c <__aeabi_ddiv>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
  gyroz = (double)z_gyro / GYR_FS_SENSITIVITY_3;
 80011cc:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff f9a7 	bl	8000524 <__aeabi_i2d>
 80011d6:	a358      	add	r3, pc, #352	@ (adr r3, 8001338 <mpu6050_read+0x278>)
 80011d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011dc:	f7ff fb36 	bl	800084c <__aeabi_ddiv>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	e9c7 2308 	strd	r2, r3, [r7, #32]

  /* Calculate roll and pitch angles using accelerometer data */
  radianx = asin(accx / sqrt(accx * accx + accz * accz)); // Fix the arguments passed to asin
 80011e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80011ec:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80011f0:	f7ff fa02 	bl	80005f8 <__aeabi_dmul>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	4614      	mov	r4, r2
 80011fa:	461d      	mov	r5, r3
 80011fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001200:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001204:	f7ff f9f8 	bl	80005f8 <__aeabi_dmul>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4620      	mov	r0, r4
 800120e:	4629      	mov	r1, r5
 8001210:	f7ff f83c 	bl	800028c <__adddf3>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	ec43 2b17 	vmov	d7, r2, r3
 800121c:	eeb0 0a47 	vmov.f32	s0, s14
 8001220:	eef0 0a67 	vmov.f32	s1, s15
 8001224:	f007 fb2e 	bl	8008884 <sqrt>
 8001228:	ec53 2b10 	vmov	r2, r3, d0
 800122c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001230:	f7ff fb0c 	bl	800084c <__aeabi_ddiv>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	ec43 2b17 	vmov	d7, r2, r3
 800123c:	eeb0 0a47 	vmov.f32	s0, s14
 8001240:	eef0 0a67 	vmov.f32	s1, s15
 8001244:	f007 faea 	bl	800881c <asin>
 8001248:	ed87 0b06 	vstr	d0, [r7, #24]
  radiany = asin(accy / sqrt(accy * accy + accz * accz)); // Fix the arguments passed to asin
 800124c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001250:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001254:	f7ff f9d0 	bl	80005f8 <__aeabi_dmul>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4614      	mov	r4, r2
 800125e:	461d      	mov	r5, r3
 8001260:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001264:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001268:	f7ff f9c6 	bl	80005f8 <__aeabi_dmul>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	f7ff f80a 	bl	800028c <__adddf3>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	ec43 2b17 	vmov	d7, r2, r3
 8001280:	eeb0 0a47 	vmov.f32	s0, s14
 8001284:	eef0 0a67 	vmov.f32	s1, s15
 8001288:	f007 fafc 	bl	8008884 <sqrt>
 800128c:	ec53 2b10 	vmov	r2, r3, d0
 8001290:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001294:	f7ff fada 	bl	800084c <__aeabi_ddiv>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	ec43 2b17 	vmov	d7, r2, r3
 80012a0:	eeb0 0a47 	vmov.f32	s0, s14
 80012a4:	eef0 0a67 	vmov.f32	s1, s15
 80012a8:	f007 fab8 	bl	800881c <asin>
 80012ac:	ed87 0b04 	vstr	d0, [r7, #16]

  /* Convert roll and pitch angles from radians to degrees */
  degreex = radianx * (180.0 / M_PI); // Roll
 80012b0:	a323      	add	r3, pc, #140	@ (adr r3, 8001340 <mpu6050_read+0x280>)
 80012b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80012ba:	f7ff f99d 	bl	80005f8 <__aeabi_dmul>
 80012be:	4602      	mov	r2, r0
 80012c0:	460b      	mov	r3, r1
 80012c2:	4923      	ldr	r1, [pc, #140]	@ (8001350 <mpu6050_read+0x290>)
 80012c4:	e9c1 2300 	strd	r2, r3, [r1]
  degreey = radiany * (180.0 / M_PI); // Pitch
 80012c8:	a31d      	add	r3, pc, #116	@ (adr r3, 8001340 <mpu6050_read+0x280>)
 80012ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80012d2:	f7ff f991 	bl	80005f8 <__aeabi_dmul>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	491e      	ldr	r1, [pc, #120]	@ (8001354 <mpu6050_read+0x294>)
 80012dc:	e9c1 2300 	strd	r2, r3, [r1]

  /* Print out the accelerometer and gyroscope values along with roll and pitch angles in SWV terminal */
  printf("Acc(g)=> X:%.2f Y:%.2f Z:%.2f   Gyro(dps)=> X:%.2f Y:%.2f Z:%.2f\n", accx, accy, accz, gyrox, gyroy, gyroz);
 80012e0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80012e4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80012e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80012ec:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80012f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80012f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80012f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80012fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001300:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001304:	e9cd 2300 	strd	r2, r3, [sp]
 8001308:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800130c:	4812      	ldr	r0, [pc, #72]	@ (8001358 <mpu6050_read+0x298>)
 800130e:	f003 fdd7 	bl	8004ec0 <iprintf>
  printf("Roll: %.2f degrees, Pitch: %.2f degrees\n", degreex, degreey);
 8001312:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <mpu6050_read+0x290>)
 8001314:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001318:	4b0e      	ldr	r3, [pc, #56]	@ (8001354 <mpu6050_read+0x294>)
 800131a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131e:	e9cd 2300 	strd	r2, r3, [sp]
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	480d      	ldr	r0, [pc, #52]	@ (800135c <mpu6050_read+0x29c>)
 8001328:	f003 fdca 	bl	8004ec0 <iprintf>
}
 800132c:	bf00      	nop
 800132e:	3760      	adds	r7, #96	@ 0x60
 8001330:	46bd      	mov	sp, r7
 8001332:	bdb0      	pop	{r4, r5, r7, pc}
 8001334:	f3af 8000 	nop.w
 8001338:	66666666 	.word	0x66666666
 800133c:	40306666 	.word	0x40306666
 8001340:	1a63c1f8 	.word	0x1a63c1f8
 8001344:	404ca5dc 	.word	0x404ca5dc
 8001348:	20000204 	.word	0x20000204
 800134c:	40a00000 	.word	0x40a00000
 8001350:	20000258 	.word	0x20000258
 8001354:	20000260 	.word	0x20000260
 8001358:	08008f88 	.word	0x08008f88
 800135c:	08008fcc 	.word	0x08008fcc

08001360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001366:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <HAL_MspInit+0x44>)
 8001368:	699b      	ldr	r3, [r3, #24]
 800136a:	4a0e      	ldr	r2, [pc, #56]	@ (80013a4 <HAL_MspInit+0x44>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6193      	str	r3, [r2, #24]
 8001372:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <HAL_MspInit+0x44>)
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	607b      	str	r3, [r7, #4]
 800137c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800137e:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <HAL_MspInit+0x44>)
 8001380:	69db      	ldr	r3, [r3, #28]
 8001382:	4a08      	ldr	r2, [pc, #32]	@ (80013a4 <HAL_MspInit+0x44>)
 8001384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001388:	61d3      	str	r3, [r2, #28]
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <HAL_MspInit+0x44>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001392:	603b      	str	r3, [r7, #0]
 8001394:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000

080013a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	@ 0x28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a17      	ldr	r2, [pc, #92]	@ (8001424 <HAL_I2C_MspInit+0x7c>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d127      	bne.n	800141a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ca:	4b17      	ldr	r3, [pc, #92]	@ (8001428 <HAL_I2C_MspInit+0x80>)
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	4a16      	ldr	r2, [pc, #88]	@ (8001428 <HAL_I2C_MspInit+0x80>)
 80013d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013d4:	6153      	str	r3, [r2, #20]
 80013d6:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <HAL_I2C_MspInit+0x80>)
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013e2:	23c0      	movs	r3, #192	@ 0xc0
 80013e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013e6:	2312      	movs	r3, #18
 80013e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ee:	2303      	movs	r3, #3
 80013f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013f2:	2304      	movs	r3, #4
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	4619      	mov	r1, r3
 80013fc:	480b      	ldr	r0, [pc, #44]	@ (800142c <HAL_I2C_MspInit+0x84>)
 80013fe:	f000 fabd 	bl	800197c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001402:	4b09      	ldr	r3, [pc, #36]	@ (8001428 <HAL_I2C_MspInit+0x80>)
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	4a08      	ldr	r2, [pc, #32]	@ (8001428 <HAL_I2C_MspInit+0x80>)
 8001408:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800140c:	61d3      	str	r3, [r2, #28]
 800140e:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <HAL_I2C_MspInit+0x80>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800141a:	bf00      	nop
 800141c:	3728      	adds	r7, #40	@ 0x28
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40005400 	.word	0x40005400
 8001428:	40021000 	.word	0x40021000
 800142c:	48000400 	.word	0x48000400

08001430 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <NMI_Handler+0x4>

08001438 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <HardFault_Handler+0x4>

08001440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <MemManage_Handler+0x4>

08001448 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <BusFault_Handler+0x4>

08001450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001454:	bf00      	nop
 8001456:	e7fd      	b.n	8001454 <UsageFault_Handler+0x4>

08001458 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800146a:	bf00      	nop
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001486:	f000 f973 	bl	8001770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   *((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN           *((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
  //Enable TRCENA
  DEMCR |= ( 1 << 24);
 800149a:	4b0f      	ldr	r3, [pc, #60]	@ (80014d8 <ITM_SendChar+0x48>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a0e      	ldr	r2, [pc, #56]	@ (80014d8 <ITM_SendChar+0x48>)
 80014a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014a4:	6013      	str	r3, [r2, #0]

  //enable stimulus port 0
  ITM_TRACE_EN |= ( 1 << 0);
 80014a6:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <ITM_SendChar+0x4c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a0c      	ldr	r2, [pc, #48]	@ (80014dc <ITM_SendChar+0x4c>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6013      	str	r3, [r2, #0]

  // read FIFO status in bit [0]:
  while(!(ITM_STIMULUS_PORT0 & 1));
 80014b2:	bf00      	nop
 80014b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d0f8      	beq.n	80014b4 <ITM_SendChar+0x24>

  //Write to ITM stimulus port0
  ITM_STIMULUS_PORT0 = ch;
 80014c2:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	6013      	str	r3, [r2, #0]
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	e000edfc 	.word	0xe000edfc
 80014dc:	e0000e00 	.word	0xe0000e00

080014e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  return 1;
 80014e4:	2301      	movs	r3, #1
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <_kill>:

int _kill(int pid, int sig)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014fa:	f003 fe9b 	bl	8005234 <__errno>
 80014fe:	4603      	mov	r3, r0
 8001500:	2216      	movs	r2, #22
 8001502:	601a      	str	r2, [r3, #0]
  return -1;
 8001504:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001508:	4618      	mov	r0, r3
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <_exit>:

void _exit (int status)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001518:	f04f 31ff 	mov.w	r1, #4294967295
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff ffe7 	bl	80014f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001522:	bf00      	nop
 8001524:	e7fd      	b.n	8001522 <_exit+0x12>

08001526 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b086      	sub	sp, #24
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]
 8001536:	e00a      	b.n	800154e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001538:	f3af 8000 	nop.w
 800153c:	4601      	mov	r1, r0
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	1c5a      	adds	r2, r3, #1
 8001542:	60ba      	str	r2, [r7, #8]
 8001544:	b2ca      	uxtb	r2, r1
 8001546:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	3301      	adds	r3, #1
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	697a      	ldr	r2, [r7, #20]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	429a      	cmp	r2, r3
 8001554:	dbf0      	blt.n	8001538 <_read+0x12>
  }

  return len;
 8001556:	687b      	ldr	r3, [r7, #4]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
 8001570:	e009      	b.n	8001586 <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	1c5a      	adds	r2, r3, #1
 8001576:	60ba      	str	r2, [r7, #8]
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff ff88 	bl	8001490 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	3301      	adds	r3, #1
 8001584:	617b      	str	r3, [r7, #20]
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	429a      	cmp	r2, r3
 800158c:	dbf1      	blt.n	8001572 <_write+0x12>
  }
  return len;
 800158e:	687b      	ldr	r3, [r7, #4]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <_close>:

int _close(int file)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015c0:	605a      	str	r2, [r3, #4]
  return 0;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <_isatty>:

int _isatty(int file)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015d8:	2301      	movs	r3, #1
}
 80015da:	4618      	mov	r0, r3
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015e6:	b480      	push	{r7}
 80015e8:	b085      	sub	sp, #20
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	60f8      	str	r0, [r7, #12]
 80015ee:	60b9      	str	r1, [r7, #8]
 80015f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015f2:	2300      	movs	r3, #0
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001608:	4a14      	ldr	r2, [pc, #80]	@ (800165c <_sbrk+0x5c>)
 800160a:	4b15      	ldr	r3, [pc, #84]	@ (8001660 <_sbrk+0x60>)
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001614:	4b13      	ldr	r3, [pc, #76]	@ (8001664 <_sbrk+0x64>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d102      	bne.n	8001622 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800161c:	4b11      	ldr	r3, [pc, #68]	@ (8001664 <_sbrk+0x64>)
 800161e:	4a12      	ldr	r2, [pc, #72]	@ (8001668 <_sbrk+0x68>)
 8001620:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001622:	4b10      	ldr	r3, [pc, #64]	@ (8001664 <_sbrk+0x64>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4413      	add	r3, r2
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	429a      	cmp	r2, r3
 800162e:	d207      	bcs.n	8001640 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001630:	f003 fe00 	bl	8005234 <__errno>
 8001634:	4603      	mov	r3, r0
 8001636:	220c      	movs	r2, #12
 8001638:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
 800163e:	e009      	b.n	8001654 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001640:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <_sbrk+0x64>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001646:	4b07      	ldr	r3, [pc, #28]	@ (8001664 <_sbrk+0x64>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4413      	add	r3, r2
 800164e:	4a05      	ldr	r2, [pc, #20]	@ (8001664 <_sbrk+0x64>)
 8001650:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001652:	68fb      	ldr	r3, [r7, #12]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3718      	adds	r7, #24
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	2000a000 	.word	0x2000a000
 8001660:	00000400 	.word	0x00000400
 8001664:	2000026c 	.word	0x2000026c
 8001668:	200003c0 	.word	0x200003c0

0800166c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001670:	4b06      	ldr	r3, [pc, #24]	@ (800168c <SystemInit+0x20>)
 8001672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001676:	4a05      	ldr	r2, [pc, #20]	@ (800168c <SystemInit+0x20>)
 8001678:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800167c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001690:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016c8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001694:	f7ff ffea 	bl	800166c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001698:	480c      	ldr	r0, [pc, #48]	@ (80016cc <LoopForever+0x6>)
  ldr r1, =_edata
 800169a:	490d      	ldr	r1, [pc, #52]	@ (80016d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800169c:	4a0d      	ldr	r2, [pc, #52]	@ (80016d4 <LoopForever+0xe>)
  movs r3, #0
 800169e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a0:	e002      	b.n	80016a8 <LoopCopyDataInit>

080016a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016a6:	3304      	adds	r3, #4

080016a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016ac:	d3f9      	bcc.n	80016a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ae:	4a0a      	ldr	r2, [pc, #40]	@ (80016d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016b0:	4c0a      	ldr	r4, [pc, #40]	@ (80016dc <LoopForever+0x16>)
  movs r3, #0
 80016b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016b4:	e001      	b.n	80016ba <LoopFillZerobss>

080016b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016b8:	3204      	adds	r2, #4

080016ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016bc:	d3fb      	bcc.n	80016b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016be:	f003 fdbf 	bl	8005240 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016c2:	f7ff fb7b 	bl	8000dbc <main>

080016c6 <LoopForever>:

LoopForever:
    b LoopForever
 80016c6:	e7fe      	b.n	80016c6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016c8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80016cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80016d4:	08009468 	.word	0x08009468
  ldr r2, =_sbss
 80016d8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80016dc:	200003c0 	.word	0x200003c0

080016e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016e0:	e7fe      	b.n	80016e0 <ADC1_2_IRQHandler>
	...

080016e4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016e8:	4b08      	ldr	r3, [pc, #32]	@ (800170c <HAL_Init+0x28>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a07      	ldr	r2, [pc, #28]	@ (800170c <HAL_Init+0x28>)
 80016ee:	f043 0310 	orr.w	r3, r3, #16
 80016f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016f4:	2003      	movs	r0, #3
 80016f6:	f000 f90d 	bl	8001914 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016fa:	200f      	movs	r0, #15
 80016fc:	f000 f808 	bl	8001710 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001700:	f7ff fe2e 	bl	8001360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40022000 	.word	0x40022000

08001710 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001718:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <HAL_InitTick+0x54>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <HAL_InitTick+0x58>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	4619      	mov	r1, r3
 8001722:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001726:	fbb3 f3f1 	udiv	r3, r3, r1
 800172a:	fbb2 f3f3 	udiv	r3, r2, r3
 800172e:	4618      	mov	r0, r3
 8001730:	f000 f917 	bl	8001962 <HAL_SYSTICK_Config>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e00e      	b.n	800175c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b0f      	cmp	r3, #15
 8001742:	d80a      	bhi.n	800175a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001744:	2200      	movs	r2, #0
 8001746:	6879      	ldr	r1, [r7, #4]
 8001748:	f04f 30ff 	mov.w	r0, #4294967295
 800174c:	f000 f8ed 	bl	800192a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001750:	4a06      	ldr	r2, [pc, #24]	@ (800176c <HAL_InitTick+0x5c>)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001756:	2300      	movs	r3, #0
 8001758:	e000      	b.n	800175c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000000 	.word	0x20000000
 8001768:	20000008 	.word	0x20000008
 800176c:	20000004 	.word	0x20000004

08001770 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001774:	4b06      	ldr	r3, [pc, #24]	@ (8001790 <HAL_IncTick+0x20>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	461a      	mov	r2, r3
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_IncTick+0x24>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4413      	add	r3, r2
 8001780:	4a04      	ldr	r2, [pc, #16]	@ (8001794 <HAL_IncTick+0x24>)
 8001782:	6013      	str	r3, [r2, #0]
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	20000008 	.word	0x20000008
 8001794:	20000270 	.word	0x20000270

08001798 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  return uwTick;  
 800179c:	4b03      	ldr	r3, [pc, #12]	@ (80017ac <HAL_GetTick+0x14>)
 800179e:	681b      	ldr	r3, [r3, #0]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000270 	.word	0x20000270

080017b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017c0:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <__NVIC_SetPriorityGrouping+0x44>)
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017c6:	68ba      	ldr	r2, [r7, #8]
 80017c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017cc:	4013      	ands	r3, r2
 80017ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017e2:	4a04      	ldr	r2, [pc, #16]	@ (80017f4 <__NVIC_SetPriorityGrouping+0x44>)
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	60d3      	str	r3, [r2, #12]
}
 80017e8:	bf00      	nop
 80017ea:	3714      	adds	r7, #20
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr
 80017f4:	e000ed00 	.word	0xe000ed00

080017f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017fc:	4b04      	ldr	r3, [pc, #16]	@ (8001810 <__NVIC_GetPriorityGrouping+0x18>)
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	0a1b      	lsrs	r3, r3, #8
 8001802:	f003 0307 	and.w	r3, r3, #7
}
 8001806:	4618      	mov	r0, r3
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	6039      	str	r1, [r7, #0]
 800181e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001824:	2b00      	cmp	r3, #0
 8001826:	db0a      	blt.n	800183e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	b2da      	uxtb	r2, r3
 800182c:	490c      	ldr	r1, [pc, #48]	@ (8001860 <__NVIC_SetPriority+0x4c>)
 800182e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001832:	0112      	lsls	r2, r2, #4
 8001834:	b2d2      	uxtb	r2, r2
 8001836:	440b      	add	r3, r1
 8001838:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800183c:	e00a      	b.n	8001854 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	b2da      	uxtb	r2, r3
 8001842:	4908      	ldr	r1, [pc, #32]	@ (8001864 <__NVIC_SetPriority+0x50>)
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	f003 030f 	and.w	r3, r3, #15
 800184a:	3b04      	subs	r3, #4
 800184c:	0112      	lsls	r2, r2, #4
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	440b      	add	r3, r1
 8001852:	761a      	strb	r2, [r3, #24]
}
 8001854:	bf00      	nop
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr
 8001860:	e000e100 	.word	0xe000e100
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001868:	b480      	push	{r7}
 800186a:	b089      	sub	sp, #36	@ 0x24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f003 0307 	and.w	r3, r3, #7
 800187a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	f1c3 0307 	rsb	r3, r3, #7
 8001882:	2b04      	cmp	r3, #4
 8001884:	bf28      	it	cs
 8001886:	2304      	movcs	r3, #4
 8001888:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	3304      	adds	r3, #4
 800188e:	2b06      	cmp	r3, #6
 8001890:	d902      	bls.n	8001898 <NVIC_EncodePriority+0x30>
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	3b03      	subs	r3, #3
 8001896:	e000      	b.n	800189a <NVIC_EncodePriority+0x32>
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800189c:	f04f 32ff 	mov.w	r2, #4294967295
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43da      	mvns	r2, r3
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	401a      	ands	r2, r3
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018b0:	f04f 31ff 	mov.w	r1, #4294967295
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ba:	43d9      	mvns	r1, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c0:	4313      	orrs	r3, r2
         );
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3724      	adds	r7, #36	@ 0x24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
	...

080018d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3b01      	subs	r3, #1
 80018dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018e0:	d301      	bcc.n	80018e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018e2:	2301      	movs	r3, #1
 80018e4:	e00f      	b.n	8001906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001910 <SysTick_Config+0x40>)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ee:	210f      	movs	r1, #15
 80018f0:	f04f 30ff 	mov.w	r0, #4294967295
 80018f4:	f7ff ff8e 	bl	8001814 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018f8:	4b05      	ldr	r3, [pc, #20]	@ (8001910 <SysTick_Config+0x40>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018fe:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <SysTick_Config+0x40>)
 8001900:	2207      	movs	r2, #7
 8001902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	e000e010 	.word	0xe000e010

08001914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff ff47 	bl	80017b0 <__NVIC_SetPriorityGrouping>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b086      	sub	sp, #24
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	60b9      	str	r1, [r7, #8]
 8001934:	607a      	str	r2, [r7, #4]
 8001936:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800193c:	f7ff ff5c 	bl	80017f8 <__NVIC_GetPriorityGrouping>
 8001940:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	68b9      	ldr	r1, [r7, #8]
 8001946:	6978      	ldr	r0, [r7, #20]
 8001948:	f7ff ff8e 	bl	8001868 <NVIC_EncodePriority>
 800194c:	4602      	mov	r2, r0
 800194e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001952:	4611      	mov	r1, r2
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff5d 	bl	8001814 <__NVIC_SetPriority>
}
 800195a:	bf00      	nop
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff ffb0 	bl	80018d0 <SysTick_Config>
 8001970:	4603      	mov	r3, r0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800197c:	b480      	push	{r7}
 800197e:	b087      	sub	sp, #28
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001986:	2300      	movs	r3, #0
 8001988:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800198a:	e154      	b.n	8001c36 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	2101      	movs	r1, #1
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	fa01 f303 	lsl.w	r3, r1, r3
 8001998:	4013      	ands	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f000 8146 	beq.w	8001c30 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d005      	beq.n	80019bc <HAL_GPIO_Init+0x40>
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 0303 	and.w	r3, r3, #3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d130      	bne.n	8001a1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	2203      	movs	r2, #3
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	43db      	mvns	r3, r3
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4013      	ands	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	68da      	ldr	r2, [r3, #12]
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019f2:	2201      	movs	r2, #1
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4013      	ands	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	091b      	lsrs	r3, r3, #4
 8001a08:	f003 0201 	and.w	r2, r3, #1
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f003 0303 	and.w	r3, r3, #3
 8001a26:	2b03      	cmp	r3, #3
 8001a28:	d017      	beq.n	8001a5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	2203      	movs	r2, #3
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	43db      	mvns	r3, r3
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d123      	bne.n	8001aae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	08da      	lsrs	r2, r3, #3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	3208      	adds	r2, #8
 8001a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f003 0307 	and.w	r3, r3, #7
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	220f      	movs	r2, #15
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	43db      	mvns	r3, r3
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	4013      	ands	r3, r2
 8001a88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	691a      	ldr	r2, [r3, #16]
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	f003 0307 	and.w	r3, r3, #7
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	08da      	lsrs	r2, r3, #3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3208      	adds	r2, #8
 8001aa8:	6939      	ldr	r1, [r7, #16]
 8001aaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	2203      	movs	r2, #3
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	43db      	mvns	r3, r3
 8001ac0:	693a      	ldr	r2, [r7, #16]
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f003 0203 	and.w	r2, r3, #3
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f000 80a0 	beq.w	8001c30 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001af0:	4b58      	ldr	r3, [pc, #352]	@ (8001c54 <HAL_GPIO_Init+0x2d8>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	4a57      	ldr	r2, [pc, #348]	@ (8001c54 <HAL_GPIO_Init+0x2d8>)
 8001af6:	f043 0301 	orr.w	r3, r3, #1
 8001afa:	6193      	str	r3, [r2, #24]
 8001afc:	4b55      	ldr	r3, [pc, #340]	@ (8001c54 <HAL_GPIO_Init+0x2d8>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	60bb      	str	r3, [r7, #8]
 8001b06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b08:	4a53      	ldr	r2, [pc, #332]	@ (8001c58 <HAL_GPIO_Init+0x2dc>)
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	089b      	lsrs	r3, r3, #2
 8001b0e:	3302      	adds	r3, #2
 8001b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	f003 0303 	and.w	r3, r3, #3
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	220f      	movs	r2, #15
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b32:	d019      	beq.n	8001b68 <HAL_GPIO_Init+0x1ec>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a49      	ldr	r2, [pc, #292]	@ (8001c5c <HAL_GPIO_Init+0x2e0>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d013      	beq.n	8001b64 <HAL_GPIO_Init+0x1e8>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a48      	ldr	r2, [pc, #288]	@ (8001c60 <HAL_GPIO_Init+0x2e4>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d00d      	beq.n	8001b60 <HAL_GPIO_Init+0x1e4>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a47      	ldr	r2, [pc, #284]	@ (8001c64 <HAL_GPIO_Init+0x2e8>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d007      	beq.n	8001b5c <HAL_GPIO_Init+0x1e0>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a46      	ldr	r2, [pc, #280]	@ (8001c68 <HAL_GPIO_Init+0x2ec>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d101      	bne.n	8001b58 <HAL_GPIO_Init+0x1dc>
 8001b54:	2304      	movs	r3, #4
 8001b56:	e008      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b58:	2305      	movs	r3, #5
 8001b5a:	e006      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e004      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b60:	2302      	movs	r3, #2
 8001b62:	e002      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b64:	2301      	movs	r3, #1
 8001b66:	e000      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	f002 0203 	and.w	r2, r2, #3
 8001b70:	0092      	lsls	r2, r2, #2
 8001b72:	4093      	lsls	r3, r2
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b7a:	4937      	ldr	r1, [pc, #220]	@ (8001c58 <HAL_GPIO_Init+0x2dc>)
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	089b      	lsrs	r3, r3, #2
 8001b80:	3302      	adds	r3, #2
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b88:	4b38      	ldr	r3, [pc, #224]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	43db      	mvns	r3, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4013      	ands	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001bac:	4a2f      	ldr	r2, [pc, #188]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001bd6:	4a25      	ldr	r2, [pc, #148]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bdc:	4b23      	ldr	r3, [pc, #140]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	43db      	mvns	r3, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4013      	ands	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d003      	beq.n	8001c00 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c00:	4a1a      	ldr	r2, [pc, #104]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c06:	4b19      	ldr	r3, [pc, #100]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	4013      	ands	r3, r2
 8001c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c2a:	4a10      	ldr	r2, [pc, #64]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	3301      	adds	r3, #1
 8001c34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f47f aea3 	bne.w	800198c <HAL_GPIO_Init+0x10>
  }
}
 8001c46:	bf00      	nop
 8001c48:	bf00      	nop
 8001c4a:	371c      	adds	r7, #28
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40010000 	.word	0x40010000
 8001c5c:	48000400 	.word	0x48000400
 8001c60:	48000800 	.word	0x48000800
 8001c64:	48000c00 	.word	0x48000c00
 8001c68:	48001000 	.word	0x48001000
 8001c6c:	40010400 	.word	0x40010400

08001c70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	460b      	mov	r3, r1
 8001c7a:	807b      	strh	r3, [r7, #2]
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c80:	787b      	ldrb	r3, [r7, #1]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d003      	beq.n	8001c8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c86:	887a      	ldrh	r2, [r7, #2]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c8c:	e002      	b.n	8001c94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c8e:	887a      	ldrh	r2, [r7, #2]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e08d      	b.n	8001dce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d106      	bne.n	8001ccc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f7ff fb6e 	bl	80013a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2224      	movs	r2, #36	@ 0x24
 8001cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f022 0201 	bic.w	r2, r2, #1
 8001ce2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001cf0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d107      	bne.n	8001d1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	689a      	ldr	r2, [r3, #8]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	e006      	b.n	8001d28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	689a      	ldr	r2, [r3, #8]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001d26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d108      	bne.n	8001d42 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d3e:	605a      	str	r2, [r3, #4]
 8001d40:	e007      	b.n	8001d52 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	6812      	ldr	r2, [r2, #0]
 8001d5c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d64:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	68da      	ldr	r2, [r3, #12]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d74:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	691a      	ldr	r2, [r3, #16]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	69d9      	ldr	r1, [r3, #28]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a1a      	ldr	r2, [r3, #32]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f042 0201 	orr.w	r2, r2, #1
 8001dae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2220      	movs	r2, #32
 8001dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
	...

08001dd8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af02      	add	r7, sp, #8
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	4608      	mov	r0, r1
 8001de2:	4611      	mov	r1, r2
 8001de4:	461a      	mov	r2, r3
 8001de6:	4603      	mov	r3, r0
 8001de8:	817b      	strh	r3, [r7, #10]
 8001dea:	460b      	mov	r3, r1
 8001dec:	813b      	strh	r3, [r7, #8]
 8001dee:	4613      	mov	r3, r2
 8001df0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b20      	cmp	r3, #32
 8001dfc:	f040 80f9 	bne.w	8001ff2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e00:	6a3b      	ldr	r3, [r7, #32]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <HAL_I2C_Mem_Write+0x34>
 8001e06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d105      	bne.n	8001e18 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e12:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e0ed      	b.n	8001ff4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d101      	bne.n	8001e26 <HAL_I2C_Mem_Write+0x4e>
 8001e22:	2302      	movs	r3, #2
 8001e24:	e0e6      	b.n	8001ff4 <HAL_I2C_Mem_Write+0x21c>
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e2e:	f7ff fcb3 	bl	8001798 <HAL_GetTick>
 8001e32:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	9300      	str	r3, [sp, #0]
 8001e38:	2319      	movs	r3, #25
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e40:	68f8      	ldr	r0, [r7, #12]
 8001e42:	f000 fac3 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e0d1      	b.n	8001ff4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2221      	movs	r2, #33	@ 0x21
 8001e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2240      	movs	r2, #64	@ 0x40
 8001e5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2200      	movs	r2, #0
 8001e64:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	6a3a      	ldr	r2, [r7, #32]
 8001e6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2200      	movs	r2, #0
 8001e76:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e78:	88f8      	ldrh	r0, [r7, #6]
 8001e7a:	893a      	ldrh	r2, [r7, #8]
 8001e7c:	8979      	ldrh	r1, [r7, #10]
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	9301      	str	r3, [sp, #4]
 8001e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	4603      	mov	r3, r0
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	f000 f9d3 	bl	8002234 <I2C_RequestMemoryWrite>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d005      	beq.n	8001ea0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e0a9      	b.n	8001ff4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	2bff      	cmp	r3, #255	@ 0xff
 8001ea8:	d90e      	bls.n	8001ec8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	22ff      	movs	r2, #255	@ 0xff
 8001eae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	8979      	ldrh	r1, [r7, #10]
 8001eb8:	2300      	movs	r3, #0
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ec0:	68f8      	ldr	r0, [r7, #12]
 8001ec2:	f000 fc47 	bl	8002754 <I2C_TransferConfig>
 8001ec6:	e00f      	b.n	8001ee8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ecc:	b29a      	uxth	r2, r3
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ed6:	b2da      	uxtb	r2, r3
 8001ed8:	8979      	ldrh	r1, [r7, #10]
 8001eda:	2300      	movs	r3, #0
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ee2:	68f8      	ldr	r0, [r7, #12]
 8001ee4:	f000 fc36 	bl	8002754 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	f000 fac6 	bl	800247e <I2C_WaitOnTXISFlagUntilTimeout>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e07b      	b.n	8001ff4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f00:	781a      	ldrb	r2, [r3, #0]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0c:	1c5a      	adds	r2, r3, #1
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f24:	3b01      	subs	r3, #1
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d034      	beq.n	8001fa0 <HAL_I2C_Mem_Write+0x1c8>
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d130      	bne.n	8001fa0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f44:	2200      	movs	r2, #0
 8001f46:	2180      	movs	r1, #128	@ 0x80
 8001f48:	68f8      	ldr	r0, [r7, #12]
 8001f4a:	f000 fa3f 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e04d      	b.n	8001ff4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	2bff      	cmp	r3, #255	@ 0xff
 8001f60:	d90e      	bls.n	8001f80 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	22ff      	movs	r2, #255	@ 0xff
 8001f66:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	8979      	ldrh	r1, [r7, #10]
 8001f70:	2300      	movs	r3, #0
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f78:	68f8      	ldr	r0, [r7, #12]
 8001f7a:	f000 fbeb 	bl	8002754 <I2C_TransferConfig>
 8001f7e:	e00f      	b.n	8001fa0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	8979      	ldrh	r1, [r7, #10]
 8001f92:	2300      	movs	r3, #0
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f9a:	68f8      	ldr	r0, [r7, #12]
 8001f9c:	f000 fbda 	bl	8002754 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d19e      	bne.n	8001ee8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f000 faac 	bl	800250c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e01a      	b.n	8001ff4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6859      	ldr	r1, [r3, #4]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <HAL_I2C_Mem_Write+0x224>)
 8001fd2:	400b      	ands	r3, r1
 8001fd4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2220      	movs	r2, #32
 8001fda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e000      	b.n	8001ff4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001ff2:	2302      	movs	r3, #2
  }
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	fe00e800 	.word	0xfe00e800

08002000 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af02      	add	r7, sp, #8
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	4608      	mov	r0, r1
 800200a:	4611      	mov	r1, r2
 800200c:	461a      	mov	r2, r3
 800200e:	4603      	mov	r3, r0
 8002010:	817b      	strh	r3, [r7, #10]
 8002012:	460b      	mov	r3, r1
 8002014:	813b      	strh	r3, [r7, #8]
 8002016:	4613      	mov	r3, r2
 8002018:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b20      	cmp	r3, #32
 8002024:	f040 80fd 	bne.w	8002222 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d002      	beq.n	8002034 <HAL_I2C_Mem_Read+0x34>
 800202e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002030:	2b00      	cmp	r3, #0
 8002032:	d105      	bne.n	8002040 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800203a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0f1      	b.n	8002224 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002046:	2b01      	cmp	r3, #1
 8002048:	d101      	bne.n	800204e <HAL_I2C_Mem_Read+0x4e>
 800204a:	2302      	movs	r3, #2
 800204c:	e0ea      	b.n	8002224 <HAL_I2C_Mem_Read+0x224>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002056:	f7ff fb9f 	bl	8001798 <HAL_GetTick>
 800205a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	2319      	movs	r3, #25
 8002062:	2201      	movs	r2, #1
 8002064:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f000 f9af 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e0d5      	b.n	8002224 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2222      	movs	r2, #34	@ 0x22
 800207c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2240      	movs	r2, #64	@ 0x40
 8002084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6a3a      	ldr	r2, [r7, #32]
 8002092:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002098:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020a0:	88f8      	ldrh	r0, [r7, #6]
 80020a2:	893a      	ldrh	r2, [r7, #8]
 80020a4:	8979      	ldrh	r1, [r7, #10]
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	9301      	str	r3, [sp, #4]
 80020aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	4603      	mov	r3, r0
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f000 f913 	bl	80022dc <I2C_RequestMemoryRead>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d005      	beq.n	80020c8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e0ad      	b.n	8002224 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	2bff      	cmp	r3, #255	@ 0xff
 80020d0:	d90e      	bls.n	80020f0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2201      	movs	r2, #1
 80020d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	8979      	ldrh	r1, [r7, #10]
 80020e0:	4b52      	ldr	r3, [pc, #328]	@ (800222c <HAL_I2C_Mem_Read+0x22c>)
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f000 fb33 	bl	8002754 <I2C_TransferConfig>
 80020ee:	e00f      	b.n	8002110 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	8979      	ldrh	r1, [r7, #10]
 8002102:	4b4a      	ldr	r3, [pc, #296]	@ (800222c <HAL_I2C_Mem_Read+0x22c>)
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f000 fb22 	bl	8002754 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	9300      	str	r3, [sp, #0]
 8002114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002116:	2200      	movs	r2, #0
 8002118:	2104      	movs	r1, #4
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	f000 f956 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e07c      	b.n	8002224 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213c:	1c5a      	adds	r2, r3, #1
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002146:	3b01      	subs	r3, #1
 8002148:	b29a      	uxth	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002152:	b29b      	uxth	r3, r3
 8002154:	3b01      	subs	r3, #1
 8002156:	b29a      	uxth	r2, r3
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002160:	b29b      	uxth	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d034      	beq.n	80021d0 <HAL_I2C_Mem_Read+0x1d0>
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800216a:	2b00      	cmp	r3, #0
 800216c:	d130      	bne.n	80021d0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002174:	2200      	movs	r2, #0
 8002176:	2180      	movs	r1, #128	@ 0x80
 8002178:	68f8      	ldr	r0, [r7, #12]
 800217a:	f000 f927 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e04d      	b.n	8002224 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800218c:	b29b      	uxth	r3, r3
 800218e:	2bff      	cmp	r3, #255	@ 0xff
 8002190:	d90e      	bls.n	80021b0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2201      	movs	r2, #1
 8002196:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800219c:	b2da      	uxtb	r2, r3
 800219e:	8979      	ldrh	r1, [r7, #10]
 80021a0:	2300      	movs	r3, #0
 80021a2:	9300      	str	r3, [sp, #0]
 80021a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f000 fad3 	bl	8002754 <I2C_TransferConfig>
 80021ae:	e00f      	b.n	80021d0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021be:	b2da      	uxtb	r2, r3
 80021c0:	8979      	ldrh	r1, [r7, #10]
 80021c2:	2300      	movs	r3, #0
 80021c4:	9300      	str	r3, [sp, #0]
 80021c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f000 fac2 	bl	8002754 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d19a      	bne.n	8002110 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80021de:	68f8      	ldr	r0, [r7, #12]
 80021e0:	f000 f994 	bl	800250c <I2C_WaitOnSTOPFlagUntilTimeout>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e01a      	b.n	8002224 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2220      	movs	r2, #32
 80021f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6859      	ldr	r1, [r3, #4]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	4b0b      	ldr	r3, [pc, #44]	@ (8002230 <HAL_I2C_Mem_Read+0x230>)
 8002202:	400b      	ands	r3, r1
 8002204:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2220      	movs	r2, #32
 800220a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	e000      	b.n	8002224 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002222:	2302      	movs	r3, #2
  }
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	80002400 	.word	0x80002400
 8002230:	fe00e800 	.word	0xfe00e800

08002234 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af02      	add	r7, sp, #8
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	4608      	mov	r0, r1
 800223e:	4611      	mov	r1, r2
 8002240:	461a      	mov	r2, r3
 8002242:	4603      	mov	r3, r0
 8002244:	817b      	strh	r3, [r7, #10]
 8002246:	460b      	mov	r3, r1
 8002248:	813b      	strh	r3, [r7, #8]
 800224a:	4613      	mov	r3, r2
 800224c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800224e:	88fb      	ldrh	r3, [r7, #6]
 8002250:	b2da      	uxtb	r2, r3
 8002252:	8979      	ldrh	r1, [r7, #10]
 8002254:	4b20      	ldr	r3, [pc, #128]	@ (80022d8 <I2C_RequestMemoryWrite+0xa4>)
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f000 fa79 	bl	8002754 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002262:	69fa      	ldr	r2, [r7, #28]
 8002264:	69b9      	ldr	r1, [r7, #24]
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 f909 	bl	800247e <I2C_WaitOnTXISFlagUntilTimeout>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e02c      	b.n	80022d0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002276:	88fb      	ldrh	r3, [r7, #6]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d105      	bne.n	8002288 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800227c:	893b      	ldrh	r3, [r7, #8]
 800227e:	b2da      	uxtb	r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	629a      	str	r2, [r3, #40]	@ 0x28
 8002286:	e015      	b.n	80022b4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002288:	893b      	ldrh	r3, [r7, #8]
 800228a:	0a1b      	lsrs	r3, r3, #8
 800228c:	b29b      	uxth	r3, r3
 800228e:	b2da      	uxtb	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002296:	69fa      	ldr	r2, [r7, #28]
 8002298:	69b9      	ldr	r1, [r7, #24]
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	f000 f8ef 	bl	800247e <I2C_WaitOnTXISFlagUntilTimeout>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e012      	b.n	80022d0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022aa:	893b      	ldrh	r3, [r7, #8]
 80022ac:	b2da      	uxtb	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	2200      	movs	r2, #0
 80022bc:	2180      	movs	r1, #128	@ 0x80
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f000 f884 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	80002000 	.word	0x80002000

080022dc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af02      	add	r7, sp, #8
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	4608      	mov	r0, r1
 80022e6:	4611      	mov	r1, r2
 80022e8:	461a      	mov	r2, r3
 80022ea:	4603      	mov	r3, r0
 80022ec:	817b      	strh	r3, [r7, #10]
 80022ee:	460b      	mov	r3, r1
 80022f0:	813b      	strh	r3, [r7, #8]
 80022f2:	4613      	mov	r3, r2
 80022f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	b2da      	uxtb	r2, r3
 80022fa:	8979      	ldrh	r1, [r7, #10]
 80022fc:	4b20      	ldr	r3, [pc, #128]	@ (8002380 <I2C_RequestMemoryRead+0xa4>)
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	2300      	movs	r3, #0
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f000 fa26 	bl	8002754 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002308:	69fa      	ldr	r2, [r7, #28]
 800230a:	69b9      	ldr	r1, [r7, #24]
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f000 f8b6 	bl	800247e <I2C_WaitOnTXISFlagUntilTimeout>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e02c      	b.n	8002376 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800231c:	88fb      	ldrh	r3, [r7, #6]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d105      	bne.n	800232e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002322:	893b      	ldrh	r3, [r7, #8]
 8002324:	b2da      	uxtb	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	629a      	str	r2, [r3, #40]	@ 0x28
 800232c:	e015      	b.n	800235a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800232e:	893b      	ldrh	r3, [r7, #8]
 8002330:	0a1b      	lsrs	r3, r3, #8
 8002332:	b29b      	uxth	r3, r3
 8002334:	b2da      	uxtb	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800233c:	69fa      	ldr	r2, [r7, #28]
 800233e:	69b9      	ldr	r1, [r7, #24]
 8002340:	68f8      	ldr	r0, [r7, #12]
 8002342:	f000 f89c 	bl	800247e <I2C_WaitOnTXISFlagUntilTimeout>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e012      	b.n	8002376 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002350:	893b      	ldrh	r3, [r7, #8]
 8002352:	b2da      	uxtb	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	69bb      	ldr	r3, [r7, #24]
 8002360:	2200      	movs	r2, #0
 8002362:	2140      	movs	r1, #64	@ 0x40
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f000 f831 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e000      	b.n	8002376 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	80002000 	.word	0x80002000

08002384 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b02      	cmp	r3, #2
 8002398:	d103      	bne.n	80023a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2200      	movs	r2, #0
 80023a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	f003 0301 	and.w	r3, r3, #1
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d007      	beq.n	80023c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	699a      	ldr	r2, [r3, #24]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 0201 	orr.w	r2, r2, #1
 80023be:	619a      	str	r2, [r3, #24]
  }
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	603b      	str	r3, [r7, #0]
 80023d8:	4613      	mov	r3, r2
 80023da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023dc:	e03b      	b.n	8002456 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	6839      	ldr	r1, [r7, #0]
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f000 f8d6 	bl	8002594 <I2C_IsErrorOccurred>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e041      	b.n	8002476 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f8:	d02d      	beq.n	8002456 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023fa:	f7ff f9cd 	bl	8001798 <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	683a      	ldr	r2, [r7, #0]
 8002406:	429a      	cmp	r2, r3
 8002408:	d302      	bcc.n	8002410 <I2C_WaitOnFlagUntilTimeout+0x44>
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d122      	bne.n	8002456 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	699a      	ldr	r2, [r3, #24]
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	4013      	ands	r3, r2
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	429a      	cmp	r2, r3
 800241e:	bf0c      	ite	eq
 8002420:	2301      	moveq	r3, #1
 8002422:	2300      	movne	r3, #0
 8002424:	b2db      	uxtb	r3, r3
 8002426:	461a      	mov	r2, r3
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	429a      	cmp	r2, r3
 800242c:	d113      	bne.n	8002456 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002432:	f043 0220 	orr.w	r2, r3, #32
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2220      	movs	r2, #32
 800243e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e00f      	b.n	8002476 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	699a      	ldr	r2, [r3, #24]
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	4013      	ands	r3, r2
 8002460:	68ba      	ldr	r2, [r7, #8]
 8002462:	429a      	cmp	r2, r3
 8002464:	bf0c      	ite	eq
 8002466:	2301      	moveq	r3, #1
 8002468:	2300      	movne	r3, #0
 800246a:	b2db      	uxtb	r3, r3
 800246c:	461a      	mov	r2, r3
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	429a      	cmp	r2, r3
 8002472:	d0b4      	beq.n	80023de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b084      	sub	sp, #16
 8002482:	af00      	add	r7, sp, #0
 8002484:	60f8      	str	r0, [r7, #12]
 8002486:	60b9      	str	r1, [r7, #8]
 8002488:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800248a:	e033      	b.n	80024f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	68b9      	ldr	r1, [r7, #8]
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 f87f 	bl	8002594 <I2C_IsErrorOccurred>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e031      	b.n	8002504 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a6:	d025      	beq.n	80024f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024a8:	f7ff f976 	bl	8001798 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	68ba      	ldr	r2, [r7, #8]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d302      	bcc.n	80024be <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d11a      	bne.n	80024f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d013      	beq.n	80024f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d0:	f043 0220 	orr.w	r2, r3, #32
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2220      	movs	r2, #32
 80024dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e007      	b.n	8002504 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d1c4      	bne.n	800248c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002518:	e02f      	b.n	800257a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	68b9      	ldr	r1, [r7, #8]
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f000 f838 	bl	8002594 <I2C_IsErrorOccurred>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e02d      	b.n	800258a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800252e:	f7ff f933 	bl	8001798 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	429a      	cmp	r2, r3
 800253c:	d302      	bcc.n	8002544 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d11a      	bne.n	800257a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	f003 0320 	and.w	r3, r3, #32
 800254e:	2b20      	cmp	r3, #32
 8002550:	d013      	beq.n	800257a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002556:	f043 0220 	orr.w	r2, r3, #32
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2220      	movs	r2, #32
 8002562:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e007      	b.n	800258a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	f003 0320 	and.w	r3, r3, #32
 8002584:	2b20      	cmp	r3, #32
 8002586:	d1c8      	bne.n	800251a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08a      	sub	sp, #40	@ 0x28
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025a0:	2300      	movs	r3, #0
 80025a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	f003 0310 	and.w	r3, r3, #16
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d068      	beq.n	8002692 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2210      	movs	r2, #16
 80025c6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025c8:	e049      	b.n	800265e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d0:	d045      	beq.n	800265e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80025d2:	f7ff f8e1 	bl	8001798 <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	68ba      	ldr	r2, [r7, #8]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d302      	bcc.n	80025e8 <I2C_IsErrorOccurred+0x54>
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d13a      	bne.n	800265e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80025fa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002606:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800260a:	d121      	bne.n	8002650 <I2C_IsErrorOccurred+0xbc>
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002612:	d01d      	beq.n	8002650 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002614:	7cfb      	ldrb	r3, [r7, #19]
 8002616:	2b20      	cmp	r3, #32
 8002618:	d01a      	beq.n	8002650 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002628:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800262a:	f7ff f8b5 	bl	8001798 <HAL_GetTick>
 800262e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002630:	e00e      	b.n	8002650 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002632:	f7ff f8b1 	bl	8001798 <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b19      	cmp	r3, #25
 800263e:	d907      	bls.n	8002650 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	f043 0320 	orr.w	r3, r3, #32
 8002646:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800264e:	e006      	b.n	800265e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	f003 0320 	and.w	r3, r3, #32
 800265a:	2b20      	cmp	r3, #32
 800265c:	d1e9      	bne.n	8002632 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	f003 0320 	and.w	r3, r3, #32
 8002668:	2b20      	cmp	r3, #32
 800266a:	d003      	beq.n	8002674 <I2C_IsErrorOccurred+0xe0>
 800266c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0aa      	beq.n	80025ca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002678:	2b00      	cmp	r3, #0
 800267a:	d103      	bne.n	8002684 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2220      	movs	r2, #32
 8002682:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002684:	6a3b      	ldr	r3, [r7, #32]
 8002686:	f043 0304 	orr.w	r3, r3, #4
 800268a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00b      	beq.n	80026bc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80026a4:	6a3b      	ldr	r3, [r7, #32]
 80026a6:	f043 0301 	orr.w	r3, r3, #1
 80026aa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00b      	beq.n	80026de <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80026c6:	6a3b      	ldr	r3, [r7, #32]
 80026c8:	f043 0308 	orr.w	r3, r3, #8
 80026cc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00b      	beq.n	8002700 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80026e8:	6a3b      	ldr	r3, [r7, #32]
 80026ea:	f043 0302 	orr.w	r3, r3, #2
 80026ee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002700:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002704:	2b00      	cmp	r3, #0
 8002706:	d01c      	beq.n	8002742 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f7ff fe3b 	bl	8002384 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6859      	ldr	r1, [r3, #4]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4b0d      	ldr	r3, [pc, #52]	@ (8002750 <I2C_IsErrorOccurred+0x1bc>)
 800271a:	400b      	ands	r3, r1
 800271c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002722:	6a3b      	ldr	r3, [r7, #32]
 8002724:	431a      	orrs	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2220      	movs	r2, #32
 800272e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002742:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002746:	4618      	mov	r0, r3
 8002748:	3728      	adds	r7, #40	@ 0x28
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	fe00e800 	.word	0xfe00e800

08002754 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002754:	b480      	push	{r7}
 8002756:	b087      	sub	sp, #28
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	607b      	str	r3, [r7, #4]
 800275e:	460b      	mov	r3, r1
 8002760:	817b      	strh	r3, [r7, #10]
 8002762:	4613      	mov	r3, r2
 8002764:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002766:	897b      	ldrh	r3, [r7, #10]
 8002768:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800276c:	7a7b      	ldrb	r3, [r7, #9]
 800276e:	041b      	lsls	r3, r3, #16
 8002770:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002774:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800277a:	6a3b      	ldr	r3, [r7, #32]
 800277c:	4313      	orrs	r3, r2
 800277e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002782:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	6a3b      	ldr	r3, [r7, #32]
 800278c:	0d5b      	lsrs	r3, r3, #21
 800278e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002792:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <I2C_TransferConfig+0x60>)
 8002794:	430b      	orrs	r3, r1
 8002796:	43db      	mvns	r3, r3
 8002798:	ea02 0103 	and.w	r1, r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	697a      	ldr	r2, [r7, #20]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80027a6:	bf00      	nop
 80027a8:	371c      	adds	r7, #28
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	03ff63ff 	.word	0x03ff63ff

080027b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b20      	cmp	r3, #32
 80027cc:	d138      	bne.n	8002840 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d101      	bne.n	80027dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80027d8:	2302      	movs	r3, #2
 80027da:	e032      	b.n	8002842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2224      	movs	r2, #36	@ 0x24
 80027e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 0201 	bic.w	r2, r2, #1
 80027fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800280a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6819      	ldr	r1, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0201 	orr.w	r2, r2, #1
 800282a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2220      	movs	r2, #32
 8002830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800283c:	2300      	movs	r3, #0
 800283e:	e000      	b.n	8002842 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002840:	2302      	movs	r3, #2
  }
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800284e:	b480      	push	{r7}
 8002850:	b085      	sub	sp, #20
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
 8002856:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b20      	cmp	r3, #32
 8002862:	d139      	bne.n	80028d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800286a:	2b01      	cmp	r3, #1
 800286c:	d101      	bne.n	8002872 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800286e:	2302      	movs	r3, #2
 8002870:	e033      	b.n	80028da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2201      	movs	r2, #1
 8002876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2224      	movs	r2, #36	@ 0x24
 800287e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0201 	bic.w	r2, r2, #1
 8002890:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80028a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	021b      	lsls	r3, r3, #8
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68fa      	ldr	r2, [r7, #12]
 80028b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f042 0201 	orr.w	r2, r2, #1
 80028c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2220      	movs	r2, #32
 80028c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	e000      	b.n	80028da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80028d8:	2302      	movs	r3, #2
  }
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028f8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d102      	bne.n	800290e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	f001 b823 	b.w	8003954 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800290e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002912:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	f000 817d 	beq.w	8002c1e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002924:	4bbc      	ldr	r3, [pc, #752]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 030c 	and.w	r3, r3, #12
 800292c:	2b04      	cmp	r3, #4
 800292e:	d00c      	beq.n	800294a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002930:	4bb9      	ldr	r3, [pc, #740]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 030c 	and.w	r3, r3, #12
 8002938:	2b08      	cmp	r3, #8
 800293a:	d15c      	bne.n	80029f6 <HAL_RCC_OscConfig+0x10e>
 800293c:	4bb6      	ldr	r3, [pc, #728]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002944:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002948:	d155      	bne.n	80029f6 <HAL_RCC_OscConfig+0x10e>
 800294a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800294e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002952:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002956:	fa93 f3a3 	rbit	r3, r3
 800295a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800295e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002962:	fab3 f383 	clz	r3, r3
 8002966:	b2db      	uxtb	r3, r3
 8002968:	095b      	lsrs	r3, r3, #5
 800296a:	b2db      	uxtb	r3, r3
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2b01      	cmp	r3, #1
 8002974:	d102      	bne.n	800297c <HAL_RCC_OscConfig+0x94>
 8002976:	4ba8      	ldr	r3, [pc, #672]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	e015      	b.n	80029a8 <HAL_RCC_OscConfig+0xc0>
 800297c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002980:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002984:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002988:	fa93 f3a3 	rbit	r3, r3
 800298c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002990:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002994:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002998:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800299c:	fa93 f3a3 	rbit	r3, r3
 80029a0:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80029a4:	4b9c      	ldr	r3, [pc, #624]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 80029a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80029ac:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80029b0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80029b4:	fa92 f2a2 	rbit	r2, r2
 80029b8:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80029bc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80029c0:	fab2 f282 	clz	r2, r2
 80029c4:	b2d2      	uxtb	r2, r2
 80029c6:	f042 0220 	orr.w	r2, r2, #32
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	f002 021f 	and.w	r2, r2, #31
 80029d0:	2101      	movs	r1, #1
 80029d2:	fa01 f202 	lsl.w	r2, r1, r2
 80029d6:	4013      	ands	r3, r2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 811f 	beq.w	8002c1c <HAL_RCC_OscConfig+0x334>
 80029de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f040 8116 	bne.w	8002c1c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	f000 bfaf 	b.w	8003954 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a06:	d106      	bne.n	8002a16 <HAL_RCC_OscConfig+0x12e>
 8002a08:	4b83      	ldr	r3, [pc, #524]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a82      	ldr	r2, [pc, #520]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	e036      	b.n	8002a84 <HAL_RCC_OscConfig+0x19c>
 8002a16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d10c      	bne.n	8002a40 <HAL_RCC_OscConfig+0x158>
 8002a26:	4b7c      	ldr	r3, [pc, #496]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a7b      	ldr	r2, [pc, #492]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a30:	6013      	str	r3, [r2, #0]
 8002a32:	4b79      	ldr	r3, [pc, #484]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a78      	ldr	r2, [pc, #480]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	e021      	b.n	8002a84 <HAL_RCC_OscConfig+0x19c>
 8002a40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a50:	d10c      	bne.n	8002a6c <HAL_RCC_OscConfig+0x184>
 8002a52:	4b71      	ldr	r3, [pc, #452]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a70      	ldr	r2, [pc, #448]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a5c:	6013      	str	r3, [r2, #0]
 8002a5e:	4b6e      	ldr	r3, [pc, #440]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a6d      	ldr	r2, [pc, #436]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a68:	6013      	str	r3, [r2, #0]
 8002a6a:	e00b      	b.n	8002a84 <HAL_RCC_OscConfig+0x19c>
 8002a6c:	4b6a      	ldr	r3, [pc, #424]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a69      	ldr	r2, [pc, #420]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a76:	6013      	str	r3, [r2, #0]
 8002a78:	4b67      	ldr	r3, [pc, #412]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a66      	ldr	r2, [pc, #408]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a82:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a84:	4b64      	ldr	r3, [pc, #400]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a88:	f023 020f 	bic.w	r2, r3, #15
 8002a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	495f      	ldr	r1, [pc, #380]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d059      	beq.n	8002b62 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aae:	f7fe fe73 	bl	8001798 <HAL_GetTick>
 8002ab2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab6:	e00a      	b.n	8002ace <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ab8:	f7fe fe6e 	bl	8001798 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b64      	cmp	r3, #100	@ 0x64
 8002ac6:	d902      	bls.n	8002ace <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	f000 bf43 	b.w	8003954 <HAL_RCC_OscConfig+0x106c>
 8002ace:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ad2:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002ada:	fa93 f3a3 	rbit	r3, r3
 8002ade:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002ae2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	095b      	lsrs	r3, r3, #5
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d102      	bne.n	8002b00 <HAL_RCC_OscConfig+0x218>
 8002afa:	4b47      	ldr	r3, [pc, #284]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	e015      	b.n	8002b2c <HAL_RCC_OscConfig+0x244>
 8002b00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b04:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b08:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002b0c:	fa93 f3a3 	rbit	r3, r3
 8002b10:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002b14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b18:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002b1c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002b20:	fa93 f3a3 	rbit	r3, r3
 8002b24:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002b28:	4b3b      	ldr	r3, [pc, #236]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b30:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002b34:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002b38:	fa92 f2a2 	rbit	r2, r2
 8002b3c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002b40:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002b44:	fab2 f282 	clz	r2, r2
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	f042 0220 	orr.w	r2, r2, #32
 8002b4e:	b2d2      	uxtb	r2, r2
 8002b50:	f002 021f 	and.w	r2, r2, #31
 8002b54:	2101      	movs	r1, #1
 8002b56:	fa01 f202 	lsl.w	r2, r1, r2
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d0ab      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x1d0>
 8002b60:	e05d      	b.n	8002c1e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b62:	f7fe fe19 	bl	8001798 <HAL_GetTick>
 8002b66:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b6a:	e00a      	b.n	8002b82 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b6c:	f7fe fe14 	bl	8001798 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b64      	cmp	r3, #100	@ 0x64
 8002b7a:	d902      	bls.n	8002b82 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	f000 bee9 	b.w	8003954 <HAL_RCC_OscConfig+0x106c>
 8002b82:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b86:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002b8e:	fa93 f3a3 	rbit	r3, r3
 8002b92:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002b96:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b9a:	fab3 f383 	clz	r3, r3
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	095b      	lsrs	r3, r3, #5
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	f043 0301 	orr.w	r3, r3, #1
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d102      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x2cc>
 8002bae:	4b1a      	ldr	r3, [pc, #104]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	e015      	b.n	8002be0 <HAL_RCC_OscConfig+0x2f8>
 8002bb4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bb8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bbc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002bc0:	fa93 f3a3 	rbit	r3, r3
 8002bc4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002bc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bcc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002bd0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002bd4:	fa93 f3a3 	rbit	r3, r3
 8002bd8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002be4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002be8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002bec:	fa92 f2a2 	rbit	r2, r2
 8002bf0:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002bf4:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002bf8:	fab2 f282 	clz	r2, r2
 8002bfc:	b2d2      	uxtb	r2, r2
 8002bfe:	f042 0220 	orr.w	r2, r2, #32
 8002c02:	b2d2      	uxtb	r2, r2
 8002c04:	f002 021f 	and.w	r2, r2, #31
 8002c08:	2101      	movs	r1, #1
 8002c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c0e:	4013      	ands	r3, r2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1ab      	bne.n	8002b6c <HAL_RCC_OscConfig+0x284>
 8002c14:	e003      	b.n	8002c1e <HAL_RCC_OscConfig+0x336>
 8002c16:	bf00      	nop
 8002c18:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 817d 	beq.w	8002f2e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002c34:	4ba6      	ldr	r3, [pc, #664]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f003 030c 	and.w	r3, r3, #12
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00b      	beq.n	8002c58 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002c40:	4ba3      	ldr	r3, [pc, #652]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f003 030c 	and.w	r3, r3, #12
 8002c48:	2b08      	cmp	r3, #8
 8002c4a:	d172      	bne.n	8002d32 <HAL_RCC_OscConfig+0x44a>
 8002c4c:	4ba0      	ldr	r3, [pc, #640]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d16c      	bne.n	8002d32 <HAL_RCC_OscConfig+0x44a>
 8002c58:	2302      	movs	r3, #2
 8002c5a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c5e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002c62:	fa93 f3a3 	rbit	r3, r3
 8002c66:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002c6a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c6e:	fab3 f383 	clz	r3, r3
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	095b      	lsrs	r3, r3, #5
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	f043 0301 	orr.w	r3, r3, #1
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d102      	bne.n	8002c88 <HAL_RCC_OscConfig+0x3a0>
 8002c82:	4b93      	ldr	r3, [pc, #588]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	e013      	b.n	8002cb0 <HAL_RCC_OscConfig+0x3c8>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002c92:	fa93 f3a3 	rbit	r3, r3
 8002c96:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002ca0:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002ca4:	fa93 f3a3 	rbit	r3, r3
 8002ca8:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002cac:	4b88      	ldr	r3, [pc, #544]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002cb6:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002cba:	fa92 f2a2 	rbit	r2, r2
 8002cbe:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002cc2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002cc6:	fab2 f282 	clz	r2, r2
 8002cca:	b2d2      	uxtb	r2, r2
 8002ccc:	f042 0220 	orr.w	r2, r2, #32
 8002cd0:	b2d2      	uxtb	r2, r2
 8002cd2:	f002 021f 	and.w	r2, r2, #31
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8002cdc:	4013      	ands	r3, r2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00a      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x410>
 8002ce2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d002      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	f000 be2e 	b.w	8003954 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cf8:	4b75      	ldr	r3, [pc, #468]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	21f8      	movs	r1, #248	@ 0xf8
 8002d0e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d12:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002d16:	fa91 f1a1 	rbit	r1, r1
 8002d1a:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002d1e:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002d22:	fab1 f181 	clz	r1, r1
 8002d26:	b2c9      	uxtb	r1, r1
 8002d28:	408b      	lsls	r3, r1
 8002d2a:	4969      	ldr	r1, [pc, #420]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d30:	e0fd      	b.n	8002f2e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d36:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f000 8088 	beq.w	8002e54 <HAL_RCC_OscConfig+0x56c>
 8002d44:	2301      	movs	r3, #1
 8002d46:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002d4e:	fa93 f3a3 	rbit	r3, r3
 8002d52:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002d56:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d5a:	fab3 f383 	clz	r3, r3
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002d64:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d70:	f7fe fd12 	bl	8001798 <HAL_GetTick>
 8002d74:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d78:	e00a      	b.n	8002d90 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d7a:	f7fe fd0d 	bl	8001798 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d902      	bls.n	8002d90 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	f000 bde2 	b.w	8003954 <HAL_RCC_OscConfig+0x106c>
 8002d90:	2302      	movs	r3, #2
 8002d92:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002d9a:	fa93 f3a3 	rbit	r3, r3
 8002d9e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002da2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da6:	fab3 f383 	clz	r3, r3
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	095b      	lsrs	r3, r3, #5
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	f043 0301 	orr.w	r3, r3, #1
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d102      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x4d8>
 8002dba:	4b45      	ldr	r3, [pc, #276]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	e013      	b.n	8002de8 <HAL_RCC_OscConfig+0x500>
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002dca:	fa93 f3a3 	rbit	r3, r3
 8002dce:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002dd8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002ddc:	fa93 f3a3 	rbit	r3, r3
 8002de0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002de4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de8:	2202      	movs	r2, #2
 8002dea:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002dee:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002df2:	fa92 f2a2 	rbit	r2, r2
 8002df6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002dfa:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002dfe:	fab2 f282 	clz	r2, r2
 8002e02:	b2d2      	uxtb	r2, r2
 8002e04:	f042 0220 	orr.w	r2, r2, #32
 8002e08:	b2d2      	uxtb	r2, r2
 8002e0a:	f002 021f 	and.w	r2, r2, #31
 8002e0e:	2101      	movs	r1, #1
 8002e10:	fa01 f202 	lsl.w	r2, r1, r2
 8002e14:	4013      	ands	r3, r2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d0af      	beq.n	8002d7a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e1a:	4b2d      	ldr	r3, [pc, #180]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	21f8      	movs	r1, #248	@ 0xf8
 8002e30:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e34:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002e38:	fa91 f1a1 	rbit	r1, r1
 8002e3c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002e40:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002e44:	fab1 f181 	clz	r1, r1
 8002e48:	b2c9      	uxtb	r1, r1
 8002e4a:	408b      	lsls	r3, r1
 8002e4c:	4920      	ldr	r1, [pc, #128]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	600b      	str	r3, [r1, #0]
 8002e52:	e06c      	b.n	8002f2e <HAL_RCC_OscConfig+0x646>
 8002e54:	2301      	movs	r3, #1
 8002e56:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002e5e:	fa93 f3a3 	rbit	r3, r3
 8002e62:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002e66:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e6a:	fab3 f383 	clz	r3, r3
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e74:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e80:	f7fe fc8a 	bl	8001798 <HAL_GetTick>
 8002e84:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e88:	e00a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e8a:	f7fe fc85 	bl	8001798 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d902      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	f000 bd5a 	b.w	8003954 <HAL_RCC_OscConfig+0x106c>
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002eaa:	fa93 f3a3 	rbit	r3, r3
 8002eae:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002eb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eb6:	fab3 f383 	clz	r3, r3
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	095b      	lsrs	r3, r3, #5
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d104      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x5ec>
 8002eca:	4b01      	ldr	r3, [pc, #4]	@ (8002ed0 <HAL_RCC_OscConfig+0x5e8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	e015      	b.n	8002efc <HAL_RCC_OscConfig+0x614>
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eda:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002ede:	fa93 f3a3 	rbit	r3, r3
 8002ee2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002eec:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002ef0:	fa93 f3a3 	rbit	r3, r3
 8002ef4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002ef8:	4bc8      	ldr	r3, [pc, #800]	@ (800321c <HAL_RCC_OscConfig+0x934>)
 8002efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efc:	2202      	movs	r2, #2
 8002efe:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002f02:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002f06:	fa92 f2a2 	rbit	r2, r2
 8002f0a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002f0e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002f12:	fab2 f282 	clz	r2, r2
 8002f16:	b2d2      	uxtb	r2, r2
 8002f18:	f042 0220 	orr.w	r2, r2, #32
 8002f1c:	b2d2      	uxtb	r2, r2
 8002f1e:	f002 021f 	and.w	r2, r2, #31
 8002f22:	2101      	movs	r1, #1
 8002f24:	fa01 f202 	lsl.w	r2, r1, r2
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1ad      	bne.n	8002e8a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0308 	and.w	r3, r3, #8
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	f000 8110 	beq.w	8003164 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d079      	beq.n	8003048 <HAL_RCC_OscConfig+0x760>
 8002f54:	2301      	movs	r3, #1
 8002f56:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002f5e:	fa93 f3a3 	rbit	r3, r3
 8002f62:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002f66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f6a:	fab3 f383 	clz	r3, r3
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	461a      	mov	r2, r3
 8002f72:	4bab      	ldr	r3, [pc, #684]	@ (8003220 <HAL_RCC_OscConfig+0x938>)
 8002f74:	4413      	add	r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	461a      	mov	r2, r3
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f7e:	f7fe fc0b 	bl	8001798 <HAL_GetTick>
 8002f82:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f86:	e00a      	b.n	8002f9e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f88:	f7fe fc06 	bl	8001798 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d902      	bls.n	8002f9e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	f000 bcdb 	b.w	8003954 <HAL_RCC_OscConfig+0x106c>
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002fa8:	fa93 f3a3 	rbit	r3, r3
 8002fac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002fb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fb4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002fb8:	2202      	movs	r2, #2
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	fa93 f2a3 	rbit	r2, r3
 8002fca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002fdc:	2202      	movs	r2, #2
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	fa93 f2a3 	rbit	r2, r3
 8002fee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002ff6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ff8:	4b88      	ldr	r3, [pc, #544]	@ (800321c <HAL_RCC_OscConfig+0x934>)
 8002ffa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ffc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003000:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003004:	2102      	movs	r1, #2
 8003006:	6019      	str	r1, [r3, #0]
 8003008:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800300c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	fa93 f1a3 	rbit	r1, r3
 8003016:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800301a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800301e:	6019      	str	r1, [r3, #0]
  return result;
 8003020:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003024:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	fab3 f383 	clz	r3, r3
 800302e:	b2db      	uxtb	r3, r3
 8003030:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003034:	b2db      	uxtb	r3, r3
 8003036:	f003 031f 	and.w	r3, r3, #31
 800303a:	2101      	movs	r1, #1
 800303c:	fa01 f303 	lsl.w	r3, r1, r3
 8003040:	4013      	ands	r3, r2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0a0      	beq.n	8002f88 <HAL_RCC_OscConfig+0x6a0>
 8003046:	e08d      	b.n	8003164 <HAL_RCC_OscConfig+0x87c>
 8003048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800304c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003050:	2201      	movs	r2, #1
 8003052:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003054:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003058:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	fa93 f2a3 	rbit	r2, r3
 8003062:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003066:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800306a:	601a      	str	r2, [r3, #0]
  return result;
 800306c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003070:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003074:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003076:	fab3 f383 	clz	r3, r3
 800307a:	b2db      	uxtb	r3, r3
 800307c:	461a      	mov	r2, r3
 800307e:	4b68      	ldr	r3, [pc, #416]	@ (8003220 <HAL_RCC_OscConfig+0x938>)
 8003080:	4413      	add	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	461a      	mov	r2, r3
 8003086:	2300      	movs	r3, #0
 8003088:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800308a:	f7fe fb85 	bl	8001798 <HAL_GetTick>
 800308e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003092:	e00a      	b.n	80030aa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003094:	f7fe fb80 	bl	8001798 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d902      	bls.n	80030aa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	f000 bc55 	b.w	8003954 <HAL_RCC_OscConfig+0x106c>
 80030aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ae:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80030b2:	2202      	movs	r2, #2
 80030b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ba:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	fa93 f2a3 	rbit	r2, r3
 80030c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030c8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80030d6:	2202      	movs	r2, #2
 80030d8:	601a      	str	r2, [r3, #0]
 80030da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030de:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	fa93 f2a3 	rbit	r2, r3
 80030e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80030fa:	2202      	movs	r2, #2
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003102:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	fa93 f2a3 	rbit	r2, r3
 800310c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003110:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003114:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003116:	4b41      	ldr	r3, [pc, #260]	@ (800321c <HAL_RCC_OscConfig+0x934>)
 8003118:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800311a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800311e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003122:	2102      	movs	r1, #2
 8003124:	6019      	str	r1, [r3, #0]
 8003126:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	fa93 f1a3 	rbit	r1, r3
 8003134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003138:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800313c:	6019      	str	r1, [r3, #0]
  return result;
 800313e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003142:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	fab3 f383 	clz	r3, r3
 800314c:	b2db      	uxtb	r3, r3
 800314e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003152:	b2db      	uxtb	r3, r3
 8003154:	f003 031f 	and.w	r3, r3, #31
 8003158:	2101      	movs	r1, #1
 800315a:	fa01 f303 	lsl.w	r3, r1, r3
 800315e:	4013      	ands	r3, r2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d197      	bne.n	8003094 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003164:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003168:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 81a1 	beq.w	80034bc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800317a:	2300      	movs	r3, #0
 800317c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003180:	4b26      	ldr	r3, [pc, #152]	@ (800321c <HAL_RCC_OscConfig+0x934>)
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d116      	bne.n	80031ba <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800318c:	4b23      	ldr	r3, [pc, #140]	@ (800321c <HAL_RCC_OscConfig+0x934>)
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	4a22      	ldr	r2, [pc, #136]	@ (800321c <HAL_RCC_OscConfig+0x934>)
 8003192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003196:	61d3      	str	r3, [r2, #28]
 8003198:	4b20      	ldr	r3, [pc, #128]	@ (800321c <HAL_RCC_OscConfig+0x934>)
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80031a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ae:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80031b2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80031b4:	2301      	movs	r3, #1
 80031b6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003224 <HAL_RCC_OscConfig+0x93c>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d11a      	bne.n	80031fc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031c6:	4b17      	ldr	r3, [pc, #92]	@ (8003224 <HAL_RCC_OscConfig+0x93c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a16      	ldr	r2, [pc, #88]	@ (8003224 <HAL_RCC_OscConfig+0x93c>)
 80031cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031d2:	f7fe fae1 	bl	8001798 <HAL_GetTick>
 80031d6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031da:	e009      	b.n	80031f0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031dc:	f7fe fadc 	bl	8001798 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	2b64      	cmp	r3, #100	@ 0x64
 80031ea:	d901      	bls.n	80031f0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80031ec:	2303      	movs	r3, #3
 80031ee:	e3b1      	b.n	8003954 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003224 <HAL_RCC_OscConfig+0x93c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d0ef      	beq.n	80031dc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003200:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d10d      	bne.n	8003228 <HAL_RCC_OscConfig+0x940>
 800320c:	4b03      	ldr	r3, [pc, #12]	@ (800321c <HAL_RCC_OscConfig+0x934>)
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	4a02      	ldr	r2, [pc, #8]	@ (800321c <HAL_RCC_OscConfig+0x934>)
 8003212:	f043 0301 	orr.w	r3, r3, #1
 8003216:	6213      	str	r3, [r2, #32]
 8003218:	e03c      	b.n	8003294 <HAL_RCC_OscConfig+0x9ac>
 800321a:	bf00      	nop
 800321c:	40021000 	.word	0x40021000
 8003220:	10908120 	.word	0x10908120
 8003224:	40007000 	.word	0x40007000
 8003228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800322c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10c      	bne.n	8003252 <HAL_RCC_OscConfig+0x96a>
 8003238:	4bc1      	ldr	r3, [pc, #772]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	4ac0      	ldr	r2, [pc, #768]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 800323e:	f023 0301 	bic.w	r3, r3, #1
 8003242:	6213      	str	r3, [r2, #32]
 8003244:	4bbe      	ldr	r3, [pc, #760]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	4abd      	ldr	r2, [pc, #756]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 800324a:	f023 0304 	bic.w	r3, r3, #4
 800324e:	6213      	str	r3, [r2, #32]
 8003250:	e020      	b.n	8003294 <HAL_RCC_OscConfig+0x9ac>
 8003252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003256:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	2b05      	cmp	r3, #5
 8003260:	d10c      	bne.n	800327c <HAL_RCC_OscConfig+0x994>
 8003262:	4bb7      	ldr	r3, [pc, #732]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	4ab6      	ldr	r2, [pc, #728]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 8003268:	f043 0304 	orr.w	r3, r3, #4
 800326c:	6213      	str	r3, [r2, #32]
 800326e:	4bb4      	ldr	r3, [pc, #720]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	4ab3      	ldr	r2, [pc, #716]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 8003274:	f043 0301 	orr.w	r3, r3, #1
 8003278:	6213      	str	r3, [r2, #32]
 800327a:	e00b      	b.n	8003294 <HAL_RCC_OscConfig+0x9ac>
 800327c:	4bb0      	ldr	r3, [pc, #704]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	4aaf      	ldr	r2, [pc, #700]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 8003282:	f023 0301 	bic.w	r3, r3, #1
 8003286:	6213      	str	r3, [r2, #32]
 8003288:	4bad      	ldr	r3, [pc, #692]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	4aac      	ldr	r2, [pc, #688]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 800328e:	f023 0304 	bic.w	r3, r3, #4
 8003292:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003298:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f000 8081 	beq.w	80033a8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a6:	f7fe fa77 	bl	8001798 <HAL_GetTick>
 80032aa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ae:	e00b      	b.n	80032c8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032b0:	f7fe fa72 	bl	8001798 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e345      	b.n	8003954 <HAL_RCC_OscConfig+0x106c>
 80032c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032cc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80032d0:	2202      	movs	r2, #2
 80032d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	fa93 f2a3 	rbit	r2, r3
 80032e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80032f4:	2202      	movs	r2, #2
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032fc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	fa93 f2a3 	rbit	r2, r3
 8003306:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800330a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800330e:	601a      	str	r2, [r3, #0]
  return result;
 8003310:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003314:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003318:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800331a:	fab3 f383 	clz	r3, r3
 800331e:	b2db      	uxtb	r3, r3
 8003320:	095b      	lsrs	r3, r3, #5
 8003322:	b2db      	uxtb	r3, r3
 8003324:	f043 0302 	orr.w	r3, r3, #2
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d102      	bne.n	8003334 <HAL_RCC_OscConfig+0xa4c>
 800332e:	4b84      	ldr	r3, [pc, #528]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	e013      	b.n	800335c <HAL_RCC_OscConfig+0xa74>
 8003334:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003338:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800333c:	2202      	movs	r2, #2
 800333e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003340:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003344:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	fa93 f2a3 	rbit	r2, r3
 800334e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003352:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	4b79      	ldr	r3, [pc, #484]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 800335a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003360:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003364:	2102      	movs	r1, #2
 8003366:	6011      	str	r1, [r2, #0]
 8003368:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800336c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003370:	6812      	ldr	r2, [r2, #0]
 8003372:	fa92 f1a2 	rbit	r1, r2
 8003376:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800337a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800337e:	6011      	str	r1, [r2, #0]
  return result;
 8003380:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003384:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003388:	6812      	ldr	r2, [r2, #0]
 800338a:	fab2 f282 	clz	r2, r2
 800338e:	b2d2      	uxtb	r2, r2
 8003390:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003394:	b2d2      	uxtb	r2, r2
 8003396:	f002 021f 	and.w	r2, r2, #31
 800339a:	2101      	movs	r1, #1
 800339c:	fa01 f202 	lsl.w	r2, r1, r2
 80033a0:	4013      	ands	r3, r2
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d084      	beq.n	80032b0 <HAL_RCC_OscConfig+0x9c8>
 80033a6:	e07f      	b.n	80034a8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a8:	f7fe f9f6 	bl	8001798 <HAL_GetTick>
 80033ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033b0:	e00b      	b.n	80033ca <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033b2:	f7fe f9f1 	bl	8001798 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d901      	bls.n	80033ca <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e2c4      	b.n	8003954 <HAL_RCC_OscConfig+0x106c>
 80033ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033ce:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80033d2:	2202      	movs	r2, #2
 80033d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033da:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	fa93 f2a3 	rbit	r2, r3
 80033e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033e8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80033f6:	2202      	movs	r2, #2
 80033f8:	601a      	str	r2, [r3, #0]
 80033fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033fe:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	fa93 f2a3 	rbit	r2, r3
 8003408:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800340c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003410:	601a      	str	r2, [r3, #0]
  return result;
 8003412:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003416:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800341a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800341c:	fab3 f383 	clz	r3, r3
 8003420:	b2db      	uxtb	r3, r3
 8003422:	095b      	lsrs	r3, r3, #5
 8003424:	b2db      	uxtb	r3, r3
 8003426:	f043 0302 	orr.w	r3, r3, #2
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d102      	bne.n	8003436 <HAL_RCC_OscConfig+0xb4e>
 8003430:	4b43      	ldr	r3, [pc, #268]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 8003432:	6a1b      	ldr	r3, [r3, #32]
 8003434:	e013      	b.n	800345e <HAL_RCC_OscConfig+0xb76>
 8003436:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800343a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800343e:	2202      	movs	r2, #2
 8003440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003442:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003446:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	fa93 f2a3 	rbit	r2, r3
 8003450:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003454:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	4b39      	ldr	r3, [pc, #228]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 800345c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003462:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003466:	2102      	movs	r1, #2
 8003468:	6011      	str	r1, [r2, #0]
 800346a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800346e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003472:	6812      	ldr	r2, [r2, #0]
 8003474:	fa92 f1a2 	rbit	r1, r2
 8003478:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800347c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003480:	6011      	str	r1, [r2, #0]
  return result;
 8003482:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003486:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800348a:	6812      	ldr	r2, [r2, #0]
 800348c:	fab2 f282 	clz	r2, r2
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003496:	b2d2      	uxtb	r2, r2
 8003498:	f002 021f 	and.w	r2, r2, #31
 800349c:	2101      	movs	r1, #1
 800349e:	fa01 f202 	lsl.w	r2, r1, r2
 80034a2:	4013      	ands	r3, r2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d184      	bne.n	80033b2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034a8:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d105      	bne.n	80034bc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034b0:	4b23      	ldr	r3, [pc, #140]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 80034b2:	69db      	ldr	r3, [r3, #28]
 80034b4:	4a22      	ldr	r2, [pc, #136]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 80034b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034ba:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	69db      	ldr	r3, [r3, #28]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 8242 	beq.w	8003952 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003540 <HAL_RCC_OscConfig+0xc58>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 030c 	and.w	r3, r3, #12
 80034d6:	2b08      	cmp	r3, #8
 80034d8:	f000 8213 	beq.w	8003902 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	69db      	ldr	r3, [r3, #28]
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	f040 8162 	bne.w	80037b2 <HAL_RCC_OscConfig+0xeca>
 80034ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80034f6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80034fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003500:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	fa93 f2a3 	rbit	r2, r3
 800350a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800350e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003512:	601a      	str	r2, [r3, #0]
  return result;
 8003514:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003518:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800351c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800351e:	fab3 f383 	clz	r3, r3
 8003522:	b2db      	uxtb	r3, r3
 8003524:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003528:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	461a      	mov	r2, r3
 8003530:	2300      	movs	r3, #0
 8003532:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003534:	f7fe f930 	bl	8001798 <HAL_GetTick>
 8003538:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800353c:	e00c      	b.n	8003558 <HAL_RCC_OscConfig+0xc70>
 800353e:	bf00      	nop
 8003540:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003544:	f7fe f928 	bl	8001798 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d901      	bls.n	8003558 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e1fd      	b.n	8003954 <HAL_RCC_OscConfig+0x106c>
 8003558:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800355c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003560:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003564:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003566:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800356a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	fa93 f2a3 	rbit	r2, r3
 8003574:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003578:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800357c:	601a      	str	r2, [r3, #0]
  return result;
 800357e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003582:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003586:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003588:	fab3 f383 	clz	r3, r3
 800358c:	b2db      	uxtb	r3, r3
 800358e:	095b      	lsrs	r3, r3, #5
 8003590:	b2db      	uxtb	r3, r3
 8003592:	f043 0301 	orr.w	r3, r3, #1
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b01      	cmp	r3, #1
 800359a:	d102      	bne.n	80035a2 <HAL_RCC_OscConfig+0xcba>
 800359c:	4bb0      	ldr	r3, [pc, #704]	@ (8003860 <HAL_RCC_OscConfig+0xf78>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	e027      	b.n	80035f2 <HAL_RCC_OscConfig+0xd0a>
 80035a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80035aa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	fa93 f2a3 	rbit	r2, r3
 80035be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80035c6:	601a      	str	r2, [r3, #0]
 80035c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035cc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80035d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035d4:	601a      	str	r2, [r3, #0]
 80035d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035da:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	fa93 f2a3 	rbit	r2, r3
 80035e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035e8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80035ec:	601a      	str	r2, [r3, #0]
 80035ee:	4b9c      	ldr	r3, [pc, #624]	@ (8003860 <HAL_RCC_OscConfig+0xf78>)
 80035f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035f6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80035fa:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80035fe:	6011      	str	r1, [r2, #0]
 8003600:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003604:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003608:	6812      	ldr	r2, [r2, #0]
 800360a:	fa92 f1a2 	rbit	r1, r2
 800360e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003612:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003616:	6011      	str	r1, [r2, #0]
  return result;
 8003618:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800361c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003620:	6812      	ldr	r2, [r2, #0]
 8003622:	fab2 f282 	clz	r2, r2
 8003626:	b2d2      	uxtb	r2, r2
 8003628:	f042 0220 	orr.w	r2, r2, #32
 800362c:	b2d2      	uxtb	r2, r2
 800362e:	f002 021f 	and.w	r2, r2, #31
 8003632:	2101      	movs	r1, #1
 8003634:	fa01 f202 	lsl.w	r2, r1, r2
 8003638:	4013      	ands	r3, r2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d182      	bne.n	8003544 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800363e:	4b88      	ldr	r3, [pc, #544]	@ (8003860 <HAL_RCC_OscConfig+0xf78>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003646:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800364a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003652:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003656:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	430b      	orrs	r3, r1
 8003660:	497f      	ldr	r1, [pc, #508]	@ (8003860 <HAL_RCC_OscConfig+0xf78>)
 8003662:	4313      	orrs	r3, r2
 8003664:	604b      	str	r3, [r1, #4]
 8003666:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800366a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800366e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003672:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003674:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003678:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	fa93 f2a3 	rbit	r2, r3
 8003682:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003686:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800368a:	601a      	str	r2, [r3, #0]
  return result;
 800368c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003690:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003694:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003696:	fab3 f383 	clz	r3, r3
 800369a:	b2db      	uxtb	r3, r3
 800369c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80036a0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	461a      	mov	r2, r3
 80036a8:	2301      	movs	r3, #1
 80036aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ac:	f7fe f874 	bl	8001798 <HAL_GetTick>
 80036b0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036b4:	e009      	b.n	80036ca <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036b6:	f7fe f86f 	bl	8001798 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e144      	b.n	8003954 <HAL_RCC_OscConfig+0x106c>
 80036ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ce:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80036d2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036dc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	fa93 f2a3 	rbit	r2, r3
 80036e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ea:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80036ee:	601a      	str	r2, [r3, #0]
  return result;
 80036f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80036f8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036fa:	fab3 f383 	clz	r3, r3
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	095b      	lsrs	r3, r3, #5
 8003702:	b2db      	uxtb	r3, r3
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b01      	cmp	r3, #1
 800370c:	d102      	bne.n	8003714 <HAL_RCC_OscConfig+0xe2c>
 800370e:	4b54      	ldr	r3, [pc, #336]	@ (8003860 <HAL_RCC_OscConfig+0xf78>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	e027      	b.n	8003764 <HAL_RCC_OscConfig+0xe7c>
 8003714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003718:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800371c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003720:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003722:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003726:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	fa93 f2a3 	rbit	r2, r3
 8003730:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003734:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800373e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003742:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	fa93 f2a3 	rbit	r2, r3
 8003756:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800375a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	4b3f      	ldr	r3, [pc, #252]	@ (8003860 <HAL_RCC_OscConfig+0xf78>)
 8003762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003764:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003768:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800376c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003770:	6011      	str	r1, [r2, #0]
 8003772:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003776:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	fa92 f1a2 	rbit	r1, r2
 8003780:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003784:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003788:	6011      	str	r1, [r2, #0]
  return result;
 800378a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800378e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003792:	6812      	ldr	r2, [r2, #0]
 8003794:	fab2 f282 	clz	r2, r2
 8003798:	b2d2      	uxtb	r2, r2
 800379a:	f042 0220 	orr.w	r2, r2, #32
 800379e:	b2d2      	uxtb	r2, r2
 80037a0:	f002 021f 	and.w	r2, r2, #31
 80037a4:	2101      	movs	r1, #1
 80037a6:	fa01 f202 	lsl.w	r2, r1, r2
 80037aa:	4013      	ands	r3, r2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d082      	beq.n	80036b6 <HAL_RCC_OscConfig+0xdce>
 80037b0:	e0cf      	b.n	8003952 <HAL_RCC_OscConfig+0x106a>
 80037b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80037ba:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80037be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037c4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	fa93 f2a3 	rbit	r2, r3
 80037ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037d2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80037d6:	601a      	str	r2, [r3, #0]
  return result;
 80037d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037dc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80037e0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037e2:	fab3 f383 	clz	r3, r3
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80037ec:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	461a      	mov	r2, r3
 80037f4:	2300      	movs	r3, #0
 80037f6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f8:	f7fd ffce 	bl	8001798 <HAL_GetTick>
 80037fc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003800:	e009      	b.n	8003816 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003802:	f7fd ffc9 	bl	8001798 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e09e      	b.n	8003954 <HAL_RCC_OscConfig+0x106c>
 8003816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800381a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800381e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003822:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003828:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	fa93 f2a3 	rbit	r2, r3
 8003832:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003836:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800383a:	601a      	str	r2, [r3, #0]
  return result;
 800383c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003840:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003844:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003846:	fab3 f383 	clz	r3, r3
 800384a:	b2db      	uxtb	r3, r3
 800384c:	095b      	lsrs	r3, r3, #5
 800384e:	b2db      	uxtb	r3, r3
 8003850:	f043 0301 	orr.w	r3, r3, #1
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b01      	cmp	r3, #1
 8003858:	d104      	bne.n	8003864 <HAL_RCC_OscConfig+0xf7c>
 800385a:	4b01      	ldr	r3, [pc, #4]	@ (8003860 <HAL_RCC_OscConfig+0xf78>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	e029      	b.n	80038b4 <HAL_RCC_OscConfig+0xfcc>
 8003860:	40021000 	.word	0x40021000
 8003864:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003868:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800386c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003870:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003872:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003876:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	fa93 f2a3 	rbit	r2, r3
 8003880:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003884:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800388e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003892:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800389c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	fa93 f2a3 	rbit	r2, r3
 80038a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038aa:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003960 <HAL_RCC_OscConfig+0x1078>)
 80038b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038b8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80038bc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80038c0:	6011      	str	r1, [r2, #0]
 80038c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038c6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80038ca:	6812      	ldr	r2, [r2, #0]
 80038cc:	fa92 f1a2 	rbit	r1, r2
 80038d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038d4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80038d8:	6011      	str	r1, [r2, #0]
  return result;
 80038da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038de:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80038e2:	6812      	ldr	r2, [r2, #0]
 80038e4:	fab2 f282 	clz	r2, r2
 80038e8:	b2d2      	uxtb	r2, r2
 80038ea:	f042 0220 	orr.w	r2, r2, #32
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	f002 021f 	and.w	r2, r2, #31
 80038f4:	2101      	movs	r1, #1
 80038f6:	fa01 f202 	lsl.w	r2, r1, r2
 80038fa:	4013      	ands	r3, r2
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d180      	bne.n	8003802 <HAL_RCC_OscConfig+0xf1a>
 8003900:	e027      	b.n	8003952 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003906:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d101      	bne.n	8003916 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e01e      	b.n	8003954 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003916:	4b12      	ldr	r3, [pc, #72]	@ (8003960 <HAL_RCC_OscConfig+0x1078>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800391e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003922:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003926:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800392a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	429a      	cmp	r2, r3
 8003934:	d10b      	bne.n	800394e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003936:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800393a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800393e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003942:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800394a:	429a      	cmp	r2, r3
 800394c:	d001      	beq.n	8003952 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e000      	b.n	8003954 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	40021000 	.word	0x40021000

08003964 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b09e      	sub	sp, #120	@ 0x78
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800396e:	2300      	movs	r3, #0
 8003970:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e162      	b.n	8003c42 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800397c:	4b90      	ldr	r3, [pc, #576]	@ (8003bc0 <HAL_RCC_ClockConfig+0x25c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	683a      	ldr	r2, [r7, #0]
 8003986:	429a      	cmp	r2, r3
 8003988:	d910      	bls.n	80039ac <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800398a:	4b8d      	ldr	r3, [pc, #564]	@ (8003bc0 <HAL_RCC_ClockConfig+0x25c>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f023 0207 	bic.w	r2, r3, #7
 8003992:	498b      	ldr	r1, [pc, #556]	@ (8003bc0 <HAL_RCC_ClockConfig+0x25c>)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	4313      	orrs	r3, r2
 8003998:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800399a:	4b89      	ldr	r3, [pc, #548]	@ (8003bc0 <HAL_RCC_ClockConfig+0x25c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0307 	and.w	r3, r3, #7
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d001      	beq.n	80039ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e14a      	b.n	8003c42 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d008      	beq.n	80039ca <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039b8:	4b82      	ldr	r3, [pc, #520]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	497f      	ldr	r1, [pc, #508]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f000 80dc 	beq.w	8003b90 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d13c      	bne.n	8003a5a <HAL_RCC_ClockConfig+0xf6>
 80039e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039e4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039e8:	fa93 f3a3 	rbit	r3, r3
 80039ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80039ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f0:	fab3 f383 	clz	r3, r3
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	095b      	lsrs	r3, r3, #5
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	f043 0301 	orr.w	r3, r3, #1
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d102      	bne.n	8003a0a <HAL_RCC_ClockConfig+0xa6>
 8003a04:	4b6f      	ldr	r3, [pc, #444]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	e00f      	b.n	8003a2a <HAL_RCC_ClockConfig+0xc6>
 8003a0a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a0e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a12:	fa93 f3a3 	rbit	r3, r3
 8003a16:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a18:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a20:	fa93 f3a3 	rbit	r3, r3
 8003a24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a26:	4b67      	ldr	r3, [pc, #412]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 8003a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003a2e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003a30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a32:	fa92 f2a2 	rbit	r2, r2
 8003a36:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003a38:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003a3a:	fab2 f282 	clz	r2, r2
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	f042 0220 	orr.w	r2, r2, #32
 8003a44:	b2d2      	uxtb	r2, r2
 8003a46:	f002 021f 	and.w	r2, r2, #31
 8003a4a:	2101      	movs	r1, #1
 8003a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a50:	4013      	ands	r3, r2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d17b      	bne.n	8003b4e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e0f3      	b.n	8003c42 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d13c      	bne.n	8003adc <HAL_RCC_ClockConfig+0x178>
 8003a62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a66:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a6a:	fa93 f3a3 	rbit	r3, r3
 8003a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003a70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a72:	fab3 f383 	clz	r3, r3
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	095b      	lsrs	r3, r3, #5
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d102      	bne.n	8003a8c <HAL_RCC_ClockConfig+0x128>
 8003a86:	4b4f      	ldr	r3, [pc, #316]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	e00f      	b.n	8003aac <HAL_RCC_ClockConfig+0x148>
 8003a8c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a90:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a94:	fa93 f3a3 	rbit	r3, r3
 8003a98:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a9a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003aa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aa2:	fa93 f3a3 	rbit	r3, r3
 8003aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003aa8:	4b46      	ldr	r3, [pc, #280]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ab0:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003ab2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ab4:	fa92 f2a2 	rbit	r2, r2
 8003ab8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003aba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003abc:	fab2 f282 	clz	r2, r2
 8003ac0:	b2d2      	uxtb	r2, r2
 8003ac2:	f042 0220 	orr.w	r2, r2, #32
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	f002 021f 	and.w	r2, r2, #31
 8003acc:	2101      	movs	r1, #1
 8003ace:	fa01 f202 	lsl.w	r2, r1, r2
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d13a      	bne.n	8003b4e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e0b2      	b.n	8003c42 <HAL_RCC_ClockConfig+0x2de>
 8003adc:	2302      	movs	r3, #2
 8003ade:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae2:	fa93 f3a3 	rbit	r3, r3
 8003ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aea:	fab3 f383 	clz	r3, r3
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	095b      	lsrs	r3, r3, #5
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	f043 0301 	orr.w	r3, r3, #1
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d102      	bne.n	8003b04 <HAL_RCC_ClockConfig+0x1a0>
 8003afe:	4b31      	ldr	r3, [pc, #196]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	e00d      	b.n	8003b20 <HAL_RCC_ClockConfig+0x1bc>
 8003b04:	2302      	movs	r3, #2
 8003b06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b0a:	fa93 f3a3 	rbit	r3, r3
 8003b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b10:	2302      	movs	r3, #2
 8003b12:	623b      	str	r3, [r7, #32]
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	fa93 f3a3 	rbit	r3, r3
 8003b1a:	61fb      	str	r3, [r7, #28]
 8003b1c:	4b29      	ldr	r3, [pc, #164]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b20:	2202      	movs	r2, #2
 8003b22:	61ba      	str	r2, [r7, #24]
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	fa92 f2a2 	rbit	r2, r2
 8003b2a:	617a      	str	r2, [r7, #20]
  return result;
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	fab2 f282 	clz	r2, r2
 8003b32:	b2d2      	uxtb	r2, r2
 8003b34:	f042 0220 	orr.w	r2, r2, #32
 8003b38:	b2d2      	uxtb	r2, r2
 8003b3a:	f002 021f 	and.w	r2, r2, #31
 8003b3e:	2101      	movs	r1, #1
 8003b40:	fa01 f202 	lsl.w	r2, r1, r2
 8003b44:	4013      	ands	r3, r2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d101      	bne.n	8003b4e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e079      	b.n	8003c42 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f023 0203 	bic.w	r2, r3, #3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	491a      	ldr	r1, [pc, #104]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b60:	f7fd fe1a 	bl	8001798 <HAL_GetTick>
 8003b64:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b66:	e00a      	b.n	8003b7e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b68:	f7fd fe16 	bl	8001798 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e061      	b.n	8003c42 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b7e:	4b11      	ldr	r3, [pc, #68]	@ (8003bc4 <HAL_RCC_ClockConfig+0x260>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f003 020c 	and.w	r2, r3, #12
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d1eb      	bne.n	8003b68 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b90:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc0 <HAL_RCC_ClockConfig+0x25c>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d214      	bcs.n	8003bc8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b9e:	4b08      	ldr	r3, [pc, #32]	@ (8003bc0 <HAL_RCC_ClockConfig+0x25c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f023 0207 	bic.w	r2, r3, #7
 8003ba6:	4906      	ldr	r1, [pc, #24]	@ (8003bc0 <HAL_RCC_ClockConfig+0x25c>)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bae:	4b04      	ldr	r3, [pc, #16]	@ (8003bc0 <HAL_RCC_ClockConfig+0x25c>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d005      	beq.n	8003bc8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e040      	b.n	8003c42 <HAL_RCC_ClockConfig+0x2de>
 8003bc0:	40022000 	.word	0x40022000
 8003bc4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0304 	and.w	r3, r3, #4
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d008      	beq.n	8003be6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c4c <HAL_RCC_ClockConfig+0x2e8>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	491a      	ldr	r1, [pc, #104]	@ (8003c4c <HAL_RCC_ClockConfig+0x2e8>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d009      	beq.n	8003c06 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bf2:	4b16      	ldr	r3, [pc, #88]	@ (8003c4c <HAL_RCC_ClockConfig+0x2e8>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	4912      	ldr	r1, [pc, #72]	@ (8003c4c <HAL_RCC_ClockConfig+0x2e8>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003c06:	f000 f829 	bl	8003c5c <HAL_RCC_GetSysClockFreq>
 8003c0a:	4601      	mov	r1, r0
 8003c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c4c <HAL_RCC_ClockConfig+0x2e8>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c14:	22f0      	movs	r2, #240	@ 0xf0
 8003c16:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c18:	693a      	ldr	r2, [r7, #16]
 8003c1a:	fa92 f2a2 	rbit	r2, r2
 8003c1e:	60fa      	str	r2, [r7, #12]
  return result;
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	fab2 f282 	clz	r2, r2
 8003c26:	b2d2      	uxtb	r2, r2
 8003c28:	40d3      	lsrs	r3, r2
 8003c2a:	4a09      	ldr	r2, [pc, #36]	@ (8003c50 <HAL_RCC_ClockConfig+0x2ec>)
 8003c2c:	5cd3      	ldrb	r3, [r2, r3]
 8003c2e:	fa21 f303 	lsr.w	r3, r1, r3
 8003c32:	4a08      	ldr	r2, [pc, #32]	@ (8003c54 <HAL_RCC_ClockConfig+0x2f0>)
 8003c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003c36:	4b08      	ldr	r3, [pc, #32]	@ (8003c58 <HAL_RCC_ClockConfig+0x2f4>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7fd fd68 	bl	8001710 <HAL_InitTick>
  
  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3778      	adds	r7, #120	@ 0x78
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	08008ff8 	.word	0x08008ff8
 8003c54:	20000000 	.word	0x20000000
 8003c58:	20000004 	.word	0x20000004

08003c5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c62:	2300      	movs	r3, #0
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	2300      	movs	r3, #0
 8003c68:	60bb      	str	r3, [r7, #8]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	617b      	str	r3, [r7, #20]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003c76:	4b1e      	ldr	r3, [pc, #120]	@ (8003cf0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f003 030c 	and.w	r3, r3, #12
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	d002      	beq.n	8003c8c <HAL_RCC_GetSysClockFreq+0x30>
 8003c86:	2b08      	cmp	r3, #8
 8003c88:	d003      	beq.n	8003c92 <HAL_RCC_GetSysClockFreq+0x36>
 8003c8a:	e026      	b.n	8003cda <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c8c:	4b19      	ldr	r3, [pc, #100]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c8e:	613b      	str	r3, [r7, #16]
      break;
 8003c90:	e026      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	0c9b      	lsrs	r3, r3, #18
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	4a17      	ldr	r2, [pc, #92]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c9c:	5cd3      	ldrb	r3, [r2, r3]
 8003c9e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003ca0:	4b13      	ldr	r3, [pc, #76]	@ (8003cf0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca4:	f003 030f 	and.w	r3, r3, #15
 8003ca8:	4a14      	ldr	r2, [pc, #80]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0xa0>)
 8003caa:	5cd3      	ldrb	r3, [r2, r3]
 8003cac:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d008      	beq.n	8003cca <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003cb8:	4a0e      	ldr	r2, [pc, #56]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	fb02 f303 	mul.w	r3, r2, r3
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	e004      	b.n	8003cd4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a0c      	ldr	r2, [pc, #48]	@ (8003d00 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003cce:	fb02 f303 	mul.w	r3, r2, r3
 8003cd2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	613b      	str	r3, [r7, #16]
      break;
 8003cd8:	e002      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003cda:	4b06      	ldr	r3, [pc, #24]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cdc:	613b      	str	r3, [r7, #16]
      break;
 8003cde:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ce0:	693b      	ldr	r3, [r7, #16]
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	371c      	adds	r7, #28
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	007a1200 	.word	0x007a1200
 8003cf8:	08009008 	.word	0x08009008
 8003cfc:	08009018 	.word	0x08009018
 8003d00:	003d0900 	.word	0x003d0900

08003d04 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b092      	sub	sp, #72	@ 0x48
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003d10:	2300      	movs	r3, #0
 8003d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003d14:	2300      	movs	r3, #0
 8003d16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f000 80d4 	beq.w	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d28:	4b4e      	ldr	r3, [pc, #312]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d10e      	bne.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d34:	4b4b      	ldr	r3, [pc, #300]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d36:	69db      	ldr	r3, [r3, #28]
 8003d38:	4a4a      	ldr	r2, [pc, #296]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d3e:	61d3      	str	r3, [r2, #28]
 8003d40:	4b48      	ldr	r3, [pc, #288]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d48:	60bb      	str	r3, [r7, #8]
 8003d4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d52:	4b45      	ldr	r3, [pc, #276]	@ (8003e68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d118      	bne.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d5e:	4b42      	ldr	r3, [pc, #264]	@ (8003e68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a41      	ldr	r2, [pc, #260]	@ (8003e68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d68:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d6a:	f7fd fd15 	bl	8001798 <HAL_GetTick>
 8003d6e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d70:	e008      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d72:	f7fd fd11 	bl	8001798 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b64      	cmp	r3, #100	@ 0x64
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e169      	b.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d84:	4b38      	ldr	r3, [pc, #224]	@ (8003e68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0f0      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d90:	4b34      	ldr	r3, [pc, #208]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 8084 	beq.w	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003daa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d07c      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003db0:	4b2c      	ldr	r3, [pc, #176]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003dbe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc2:	fa93 f3a3 	rbit	r3, r3
 8003dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003dca:	fab3 f383 	clz	r3, r3
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	4b26      	ldr	r3, [pc, #152]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003dd4:	4413      	add	r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	461a      	mov	r2, r3
 8003dda:	2301      	movs	r3, #1
 8003ddc:	6013      	str	r3, [r2, #0]
 8003dde:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003de2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de6:	fa93 f3a3 	rbit	r3, r3
 8003dea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003dee:	fab3 f383 	clz	r3, r3
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	461a      	mov	r2, r3
 8003df6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003df8:	4413      	add	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	2300      	movs	r3, #0
 8003e00:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e02:	4a18      	ldr	r2, [pc, #96]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e06:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d04b      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e12:	f7fd fcc1 	bl	8001798 <HAL_GetTick>
 8003e16:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e18:	e00a      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e1a:	f7fd fcbd 	bl	8001798 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e113      	b.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003e30:	2302      	movs	r3, #2
 8003e32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e36:	fa93 f3a3 	rbit	r3, r3
 8003e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	623b      	str	r3, [r7, #32]
 8003e40:	6a3b      	ldr	r3, [r7, #32]
 8003e42:	fa93 f3a3 	rbit	r3, r3
 8003e46:	61fb      	str	r3, [r7, #28]
  return result;
 8003e48:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e4a:	fab3 f383 	clz	r3, r3
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	095b      	lsrs	r3, r3, #5
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	f043 0302 	orr.w	r3, r3, #2
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d108      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003e5e:	4b01      	ldr	r3, [pc, #4]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	e00d      	b.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003e64:	40021000 	.word	0x40021000
 8003e68:	40007000 	.word	0x40007000
 8003e6c:	10908100 	.word	0x10908100
 8003e70:	2302      	movs	r3, #2
 8003e72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	fa93 f3a3 	rbit	r3, r3
 8003e7a:	617b      	str	r3, [r7, #20]
 8003e7c:	4b78      	ldr	r3, [pc, #480]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e80:	2202      	movs	r2, #2
 8003e82:	613a      	str	r2, [r7, #16]
 8003e84:	693a      	ldr	r2, [r7, #16]
 8003e86:	fa92 f2a2 	rbit	r2, r2
 8003e8a:	60fa      	str	r2, [r7, #12]
  return result;
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	fab2 f282 	clz	r2, r2
 8003e92:	b2d2      	uxtb	r2, r2
 8003e94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e98:	b2d2      	uxtb	r2, r2
 8003e9a:	f002 021f 	and.w	r2, r2, #31
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d0b7      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003eaa:	4b6d      	ldr	r3, [pc, #436]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	496a      	ldr	r1, [pc, #424]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ebc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d105      	bne.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec4:	4b66      	ldr	r3, [pc, #408]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ec6:	69db      	ldr	r3, [r3, #28]
 8003ec8:	4a65      	ldr	r2, [pc, #404]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003eca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ece:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d008      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003edc:	4b60      	ldr	r3, [pc, #384]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee0:	f023 0203 	bic.w	r2, r3, #3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	495d      	ldr	r1, [pc, #372]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d008      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003efa:	4b59      	ldr	r3, [pc, #356]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	4956      	ldr	r1, [pc, #344]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d008      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f18:	4b51      	ldr	r3, [pc, #324]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	494e      	ldr	r1, [pc, #312]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d008      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f36:	4b4a      	ldr	r3, [pc, #296]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3a:	f023 0210 	bic.w	r2, r3, #16
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	4947      	ldr	r1, [pc, #284]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d008      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003f54:	4b42      	ldr	r3, [pc, #264]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f60:	493f      	ldr	r1, [pc, #252]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d008      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f72:	4b3b      	ldr	r3, [pc, #236]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f76:	f023 0220 	bic.w	r2, r3, #32
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
 8003f7e:	4938      	ldr	r1, [pc, #224]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f80:	4313      	orrs	r3, r2
 8003f82:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0308 	and.w	r3, r3, #8
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d008      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f90:	4b33      	ldr	r3, [pc, #204]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f94:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	695b      	ldr	r3, [r3, #20]
 8003f9c:	4930      	ldr	r1, [pc, #192]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0310 	and.w	r3, r3, #16
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d008      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003fae:	4b2c      	ldr	r3, [pc, #176]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	4929      	ldr	r1, [pc, #164]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d008      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003fcc:	4b24      	ldr	r3, [pc, #144]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd8:	4921      	ldr	r1, [pc, #132]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d008      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003fea:	4b1d      	ldr	r3, [pc, #116]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fee:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff6:	491a      	ldr	r1, [pc, #104]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004004:	2b00      	cmp	r3, #0
 8004006:	d008      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004008:	4b15      	ldr	r3, [pc, #84]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800400a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800400c:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004014:	4912      	ldr	r1, [pc, #72]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004016:	4313      	orrs	r3, r2
 8004018:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d008      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004026:	4b0e      	ldr	r3, [pc, #56]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004032:	490b      	ldr	r1, [pc, #44]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004034:	4313      	orrs	r3, r2
 8004036:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d008      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004044:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004048:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004050:	4903      	ldr	r1, [pc, #12]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004052:	4313      	orrs	r3, r2
 8004054:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3748      	adds	r7, #72	@ 0x48
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40021000 	.word	0x40021000

08004064 <__cvt>:
 8004064:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004068:	ec57 6b10 	vmov	r6, r7, d0
 800406c:	2f00      	cmp	r7, #0
 800406e:	460c      	mov	r4, r1
 8004070:	4619      	mov	r1, r3
 8004072:	463b      	mov	r3, r7
 8004074:	bfbb      	ittet	lt
 8004076:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800407a:	461f      	movlt	r7, r3
 800407c:	2300      	movge	r3, #0
 800407e:	232d      	movlt	r3, #45	@ 0x2d
 8004080:	700b      	strb	r3, [r1, #0]
 8004082:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004084:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004088:	4691      	mov	r9, r2
 800408a:	f023 0820 	bic.w	r8, r3, #32
 800408e:	bfbc      	itt	lt
 8004090:	4632      	movlt	r2, r6
 8004092:	4616      	movlt	r6, r2
 8004094:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004098:	d005      	beq.n	80040a6 <__cvt+0x42>
 800409a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800409e:	d100      	bne.n	80040a2 <__cvt+0x3e>
 80040a0:	3401      	adds	r4, #1
 80040a2:	2102      	movs	r1, #2
 80040a4:	e000      	b.n	80040a8 <__cvt+0x44>
 80040a6:	2103      	movs	r1, #3
 80040a8:	ab03      	add	r3, sp, #12
 80040aa:	9301      	str	r3, [sp, #4]
 80040ac:	ab02      	add	r3, sp, #8
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	ec47 6b10 	vmov	d0, r6, r7
 80040b4:	4653      	mov	r3, sl
 80040b6:	4622      	mov	r2, r4
 80040b8:	f001 f97a 	bl	80053b0 <_dtoa_r>
 80040bc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80040c0:	4605      	mov	r5, r0
 80040c2:	d119      	bne.n	80040f8 <__cvt+0x94>
 80040c4:	f019 0f01 	tst.w	r9, #1
 80040c8:	d00e      	beq.n	80040e8 <__cvt+0x84>
 80040ca:	eb00 0904 	add.w	r9, r0, r4
 80040ce:	2200      	movs	r2, #0
 80040d0:	2300      	movs	r3, #0
 80040d2:	4630      	mov	r0, r6
 80040d4:	4639      	mov	r1, r7
 80040d6:	f7fc fcf7 	bl	8000ac8 <__aeabi_dcmpeq>
 80040da:	b108      	cbz	r0, 80040e0 <__cvt+0x7c>
 80040dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80040e0:	2230      	movs	r2, #48	@ 0x30
 80040e2:	9b03      	ldr	r3, [sp, #12]
 80040e4:	454b      	cmp	r3, r9
 80040e6:	d31e      	bcc.n	8004126 <__cvt+0xc2>
 80040e8:	9b03      	ldr	r3, [sp, #12]
 80040ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80040ec:	1b5b      	subs	r3, r3, r5
 80040ee:	4628      	mov	r0, r5
 80040f0:	6013      	str	r3, [r2, #0]
 80040f2:	b004      	add	sp, #16
 80040f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80040fc:	eb00 0904 	add.w	r9, r0, r4
 8004100:	d1e5      	bne.n	80040ce <__cvt+0x6a>
 8004102:	7803      	ldrb	r3, [r0, #0]
 8004104:	2b30      	cmp	r3, #48	@ 0x30
 8004106:	d10a      	bne.n	800411e <__cvt+0xba>
 8004108:	2200      	movs	r2, #0
 800410a:	2300      	movs	r3, #0
 800410c:	4630      	mov	r0, r6
 800410e:	4639      	mov	r1, r7
 8004110:	f7fc fcda 	bl	8000ac8 <__aeabi_dcmpeq>
 8004114:	b918      	cbnz	r0, 800411e <__cvt+0xba>
 8004116:	f1c4 0401 	rsb	r4, r4, #1
 800411a:	f8ca 4000 	str.w	r4, [sl]
 800411e:	f8da 3000 	ldr.w	r3, [sl]
 8004122:	4499      	add	r9, r3
 8004124:	e7d3      	b.n	80040ce <__cvt+0x6a>
 8004126:	1c59      	adds	r1, r3, #1
 8004128:	9103      	str	r1, [sp, #12]
 800412a:	701a      	strb	r2, [r3, #0]
 800412c:	e7d9      	b.n	80040e2 <__cvt+0x7e>

0800412e <__exponent>:
 800412e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004130:	2900      	cmp	r1, #0
 8004132:	bfba      	itte	lt
 8004134:	4249      	neglt	r1, r1
 8004136:	232d      	movlt	r3, #45	@ 0x2d
 8004138:	232b      	movge	r3, #43	@ 0x2b
 800413a:	2909      	cmp	r1, #9
 800413c:	7002      	strb	r2, [r0, #0]
 800413e:	7043      	strb	r3, [r0, #1]
 8004140:	dd29      	ble.n	8004196 <__exponent+0x68>
 8004142:	f10d 0307 	add.w	r3, sp, #7
 8004146:	461d      	mov	r5, r3
 8004148:	270a      	movs	r7, #10
 800414a:	461a      	mov	r2, r3
 800414c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004150:	fb07 1416 	mls	r4, r7, r6, r1
 8004154:	3430      	adds	r4, #48	@ 0x30
 8004156:	f802 4c01 	strb.w	r4, [r2, #-1]
 800415a:	460c      	mov	r4, r1
 800415c:	2c63      	cmp	r4, #99	@ 0x63
 800415e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004162:	4631      	mov	r1, r6
 8004164:	dcf1      	bgt.n	800414a <__exponent+0x1c>
 8004166:	3130      	adds	r1, #48	@ 0x30
 8004168:	1e94      	subs	r4, r2, #2
 800416a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800416e:	1c41      	adds	r1, r0, #1
 8004170:	4623      	mov	r3, r4
 8004172:	42ab      	cmp	r3, r5
 8004174:	d30a      	bcc.n	800418c <__exponent+0x5e>
 8004176:	f10d 0309 	add.w	r3, sp, #9
 800417a:	1a9b      	subs	r3, r3, r2
 800417c:	42ac      	cmp	r4, r5
 800417e:	bf88      	it	hi
 8004180:	2300      	movhi	r3, #0
 8004182:	3302      	adds	r3, #2
 8004184:	4403      	add	r3, r0
 8004186:	1a18      	subs	r0, r3, r0
 8004188:	b003      	add	sp, #12
 800418a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800418c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004190:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004194:	e7ed      	b.n	8004172 <__exponent+0x44>
 8004196:	2330      	movs	r3, #48	@ 0x30
 8004198:	3130      	adds	r1, #48	@ 0x30
 800419a:	7083      	strb	r3, [r0, #2]
 800419c:	70c1      	strb	r1, [r0, #3]
 800419e:	1d03      	adds	r3, r0, #4
 80041a0:	e7f1      	b.n	8004186 <__exponent+0x58>
	...

080041a4 <_printf_float>:
 80041a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041a8:	b08d      	sub	sp, #52	@ 0x34
 80041aa:	460c      	mov	r4, r1
 80041ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80041b0:	4616      	mov	r6, r2
 80041b2:	461f      	mov	r7, r3
 80041b4:	4605      	mov	r5, r0
 80041b6:	f000 fff3 	bl	80051a0 <_localeconv_r>
 80041ba:	6803      	ldr	r3, [r0, #0]
 80041bc:	9304      	str	r3, [sp, #16]
 80041be:	4618      	mov	r0, r3
 80041c0:	f7fc f856 	bl	8000270 <strlen>
 80041c4:	2300      	movs	r3, #0
 80041c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80041c8:	f8d8 3000 	ldr.w	r3, [r8]
 80041cc:	9005      	str	r0, [sp, #20]
 80041ce:	3307      	adds	r3, #7
 80041d0:	f023 0307 	bic.w	r3, r3, #7
 80041d4:	f103 0208 	add.w	r2, r3, #8
 80041d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80041dc:	f8d4 b000 	ldr.w	fp, [r4]
 80041e0:	f8c8 2000 	str.w	r2, [r8]
 80041e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80041e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80041ec:	9307      	str	r3, [sp, #28]
 80041ee:	f8cd 8018 	str.w	r8, [sp, #24]
 80041f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80041f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041fa:	4b9c      	ldr	r3, [pc, #624]	@ (800446c <_printf_float+0x2c8>)
 80041fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004200:	f7fc fc94 	bl	8000b2c <__aeabi_dcmpun>
 8004204:	bb70      	cbnz	r0, 8004264 <_printf_float+0xc0>
 8004206:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800420a:	4b98      	ldr	r3, [pc, #608]	@ (800446c <_printf_float+0x2c8>)
 800420c:	f04f 32ff 	mov.w	r2, #4294967295
 8004210:	f7fc fc6e 	bl	8000af0 <__aeabi_dcmple>
 8004214:	bb30      	cbnz	r0, 8004264 <_printf_float+0xc0>
 8004216:	2200      	movs	r2, #0
 8004218:	2300      	movs	r3, #0
 800421a:	4640      	mov	r0, r8
 800421c:	4649      	mov	r1, r9
 800421e:	f7fc fc5d 	bl	8000adc <__aeabi_dcmplt>
 8004222:	b110      	cbz	r0, 800422a <_printf_float+0x86>
 8004224:	232d      	movs	r3, #45	@ 0x2d
 8004226:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800422a:	4a91      	ldr	r2, [pc, #580]	@ (8004470 <_printf_float+0x2cc>)
 800422c:	4b91      	ldr	r3, [pc, #580]	@ (8004474 <_printf_float+0x2d0>)
 800422e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004232:	bf94      	ite	ls
 8004234:	4690      	movls	r8, r2
 8004236:	4698      	movhi	r8, r3
 8004238:	2303      	movs	r3, #3
 800423a:	6123      	str	r3, [r4, #16]
 800423c:	f02b 0304 	bic.w	r3, fp, #4
 8004240:	6023      	str	r3, [r4, #0]
 8004242:	f04f 0900 	mov.w	r9, #0
 8004246:	9700      	str	r7, [sp, #0]
 8004248:	4633      	mov	r3, r6
 800424a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800424c:	4621      	mov	r1, r4
 800424e:	4628      	mov	r0, r5
 8004250:	f000 f9d2 	bl	80045f8 <_printf_common>
 8004254:	3001      	adds	r0, #1
 8004256:	f040 808d 	bne.w	8004374 <_printf_float+0x1d0>
 800425a:	f04f 30ff 	mov.w	r0, #4294967295
 800425e:	b00d      	add	sp, #52	@ 0x34
 8004260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004264:	4642      	mov	r2, r8
 8004266:	464b      	mov	r3, r9
 8004268:	4640      	mov	r0, r8
 800426a:	4649      	mov	r1, r9
 800426c:	f7fc fc5e 	bl	8000b2c <__aeabi_dcmpun>
 8004270:	b140      	cbz	r0, 8004284 <_printf_float+0xe0>
 8004272:	464b      	mov	r3, r9
 8004274:	2b00      	cmp	r3, #0
 8004276:	bfbc      	itt	lt
 8004278:	232d      	movlt	r3, #45	@ 0x2d
 800427a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800427e:	4a7e      	ldr	r2, [pc, #504]	@ (8004478 <_printf_float+0x2d4>)
 8004280:	4b7e      	ldr	r3, [pc, #504]	@ (800447c <_printf_float+0x2d8>)
 8004282:	e7d4      	b.n	800422e <_printf_float+0x8a>
 8004284:	6863      	ldr	r3, [r4, #4]
 8004286:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800428a:	9206      	str	r2, [sp, #24]
 800428c:	1c5a      	adds	r2, r3, #1
 800428e:	d13b      	bne.n	8004308 <_printf_float+0x164>
 8004290:	2306      	movs	r3, #6
 8004292:	6063      	str	r3, [r4, #4]
 8004294:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004298:	2300      	movs	r3, #0
 800429a:	6022      	str	r2, [r4, #0]
 800429c:	9303      	str	r3, [sp, #12]
 800429e:	ab0a      	add	r3, sp, #40	@ 0x28
 80042a0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80042a4:	ab09      	add	r3, sp, #36	@ 0x24
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	6861      	ldr	r1, [r4, #4]
 80042aa:	ec49 8b10 	vmov	d0, r8, r9
 80042ae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80042b2:	4628      	mov	r0, r5
 80042b4:	f7ff fed6 	bl	8004064 <__cvt>
 80042b8:	9b06      	ldr	r3, [sp, #24]
 80042ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80042bc:	2b47      	cmp	r3, #71	@ 0x47
 80042be:	4680      	mov	r8, r0
 80042c0:	d129      	bne.n	8004316 <_printf_float+0x172>
 80042c2:	1cc8      	adds	r0, r1, #3
 80042c4:	db02      	blt.n	80042cc <_printf_float+0x128>
 80042c6:	6863      	ldr	r3, [r4, #4]
 80042c8:	4299      	cmp	r1, r3
 80042ca:	dd41      	ble.n	8004350 <_printf_float+0x1ac>
 80042cc:	f1aa 0a02 	sub.w	sl, sl, #2
 80042d0:	fa5f fa8a 	uxtb.w	sl, sl
 80042d4:	3901      	subs	r1, #1
 80042d6:	4652      	mov	r2, sl
 80042d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80042dc:	9109      	str	r1, [sp, #36]	@ 0x24
 80042de:	f7ff ff26 	bl	800412e <__exponent>
 80042e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80042e4:	1813      	adds	r3, r2, r0
 80042e6:	2a01      	cmp	r2, #1
 80042e8:	4681      	mov	r9, r0
 80042ea:	6123      	str	r3, [r4, #16]
 80042ec:	dc02      	bgt.n	80042f4 <_printf_float+0x150>
 80042ee:	6822      	ldr	r2, [r4, #0]
 80042f0:	07d2      	lsls	r2, r2, #31
 80042f2:	d501      	bpl.n	80042f8 <_printf_float+0x154>
 80042f4:	3301      	adds	r3, #1
 80042f6:	6123      	str	r3, [r4, #16]
 80042f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d0a2      	beq.n	8004246 <_printf_float+0xa2>
 8004300:	232d      	movs	r3, #45	@ 0x2d
 8004302:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004306:	e79e      	b.n	8004246 <_printf_float+0xa2>
 8004308:	9a06      	ldr	r2, [sp, #24]
 800430a:	2a47      	cmp	r2, #71	@ 0x47
 800430c:	d1c2      	bne.n	8004294 <_printf_float+0xf0>
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1c0      	bne.n	8004294 <_printf_float+0xf0>
 8004312:	2301      	movs	r3, #1
 8004314:	e7bd      	b.n	8004292 <_printf_float+0xee>
 8004316:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800431a:	d9db      	bls.n	80042d4 <_printf_float+0x130>
 800431c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004320:	d118      	bne.n	8004354 <_printf_float+0x1b0>
 8004322:	2900      	cmp	r1, #0
 8004324:	6863      	ldr	r3, [r4, #4]
 8004326:	dd0b      	ble.n	8004340 <_printf_float+0x19c>
 8004328:	6121      	str	r1, [r4, #16]
 800432a:	b913      	cbnz	r3, 8004332 <_printf_float+0x18e>
 800432c:	6822      	ldr	r2, [r4, #0]
 800432e:	07d0      	lsls	r0, r2, #31
 8004330:	d502      	bpl.n	8004338 <_printf_float+0x194>
 8004332:	3301      	adds	r3, #1
 8004334:	440b      	add	r3, r1
 8004336:	6123      	str	r3, [r4, #16]
 8004338:	65a1      	str	r1, [r4, #88]	@ 0x58
 800433a:	f04f 0900 	mov.w	r9, #0
 800433e:	e7db      	b.n	80042f8 <_printf_float+0x154>
 8004340:	b913      	cbnz	r3, 8004348 <_printf_float+0x1a4>
 8004342:	6822      	ldr	r2, [r4, #0]
 8004344:	07d2      	lsls	r2, r2, #31
 8004346:	d501      	bpl.n	800434c <_printf_float+0x1a8>
 8004348:	3302      	adds	r3, #2
 800434a:	e7f4      	b.n	8004336 <_printf_float+0x192>
 800434c:	2301      	movs	r3, #1
 800434e:	e7f2      	b.n	8004336 <_printf_float+0x192>
 8004350:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004354:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004356:	4299      	cmp	r1, r3
 8004358:	db05      	blt.n	8004366 <_printf_float+0x1c2>
 800435a:	6823      	ldr	r3, [r4, #0]
 800435c:	6121      	str	r1, [r4, #16]
 800435e:	07d8      	lsls	r0, r3, #31
 8004360:	d5ea      	bpl.n	8004338 <_printf_float+0x194>
 8004362:	1c4b      	adds	r3, r1, #1
 8004364:	e7e7      	b.n	8004336 <_printf_float+0x192>
 8004366:	2900      	cmp	r1, #0
 8004368:	bfd4      	ite	le
 800436a:	f1c1 0202 	rsble	r2, r1, #2
 800436e:	2201      	movgt	r2, #1
 8004370:	4413      	add	r3, r2
 8004372:	e7e0      	b.n	8004336 <_printf_float+0x192>
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	055a      	lsls	r2, r3, #21
 8004378:	d407      	bmi.n	800438a <_printf_float+0x1e6>
 800437a:	6923      	ldr	r3, [r4, #16]
 800437c:	4642      	mov	r2, r8
 800437e:	4631      	mov	r1, r6
 8004380:	4628      	mov	r0, r5
 8004382:	47b8      	blx	r7
 8004384:	3001      	adds	r0, #1
 8004386:	d12b      	bne.n	80043e0 <_printf_float+0x23c>
 8004388:	e767      	b.n	800425a <_printf_float+0xb6>
 800438a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800438e:	f240 80dd 	bls.w	800454c <_printf_float+0x3a8>
 8004392:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004396:	2200      	movs	r2, #0
 8004398:	2300      	movs	r3, #0
 800439a:	f7fc fb95 	bl	8000ac8 <__aeabi_dcmpeq>
 800439e:	2800      	cmp	r0, #0
 80043a0:	d033      	beq.n	800440a <_printf_float+0x266>
 80043a2:	4a37      	ldr	r2, [pc, #220]	@ (8004480 <_printf_float+0x2dc>)
 80043a4:	2301      	movs	r3, #1
 80043a6:	4631      	mov	r1, r6
 80043a8:	4628      	mov	r0, r5
 80043aa:	47b8      	blx	r7
 80043ac:	3001      	adds	r0, #1
 80043ae:	f43f af54 	beq.w	800425a <_printf_float+0xb6>
 80043b2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80043b6:	4543      	cmp	r3, r8
 80043b8:	db02      	blt.n	80043c0 <_printf_float+0x21c>
 80043ba:	6823      	ldr	r3, [r4, #0]
 80043bc:	07d8      	lsls	r0, r3, #31
 80043be:	d50f      	bpl.n	80043e0 <_printf_float+0x23c>
 80043c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043c4:	4631      	mov	r1, r6
 80043c6:	4628      	mov	r0, r5
 80043c8:	47b8      	blx	r7
 80043ca:	3001      	adds	r0, #1
 80043cc:	f43f af45 	beq.w	800425a <_printf_float+0xb6>
 80043d0:	f04f 0900 	mov.w	r9, #0
 80043d4:	f108 38ff 	add.w	r8, r8, #4294967295
 80043d8:	f104 0a1a 	add.w	sl, r4, #26
 80043dc:	45c8      	cmp	r8, r9
 80043de:	dc09      	bgt.n	80043f4 <_printf_float+0x250>
 80043e0:	6823      	ldr	r3, [r4, #0]
 80043e2:	079b      	lsls	r3, r3, #30
 80043e4:	f100 8103 	bmi.w	80045ee <_printf_float+0x44a>
 80043e8:	68e0      	ldr	r0, [r4, #12]
 80043ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80043ec:	4298      	cmp	r0, r3
 80043ee:	bfb8      	it	lt
 80043f0:	4618      	movlt	r0, r3
 80043f2:	e734      	b.n	800425e <_printf_float+0xba>
 80043f4:	2301      	movs	r3, #1
 80043f6:	4652      	mov	r2, sl
 80043f8:	4631      	mov	r1, r6
 80043fa:	4628      	mov	r0, r5
 80043fc:	47b8      	blx	r7
 80043fe:	3001      	adds	r0, #1
 8004400:	f43f af2b 	beq.w	800425a <_printf_float+0xb6>
 8004404:	f109 0901 	add.w	r9, r9, #1
 8004408:	e7e8      	b.n	80043dc <_printf_float+0x238>
 800440a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800440c:	2b00      	cmp	r3, #0
 800440e:	dc39      	bgt.n	8004484 <_printf_float+0x2e0>
 8004410:	4a1b      	ldr	r2, [pc, #108]	@ (8004480 <_printf_float+0x2dc>)
 8004412:	2301      	movs	r3, #1
 8004414:	4631      	mov	r1, r6
 8004416:	4628      	mov	r0, r5
 8004418:	47b8      	blx	r7
 800441a:	3001      	adds	r0, #1
 800441c:	f43f af1d 	beq.w	800425a <_printf_float+0xb6>
 8004420:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004424:	ea59 0303 	orrs.w	r3, r9, r3
 8004428:	d102      	bne.n	8004430 <_printf_float+0x28c>
 800442a:	6823      	ldr	r3, [r4, #0]
 800442c:	07d9      	lsls	r1, r3, #31
 800442e:	d5d7      	bpl.n	80043e0 <_printf_float+0x23c>
 8004430:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004434:	4631      	mov	r1, r6
 8004436:	4628      	mov	r0, r5
 8004438:	47b8      	blx	r7
 800443a:	3001      	adds	r0, #1
 800443c:	f43f af0d 	beq.w	800425a <_printf_float+0xb6>
 8004440:	f04f 0a00 	mov.w	sl, #0
 8004444:	f104 0b1a 	add.w	fp, r4, #26
 8004448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800444a:	425b      	negs	r3, r3
 800444c:	4553      	cmp	r3, sl
 800444e:	dc01      	bgt.n	8004454 <_printf_float+0x2b0>
 8004450:	464b      	mov	r3, r9
 8004452:	e793      	b.n	800437c <_printf_float+0x1d8>
 8004454:	2301      	movs	r3, #1
 8004456:	465a      	mov	r2, fp
 8004458:	4631      	mov	r1, r6
 800445a:	4628      	mov	r0, r5
 800445c:	47b8      	blx	r7
 800445e:	3001      	adds	r0, #1
 8004460:	f43f aefb 	beq.w	800425a <_printf_float+0xb6>
 8004464:	f10a 0a01 	add.w	sl, sl, #1
 8004468:	e7ee      	b.n	8004448 <_printf_float+0x2a4>
 800446a:	bf00      	nop
 800446c:	7fefffff 	.word	0x7fefffff
 8004470:	08009028 	.word	0x08009028
 8004474:	0800902c 	.word	0x0800902c
 8004478:	08009030 	.word	0x08009030
 800447c:	08009034 	.word	0x08009034
 8004480:	08009038 	.word	0x08009038
 8004484:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004486:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800448a:	4553      	cmp	r3, sl
 800448c:	bfa8      	it	ge
 800448e:	4653      	movge	r3, sl
 8004490:	2b00      	cmp	r3, #0
 8004492:	4699      	mov	r9, r3
 8004494:	dc36      	bgt.n	8004504 <_printf_float+0x360>
 8004496:	f04f 0b00 	mov.w	fp, #0
 800449a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800449e:	f104 021a 	add.w	r2, r4, #26
 80044a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80044a4:	9306      	str	r3, [sp, #24]
 80044a6:	eba3 0309 	sub.w	r3, r3, r9
 80044aa:	455b      	cmp	r3, fp
 80044ac:	dc31      	bgt.n	8004512 <_printf_float+0x36e>
 80044ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044b0:	459a      	cmp	sl, r3
 80044b2:	dc3a      	bgt.n	800452a <_printf_float+0x386>
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	07da      	lsls	r2, r3, #31
 80044b8:	d437      	bmi.n	800452a <_printf_float+0x386>
 80044ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044bc:	ebaa 0903 	sub.w	r9, sl, r3
 80044c0:	9b06      	ldr	r3, [sp, #24]
 80044c2:	ebaa 0303 	sub.w	r3, sl, r3
 80044c6:	4599      	cmp	r9, r3
 80044c8:	bfa8      	it	ge
 80044ca:	4699      	movge	r9, r3
 80044cc:	f1b9 0f00 	cmp.w	r9, #0
 80044d0:	dc33      	bgt.n	800453a <_printf_float+0x396>
 80044d2:	f04f 0800 	mov.w	r8, #0
 80044d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044da:	f104 0b1a 	add.w	fp, r4, #26
 80044de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044e0:	ebaa 0303 	sub.w	r3, sl, r3
 80044e4:	eba3 0309 	sub.w	r3, r3, r9
 80044e8:	4543      	cmp	r3, r8
 80044ea:	f77f af79 	ble.w	80043e0 <_printf_float+0x23c>
 80044ee:	2301      	movs	r3, #1
 80044f0:	465a      	mov	r2, fp
 80044f2:	4631      	mov	r1, r6
 80044f4:	4628      	mov	r0, r5
 80044f6:	47b8      	blx	r7
 80044f8:	3001      	adds	r0, #1
 80044fa:	f43f aeae 	beq.w	800425a <_printf_float+0xb6>
 80044fe:	f108 0801 	add.w	r8, r8, #1
 8004502:	e7ec      	b.n	80044de <_printf_float+0x33a>
 8004504:	4642      	mov	r2, r8
 8004506:	4631      	mov	r1, r6
 8004508:	4628      	mov	r0, r5
 800450a:	47b8      	blx	r7
 800450c:	3001      	adds	r0, #1
 800450e:	d1c2      	bne.n	8004496 <_printf_float+0x2f2>
 8004510:	e6a3      	b.n	800425a <_printf_float+0xb6>
 8004512:	2301      	movs	r3, #1
 8004514:	4631      	mov	r1, r6
 8004516:	4628      	mov	r0, r5
 8004518:	9206      	str	r2, [sp, #24]
 800451a:	47b8      	blx	r7
 800451c:	3001      	adds	r0, #1
 800451e:	f43f ae9c 	beq.w	800425a <_printf_float+0xb6>
 8004522:	9a06      	ldr	r2, [sp, #24]
 8004524:	f10b 0b01 	add.w	fp, fp, #1
 8004528:	e7bb      	b.n	80044a2 <_printf_float+0x2fe>
 800452a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800452e:	4631      	mov	r1, r6
 8004530:	4628      	mov	r0, r5
 8004532:	47b8      	blx	r7
 8004534:	3001      	adds	r0, #1
 8004536:	d1c0      	bne.n	80044ba <_printf_float+0x316>
 8004538:	e68f      	b.n	800425a <_printf_float+0xb6>
 800453a:	9a06      	ldr	r2, [sp, #24]
 800453c:	464b      	mov	r3, r9
 800453e:	4442      	add	r2, r8
 8004540:	4631      	mov	r1, r6
 8004542:	4628      	mov	r0, r5
 8004544:	47b8      	blx	r7
 8004546:	3001      	adds	r0, #1
 8004548:	d1c3      	bne.n	80044d2 <_printf_float+0x32e>
 800454a:	e686      	b.n	800425a <_printf_float+0xb6>
 800454c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004550:	f1ba 0f01 	cmp.w	sl, #1
 8004554:	dc01      	bgt.n	800455a <_printf_float+0x3b6>
 8004556:	07db      	lsls	r3, r3, #31
 8004558:	d536      	bpl.n	80045c8 <_printf_float+0x424>
 800455a:	2301      	movs	r3, #1
 800455c:	4642      	mov	r2, r8
 800455e:	4631      	mov	r1, r6
 8004560:	4628      	mov	r0, r5
 8004562:	47b8      	blx	r7
 8004564:	3001      	adds	r0, #1
 8004566:	f43f ae78 	beq.w	800425a <_printf_float+0xb6>
 800456a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800456e:	4631      	mov	r1, r6
 8004570:	4628      	mov	r0, r5
 8004572:	47b8      	blx	r7
 8004574:	3001      	adds	r0, #1
 8004576:	f43f ae70 	beq.w	800425a <_printf_float+0xb6>
 800457a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800457e:	2200      	movs	r2, #0
 8004580:	2300      	movs	r3, #0
 8004582:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004586:	f7fc fa9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800458a:	b9c0      	cbnz	r0, 80045be <_printf_float+0x41a>
 800458c:	4653      	mov	r3, sl
 800458e:	f108 0201 	add.w	r2, r8, #1
 8004592:	4631      	mov	r1, r6
 8004594:	4628      	mov	r0, r5
 8004596:	47b8      	blx	r7
 8004598:	3001      	adds	r0, #1
 800459a:	d10c      	bne.n	80045b6 <_printf_float+0x412>
 800459c:	e65d      	b.n	800425a <_printf_float+0xb6>
 800459e:	2301      	movs	r3, #1
 80045a0:	465a      	mov	r2, fp
 80045a2:	4631      	mov	r1, r6
 80045a4:	4628      	mov	r0, r5
 80045a6:	47b8      	blx	r7
 80045a8:	3001      	adds	r0, #1
 80045aa:	f43f ae56 	beq.w	800425a <_printf_float+0xb6>
 80045ae:	f108 0801 	add.w	r8, r8, #1
 80045b2:	45d0      	cmp	r8, sl
 80045b4:	dbf3      	blt.n	800459e <_printf_float+0x3fa>
 80045b6:	464b      	mov	r3, r9
 80045b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80045bc:	e6df      	b.n	800437e <_printf_float+0x1da>
 80045be:	f04f 0800 	mov.w	r8, #0
 80045c2:	f104 0b1a 	add.w	fp, r4, #26
 80045c6:	e7f4      	b.n	80045b2 <_printf_float+0x40e>
 80045c8:	2301      	movs	r3, #1
 80045ca:	4642      	mov	r2, r8
 80045cc:	e7e1      	b.n	8004592 <_printf_float+0x3ee>
 80045ce:	2301      	movs	r3, #1
 80045d0:	464a      	mov	r2, r9
 80045d2:	4631      	mov	r1, r6
 80045d4:	4628      	mov	r0, r5
 80045d6:	47b8      	blx	r7
 80045d8:	3001      	adds	r0, #1
 80045da:	f43f ae3e 	beq.w	800425a <_printf_float+0xb6>
 80045de:	f108 0801 	add.w	r8, r8, #1
 80045e2:	68e3      	ldr	r3, [r4, #12]
 80045e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80045e6:	1a5b      	subs	r3, r3, r1
 80045e8:	4543      	cmp	r3, r8
 80045ea:	dcf0      	bgt.n	80045ce <_printf_float+0x42a>
 80045ec:	e6fc      	b.n	80043e8 <_printf_float+0x244>
 80045ee:	f04f 0800 	mov.w	r8, #0
 80045f2:	f104 0919 	add.w	r9, r4, #25
 80045f6:	e7f4      	b.n	80045e2 <_printf_float+0x43e>

080045f8 <_printf_common>:
 80045f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045fc:	4616      	mov	r6, r2
 80045fe:	4698      	mov	r8, r3
 8004600:	688a      	ldr	r2, [r1, #8]
 8004602:	690b      	ldr	r3, [r1, #16]
 8004604:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004608:	4293      	cmp	r3, r2
 800460a:	bfb8      	it	lt
 800460c:	4613      	movlt	r3, r2
 800460e:	6033      	str	r3, [r6, #0]
 8004610:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004614:	4607      	mov	r7, r0
 8004616:	460c      	mov	r4, r1
 8004618:	b10a      	cbz	r2, 800461e <_printf_common+0x26>
 800461a:	3301      	adds	r3, #1
 800461c:	6033      	str	r3, [r6, #0]
 800461e:	6823      	ldr	r3, [r4, #0]
 8004620:	0699      	lsls	r1, r3, #26
 8004622:	bf42      	ittt	mi
 8004624:	6833      	ldrmi	r3, [r6, #0]
 8004626:	3302      	addmi	r3, #2
 8004628:	6033      	strmi	r3, [r6, #0]
 800462a:	6825      	ldr	r5, [r4, #0]
 800462c:	f015 0506 	ands.w	r5, r5, #6
 8004630:	d106      	bne.n	8004640 <_printf_common+0x48>
 8004632:	f104 0a19 	add.w	sl, r4, #25
 8004636:	68e3      	ldr	r3, [r4, #12]
 8004638:	6832      	ldr	r2, [r6, #0]
 800463a:	1a9b      	subs	r3, r3, r2
 800463c:	42ab      	cmp	r3, r5
 800463e:	dc26      	bgt.n	800468e <_printf_common+0x96>
 8004640:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004644:	6822      	ldr	r2, [r4, #0]
 8004646:	3b00      	subs	r3, #0
 8004648:	bf18      	it	ne
 800464a:	2301      	movne	r3, #1
 800464c:	0692      	lsls	r2, r2, #26
 800464e:	d42b      	bmi.n	80046a8 <_printf_common+0xb0>
 8004650:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004654:	4641      	mov	r1, r8
 8004656:	4638      	mov	r0, r7
 8004658:	47c8      	blx	r9
 800465a:	3001      	adds	r0, #1
 800465c:	d01e      	beq.n	800469c <_printf_common+0xa4>
 800465e:	6823      	ldr	r3, [r4, #0]
 8004660:	6922      	ldr	r2, [r4, #16]
 8004662:	f003 0306 	and.w	r3, r3, #6
 8004666:	2b04      	cmp	r3, #4
 8004668:	bf02      	ittt	eq
 800466a:	68e5      	ldreq	r5, [r4, #12]
 800466c:	6833      	ldreq	r3, [r6, #0]
 800466e:	1aed      	subeq	r5, r5, r3
 8004670:	68a3      	ldr	r3, [r4, #8]
 8004672:	bf0c      	ite	eq
 8004674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004678:	2500      	movne	r5, #0
 800467a:	4293      	cmp	r3, r2
 800467c:	bfc4      	itt	gt
 800467e:	1a9b      	subgt	r3, r3, r2
 8004680:	18ed      	addgt	r5, r5, r3
 8004682:	2600      	movs	r6, #0
 8004684:	341a      	adds	r4, #26
 8004686:	42b5      	cmp	r5, r6
 8004688:	d11a      	bne.n	80046c0 <_printf_common+0xc8>
 800468a:	2000      	movs	r0, #0
 800468c:	e008      	b.n	80046a0 <_printf_common+0xa8>
 800468e:	2301      	movs	r3, #1
 8004690:	4652      	mov	r2, sl
 8004692:	4641      	mov	r1, r8
 8004694:	4638      	mov	r0, r7
 8004696:	47c8      	blx	r9
 8004698:	3001      	adds	r0, #1
 800469a:	d103      	bne.n	80046a4 <_printf_common+0xac>
 800469c:	f04f 30ff 	mov.w	r0, #4294967295
 80046a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046a4:	3501      	adds	r5, #1
 80046a6:	e7c6      	b.n	8004636 <_printf_common+0x3e>
 80046a8:	18e1      	adds	r1, r4, r3
 80046aa:	1c5a      	adds	r2, r3, #1
 80046ac:	2030      	movs	r0, #48	@ 0x30
 80046ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80046b2:	4422      	add	r2, r4
 80046b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80046b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80046bc:	3302      	adds	r3, #2
 80046be:	e7c7      	b.n	8004650 <_printf_common+0x58>
 80046c0:	2301      	movs	r3, #1
 80046c2:	4622      	mov	r2, r4
 80046c4:	4641      	mov	r1, r8
 80046c6:	4638      	mov	r0, r7
 80046c8:	47c8      	blx	r9
 80046ca:	3001      	adds	r0, #1
 80046cc:	d0e6      	beq.n	800469c <_printf_common+0xa4>
 80046ce:	3601      	adds	r6, #1
 80046d0:	e7d9      	b.n	8004686 <_printf_common+0x8e>
	...

080046d4 <_printf_i>:
 80046d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046d8:	7e0f      	ldrb	r7, [r1, #24]
 80046da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80046dc:	2f78      	cmp	r7, #120	@ 0x78
 80046de:	4691      	mov	r9, r2
 80046e0:	4680      	mov	r8, r0
 80046e2:	460c      	mov	r4, r1
 80046e4:	469a      	mov	sl, r3
 80046e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80046ea:	d807      	bhi.n	80046fc <_printf_i+0x28>
 80046ec:	2f62      	cmp	r7, #98	@ 0x62
 80046ee:	d80a      	bhi.n	8004706 <_printf_i+0x32>
 80046f0:	2f00      	cmp	r7, #0
 80046f2:	f000 80d2 	beq.w	800489a <_printf_i+0x1c6>
 80046f6:	2f58      	cmp	r7, #88	@ 0x58
 80046f8:	f000 80b9 	beq.w	800486e <_printf_i+0x19a>
 80046fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004700:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004704:	e03a      	b.n	800477c <_printf_i+0xa8>
 8004706:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800470a:	2b15      	cmp	r3, #21
 800470c:	d8f6      	bhi.n	80046fc <_printf_i+0x28>
 800470e:	a101      	add	r1, pc, #4	@ (adr r1, 8004714 <_printf_i+0x40>)
 8004710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004714:	0800476d 	.word	0x0800476d
 8004718:	08004781 	.word	0x08004781
 800471c:	080046fd 	.word	0x080046fd
 8004720:	080046fd 	.word	0x080046fd
 8004724:	080046fd 	.word	0x080046fd
 8004728:	080046fd 	.word	0x080046fd
 800472c:	08004781 	.word	0x08004781
 8004730:	080046fd 	.word	0x080046fd
 8004734:	080046fd 	.word	0x080046fd
 8004738:	080046fd 	.word	0x080046fd
 800473c:	080046fd 	.word	0x080046fd
 8004740:	08004881 	.word	0x08004881
 8004744:	080047ab 	.word	0x080047ab
 8004748:	0800483b 	.word	0x0800483b
 800474c:	080046fd 	.word	0x080046fd
 8004750:	080046fd 	.word	0x080046fd
 8004754:	080048a3 	.word	0x080048a3
 8004758:	080046fd 	.word	0x080046fd
 800475c:	080047ab 	.word	0x080047ab
 8004760:	080046fd 	.word	0x080046fd
 8004764:	080046fd 	.word	0x080046fd
 8004768:	08004843 	.word	0x08004843
 800476c:	6833      	ldr	r3, [r6, #0]
 800476e:	1d1a      	adds	r2, r3, #4
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6032      	str	r2, [r6, #0]
 8004774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004778:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800477c:	2301      	movs	r3, #1
 800477e:	e09d      	b.n	80048bc <_printf_i+0x1e8>
 8004780:	6833      	ldr	r3, [r6, #0]
 8004782:	6820      	ldr	r0, [r4, #0]
 8004784:	1d19      	adds	r1, r3, #4
 8004786:	6031      	str	r1, [r6, #0]
 8004788:	0606      	lsls	r6, r0, #24
 800478a:	d501      	bpl.n	8004790 <_printf_i+0xbc>
 800478c:	681d      	ldr	r5, [r3, #0]
 800478e:	e003      	b.n	8004798 <_printf_i+0xc4>
 8004790:	0645      	lsls	r5, r0, #25
 8004792:	d5fb      	bpl.n	800478c <_printf_i+0xb8>
 8004794:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004798:	2d00      	cmp	r5, #0
 800479a:	da03      	bge.n	80047a4 <_printf_i+0xd0>
 800479c:	232d      	movs	r3, #45	@ 0x2d
 800479e:	426d      	negs	r5, r5
 80047a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047a4:	4859      	ldr	r0, [pc, #356]	@ (800490c <_printf_i+0x238>)
 80047a6:	230a      	movs	r3, #10
 80047a8:	e011      	b.n	80047ce <_printf_i+0xfa>
 80047aa:	6821      	ldr	r1, [r4, #0]
 80047ac:	6833      	ldr	r3, [r6, #0]
 80047ae:	0608      	lsls	r0, r1, #24
 80047b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80047b4:	d402      	bmi.n	80047bc <_printf_i+0xe8>
 80047b6:	0649      	lsls	r1, r1, #25
 80047b8:	bf48      	it	mi
 80047ba:	b2ad      	uxthmi	r5, r5
 80047bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80047be:	4853      	ldr	r0, [pc, #332]	@ (800490c <_printf_i+0x238>)
 80047c0:	6033      	str	r3, [r6, #0]
 80047c2:	bf14      	ite	ne
 80047c4:	230a      	movne	r3, #10
 80047c6:	2308      	moveq	r3, #8
 80047c8:	2100      	movs	r1, #0
 80047ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80047ce:	6866      	ldr	r6, [r4, #4]
 80047d0:	60a6      	str	r6, [r4, #8]
 80047d2:	2e00      	cmp	r6, #0
 80047d4:	bfa2      	ittt	ge
 80047d6:	6821      	ldrge	r1, [r4, #0]
 80047d8:	f021 0104 	bicge.w	r1, r1, #4
 80047dc:	6021      	strge	r1, [r4, #0]
 80047de:	b90d      	cbnz	r5, 80047e4 <_printf_i+0x110>
 80047e0:	2e00      	cmp	r6, #0
 80047e2:	d04b      	beq.n	800487c <_printf_i+0x1a8>
 80047e4:	4616      	mov	r6, r2
 80047e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80047ea:	fb03 5711 	mls	r7, r3, r1, r5
 80047ee:	5dc7      	ldrb	r7, [r0, r7]
 80047f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80047f4:	462f      	mov	r7, r5
 80047f6:	42bb      	cmp	r3, r7
 80047f8:	460d      	mov	r5, r1
 80047fa:	d9f4      	bls.n	80047e6 <_printf_i+0x112>
 80047fc:	2b08      	cmp	r3, #8
 80047fe:	d10b      	bne.n	8004818 <_printf_i+0x144>
 8004800:	6823      	ldr	r3, [r4, #0]
 8004802:	07df      	lsls	r7, r3, #31
 8004804:	d508      	bpl.n	8004818 <_printf_i+0x144>
 8004806:	6923      	ldr	r3, [r4, #16]
 8004808:	6861      	ldr	r1, [r4, #4]
 800480a:	4299      	cmp	r1, r3
 800480c:	bfde      	ittt	le
 800480e:	2330      	movle	r3, #48	@ 0x30
 8004810:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004814:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004818:	1b92      	subs	r2, r2, r6
 800481a:	6122      	str	r2, [r4, #16]
 800481c:	f8cd a000 	str.w	sl, [sp]
 8004820:	464b      	mov	r3, r9
 8004822:	aa03      	add	r2, sp, #12
 8004824:	4621      	mov	r1, r4
 8004826:	4640      	mov	r0, r8
 8004828:	f7ff fee6 	bl	80045f8 <_printf_common>
 800482c:	3001      	adds	r0, #1
 800482e:	d14a      	bne.n	80048c6 <_printf_i+0x1f2>
 8004830:	f04f 30ff 	mov.w	r0, #4294967295
 8004834:	b004      	add	sp, #16
 8004836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800483a:	6823      	ldr	r3, [r4, #0]
 800483c:	f043 0320 	orr.w	r3, r3, #32
 8004840:	6023      	str	r3, [r4, #0]
 8004842:	4833      	ldr	r0, [pc, #204]	@ (8004910 <_printf_i+0x23c>)
 8004844:	2778      	movs	r7, #120	@ 0x78
 8004846:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	6831      	ldr	r1, [r6, #0]
 800484e:	061f      	lsls	r7, r3, #24
 8004850:	f851 5b04 	ldr.w	r5, [r1], #4
 8004854:	d402      	bmi.n	800485c <_printf_i+0x188>
 8004856:	065f      	lsls	r7, r3, #25
 8004858:	bf48      	it	mi
 800485a:	b2ad      	uxthmi	r5, r5
 800485c:	6031      	str	r1, [r6, #0]
 800485e:	07d9      	lsls	r1, r3, #31
 8004860:	bf44      	itt	mi
 8004862:	f043 0320 	orrmi.w	r3, r3, #32
 8004866:	6023      	strmi	r3, [r4, #0]
 8004868:	b11d      	cbz	r5, 8004872 <_printf_i+0x19e>
 800486a:	2310      	movs	r3, #16
 800486c:	e7ac      	b.n	80047c8 <_printf_i+0xf4>
 800486e:	4827      	ldr	r0, [pc, #156]	@ (800490c <_printf_i+0x238>)
 8004870:	e7e9      	b.n	8004846 <_printf_i+0x172>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	f023 0320 	bic.w	r3, r3, #32
 8004878:	6023      	str	r3, [r4, #0]
 800487a:	e7f6      	b.n	800486a <_printf_i+0x196>
 800487c:	4616      	mov	r6, r2
 800487e:	e7bd      	b.n	80047fc <_printf_i+0x128>
 8004880:	6833      	ldr	r3, [r6, #0]
 8004882:	6825      	ldr	r5, [r4, #0]
 8004884:	6961      	ldr	r1, [r4, #20]
 8004886:	1d18      	adds	r0, r3, #4
 8004888:	6030      	str	r0, [r6, #0]
 800488a:	062e      	lsls	r6, r5, #24
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	d501      	bpl.n	8004894 <_printf_i+0x1c0>
 8004890:	6019      	str	r1, [r3, #0]
 8004892:	e002      	b.n	800489a <_printf_i+0x1c6>
 8004894:	0668      	lsls	r0, r5, #25
 8004896:	d5fb      	bpl.n	8004890 <_printf_i+0x1bc>
 8004898:	8019      	strh	r1, [r3, #0]
 800489a:	2300      	movs	r3, #0
 800489c:	6123      	str	r3, [r4, #16]
 800489e:	4616      	mov	r6, r2
 80048a0:	e7bc      	b.n	800481c <_printf_i+0x148>
 80048a2:	6833      	ldr	r3, [r6, #0]
 80048a4:	1d1a      	adds	r2, r3, #4
 80048a6:	6032      	str	r2, [r6, #0]
 80048a8:	681e      	ldr	r6, [r3, #0]
 80048aa:	6862      	ldr	r2, [r4, #4]
 80048ac:	2100      	movs	r1, #0
 80048ae:	4630      	mov	r0, r6
 80048b0:	f7fb fc8e 	bl	80001d0 <memchr>
 80048b4:	b108      	cbz	r0, 80048ba <_printf_i+0x1e6>
 80048b6:	1b80      	subs	r0, r0, r6
 80048b8:	6060      	str	r0, [r4, #4]
 80048ba:	6863      	ldr	r3, [r4, #4]
 80048bc:	6123      	str	r3, [r4, #16]
 80048be:	2300      	movs	r3, #0
 80048c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048c4:	e7aa      	b.n	800481c <_printf_i+0x148>
 80048c6:	6923      	ldr	r3, [r4, #16]
 80048c8:	4632      	mov	r2, r6
 80048ca:	4649      	mov	r1, r9
 80048cc:	4640      	mov	r0, r8
 80048ce:	47d0      	blx	sl
 80048d0:	3001      	adds	r0, #1
 80048d2:	d0ad      	beq.n	8004830 <_printf_i+0x15c>
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	079b      	lsls	r3, r3, #30
 80048d8:	d413      	bmi.n	8004902 <_printf_i+0x22e>
 80048da:	68e0      	ldr	r0, [r4, #12]
 80048dc:	9b03      	ldr	r3, [sp, #12]
 80048de:	4298      	cmp	r0, r3
 80048e0:	bfb8      	it	lt
 80048e2:	4618      	movlt	r0, r3
 80048e4:	e7a6      	b.n	8004834 <_printf_i+0x160>
 80048e6:	2301      	movs	r3, #1
 80048e8:	4632      	mov	r2, r6
 80048ea:	4649      	mov	r1, r9
 80048ec:	4640      	mov	r0, r8
 80048ee:	47d0      	blx	sl
 80048f0:	3001      	adds	r0, #1
 80048f2:	d09d      	beq.n	8004830 <_printf_i+0x15c>
 80048f4:	3501      	adds	r5, #1
 80048f6:	68e3      	ldr	r3, [r4, #12]
 80048f8:	9903      	ldr	r1, [sp, #12]
 80048fa:	1a5b      	subs	r3, r3, r1
 80048fc:	42ab      	cmp	r3, r5
 80048fe:	dcf2      	bgt.n	80048e6 <_printf_i+0x212>
 8004900:	e7eb      	b.n	80048da <_printf_i+0x206>
 8004902:	2500      	movs	r5, #0
 8004904:	f104 0619 	add.w	r6, r4, #25
 8004908:	e7f5      	b.n	80048f6 <_printf_i+0x222>
 800490a:	bf00      	nop
 800490c:	0800903a 	.word	0x0800903a
 8004910:	0800904b 	.word	0x0800904b

08004914 <_scanf_float>:
 8004914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004918:	b087      	sub	sp, #28
 800491a:	4617      	mov	r7, r2
 800491c:	9303      	str	r3, [sp, #12]
 800491e:	688b      	ldr	r3, [r1, #8]
 8004920:	1e5a      	subs	r2, r3, #1
 8004922:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004926:	bf81      	itttt	hi
 8004928:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800492c:	eb03 0b05 	addhi.w	fp, r3, r5
 8004930:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004934:	608b      	strhi	r3, [r1, #8]
 8004936:	680b      	ldr	r3, [r1, #0]
 8004938:	460a      	mov	r2, r1
 800493a:	f04f 0500 	mov.w	r5, #0
 800493e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004942:	f842 3b1c 	str.w	r3, [r2], #28
 8004946:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800494a:	4680      	mov	r8, r0
 800494c:	460c      	mov	r4, r1
 800494e:	bf98      	it	ls
 8004950:	f04f 0b00 	movls.w	fp, #0
 8004954:	9201      	str	r2, [sp, #4]
 8004956:	4616      	mov	r6, r2
 8004958:	46aa      	mov	sl, r5
 800495a:	46a9      	mov	r9, r5
 800495c:	9502      	str	r5, [sp, #8]
 800495e:	68a2      	ldr	r2, [r4, #8]
 8004960:	b152      	cbz	r2, 8004978 <_scanf_float+0x64>
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	2b4e      	cmp	r3, #78	@ 0x4e
 8004968:	d864      	bhi.n	8004a34 <_scanf_float+0x120>
 800496a:	2b40      	cmp	r3, #64	@ 0x40
 800496c:	d83c      	bhi.n	80049e8 <_scanf_float+0xd4>
 800496e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004972:	b2c8      	uxtb	r0, r1
 8004974:	280e      	cmp	r0, #14
 8004976:	d93a      	bls.n	80049ee <_scanf_float+0xda>
 8004978:	f1b9 0f00 	cmp.w	r9, #0
 800497c:	d003      	beq.n	8004986 <_scanf_float+0x72>
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004984:	6023      	str	r3, [r4, #0]
 8004986:	f10a 3aff 	add.w	sl, sl, #4294967295
 800498a:	f1ba 0f01 	cmp.w	sl, #1
 800498e:	f200 8117 	bhi.w	8004bc0 <_scanf_float+0x2ac>
 8004992:	9b01      	ldr	r3, [sp, #4]
 8004994:	429e      	cmp	r6, r3
 8004996:	f200 8108 	bhi.w	8004baa <_scanf_float+0x296>
 800499a:	2001      	movs	r0, #1
 800499c:	b007      	add	sp, #28
 800499e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049a2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80049a6:	2a0d      	cmp	r2, #13
 80049a8:	d8e6      	bhi.n	8004978 <_scanf_float+0x64>
 80049aa:	a101      	add	r1, pc, #4	@ (adr r1, 80049b0 <_scanf_float+0x9c>)
 80049ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80049b0:	08004af7 	.word	0x08004af7
 80049b4:	08004979 	.word	0x08004979
 80049b8:	08004979 	.word	0x08004979
 80049bc:	08004979 	.word	0x08004979
 80049c0:	08004b57 	.word	0x08004b57
 80049c4:	08004b2f 	.word	0x08004b2f
 80049c8:	08004979 	.word	0x08004979
 80049cc:	08004979 	.word	0x08004979
 80049d0:	08004b05 	.word	0x08004b05
 80049d4:	08004979 	.word	0x08004979
 80049d8:	08004979 	.word	0x08004979
 80049dc:	08004979 	.word	0x08004979
 80049e0:	08004979 	.word	0x08004979
 80049e4:	08004abd 	.word	0x08004abd
 80049e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80049ec:	e7db      	b.n	80049a6 <_scanf_float+0x92>
 80049ee:	290e      	cmp	r1, #14
 80049f0:	d8c2      	bhi.n	8004978 <_scanf_float+0x64>
 80049f2:	a001      	add	r0, pc, #4	@ (adr r0, 80049f8 <_scanf_float+0xe4>)
 80049f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80049f8:	08004aad 	.word	0x08004aad
 80049fc:	08004979 	.word	0x08004979
 8004a00:	08004aad 	.word	0x08004aad
 8004a04:	08004b43 	.word	0x08004b43
 8004a08:	08004979 	.word	0x08004979
 8004a0c:	08004a55 	.word	0x08004a55
 8004a10:	08004a93 	.word	0x08004a93
 8004a14:	08004a93 	.word	0x08004a93
 8004a18:	08004a93 	.word	0x08004a93
 8004a1c:	08004a93 	.word	0x08004a93
 8004a20:	08004a93 	.word	0x08004a93
 8004a24:	08004a93 	.word	0x08004a93
 8004a28:	08004a93 	.word	0x08004a93
 8004a2c:	08004a93 	.word	0x08004a93
 8004a30:	08004a93 	.word	0x08004a93
 8004a34:	2b6e      	cmp	r3, #110	@ 0x6e
 8004a36:	d809      	bhi.n	8004a4c <_scanf_float+0x138>
 8004a38:	2b60      	cmp	r3, #96	@ 0x60
 8004a3a:	d8b2      	bhi.n	80049a2 <_scanf_float+0x8e>
 8004a3c:	2b54      	cmp	r3, #84	@ 0x54
 8004a3e:	d07b      	beq.n	8004b38 <_scanf_float+0x224>
 8004a40:	2b59      	cmp	r3, #89	@ 0x59
 8004a42:	d199      	bne.n	8004978 <_scanf_float+0x64>
 8004a44:	2d07      	cmp	r5, #7
 8004a46:	d197      	bne.n	8004978 <_scanf_float+0x64>
 8004a48:	2508      	movs	r5, #8
 8004a4a:	e02c      	b.n	8004aa6 <_scanf_float+0x192>
 8004a4c:	2b74      	cmp	r3, #116	@ 0x74
 8004a4e:	d073      	beq.n	8004b38 <_scanf_float+0x224>
 8004a50:	2b79      	cmp	r3, #121	@ 0x79
 8004a52:	e7f6      	b.n	8004a42 <_scanf_float+0x12e>
 8004a54:	6821      	ldr	r1, [r4, #0]
 8004a56:	05c8      	lsls	r0, r1, #23
 8004a58:	d51b      	bpl.n	8004a92 <_scanf_float+0x17e>
 8004a5a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004a5e:	6021      	str	r1, [r4, #0]
 8004a60:	f109 0901 	add.w	r9, r9, #1
 8004a64:	f1bb 0f00 	cmp.w	fp, #0
 8004a68:	d003      	beq.n	8004a72 <_scanf_float+0x15e>
 8004a6a:	3201      	adds	r2, #1
 8004a6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004a70:	60a2      	str	r2, [r4, #8]
 8004a72:	68a3      	ldr	r3, [r4, #8]
 8004a74:	3b01      	subs	r3, #1
 8004a76:	60a3      	str	r3, [r4, #8]
 8004a78:	6923      	ldr	r3, [r4, #16]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	6123      	str	r3, [r4, #16]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	3b01      	subs	r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	607b      	str	r3, [r7, #4]
 8004a86:	f340 8087 	ble.w	8004b98 <_scanf_float+0x284>
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	603b      	str	r3, [r7, #0]
 8004a90:	e765      	b.n	800495e <_scanf_float+0x4a>
 8004a92:	eb1a 0105 	adds.w	r1, sl, r5
 8004a96:	f47f af6f 	bne.w	8004978 <_scanf_float+0x64>
 8004a9a:	6822      	ldr	r2, [r4, #0]
 8004a9c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004aa0:	6022      	str	r2, [r4, #0]
 8004aa2:	460d      	mov	r5, r1
 8004aa4:	468a      	mov	sl, r1
 8004aa6:	f806 3b01 	strb.w	r3, [r6], #1
 8004aaa:	e7e2      	b.n	8004a72 <_scanf_float+0x15e>
 8004aac:	6822      	ldr	r2, [r4, #0]
 8004aae:	0610      	lsls	r0, r2, #24
 8004ab0:	f57f af62 	bpl.w	8004978 <_scanf_float+0x64>
 8004ab4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ab8:	6022      	str	r2, [r4, #0]
 8004aba:	e7f4      	b.n	8004aa6 <_scanf_float+0x192>
 8004abc:	f1ba 0f00 	cmp.w	sl, #0
 8004ac0:	d10e      	bne.n	8004ae0 <_scanf_float+0x1cc>
 8004ac2:	f1b9 0f00 	cmp.w	r9, #0
 8004ac6:	d10e      	bne.n	8004ae6 <_scanf_float+0x1d2>
 8004ac8:	6822      	ldr	r2, [r4, #0]
 8004aca:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004ace:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004ad2:	d108      	bne.n	8004ae6 <_scanf_float+0x1d2>
 8004ad4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004ad8:	6022      	str	r2, [r4, #0]
 8004ada:	f04f 0a01 	mov.w	sl, #1
 8004ade:	e7e2      	b.n	8004aa6 <_scanf_float+0x192>
 8004ae0:	f1ba 0f02 	cmp.w	sl, #2
 8004ae4:	d055      	beq.n	8004b92 <_scanf_float+0x27e>
 8004ae6:	2d01      	cmp	r5, #1
 8004ae8:	d002      	beq.n	8004af0 <_scanf_float+0x1dc>
 8004aea:	2d04      	cmp	r5, #4
 8004aec:	f47f af44 	bne.w	8004978 <_scanf_float+0x64>
 8004af0:	3501      	adds	r5, #1
 8004af2:	b2ed      	uxtb	r5, r5
 8004af4:	e7d7      	b.n	8004aa6 <_scanf_float+0x192>
 8004af6:	f1ba 0f01 	cmp.w	sl, #1
 8004afa:	f47f af3d 	bne.w	8004978 <_scanf_float+0x64>
 8004afe:	f04f 0a02 	mov.w	sl, #2
 8004b02:	e7d0      	b.n	8004aa6 <_scanf_float+0x192>
 8004b04:	b97d      	cbnz	r5, 8004b26 <_scanf_float+0x212>
 8004b06:	f1b9 0f00 	cmp.w	r9, #0
 8004b0a:	f47f af38 	bne.w	800497e <_scanf_float+0x6a>
 8004b0e:	6822      	ldr	r2, [r4, #0]
 8004b10:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004b14:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004b18:	f040 8108 	bne.w	8004d2c <_scanf_float+0x418>
 8004b1c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b20:	6022      	str	r2, [r4, #0]
 8004b22:	2501      	movs	r5, #1
 8004b24:	e7bf      	b.n	8004aa6 <_scanf_float+0x192>
 8004b26:	2d03      	cmp	r5, #3
 8004b28:	d0e2      	beq.n	8004af0 <_scanf_float+0x1dc>
 8004b2a:	2d05      	cmp	r5, #5
 8004b2c:	e7de      	b.n	8004aec <_scanf_float+0x1d8>
 8004b2e:	2d02      	cmp	r5, #2
 8004b30:	f47f af22 	bne.w	8004978 <_scanf_float+0x64>
 8004b34:	2503      	movs	r5, #3
 8004b36:	e7b6      	b.n	8004aa6 <_scanf_float+0x192>
 8004b38:	2d06      	cmp	r5, #6
 8004b3a:	f47f af1d 	bne.w	8004978 <_scanf_float+0x64>
 8004b3e:	2507      	movs	r5, #7
 8004b40:	e7b1      	b.n	8004aa6 <_scanf_float+0x192>
 8004b42:	6822      	ldr	r2, [r4, #0]
 8004b44:	0591      	lsls	r1, r2, #22
 8004b46:	f57f af17 	bpl.w	8004978 <_scanf_float+0x64>
 8004b4a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004b4e:	6022      	str	r2, [r4, #0]
 8004b50:	f8cd 9008 	str.w	r9, [sp, #8]
 8004b54:	e7a7      	b.n	8004aa6 <_scanf_float+0x192>
 8004b56:	6822      	ldr	r2, [r4, #0]
 8004b58:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004b5c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004b60:	d006      	beq.n	8004b70 <_scanf_float+0x25c>
 8004b62:	0550      	lsls	r0, r2, #21
 8004b64:	f57f af08 	bpl.w	8004978 <_scanf_float+0x64>
 8004b68:	f1b9 0f00 	cmp.w	r9, #0
 8004b6c:	f000 80de 	beq.w	8004d2c <_scanf_float+0x418>
 8004b70:	0591      	lsls	r1, r2, #22
 8004b72:	bf58      	it	pl
 8004b74:	9902      	ldrpl	r1, [sp, #8]
 8004b76:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b7a:	bf58      	it	pl
 8004b7c:	eba9 0101 	subpl.w	r1, r9, r1
 8004b80:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004b84:	bf58      	it	pl
 8004b86:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004b8a:	6022      	str	r2, [r4, #0]
 8004b8c:	f04f 0900 	mov.w	r9, #0
 8004b90:	e789      	b.n	8004aa6 <_scanf_float+0x192>
 8004b92:	f04f 0a03 	mov.w	sl, #3
 8004b96:	e786      	b.n	8004aa6 <_scanf_float+0x192>
 8004b98:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004b9c:	4639      	mov	r1, r7
 8004b9e:	4640      	mov	r0, r8
 8004ba0:	4798      	blx	r3
 8004ba2:	2800      	cmp	r0, #0
 8004ba4:	f43f aedb 	beq.w	800495e <_scanf_float+0x4a>
 8004ba8:	e6e6      	b.n	8004978 <_scanf_float+0x64>
 8004baa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004bb2:	463a      	mov	r2, r7
 8004bb4:	4640      	mov	r0, r8
 8004bb6:	4798      	blx	r3
 8004bb8:	6923      	ldr	r3, [r4, #16]
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	6123      	str	r3, [r4, #16]
 8004bbe:	e6e8      	b.n	8004992 <_scanf_float+0x7e>
 8004bc0:	1e6b      	subs	r3, r5, #1
 8004bc2:	2b06      	cmp	r3, #6
 8004bc4:	d824      	bhi.n	8004c10 <_scanf_float+0x2fc>
 8004bc6:	2d02      	cmp	r5, #2
 8004bc8:	d836      	bhi.n	8004c38 <_scanf_float+0x324>
 8004bca:	9b01      	ldr	r3, [sp, #4]
 8004bcc:	429e      	cmp	r6, r3
 8004bce:	f67f aee4 	bls.w	800499a <_scanf_float+0x86>
 8004bd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004bda:	463a      	mov	r2, r7
 8004bdc:	4640      	mov	r0, r8
 8004bde:	4798      	blx	r3
 8004be0:	6923      	ldr	r3, [r4, #16]
 8004be2:	3b01      	subs	r3, #1
 8004be4:	6123      	str	r3, [r4, #16]
 8004be6:	e7f0      	b.n	8004bca <_scanf_float+0x2b6>
 8004be8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004bec:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004bf0:	463a      	mov	r2, r7
 8004bf2:	4640      	mov	r0, r8
 8004bf4:	4798      	blx	r3
 8004bf6:	6923      	ldr	r3, [r4, #16]
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	6123      	str	r3, [r4, #16]
 8004bfc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c00:	fa5f fa8a 	uxtb.w	sl, sl
 8004c04:	f1ba 0f02 	cmp.w	sl, #2
 8004c08:	d1ee      	bne.n	8004be8 <_scanf_float+0x2d4>
 8004c0a:	3d03      	subs	r5, #3
 8004c0c:	b2ed      	uxtb	r5, r5
 8004c0e:	1b76      	subs	r6, r6, r5
 8004c10:	6823      	ldr	r3, [r4, #0]
 8004c12:	05da      	lsls	r2, r3, #23
 8004c14:	d530      	bpl.n	8004c78 <_scanf_float+0x364>
 8004c16:	055b      	lsls	r3, r3, #21
 8004c18:	d511      	bpl.n	8004c3e <_scanf_float+0x32a>
 8004c1a:	9b01      	ldr	r3, [sp, #4]
 8004c1c:	429e      	cmp	r6, r3
 8004c1e:	f67f aebc 	bls.w	800499a <_scanf_float+0x86>
 8004c22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c2a:	463a      	mov	r2, r7
 8004c2c:	4640      	mov	r0, r8
 8004c2e:	4798      	blx	r3
 8004c30:	6923      	ldr	r3, [r4, #16]
 8004c32:	3b01      	subs	r3, #1
 8004c34:	6123      	str	r3, [r4, #16]
 8004c36:	e7f0      	b.n	8004c1a <_scanf_float+0x306>
 8004c38:	46aa      	mov	sl, r5
 8004c3a:	46b3      	mov	fp, r6
 8004c3c:	e7de      	b.n	8004bfc <_scanf_float+0x2e8>
 8004c3e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004c42:	6923      	ldr	r3, [r4, #16]
 8004c44:	2965      	cmp	r1, #101	@ 0x65
 8004c46:	f103 33ff 	add.w	r3, r3, #4294967295
 8004c4a:	f106 35ff 	add.w	r5, r6, #4294967295
 8004c4e:	6123      	str	r3, [r4, #16]
 8004c50:	d00c      	beq.n	8004c6c <_scanf_float+0x358>
 8004c52:	2945      	cmp	r1, #69	@ 0x45
 8004c54:	d00a      	beq.n	8004c6c <_scanf_float+0x358>
 8004c56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c5a:	463a      	mov	r2, r7
 8004c5c:	4640      	mov	r0, r8
 8004c5e:	4798      	blx	r3
 8004c60:	6923      	ldr	r3, [r4, #16]
 8004c62:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004c66:	3b01      	subs	r3, #1
 8004c68:	1eb5      	subs	r5, r6, #2
 8004c6a:	6123      	str	r3, [r4, #16]
 8004c6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c70:	463a      	mov	r2, r7
 8004c72:	4640      	mov	r0, r8
 8004c74:	4798      	blx	r3
 8004c76:	462e      	mov	r6, r5
 8004c78:	6822      	ldr	r2, [r4, #0]
 8004c7a:	f012 0210 	ands.w	r2, r2, #16
 8004c7e:	d001      	beq.n	8004c84 <_scanf_float+0x370>
 8004c80:	2000      	movs	r0, #0
 8004c82:	e68b      	b.n	800499c <_scanf_float+0x88>
 8004c84:	7032      	strb	r2, [r6, #0]
 8004c86:	6823      	ldr	r3, [r4, #0]
 8004c88:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c90:	d11c      	bne.n	8004ccc <_scanf_float+0x3b8>
 8004c92:	9b02      	ldr	r3, [sp, #8]
 8004c94:	454b      	cmp	r3, r9
 8004c96:	eba3 0209 	sub.w	r2, r3, r9
 8004c9a:	d123      	bne.n	8004ce4 <_scanf_float+0x3d0>
 8004c9c:	9901      	ldr	r1, [sp, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	4640      	mov	r0, r8
 8004ca2:	f002 fcfd 	bl	80076a0 <_strtod_r>
 8004ca6:	9b03      	ldr	r3, [sp, #12]
 8004ca8:	6821      	ldr	r1, [r4, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f011 0f02 	tst.w	r1, #2
 8004cb0:	ec57 6b10 	vmov	r6, r7, d0
 8004cb4:	f103 0204 	add.w	r2, r3, #4
 8004cb8:	d01f      	beq.n	8004cfa <_scanf_float+0x3e6>
 8004cba:	9903      	ldr	r1, [sp, #12]
 8004cbc:	600a      	str	r2, [r1, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	e9c3 6700 	strd	r6, r7, [r3]
 8004cc4:	68e3      	ldr	r3, [r4, #12]
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	60e3      	str	r3, [r4, #12]
 8004cca:	e7d9      	b.n	8004c80 <_scanf_float+0x36c>
 8004ccc:	9b04      	ldr	r3, [sp, #16]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d0e4      	beq.n	8004c9c <_scanf_float+0x388>
 8004cd2:	9905      	ldr	r1, [sp, #20]
 8004cd4:	230a      	movs	r3, #10
 8004cd6:	3101      	adds	r1, #1
 8004cd8:	4640      	mov	r0, r8
 8004cda:	f002 fd61 	bl	80077a0 <_strtol_r>
 8004cde:	9b04      	ldr	r3, [sp, #16]
 8004ce0:	9e05      	ldr	r6, [sp, #20]
 8004ce2:	1ac2      	subs	r2, r0, r3
 8004ce4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004ce8:	429e      	cmp	r6, r3
 8004cea:	bf28      	it	cs
 8004cec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004cf0:	4910      	ldr	r1, [pc, #64]	@ (8004d34 <_scanf_float+0x420>)
 8004cf2:	4630      	mov	r0, r6
 8004cf4:	f000 f954 	bl	8004fa0 <siprintf>
 8004cf8:	e7d0      	b.n	8004c9c <_scanf_float+0x388>
 8004cfa:	f011 0f04 	tst.w	r1, #4
 8004cfe:	9903      	ldr	r1, [sp, #12]
 8004d00:	600a      	str	r2, [r1, #0]
 8004d02:	d1dc      	bne.n	8004cbe <_scanf_float+0x3aa>
 8004d04:	681d      	ldr	r5, [r3, #0]
 8004d06:	4632      	mov	r2, r6
 8004d08:	463b      	mov	r3, r7
 8004d0a:	4630      	mov	r0, r6
 8004d0c:	4639      	mov	r1, r7
 8004d0e:	f7fb ff0d 	bl	8000b2c <__aeabi_dcmpun>
 8004d12:	b128      	cbz	r0, 8004d20 <_scanf_float+0x40c>
 8004d14:	4808      	ldr	r0, [pc, #32]	@ (8004d38 <_scanf_float+0x424>)
 8004d16:	f000 fabb 	bl	8005290 <nanf>
 8004d1a:	ed85 0a00 	vstr	s0, [r5]
 8004d1e:	e7d1      	b.n	8004cc4 <_scanf_float+0x3b0>
 8004d20:	4630      	mov	r0, r6
 8004d22:	4639      	mov	r1, r7
 8004d24:	f7fb ff60 	bl	8000be8 <__aeabi_d2f>
 8004d28:	6028      	str	r0, [r5, #0]
 8004d2a:	e7cb      	b.n	8004cc4 <_scanf_float+0x3b0>
 8004d2c:	f04f 0900 	mov.w	r9, #0
 8004d30:	e629      	b.n	8004986 <_scanf_float+0x72>
 8004d32:	bf00      	nop
 8004d34:	0800905c 	.word	0x0800905c
 8004d38:	080093f5 	.word	0x080093f5

08004d3c <std>:
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	b510      	push	{r4, lr}
 8004d40:	4604      	mov	r4, r0
 8004d42:	e9c0 3300 	strd	r3, r3, [r0]
 8004d46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d4a:	6083      	str	r3, [r0, #8]
 8004d4c:	8181      	strh	r1, [r0, #12]
 8004d4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004d50:	81c2      	strh	r2, [r0, #14]
 8004d52:	6183      	str	r3, [r0, #24]
 8004d54:	4619      	mov	r1, r3
 8004d56:	2208      	movs	r2, #8
 8004d58:	305c      	adds	r0, #92	@ 0x5c
 8004d5a:	f000 fa19 	bl	8005190 <memset>
 8004d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d94 <std+0x58>)
 8004d60:	6263      	str	r3, [r4, #36]	@ 0x24
 8004d62:	4b0d      	ldr	r3, [pc, #52]	@ (8004d98 <std+0x5c>)
 8004d64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004d66:	4b0d      	ldr	r3, [pc, #52]	@ (8004d9c <std+0x60>)
 8004d68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004da0 <std+0x64>)
 8004d6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8004d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004da4 <std+0x68>)
 8004d70:	6224      	str	r4, [r4, #32]
 8004d72:	429c      	cmp	r4, r3
 8004d74:	d006      	beq.n	8004d84 <std+0x48>
 8004d76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004d7a:	4294      	cmp	r4, r2
 8004d7c:	d002      	beq.n	8004d84 <std+0x48>
 8004d7e:	33d0      	adds	r3, #208	@ 0xd0
 8004d80:	429c      	cmp	r4, r3
 8004d82:	d105      	bne.n	8004d90 <std+0x54>
 8004d84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d8c:	f000 ba7c 	b.w	8005288 <__retarget_lock_init_recursive>
 8004d90:	bd10      	pop	{r4, pc}
 8004d92:	bf00      	nop
 8004d94:	08004fe1 	.word	0x08004fe1
 8004d98:	08005003 	.word	0x08005003
 8004d9c:	0800503b 	.word	0x0800503b
 8004da0:	0800505f 	.word	0x0800505f
 8004da4:	20000274 	.word	0x20000274

08004da8 <stdio_exit_handler>:
 8004da8:	4a02      	ldr	r2, [pc, #8]	@ (8004db4 <stdio_exit_handler+0xc>)
 8004daa:	4903      	ldr	r1, [pc, #12]	@ (8004db8 <stdio_exit_handler+0x10>)
 8004dac:	4803      	ldr	r0, [pc, #12]	@ (8004dbc <stdio_exit_handler+0x14>)
 8004dae:	f000 b869 	b.w	8004e84 <_fwalk_sglue>
 8004db2:	bf00      	nop
 8004db4:	2000000c 	.word	0x2000000c
 8004db8:	08007de1 	.word	0x08007de1
 8004dbc:	2000001c 	.word	0x2000001c

08004dc0 <cleanup_stdio>:
 8004dc0:	6841      	ldr	r1, [r0, #4]
 8004dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8004df4 <cleanup_stdio+0x34>)
 8004dc4:	4299      	cmp	r1, r3
 8004dc6:	b510      	push	{r4, lr}
 8004dc8:	4604      	mov	r4, r0
 8004dca:	d001      	beq.n	8004dd0 <cleanup_stdio+0x10>
 8004dcc:	f003 f808 	bl	8007de0 <_fflush_r>
 8004dd0:	68a1      	ldr	r1, [r4, #8]
 8004dd2:	4b09      	ldr	r3, [pc, #36]	@ (8004df8 <cleanup_stdio+0x38>)
 8004dd4:	4299      	cmp	r1, r3
 8004dd6:	d002      	beq.n	8004dde <cleanup_stdio+0x1e>
 8004dd8:	4620      	mov	r0, r4
 8004dda:	f003 f801 	bl	8007de0 <_fflush_r>
 8004dde:	68e1      	ldr	r1, [r4, #12]
 8004de0:	4b06      	ldr	r3, [pc, #24]	@ (8004dfc <cleanup_stdio+0x3c>)
 8004de2:	4299      	cmp	r1, r3
 8004de4:	d004      	beq.n	8004df0 <cleanup_stdio+0x30>
 8004de6:	4620      	mov	r0, r4
 8004de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004dec:	f002 bff8 	b.w	8007de0 <_fflush_r>
 8004df0:	bd10      	pop	{r4, pc}
 8004df2:	bf00      	nop
 8004df4:	20000274 	.word	0x20000274
 8004df8:	200002dc 	.word	0x200002dc
 8004dfc:	20000344 	.word	0x20000344

08004e00 <global_stdio_init.part.0>:
 8004e00:	b510      	push	{r4, lr}
 8004e02:	4b0b      	ldr	r3, [pc, #44]	@ (8004e30 <global_stdio_init.part.0+0x30>)
 8004e04:	4c0b      	ldr	r4, [pc, #44]	@ (8004e34 <global_stdio_init.part.0+0x34>)
 8004e06:	4a0c      	ldr	r2, [pc, #48]	@ (8004e38 <global_stdio_init.part.0+0x38>)
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	4620      	mov	r0, r4
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	2104      	movs	r1, #4
 8004e10:	f7ff ff94 	bl	8004d3c <std>
 8004e14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e18:	2201      	movs	r2, #1
 8004e1a:	2109      	movs	r1, #9
 8004e1c:	f7ff ff8e 	bl	8004d3c <std>
 8004e20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e24:	2202      	movs	r2, #2
 8004e26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e2a:	2112      	movs	r1, #18
 8004e2c:	f7ff bf86 	b.w	8004d3c <std>
 8004e30:	200003ac 	.word	0x200003ac
 8004e34:	20000274 	.word	0x20000274
 8004e38:	08004da9 	.word	0x08004da9

08004e3c <__sfp_lock_acquire>:
 8004e3c:	4801      	ldr	r0, [pc, #4]	@ (8004e44 <__sfp_lock_acquire+0x8>)
 8004e3e:	f000 ba24 	b.w	800528a <__retarget_lock_acquire_recursive>
 8004e42:	bf00      	nop
 8004e44:	200003b5 	.word	0x200003b5

08004e48 <__sfp_lock_release>:
 8004e48:	4801      	ldr	r0, [pc, #4]	@ (8004e50 <__sfp_lock_release+0x8>)
 8004e4a:	f000 ba1f 	b.w	800528c <__retarget_lock_release_recursive>
 8004e4e:	bf00      	nop
 8004e50:	200003b5 	.word	0x200003b5

08004e54 <__sinit>:
 8004e54:	b510      	push	{r4, lr}
 8004e56:	4604      	mov	r4, r0
 8004e58:	f7ff fff0 	bl	8004e3c <__sfp_lock_acquire>
 8004e5c:	6a23      	ldr	r3, [r4, #32]
 8004e5e:	b11b      	cbz	r3, 8004e68 <__sinit+0x14>
 8004e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e64:	f7ff bff0 	b.w	8004e48 <__sfp_lock_release>
 8004e68:	4b04      	ldr	r3, [pc, #16]	@ (8004e7c <__sinit+0x28>)
 8004e6a:	6223      	str	r3, [r4, #32]
 8004e6c:	4b04      	ldr	r3, [pc, #16]	@ (8004e80 <__sinit+0x2c>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1f5      	bne.n	8004e60 <__sinit+0xc>
 8004e74:	f7ff ffc4 	bl	8004e00 <global_stdio_init.part.0>
 8004e78:	e7f2      	b.n	8004e60 <__sinit+0xc>
 8004e7a:	bf00      	nop
 8004e7c:	08004dc1 	.word	0x08004dc1
 8004e80:	200003ac 	.word	0x200003ac

08004e84 <_fwalk_sglue>:
 8004e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e88:	4607      	mov	r7, r0
 8004e8a:	4688      	mov	r8, r1
 8004e8c:	4614      	mov	r4, r2
 8004e8e:	2600      	movs	r6, #0
 8004e90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e94:	f1b9 0901 	subs.w	r9, r9, #1
 8004e98:	d505      	bpl.n	8004ea6 <_fwalk_sglue+0x22>
 8004e9a:	6824      	ldr	r4, [r4, #0]
 8004e9c:	2c00      	cmp	r4, #0
 8004e9e:	d1f7      	bne.n	8004e90 <_fwalk_sglue+0xc>
 8004ea0:	4630      	mov	r0, r6
 8004ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ea6:	89ab      	ldrh	r3, [r5, #12]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d907      	bls.n	8004ebc <_fwalk_sglue+0x38>
 8004eac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	d003      	beq.n	8004ebc <_fwalk_sglue+0x38>
 8004eb4:	4629      	mov	r1, r5
 8004eb6:	4638      	mov	r0, r7
 8004eb8:	47c0      	blx	r8
 8004eba:	4306      	orrs	r6, r0
 8004ebc:	3568      	adds	r5, #104	@ 0x68
 8004ebe:	e7e9      	b.n	8004e94 <_fwalk_sglue+0x10>

08004ec0 <iprintf>:
 8004ec0:	b40f      	push	{r0, r1, r2, r3}
 8004ec2:	b507      	push	{r0, r1, r2, lr}
 8004ec4:	4906      	ldr	r1, [pc, #24]	@ (8004ee0 <iprintf+0x20>)
 8004ec6:	ab04      	add	r3, sp, #16
 8004ec8:	6808      	ldr	r0, [r1, #0]
 8004eca:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ece:	6881      	ldr	r1, [r0, #8]
 8004ed0:	9301      	str	r3, [sp, #4]
 8004ed2:	f002 fde9 	bl	8007aa8 <_vfiprintf_r>
 8004ed6:	b003      	add	sp, #12
 8004ed8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004edc:	b004      	add	sp, #16
 8004ede:	4770      	bx	lr
 8004ee0:	20000018 	.word	0x20000018

08004ee4 <_puts_r>:
 8004ee4:	6a03      	ldr	r3, [r0, #32]
 8004ee6:	b570      	push	{r4, r5, r6, lr}
 8004ee8:	6884      	ldr	r4, [r0, #8]
 8004eea:	4605      	mov	r5, r0
 8004eec:	460e      	mov	r6, r1
 8004eee:	b90b      	cbnz	r3, 8004ef4 <_puts_r+0x10>
 8004ef0:	f7ff ffb0 	bl	8004e54 <__sinit>
 8004ef4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ef6:	07db      	lsls	r3, r3, #31
 8004ef8:	d405      	bmi.n	8004f06 <_puts_r+0x22>
 8004efa:	89a3      	ldrh	r3, [r4, #12]
 8004efc:	0598      	lsls	r0, r3, #22
 8004efe:	d402      	bmi.n	8004f06 <_puts_r+0x22>
 8004f00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f02:	f000 f9c2 	bl	800528a <__retarget_lock_acquire_recursive>
 8004f06:	89a3      	ldrh	r3, [r4, #12]
 8004f08:	0719      	lsls	r1, r3, #28
 8004f0a:	d502      	bpl.n	8004f12 <_puts_r+0x2e>
 8004f0c:	6923      	ldr	r3, [r4, #16]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d135      	bne.n	8004f7e <_puts_r+0x9a>
 8004f12:	4621      	mov	r1, r4
 8004f14:	4628      	mov	r0, r5
 8004f16:	f000 f8e5 	bl	80050e4 <__swsetup_r>
 8004f1a:	b380      	cbz	r0, 8004f7e <_puts_r+0x9a>
 8004f1c:	f04f 35ff 	mov.w	r5, #4294967295
 8004f20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f22:	07da      	lsls	r2, r3, #31
 8004f24:	d405      	bmi.n	8004f32 <_puts_r+0x4e>
 8004f26:	89a3      	ldrh	r3, [r4, #12]
 8004f28:	059b      	lsls	r3, r3, #22
 8004f2a:	d402      	bmi.n	8004f32 <_puts_r+0x4e>
 8004f2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f2e:	f000 f9ad 	bl	800528c <__retarget_lock_release_recursive>
 8004f32:	4628      	mov	r0, r5
 8004f34:	bd70      	pop	{r4, r5, r6, pc}
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	da04      	bge.n	8004f44 <_puts_r+0x60>
 8004f3a:	69a2      	ldr	r2, [r4, #24]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	dc17      	bgt.n	8004f70 <_puts_r+0x8c>
 8004f40:	290a      	cmp	r1, #10
 8004f42:	d015      	beq.n	8004f70 <_puts_r+0x8c>
 8004f44:	6823      	ldr	r3, [r4, #0]
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	6022      	str	r2, [r4, #0]
 8004f4a:	7019      	strb	r1, [r3, #0]
 8004f4c:	68a3      	ldr	r3, [r4, #8]
 8004f4e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004f52:	3b01      	subs	r3, #1
 8004f54:	60a3      	str	r3, [r4, #8]
 8004f56:	2900      	cmp	r1, #0
 8004f58:	d1ed      	bne.n	8004f36 <_puts_r+0x52>
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	da11      	bge.n	8004f82 <_puts_r+0x9e>
 8004f5e:	4622      	mov	r2, r4
 8004f60:	210a      	movs	r1, #10
 8004f62:	4628      	mov	r0, r5
 8004f64:	f000 f87f 	bl	8005066 <__swbuf_r>
 8004f68:	3001      	adds	r0, #1
 8004f6a:	d0d7      	beq.n	8004f1c <_puts_r+0x38>
 8004f6c:	250a      	movs	r5, #10
 8004f6e:	e7d7      	b.n	8004f20 <_puts_r+0x3c>
 8004f70:	4622      	mov	r2, r4
 8004f72:	4628      	mov	r0, r5
 8004f74:	f000 f877 	bl	8005066 <__swbuf_r>
 8004f78:	3001      	adds	r0, #1
 8004f7a:	d1e7      	bne.n	8004f4c <_puts_r+0x68>
 8004f7c:	e7ce      	b.n	8004f1c <_puts_r+0x38>
 8004f7e:	3e01      	subs	r6, #1
 8004f80:	e7e4      	b.n	8004f4c <_puts_r+0x68>
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	1c5a      	adds	r2, r3, #1
 8004f86:	6022      	str	r2, [r4, #0]
 8004f88:	220a      	movs	r2, #10
 8004f8a:	701a      	strb	r2, [r3, #0]
 8004f8c:	e7ee      	b.n	8004f6c <_puts_r+0x88>
	...

08004f90 <puts>:
 8004f90:	4b02      	ldr	r3, [pc, #8]	@ (8004f9c <puts+0xc>)
 8004f92:	4601      	mov	r1, r0
 8004f94:	6818      	ldr	r0, [r3, #0]
 8004f96:	f7ff bfa5 	b.w	8004ee4 <_puts_r>
 8004f9a:	bf00      	nop
 8004f9c:	20000018 	.word	0x20000018

08004fa0 <siprintf>:
 8004fa0:	b40e      	push	{r1, r2, r3}
 8004fa2:	b500      	push	{lr}
 8004fa4:	b09c      	sub	sp, #112	@ 0x70
 8004fa6:	ab1d      	add	r3, sp, #116	@ 0x74
 8004fa8:	9002      	str	r0, [sp, #8]
 8004faa:	9006      	str	r0, [sp, #24]
 8004fac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004fb0:	4809      	ldr	r0, [pc, #36]	@ (8004fd8 <siprintf+0x38>)
 8004fb2:	9107      	str	r1, [sp, #28]
 8004fb4:	9104      	str	r1, [sp, #16]
 8004fb6:	4909      	ldr	r1, [pc, #36]	@ (8004fdc <siprintf+0x3c>)
 8004fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fbc:	9105      	str	r1, [sp, #20]
 8004fbe:	6800      	ldr	r0, [r0, #0]
 8004fc0:	9301      	str	r3, [sp, #4]
 8004fc2:	a902      	add	r1, sp, #8
 8004fc4:	f002 fc4a 	bl	800785c <_svfiprintf_r>
 8004fc8:	9b02      	ldr	r3, [sp, #8]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	701a      	strb	r2, [r3, #0]
 8004fce:	b01c      	add	sp, #112	@ 0x70
 8004fd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fd4:	b003      	add	sp, #12
 8004fd6:	4770      	bx	lr
 8004fd8:	20000018 	.word	0x20000018
 8004fdc:	ffff0208 	.word	0xffff0208

08004fe0 <__sread>:
 8004fe0:	b510      	push	{r4, lr}
 8004fe2:	460c      	mov	r4, r1
 8004fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fe8:	f000 f900 	bl	80051ec <_read_r>
 8004fec:	2800      	cmp	r0, #0
 8004fee:	bfab      	itete	ge
 8004ff0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004ff2:	89a3      	ldrhlt	r3, [r4, #12]
 8004ff4:	181b      	addge	r3, r3, r0
 8004ff6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004ffa:	bfac      	ite	ge
 8004ffc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004ffe:	81a3      	strhlt	r3, [r4, #12]
 8005000:	bd10      	pop	{r4, pc}

08005002 <__swrite>:
 8005002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005006:	461f      	mov	r7, r3
 8005008:	898b      	ldrh	r3, [r1, #12]
 800500a:	05db      	lsls	r3, r3, #23
 800500c:	4605      	mov	r5, r0
 800500e:	460c      	mov	r4, r1
 8005010:	4616      	mov	r6, r2
 8005012:	d505      	bpl.n	8005020 <__swrite+0x1e>
 8005014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005018:	2302      	movs	r3, #2
 800501a:	2200      	movs	r2, #0
 800501c:	f000 f8d4 	bl	80051c8 <_lseek_r>
 8005020:	89a3      	ldrh	r3, [r4, #12]
 8005022:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005026:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800502a:	81a3      	strh	r3, [r4, #12]
 800502c:	4632      	mov	r2, r6
 800502e:	463b      	mov	r3, r7
 8005030:	4628      	mov	r0, r5
 8005032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005036:	f000 b8eb 	b.w	8005210 <_write_r>

0800503a <__sseek>:
 800503a:	b510      	push	{r4, lr}
 800503c:	460c      	mov	r4, r1
 800503e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005042:	f000 f8c1 	bl	80051c8 <_lseek_r>
 8005046:	1c43      	adds	r3, r0, #1
 8005048:	89a3      	ldrh	r3, [r4, #12]
 800504a:	bf15      	itete	ne
 800504c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800504e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005052:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005056:	81a3      	strheq	r3, [r4, #12]
 8005058:	bf18      	it	ne
 800505a:	81a3      	strhne	r3, [r4, #12]
 800505c:	bd10      	pop	{r4, pc}

0800505e <__sclose>:
 800505e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005062:	f000 b8a1 	b.w	80051a8 <_close_r>

08005066 <__swbuf_r>:
 8005066:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005068:	460e      	mov	r6, r1
 800506a:	4614      	mov	r4, r2
 800506c:	4605      	mov	r5, r0
 800506e:	b118      	cbz	r0, 8005078 <__swbuf_r+0x12>
 8005070:	6a03      	ldr	r3, [r0, #32]
 8005072:	b90b      	cbnz	r3, 8005078 <__swbuf_r+0x12>
 8005074:	f7ff feee 	bl	8004e54 <__sinit>
 8005078:	69a3      	ldr	r3, [r4, #24]
 800507a:	60a3      	str	r3, [r4, #8]
 800507c:	89a3      	ldrh	r3, [r4, #12]
 800507e:	071a      	lsls	r2, r3, #28
 8005080:	d501      	bpl.n	8005086 <__swbuf_r+0x20>
 8005082:	6923      	ldr	r3, [r4, #16]
 8005084:	b943      	cbnz	r3, 8005098 <__swbuf_r+0x32>
 8005086:	4621      	mov	r1, r4
 8005088:	4628      	mov	r0, r5
 800508a:	f000 f82b 	bl	80050e4 <__swsetup_r>
 800508e:	b118      	cbz	r0, 8005098 <__swbuf_r+0x32>
 8005090:	f04f 37ff 	mov.w	r7, #4294967295
 8005094:	4638      	mov	r0, r7
 8005096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	6922      	ldr	r2, [r4, #16]
 800509c:	1a98      	subs	r0, r3, r2
 800509e:	6963      	ldr	r3, [r4, #20]
 80050a0:	b2f6      	uxtb	r6, r6
 80050a2:	4283      	cmp	r3, r0
 80050a4:	4637      	mov	r7, r6
 80050a6:	dc05      	bgt.n	80050b4 <__swbuf_r+0x4e>
 80050a8:	4621      	mov	r1, r4
 80050aa:	4628      	mov	r0, r5
 80050ac:	f002 fe98 	bl	8007de0 <_fflush_r>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d1ed      	bne.n	8005090 <__swbuf_r+0x2a>
 80050b4:	68a3      	ldr	r3, [r4, #8]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	60a3      	str	r3, [r4, #8]
 80050ba:	6823      	ldr	r3, [r4, #0]
 80050bc:	1c5a      	adds	r2, r3, #1
 80050be:	6022      	str	r2, [r4, #0]
 80050c0:	701e      	strb	r6, [r3, #0]
 80050c2:	6962      	ldr	r2, [r4, #20]
 80050c4:	1c43      	adds	r3, r0, #1
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d004      	beq.n	80050d4 <__swbuf_r+0x6e>
 80050ca:	89a3      	ldrh	r3, [r4, #12]
 80050cc:	07db      	lsls	r3, r3, #31
 80050ce:	d5e1      	bpl.n	8005094 <__swbuf_r+0x2e>
 80050d0:	2e0a      	cmp	r6, #10
 80050d2:	d1df      	bne.n	8005094 <__swbuf_r+0x2e>
 80050d4:	4621      	mov	r1, r4
 80050d6:	4628      	mov	r0, r5
 80050d8:	f002 fe82 	bl	8007de0 <_fflush_r>
 80050dc:	2800      	cmp	r0, #0
 80050de:	d0d9      	beq.n	8005094 <__swbuf_r+0x2e>
 80050e0:	e7d6      	b.n	8005090 <__swbuf_r+0x2a>
	...

080050e4 <__swsetup_r>:
 80050e4:	b538      	push	{r3, r4, r5, lr}
 80050e6:	4b29      	ldr	r3, [pc, #164]	@ (800518c <__swsetup_r+0xa8>)
 80050e8:	4605      	mov	r5, r0
 80050ea:	6818      	ldr	r0, [r3, #0]
 80050ec:	460c      	mov	r4, r1
 80050ee:	b118      	cbz	r0, 80050f8 <__swsetup_r+0x14>
 80050f0:	6a03      	ldr	r3, [r0, #32]
 80050f2:	b90b      	cbnz	r3, 80050f8 <__swsetup_r+0x14>
 80050f4:	f7ff feae 	bl	8004e54 <__sinit>
 80050f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050fc:	0719      	lsls	r1, r3, #28
 80050fe:	d422      	bmi.n	8005146 <__swsetup_r+0x62>
 8005100:	06da      	lsls	r2, r3, #27
 8005102:	d407      	bmi.n	8005114 <__swsetup_r+0x30>
 8005104:	2209      	movs	r2, #9
 8005106:	602a      	str	r2, [r5, #0]
 8005108:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800510c:	81a3      	strh	r3, [r4, #12]
 800510e:	f04f 30ff 	mov.w	r0, #4294967295
 8005112:	e033      	b.n	800517c <__swsetup_r+0x98>
 8005114:	0758      	lsls	r0, r3, #29
 8005116:	d512      	bpl.n	800513e <__swsetup_r+0x5a>
 8005118:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800511a:	b141      	cbz	r1, 800512e <__swsetup_r+0x4a>
 800511c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005120:	4299      	cmp	r1, r3
 8005122:	d002      	beq.n	800512a <__swsetup_r+0x46>
 8005124:	4628      	mov	r0, r5
 8005126:	f000 ff07 	bl	8005f38 <_free_r>
 800512a:	2300      	movs	r3, #0
 800512c:	6363      	str	r3, [r4, #52]	@ 0x34
 800512e:	89a3      	ldrh	r3, [r4, #12]
 8005130:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005134:	81a3      	strh	r3, [r4, #12]
 8005136:	2300      	movs	r3, #0
 8005138:	6063      	str	r3, [r4, #4]
 800513a:	6923      	ldr	r3, [r4, #16]
 800513c:	6023      	str	r3, [r4, #0]
 800513e:	89a3      	ldrh	r3, [r4, #12]
 8005140:	f043 0308 	orr.w	r3, r3, #8
 8005144:	81a3      	strh	r3, [r4, #12]
 8005146:	6923      	ldr	r3, [r4, #16]
 8005148:	b94b      	cbnz	r3, 800515e <__swsetup_r+0x7a>
 800514a:	89a3      	ldrh	r3, [r4, #12]
 800514c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005154:	d003      	beq.n	800515e <__swsetup_r+0x7a>
 8005156:	4621      	mov	r1, r4
 8005158:	4628      	mov	r0, r5
 800515a:	f002 fe8f 	bl	8007e7c <__smakebuf_r>
 800515e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005162:	f013 0201 	ands.w	r2, r3, #1
 8005166:	d00a      	beq.n	800517e <__swsetup_r+0x9a>
 8005168:	2200      	movs	r2, #0
 800516a:	60a2      	str	r2, [r4, #8]
 800516c:	6962      	ldr	r2, [r4, #20]
 800516e:	4252      	negs	r2, r2
 8005170:	61a2      	str	r2, [r4, #24]
 8005172:	6922      	ldr	r2, [r4, #16]
 8005174:	b942      	cbnz	r2, 8005188 <__swsetup_r+0xa4>
 8005176:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800517a:	d1c5      	bne.n	8005108 <__swsetup_r+0x24>
 800517c:	bd38      	pop	{r3, r4, r5, pc}
 800517e:	0799      	lsls	r1, r3, #30
 8005180:	bf58      	it	pl
 8005182:	6962      	ldrpl	r2, [r4, #20]
 8005184:	60a2      	str	r2, [r4, #8]
 8005186:	e7f4      	b.n	8005172 <__swsetup_r+0x8e>
 8005188:	2000      	movs	r0, #0
 800518a:	e7f7      	b.n	800517c <__swsetup_r+0x98>
 800518c:	20000018 	.word	0x20000018

08005190 <memset>:
 8005190:	4402      	add	r2, r0
 8005192:	4603      	mov	r3, r0
 8005194:	4293      	cmp	r3, r2
 8005196:	d100      	bne.n	800519a <memset+0xa>
 8005198:	4770      	bx	lr
 800519a:	f803 1b01 	strb.w	r1, [r3], #1
 800519e:	e7f9      	b.n	8005194 <memset+0x4>

080051a0 <_localeconv_r>:
 80051a0:	4800      	ldr	r0, [pc, #0]	@ (80051a4 <_localeconv_r+0x4>)
 80051a2:	4770      	bx	lr
 80051a4:	20000158 	.word	0x20000158

080051a8 <_close_r>:
 80051a8:	b538      	push	{r3, r4, r5, lr}
 80051aa:	4d06      	ldr	r5, [pc, #24]	@ (80051c4 <_close_r+0x1c>)
 80051ac:	2300      	movs	r3, #0
 80051ae:	4604      	mov	r4, r0
 80051b0:	4608      	mov	r0, r1
 80051b2:	602b      	str	r3, [r5, #0]
 80051b4:	f7fc f9f0 	bl	8001598 <_close>
 80051b8:	1c43      	adds	r3, r0, #1
 80051ba:	d102      	bne.n	80051c2 <_close_r+0x1a>
 80051bc:	682b      	ldr	r3, [r5, #0]
 80051be:	b103      	cbz	r3, 80051c2 <_close_r+0x1a>
 80051c0:	6023      	str	r3, [r4, #0]
 80051c2:	bd38      	pop	{r3, r4, r5, pc}
 80051c4:	200003b0 	.word	0x200003b0

080051c8 <_lseek_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	4d07      	ldr	r5, [pc, #28]	@ (80051e8 <_lseek_r+0x20>)
 80051cc:	4604      	mov	r4, r0
 80051ce:	4608      	mov	r0, r1
 80051d0:	4611      	mov	r1, r2
 80051d2:	2200      	movs	r2, #0
 80051d4:	602a      	str	r2, [r5, #0]
 80051d6:	461a      	mov	r2, r3
 80051d8:	f7fc fa05 	bl	80015e6 <_lseek>
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	d102      	bne.n	80051e6 <_lseek_r+0x1e>
 80051e0:	682b      	ldr	r3, [r5, #0]
 80051e2:	b103      	cbz	r3, 80051e6 <_lseek_r+0x1e>
 80051e4:	6023      	str	r3, [r4, #0]
 80051e6:	bd38      	pop	{r3, r4, r5, pc}
 80051e8:	200003b0 	.word	0x200003b0

080051ec <_read_r>:
 80051ec:	b538      	push	{r3, r4, r5, lr}
 80051ee:	4d07      	ldr	r5, [pc, #28]	@ (800520c <_read_r+0x20>)
 80051f0:	4604      	mov	r4, r0
 80051f2:	4608      	mov	r0, r1
 80051f4:	4611      	mov	r1, r2
 80051f6:	2200      	movs	r2, #0
 80051f8:	602a      	str	r2, [r5, #0]
 80051fa:	461a      	mov	r2, r3
 80051fc:	f7fc f993 	bl	8001526 <_read>
 8005200:	1c43      	adds	r3, r0, #1
 8005202:	d102      	bne.n	800520a <_read_r+0x1e>
 8005204:	682b      	ldr	r3, [r5, #0]
 8005206:	b103      	cbz	r3, 800520a <_read_r+0x1e>
 8005208:	6023      	str	r3, [r4, #0]
 800520a:	bd38      	pop	{r3, r4, r5, pc}
 800520c:	200003b0 	.word	0x200003b0

08005210 <_write_r>:
 8005210:	b538      	push	{r3, r4, r5, lr}
 8005212:	4d07      	ldr	r5, [pc, #28]	@ (8005230 <_write_r+0x20>)
 8005214:	4604      	mov	r4, r0
 8005216:	4608      	mov	r0, r1
 8005218:	4611      	mov	r1, r2
 800521a:	2200      	movs	r2, #0
 800521c:	602a      	str	r2, [r5, #0]
 800521e:	461a      	mov	r2, r3
 8005220:	f7fc f99e 	bl	8001560 <_write>
 8005224:	1c43      	adds	r3, r0, #1
 8005226:	d102      	bne.n	800522e <_write_r+0x1e>
 8005228:	682b      	ldr	r3, [r5, #0]
 800522a:	b103      	cbz	r3, 800522e <_write_r+0x1e>
 800522c:	6023      	str	r3, [r4, #0]
 800522e:	bd38      	pop	{r3, r4, r5, pc}
 8005230:	200003b0 	.word	0x200003b0

08005234 <__errno>:
 8005234:	4b01      	ldr	r3, [pc, #4]	@ (800523c <__errno+0x8>)
 8005236:	6818      	ldr	r0, [r3, #0]
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	20000018 	.word	0x20000018

08005240 <__libc_init_array>:
 8005240:	b570      	push	{r4, r5, r6, lr}
 8005242:	4d0d      	ldr	r5, [pc, #52]	@ (8005278 <__libc_init_array+0x38>)
 8005244:	4c0d      	ldr	r4, [pc, #52]	@ (800527c <__libc_init_array+0x3c>)
 8005246:	1b64      	subs	r4, r4, r5
 8005248:	10a4      	asrs	r4, r4, #2
 800524a:	2600      	movs	r6, #0
 800524c:	42a6      	cmp	r6, r4
 800524e:	d109      	bne.n	8005264 <__libc_init_array+0x24>
 8005250:	4d0b      	ldr	r5, [pc, #44]	@ (8005280 <__libc_init_array+0x40>)
 8005252:	4c0c      	ldr	r4, [pc, #48]	@ (8005284 <__libc_init_array+0x44>)
 8005254:	f003 fe28 	bl	8008ea8 <_init>
 8005258:	1b64      	subs	r4, r4, r5
 800525a:	10a4      	asrs	r4, r4, #2
 800525c:	2600      	movs	r6, #0
 800525e:	42a6      	cmp	r6, r4
 8005260:	d105      	bne.n	800526e <__libc_init_array+0x2e>
 8005262:	bd70      	pop	{r4, r5, r6, pc}
 8005264:	f855 3b04 	ldr.w	r3, [r5], #4
 8005268:	4798      	blx	r3
 800526a:	3601      	adds	r6, #1
 800526c:	e7ee      	b.n	800524c <__libc_init_array+0xc>
 800526e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005272:	4798      	blx	r3
 8005274:	3601      	adds	r6, #1
 8005276:	e7f2      	b.n	800525e <__libc_init_array+0x1e>
 8005278:	08009460 	.word	0x08009460
 800527c:	08009460 	.word	0x08009460
 8005280:	08009460 	.word	0x08009460
 8005284:	08009464 	.word	0x08009464

08005288 <__retarget_lock_init_recursive>:
 8005288:	4770      	bx	lr

0800528a <__retarget_lock_acquire_recursive>:
 800528a:	4770      	bx	lr

0800528c <__retarget_lock_release_recursive>:
 800528c:	4770      	bx	lr
	...

08005290 <nanf>:
 8005290:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005298 <nanf+0x8>
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	7fc00000 	.word	0x7fc00000

0800529c <quorem>:
 800529c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a0:	6903      	ldr	r3, [r0, #16]
 80052a2:	690c      	ldr	r4, [r1, #16]
 80052a4:	42a3      	cmp	r3, r4
 80052a6:	4607      	mov	r7, r0
 80052a8:	db7e      	blt.n	80053a8 <quorem+0x10c>
 80052aa:	3c01      	subs	r4, #1
 80052ac:	f101 0814 	add.w	r8, r1, #20
 80052b0:	00a3      	lsls	r3, r4, #2
 80052b2:	f100 0514 	add.w	r5, r0, #20
 80052b6:	9300      	str	r3, [sp, #0]
 80052b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052bc:	9301      	str	r3, [sp, #4]
 80052be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80052c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80052c6:	3301      	adds	r3, #1
 80052c8:	429a      	cmp	r2, r3
 80052ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80052ce:	fbb2 f6f3 	udiv	r6, r2, r3
 80052d2:	d32e      	bcc.n	8005332 <quorem+0x96>
 80052d4:	f04f 0a00 	mov.w	sl, #0
 80052d8:	46c4      	mov	ip, r8
 80052da:	46ae      	mov	lr, r5
 80052dc:	46d3      	mov	fp, sl
 80052de:	f85c 3b04 	ldr.w	r3, [ip], #4
 80052e2:	b298      	uxth	r0, r3
 80052e4:	fb06 a000 	mla	r0, r6, r0, sl
 80052e8:	0c02      	lsrs	r2, r0, #16
 80052ea:	0c1b      	lsrs	r3, r3, #16
 80052ec:	fb06 2303 	mla	r3, r6, r3, r2
 80052f0:	f8de 2000 	ldr.w	r2, [lr]
 80052f4:	b280      	uxth	r0, r0
 80052f6:	b292      	uxth	r2, r2
 80052f8:	1a12      	subs	r2, r2, r0
 80052fa:	445a      	add	r2, fp
 80052fc:	f8de 0000 	ldr.w	r0, [lr]
 8005300:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005304:	b29b      	uxth	r3, r3
 8005306:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800530a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800530e:	b292      	uxth	r2, r2
 8005310:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005314:	45e1      	cmp	r9, ip
 8005316:	f84e 2b04 	str.w	r2, [lr], #4
 800531a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800531e:	d2de      	bcs.n	80052de <quorem+0x42>
 8005320:	9b00      	ldr	r3, [sp, #0]
 8005322:	58eb      	ldr	r3, [r5, r3]
 8005324:	b92b      	cbnz	r3, 8005332 <quorem+0x96>
 8005326:	9b01      	ldr	r3, [sp, #4]
 8005328:	3b04      	subs	r3, #4
 800532a:	429d      	cmp	r5, r3
 800532c:	461a      	mov	r2, r3
 800532e:	d32f      	bcc.n	8005390 <quorem+0xf4>
 8005330:	613c      	str	r4, [r7, #16]
 8005332:	4638      	mov	r0, r7
 8005334:	f001 f9c4 	bl	80066c0 <__mcmp>
 8005338:	2800      	cmp	r0, #0
 800533a:	db25      	blt.n	8005388 <quorem+0xec>
 800533c:	4629      	mov	r1, r5
 800533e:	2000      	movs	r0, #0
 8005340:	f858 2b04 	ldr.w	r2, [r8], #4
 8005344:	f8d1 c000 	ldr.w	ip, [r1]
 8005348:	fa1f fe82 	uxth.w	lr, r2
 800534c:	fa1f f38c 	uxth.w	r3, ip
 8005350:	eba3 030e 	sub.w	r3, r3, lr
 8005354:	4403      	add	r3, r0
 8005356:	0c12      	lsrs	r2, r2, #16
 8005358:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800535c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005360:	b29b      	uxth	r3, r3
 8005362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005366:	45c1      	cmp	r9, r8
 8005368:	f841 3b04 	str.w	r3, [r1], #4
 800536c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005370:	d2e6      	bcs.n	8005340 <quorem+0xa4>
 8005372:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005376:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800537a:	b922      	cbnz	r2, 8005386 <quorem+0xea>
 800537c:	3b04      	subs	r3, #4
 800537e:	429d      	cmp	r5, r3
 8005380:	461a      	mov	r2, r3
 8005382:	d30b      	bcc.n	800539c <quorem+0x100>
 8005384:	613c      	str	r4, [r7, #16]
 8005386:	3601      	adds	r6, #1
 8005388:	4630      	mov	r0, r6
 800538a:	b003      	add	sp, #12
 800538c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005390:	6812      	ldr	r2, [r2, #0]
 8005392:	3b04      	subs	r3, #4
 8005394:	2a00      	cmp	r2, #0
 8005396:	d1cb      	bne.n	8005330 <quorem+0x94>
 8005398:	3c01      	subs	r4, #1
 800539a:	e7c6      	b.n	800532a <quorem+0x8e>
 800539c:	6812      	ldr	r2, [r2, #0]
 800539e:	3b04      	subs	r3, #4
 80053a0:	2a00      	cmp	r2, #0
 80053a2:	d1ef      	bne.n	8005384 <quorem+0xe8>
 80053a4:	3c01      	subs	r4, #1
 80053a6:	e7ea      	b.n	800537e <quorem+0xe2>
 80053a8:	2000      	movs	r0, #0
 80053aa:	e7ee      	b.n	800538a <quorem+0xee>
 80053ac:	0000      	movs	r0, r0
	...

080053b0 <_dtoa_r>:
 80053b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b4:	69c7      	ldr	r7, [r0, #28]
 80053b6:	b099      	sub	sp, #100	@ 0x64
 80053b8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80053bc:	ec55 4b10 	vmov	r4, r5, d0
 80053c0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80053c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80053c4:	4683      	mov	fp, r0
 80053c6:	920e      	str	r2, [sp, #56]	@ 0x38
 80053c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80053ca:	b97f      	cbnz	r7, 80053ec <_dtoa_r+0x3c>
 80053cc:	2010      	movs	r0, #16
 80053ce:	f000 fdfd 	bl	8005fcc <malloc>
 80053d2:	4602      	mov	r2, r0
 80053d4:	f8cb 001c 	str.w	r0, [fp, #28]
 80053d8:	b920      	cbnz	r0, 80053e4 <_dtoa_r+0x34>
 80053da:	4ba7      	ldr	r3, [pc, #668]	@ (8005678 <_dtoa_r+0x2c8>)
 80053dc:	21ef      	movs	r1, #239	@ 0xef
 80053de:	48a7      	ldr	r0, [pc, #668]	@ (800567c <_dtoa_r+0x2cc>)
 80053e0:	f002 fdfe 	bl	8007fe0 <__assert_func>
 80053e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80053e8:	6007      	str	r7, [r0, #0]
 80053ea:	60c7      	str	r7, [r0, #12]
 80053ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80053f0:	6819      	ldr	r1, [r3, #0]
 80053f2:	b159      	cbz	r1, 800540c <_dtoa_r+0x5c>
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	604a      	str	r2, [r1, #4]
 80053f8:	2301      	movs	r3, #1
 80053fa:	4093      	lsls	r3, r2
 80053fc:	608b      	str	r3, [r1, #8]
 80053fe:	4658      	mov	r0, fp
 8005400:	f000 feda 	bl	80061b8 <_Bfree>
 8005404:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005408:	2200      	movs	r2, #0
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	1e2b      	subs	r3, r5, #0
 800540e:	bfb9      	ittee	lt
 8005410:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005414:	9303      	strlt	r3, [sp, #12]
 8005416:	2300      	movge	r3, #0
 8005418:	6033      	strge	r3, [r6, #0]
 800541a:	9f03      	ldr	r7, [sp, #12]
 800541c:	4b98      	ldr	r3, [pc, #608]	@ (8005680 <_dtoa_r+0x2d0>)
 800541e:	bfbc      	itt	lt
 8005420:	2201      	movlt	r2, #1
 8005422:	6032      	strlt	r2, [r6, #0]
 8005424:	43bb      	bics	r3, r7
 8005426:	d112      	bne.n	800544e <_dtoa_r+0x9e>
 8005428:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800542a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800542e:	6013      	str	r3, [r2, #0]
 8005430:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005434:	4323      	orrs	r3, r4
 8005436:	f000 854d 	beq.w	8005ed4 <_dtoa_r+0xb24>
 800543a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800543c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005694 <_dtoa_r+0x2e4>
 8005440:	2b00      	cmp	r3, #0
 8005442:	f000 854f 	beq.w	8005ee4 <_dtoa_r+0xb34>
 8005446:	f10a 0303 	add.w	r3, sl, #3
 800544a:	f000 bd49 	b.w	8005ee0 <_dtoa_r+0xb30>
 800544e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005452:	2200      	movs	r2, #0
 8005454:	ec51 0b17 	vmov	r0, r1, d7
 8005458:	2300      	movs	r3, #0
 800545a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800545e:	f7fb fb33 	bl	8000ac8 <__aeabi_dcmpeq>
 8005462:	4680      	mov	r8, r0
 8005464:	b158      	cbz	r0, 800547e <_dtoa_r+0xce>
 8005466:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005468:	2301      	movs	r3, #1
 800546a:	6013      	str	r3, [r2, #0]
 800546c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800546e:	b113      	cbz	r3, 8005476 <_dtoa_r+0xc6>
 8005470:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005472:	4b84      	ldr	r3, [pc, #528]	@ (8005684 <_dtoa_r+0x2d4>)
 8005474:	6013      	str	r3, [r2, #0]
 8005476:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005698 <_dtoa_r+0x2e8>
 800547a:	f000 bd33 	b.w	8005ee4 <_dtoa_r+0xb34>
 800547e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005482:	aa16      	add	r2, sp, #88	@ 0x58
 8005484:	a917      	add	r1, sp, #92	@ 0x5c
 8005486:	4658      	mov	r0, fp
 8005488:	f001 fa3a 	bl	8006900 <__d2b>
 800548c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005490:	4681      	mov	r9, r0
 8005492:	2e00      	cmp	r6, #0
 8005494:	d077      	beq.n	8005586 <_dtoa_r+0x1d6>
 8005496:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005498:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800549c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80054a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80054ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80054b0:	4619      	mov	r1, r3
 80054b2:	2200      	movs	r2, #0
 80054b4:	4b74      	ldr	r3, [pc, #464]	@ (8005688 <_dtoa_r+0x2d8>)
 80054b6:	f7fa fee7 	bl	8000288 <__aeabi_dsub>
 80054ba:	a369      	add	r3, pc, #420	@ (adr r3, 8005660 <_dtoa_r+0x2b0>)
 80054bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c0:	f7fb f89a 	bl	80005f8 <__aeabi_dmul>
 80054c4:	a368      	add	r3, pc, #416	@ (adr r3, 8005668 <_dtoa_r+0x2b8>)
 80054c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ca:	f7fa fedf 	bl	800028c <__adddf3>
 80054ce:	4604      	mov	r4, r0
 80054d0:	4630      	mov	r0, r6
 80054d2:	460d      	mov	r5, r1
 80054d4:	f7fb f826 	bl	8000524 <__aeabi_i2d>
 80054d8:	a365      	add	r3, pc, #404	@ (adr r3, 8005670 <_dtoa_r+0x2c0>)
 80054da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054de:	f7fb f88b 	bl	80005f8 <__aeabi_dmul>
 80054e2:	4602      	mov	r2, r0
 80054e4:	460b      	mov	r3, r1
 80054e6:	4620      	mov	r0, r4
 80054e8:	4629      	mov	r1, r5
 80054ea:	f7fa fecf 	bl	800028c <__adddf3>
 80054ee:	4604      	mov	r4, r0
 80054f0:	460d      	mov	r5, r1
 80054f2:	f7fb fb31 	bl	8000b58 <__aeabi_d2iz>
 80054f6:	2200      	movs	r2, #0
 80054f8:	4607      	mov	r7, r0
 80054fa:	2300      	movs	r3, #0
 80054fc:	4620      	mov	r0, r4
 80054fe:	4629      	mov	r1, r5
 8005500:	f7fb faec 	bl	8000adc <__aeabi_dcmplt>
 8005504:	b140      	cbz	r0, 8005518 <_dtoa_r+0x168>
 8005506:	4638      	mov	r0, r7
 8005508:	f7fb f80c 	bl	8000524 <__aeabi_i2d>
 800550c:	4622      	mov	r2, r4
 800550e:	462b      	mov	r3, r5
 8005510:	f7fb fada 	bl	8000ac8 <__aeabi_dcmpeq>
 8005514:	b900      	cbnz	r0, 8005518 <_dtoa_r+0x168>
 8005516:	3f01      	subs	r7, #1
 8005518:	2f16      	cmp	r7, #22
 800551a:	d851      	bhi.n	80055c0 <_dtoa_r+0x210>
 800551c:	4b5b      	ldr	r3, [pc, #364]	@ (800568c <_dtoa_r+0x2dc>)
 800551e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005526:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800552a:	f7fb fad7 	bl	8000adc <__aeabi_dcmplt>
 800552e:	2800      	cmp	r0, #0
 8005530:	d048      	beq.n	80055c4 <_dtoa_r+0x214>
 8005532:	3f01      	subs	r7, #1
 8005534:	2300      	movs	r3, #0
 8005536:	9312      	str	r3, [sp, #72]	@ 0x48
 8005538:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800553a:	1b9b      	subs	r3, r3, r6
 800553c:	1e5a      	subs	r2, r3, #1
 800553e:	bf44      	itt	mi
 8005540:	f1c3 0801 	rsbmi	r8, r3, #1
 8005544:	2300      	movmi	r3, #0
 8005546:	9208      	str	r2, [sp, #32]
 8005548:	bf54      	ite	pl
 800554a:	f04f 0800 	movpl.w	r8, #0
 800554e:	9308      	strmi	r3, [sp, #32]
 8005550:	2f00      	cmp	r7, #0
 8005552:	db39      	blt.n	80055c8 <_dtoa_r+0x218>
 8005554:	9b08      	ldr	r3, [sp, #32]
 8005556:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005558:	443b      	add	r3, r7
 800555a:	9308      	str	r3, [sp, #32]
 800555c:	2300      	movs	r3, #0
 800555e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005562:	2b09      	cmp	r3, #9
 8005564:	d864      	bhi.n	8005630 <_dtoa_r+0x280>
 8005566:	2b05      	cmp	r3, #5
 8005568:	bfc4      	itt	gt
 800556a:	3b04      	subgt	r3, #4
 800556c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800556e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005570:	f1a3 0302 	sub.w	r3, r3, #2
 8005574:	bfcc      	ite	gt
 8005576:	2400      	movgt	r4, #0
 8005578:	2401      	movle	r4, #1
 800557a:	2b03      	cmp	r3, #3
 800557c:	d863      	bhi.n	8005646 <_dtoa_r+0x296>
 800557e:	e8df f003 	tbb	[pc, r3]
 8005582:	372a      	.short	0x372a
 8005584:	5535      	.short	0x5535
 8005586:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800558a:	441e      	add	r6, r3
 800558c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005590:	2b20      	cmp	r3, #32
 8005592:	bfc1      	itttt	gt
 8005594:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005598:	409f      	lslgt	r7, r3
 800559a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800559e:	fa24 f303 	lsrgt.w	r3, r4, r3
 80055a2:	bfd6      	itet	le
 80055a4:	f1c3 0320 	rsble	r3, r3, #32
 80055a8:	ea47 0003 	orrgt.w	r0, r7, r3
 80055ac:	fa04 f003 	lslle.w	r0, r4, r3
 80055b0:	f7fa ffa8 	bl	8000504 <__aeabi_ui2d>
 80055b4:	2201      	movs	r2, #1
 80055b6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80055ba:	3e01      	subs	r6, #1
 80055bc:	9214      	str	r2, [sp, #80]	@ 0x50
 80055be:	e777      	b.n	80054b0 <_dtoa_r+0x100>
 80055c0:	2301      	movs	r3, #1
 80055c2:	e7b8      	b.n	8005536 <_dtoa_r+0x186>
 80055c4:	9012      	str	r0, [sp, #72]	@ 0x48
 80055c6:	e7b7      	b.n	8005538 <_dtoa_r+0x188>
 80055c8:	427b      	negs	r3, r7
 80055ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80055cc:	2300      	movs	r3, #0
 80055ce:	eba8 0807 	sub.w	r8, r8, r7
 80055d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80055d4:	e7c4      	b.n	8005560 <_dtoa_r+0x1b0>
 80055d6:	2300      	movs	r3, #0
 80055d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055dc:	2b00      	cmp	r3, #0
 80055de:	dc35      	bgt.n	800564c <_dtoa_r+0x29c>
 80055e0:	2301      	movs	r3, #1
 80055e2:	9300      	str	r3, [sp, #0]
 80055e4:	9307      	str	r3, [sp, #28]
 80055e6:	461a      	mov	r2, r3
 80055e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80055ea:	e00b      	b.n	8005604 <_dtoa_r+0x254>
 80055ec:	2301      	movs	r3, #1
 80055ee:	e7f3      	b.n	80055d8 <_dtoa_r+0x228>
 80055f0:	2300      	movs	r3, #0
 80055f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055f6:	18fb      	adds	r3, r7, r3
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	3301      	adds	r3, #1
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	9307      	str	r3, [sp, #28]
 8005600:	bfb8      	it	lt
 8005602:	2301      	movlt	r3, #1
 8005604:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005608:	2100      	movs	r1, #0
 800560a:	2204      	movs	r2, #4
 800560c:	f102 0514 	add.w	r5, r2, #20
 8005610:	429d      	cmp	r5, r3
 8005612:	d91f      	bls.n	8005654 <_dtoa_r+0x2a4>
 8005614:	6041      	str	r1, [r0, #4]
 8005616:	4658      	mov	r0, fp
 8005618:	f000 fd8e 	bl	8006138 <_Balloc>
 800561c:	4682      	mov	sl, r0
 800561e:	2800      	cmp	r0, #0
 8005620:	d13c      	bne.n	800569c <_dtoa_r+0x2ec>
 8005622:	4b1b      	ldr	r3, [pc, #108]	@ (8005690 <_dtoa_r+0x2e0>)
 8005624:	4602      	mov	r2, r0
 8005626:	f240 11af 	movw	r1, #431	@ 0x1af
 800562a:	e6d8      	b.n	80053de <_dtoa_r+0x2e>
 800562c:	2301      	movs	r3, #1
 800562e:	e7e0      	b.n	80055f2 <_dtoa_r+0x242>
 8005630:	2401      	movs	r4, #1
 8005632:	2300      	movs	r3, #0
 8005634:	9309      	str	r3, [sp, #36]	@ 0x24
 8005636:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005638:	f04f 33ff 	mov.w	r3, #4294967295
 800563c:	9300      	str	r3, [sp, #0]
 800563e:	9307      	str	r3, [sp, #28]
 8005640:	2200      	movs	r2, #0
 8005642:	2312      	movs	r3, #18
 8005644:	e7d0      	b.n	80055e8 <_dtoa_r+0x238>
 8005646:	2301      	movs	r3, #1
 8005648:	930b      	str	r3, [sp, #44]	@ 0x2c
 800564a:	e7f5      	b.n	8005638 <_dtoa_r+0x288>
 800564c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	9307      	str	r3, [sp, #28]
 8005652:	e7d7      	b.n	8005604 <_dtoa_r+0x254>
 8005654:	3101      	adds	r1, #1
 8005656:	0052      	lsls	r2, r2, #1
 8005658:	e7d8      	b.n	800560c <_dtoa_r+0x25c>
 800565a:	bf00      	nop
 800565c:	f3af 8000 	nop.w
 8005660:	636f4361 	.word	0x636f4361
 8005664:	3fd287a7 	.word	0x3fd287a7
 8005668:	8b60c8b3 	.word	0x8b60c8b3
 800566c:	3fc68a28 	.word	0x3fc68a28
 8005670:	509f79fb 	.word	0x509f79fb
 8005674:	3fd34413 	.word	0x3fd34413
 8005678:	0800906e 	.word	0x0800906e
 800567c:	08009085 	.word	0x08009085
 8005680:	7ff00000 	.word	0x7ff00000
 8005684:	08009039 	.word	0x08009039
 8005688:	3ff80000 	.word	0x3ff80000
 800568c:	08009180 	.word	0x08009180
 8005690:	080090dd 	.word	0x080090dd
 8005694:	0800906a 	.word	0x0800906a
 8005698:	08009038 	.word	0x08009038
 800569c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80056a0:	6018      	str	r0, [r3, #0]
 80056a2:	9b07      	ldr	r3, [sp, #28]
 80056a4:	2b0e      	cmp	r3, #14
 80056a6:	f200 80a4 	bhi.w	80057f2 <_dtoa_r+0x442>
 80056aa:	2c00      	cmp	r4, #0
 80056ac:	f000 80a1 	beq.w	80057f2 <_dtoa_r+0x442>
 80056b0:	2f00      	cmp	r7, #0
 80056b2:	dd33      	ble.n	800571c <_dtoa_r+0x36c>
 80056b4:	4bad      	ldr	r3, [pc, #692]	@ (800596c <_dtoa_r+0x5bc>)
 80056b6:	f007 020f 	and.w	r2, r7, #15
 80056ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056be:	ed93 7b00 	vldr	d7, [r3]
 80056c2:	05f8      	lsls	r0, r7, #23
 80056c4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80056c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80056cc:	d516      	bpl.n	80056fc <_dtoa_r+0x34c>
 80056ce:	4ba8      	ldr	r3, [pc, #672]	@ (8005970 <_dtoa_r+0x5c0>)
 80056d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80056d8:	f7fb f8b8 	bl	800084c <__aeabi_ddiv>
 80056dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056e0:	f004 040f 	and.w	r4, r4, #15
 80056e4:	2603      	movs	r6, #3
 80056e6:	4da2      	ldr	r5, [pc, #648]	@ (8005970 <_dtoa_r+0x5c0>)
 80056e8:	b954      	cbnz	r4, 8005700 <_dtoa_r+0x350>
 80056ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056f2:	f7fb f8ab 	bl	800084c <__aeabi_ddiv>
 80056f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056fa:	e028      	b.n	800574e <_dtoa_r+0x39e>
 80056fc:	2602      	movs	r6, #2
 80056fe:	e7f2      	b.n	80056e6 <_dtoa_r+0x336>
 8005700:	07e1      	lsls	r1, r4, #31
 8005702:	d508      	bpl.n	8005716 <_dtoa_r+0x366>
 8005704:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005708:	e9d5 2300 	ldrd	r2, r3, [r5]
 800570c:	f7fa ff74 	bl	80005f8 <__aeabi_dmul>
 8005710:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005714:	3601      	adds	r6, #1
 8005716:	1064      	asrs	r4, r4, #1
 8005718:	3508      	adds	r5, #8
 800571a:	e7e5      	b.n	80056e8 <_dtoa_r+0x338>
 800571c:	f000 80d2 	beq.w	80058c4 <_dtoa_r+0x514>
 8005720:	427c      	negs	r4, r7
 8005722:	4b92      	ldr	r3, [pc, #584]	@ (800596c <_dtoa_r+0x5bc>)
 8005724:	4d92      	ldr	r5, [pc, #584]	@ (8005970 <_dtoa_r+0x5c0>)
 8005726:	f004 020f 	and.w	r2, r4, #15
 800572a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800572e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005732:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005736:	f7fa ff5f 	bl	80005f8 <__aeabi_dmul>
 800573a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800573e:	1124      	asrs	r4, r4, #4
 8005740:	2300      	movs	r3, #0
 8005742:	2602      	movs	r6, #2
 8005744:	2c00      	cmp	r4, #0
 8005746:	f040 80b2 	bne.w	80058ae <_dtoa_r+0x4fe>
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1d3      	bne.n	80056f6 <_dtoa_r+0x346>
 800574e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005750:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005754:	2b00      	cmp	r3, #0
 8005756:	f000 80b7 	beq.w	80058c8 <_dtoa_r+0x518>
 800575a:	4b86      	ldr	r3, [pc, #536]	@ (8005974 <_dtoa_r+0x5c4>)
 800575c:	2200      	movs	r2, #0
 800575e:	4620      	mov	r0, r4
 8005760:	4629      	mov	r1, r5
 8005762:	f7fb f9bb 	bl	8000adc <__aeabi_dcmplt>
 8005766:	2800      	cmp	r0, #0
 8005768:	f000 80ae 	beq.w	80058c8 <_dtoa_r+0x518>
 800576c:	9b07      	ldr	r3, [sp, #28]
 800576e:	2b00      	cmp	r3, #0
 8005770:	f000 80aa 	beq.w	80058c8 <_dtoa_r+0x518>
 8005774:	9b00      	ldr	r3, [sp, #0]
 8005776:	2b00      	cmp	r3, #0
 8005778:	dd37      	ble.n	80057ea <_dtoa_r+0x43a>
 800577a:	1e7b      	subs	r3, r7, #1
 800577c:	9304      	str	r3, [sp, #16]
 800577e:	4620      	mov	r0, r4
 8005780:	4b7d      	ldr	r3, [pc, #500]	@ (8005978 <_dtoa_r+0x5c8>)
 8005782:	2200      	movs	r2, #0
 8005784:	4629      	mov	r1, r5
 8005786:	f7fa ff37 	bl	80005f8 <__aeabi_dmul>
 800578a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800578e:	9c00      	ldr	r4, [sp, #0]
 8005790:	3601      	adds	r6, #1
 8005792:	4630      	mov	r0, r6
 8005794:	f7fa fec6 	bl	8000524 <__aeabi_i2d>
 8005798:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800579c:	f7fa ff2c 	bl	80005f8 <__aeabi_dmul>
 80057a0:	4b76      	ldr	r3, [pc, #472]	@ (800597c <_dtoa_r+0x5cc>)
 80057a2:	2200      	movs	r2, #0
 80057a4:	f7fa fd72 	bl	800028c <__adddf3>
 80057a8:	4605      	mov	r5, r0
 80057aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80057ae:	2c00      	cmp	r4, #0
 80057b0:	f040 808d 	bne.w	80058ce <_dtoa_r+0x51e>
 80057b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057b8:	4b71      	ldr	r3, [pc, #452]	@ (8005980 <_dtoa_r+0x5d0>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	f7fa fd64 	bl	8000288 <__aeabi_dsub>
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80057c8:	462a      	mov	r2, r5
 80057ca:	4633      	mov	r3, r6
 80057cc:	f7fb f9a4 	bl	8000b18 <__aeabi_dcmpgt>
 80057d0:	2800      	cmp	r0, #0
 80057d2:	f040 828b 	bne.w	8005cec <_dtoa_r+0x93c>
 80057d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057da:	462a      	mov	r2, r5
 80057dc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80057e0:	f7fb f97c 	bl	8000adc <__aeabi_dcmplt>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	f040 8128 	bne.w	8005a3a <_dtoa_r+0x68a>
 80057ea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80057ee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80057f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	f2c0 815a 	blt.w	8005aae <_dtoa_r+0x6fe>
 80057fa:	2f0e      	cmp	r7, #14
 80057fc:	f300 8157 	bgt.w	8005aae <_dtoa_r+0x6fe>
 8005800:	4b5a      	ldr	r3, [pc, #360]	@ (800596c <_dtoa_r+0x5bc>)
 8005802:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005806:	ed93 7b00 	vldr	d7, [r3]
 800580a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800580c:	2b00      	cmp	r3, #0
 800580e:	ed8d 7b00 	vstr	d7, [sp]
 8005812:	da03      	bge.n	800581c <_dtoa_r+0x46c>
 8005814:	9b07      	ldr	r3, [sp, #28]
 8005816:	2b00      	cmp	r3, #0
 8005818:	f340 8101 	ble.w	8005a1e <_dtoa_r+0x66e>
 800581c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005820:	4656      	mov	r6, sl
 8005822:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005826:	4620      	mov	r0, r4
 8005828:	4629      	mov	r1, r5
 800582a:	f7fb f80f 	bl	800084c <__aeabi_ddiv>
 800582e:	f7fb f993 	bl	8000b58 <__aeabi_d2iz>
 8005832:	4680      	mov	r8, r0
 8005834:	f7fa fe76 	bl	8000524 <__aeabi_i2d>
 8005838:	e9dd 2300 	ldrd	r2, r3, [sp]
 800583c:	f7fa fedc 	bl	80005f8 <__aeabi_dmul>
 8005840:	4602      	mov	r2, r0
 8005842:	460b      	mov	r3, r1
 8005844:	4620      	mov	r0, r4
 8005846:	4629      	mov	r1, r5
 8005848:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800584c:	f7fa fd1c 	bl	8000288 <__aeabi_dsub>
 8005850:	f806 4b01 	strb.w	r4, [r6], #1
 8005854:	9d07      	ldr	r5, [sp, #28]
 8005856:	eba6 040a 	sub.w	r4, r6, sl
 800585a:	42a5      	cmp	r5, r4
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	f040 8117 	bne.w	8005a92 <_dtoa_r+0x6e2>
 8005864:	f7fa fd12 	bl	800028c <__adddf3>
 8005868:	e9dd 2300 	ldrd	r2, r3, [sp]
 800586c:	4604      	mov	r4, r0
 800586e:	460d      	mov	r5, r1
 8005870:	f7fb f952 	bl	8000b18 <__aeabi_dcmpgt>
 8005874:	2800      	cmp	r0, #0
 8005876:	f040 80f9 	bne.w	8005a6c <_dtoa_r+0x6bc>
 800587a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800587e:	4620      	mov	r0, r4
 8005880:	4629      	mov	r1, r5
 8005882:	f7fb f921 	bl	8000ac8 <__aeabi_dcmpeq>
 8005886:	b118      	cbz	r0, 8005890 <_dtoa_r+0x4e0>
 8005888:	f018 0f01 	tst.w	r8, #1
 800588c:	f040 80ee 	bne.w	8005a6c <_dtoa_r+0x6bc>
 8005890:	4649      	mov	r1, r9
 8005892:	4658      	mov	r0, fp
 8005894:	f000 fc90 	bl	80061b8 <_Bfree>
 8005898:	2300      	movs	r3, #0
 800589a:	7033      	strb	r3, [r6, #0]
 800589c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800589e:	3701      	adds	r7, #1
 80058a0:	601f      	str	r7, [r3, #0]
 80058a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	f000 831d 	beq.w	8005ee4 <_dtoa_r+0xb34>
 80058aa:	601e      	str	r6, [r3, #0]
 80058ac:	e31a      	b.n	8005ee4 <_dtoa_r+0xb34>
 80058ae:	07e2      	lsls	r2, r4, #31
 80058b0:	d505      	bpl.n	80058be <_dtoa_r+0x50e>
 80058b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80058b6:	f7fa fe9f 	bl	80005f8 <__aeabi_dmul>
 80058ba:	3601      	adds	r6, #1
 80058bc:	2301      	movs	r3, #1
 80058be:	1064      	asrs	r4, r4, #1
 80058c0:	3508      	adds	r5, #8
 80058c2:	e73f      	b.n	8005744 <_dtoa_r+0x394>
 80058c4:	2602      	movs	r6, #2
 80058c6:	e742      	b.n	800574e <_dtoa_r+0x39e>
 80058c8:	9c07      	ldr	r4, [sp, #28]
 80058ca:	9704      	str	r7, [sp, #16]
 80058cc:	e761      	b.n	8005792 <_dtoa_r+0x3e2>
 80058ce:	4b27      	ldr	r3, [pc, #156]	@ (800596c <_dtoa_r+0x5bc>)
 80058d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80058d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80058d6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80058da:	4454      	add	r4, sl
 80058dc:	2900      	cmp	r1, #0
 80058de:	d053      	beq.n	8005988 <_dtoa_r+0x5d8>
 80058e0:	4928      	ldr	r1, [pc, #160]	@ (8005984 <_dtoa_r+0x5d4>)
 80058e2:	2000      	movs	r0, #0
 80058e4:	f7fa ffb2 	bl	800084c <__aeabi_ddiv>
 80058e8:	4633      	mov	r3, r6
 80058ea:	462a      	mov	r2, r5
 80058ec:	f7fa fccc 	bl	8000288 <__aeabi_dsub>
 80058f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80058f4:	4656      	mov	r6, sl
 80058f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058fa:	f7fb f92d 	bl	8000b58 <__aeabi_d2iz>
 80058fe:	4605      	mov	r5, r0
 8005900:	f7fa fe10 	bl	8000524 <__aeabi_i2d>
 8005904:	4602      	mov	r2, r0
 8005906:	460b      	mov	r3, r1
 8005908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800590c:	f7fa fcbc 	bl	8000288 <__aeabi_dsub>
 8005910:	3530      	adds	r5, #48	@ 0x30
 8005912:	4602      	mov	r2, r0
 8005914:	460b      	mov	r3, r1
 8005916:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800591a:	f806 5b01 	strb.w	r5, [r6], #1
 800591e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005922:	f7fb f8db 	bl	8000adc <__aeabi_dcmplt>
 8005926:	2800      	cmp	r0, #0
 8005928:	d171      	bne.n	8005a0e <_dtoa_r+0x65e>
 800592a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800592e:	4911      	ldr	r1, [pc, #68]	@ (8005974 <_dtoa_r+0x5c4>)
 8005930:	2000      	movs	r0, #0
 8005932:	f7fa fca9 	bl	8000288 <__aeabi_dsub>
 8005936:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800593a:	f7fb f8cf 	bl	8000adc <__aeabi_dcmplt>
 800593e:	2800      	cmp	r0, #0
 8005940:	f040 8095 	bne.w	8005a6e <_dtoa_r+0x6be>
 8005944:	42a6      	cmp	r6, r4
 8005946:	f43f af50 	beq.w	80057ea <_dtoa_r+0x43a>
 800594a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800594e:	4b0a      	ldr	r3, [pc, #40]	@ (8005978 <_dtoa_r+0x5c8>)
 8005950:	2200      	movs	r2, #0
 8005952:	f7fa fe51 	bl	80005f8 <__aeabi_dmul>
 8005956:	4b08      	ldr	r3, [pc, #32]	@ (8005978 <_dtoa_r+0x5c8>)
 8005958:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800595c:	2200      	movs	r2, #0
 800595e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005962:	f7fa fe49 	bl	80005f8 <__aeabi_dmul>
 8005966:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800596a:	e7c4      	b.n	80058f6 <_dtoa_r+0x546>
 800596c:	08009180 	.word	0x08009180
 8005970:	08009158 	.word	0x08009158
 8005974:	3ff00000 	.word	0x3ff00000
 8005978:	40240000 	.word	0x40240000
 800597c:	401c0000 	.word	0x401c0000
 8005980:	40140000 	.word	0x40140000
 8005984:	3fe00000 	.word	0x3fe00000
 8005988:	4631      	mov	r1, r6
 800598a:	4628      	mov	r0, r5
 800598c:	f7fa fe34 	bl	80005f8 <__aeabi_dmul>
 8005990:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005994:	9415      	str	r4, [sp, #84]	@ 0x54
 8005996:	4656      	mov	r6, sl
 8005998:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800599c:	f7fb f8dc 	bl	8000b58 <__aeabi_d2iz>
 80059a0:	4605      	mov	r5, r0
 80059a2:	f7fa fdbf 	bl	8000524 <__aeabi_i2d>
 80059a6:	4602      	mov	r2, r0
 80059a8:	460b      	mov	r3, r1
 80059aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059ae:	f7fa fc6b 	bl	8000288 <__aeabi_dsub>
 80059b2:	3530      	adds	r5, #48	@ 0x30
 80059b4:	f806 5b01 	strb.w	r5, [r6], #1
 80059b8:	4602      	mov	r2, r0
 80059ba:	460b      	mov	r3, r1
 80059bc:	42a6      	cmp	r6, r4
 80059be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059c2:	f04f 0200 	mov.w	r2, #0
 80059c6:	d124      	bne.n	8005a12 <_dtoa_r+0x662>
 80059c8:	4bac      	ldr	r3, [pc, #688]	@ (8005c7c <_dtoa_r+0x8cc>)
 80059ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80059ce:	f7fa fc5d 	bl	800028c <__adddf3>
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059da:	f7fb f89d 	bl	8000b18 <__aeabi_dcmpgt>
 80059de:	2800      	cmp	r0, #0
 80059e0:	d145      	bne.n	8005a6e <_dtoa_r+0x6be>
 80059e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80059e6:	49a5      	ldr	r1, [pc, #660]	@ (8005c7c <_dtoa_r+0x8cc>)
 80059e8:	2000      	movs	r0, #0
 80059ea:	f7fa fc4d 	bl	8000288 <__aeabi_dsub>
 80059ee:	4602      	mov	r2, r0
 80059f0:	460b      	mov	r3, r1
 80059f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059f6:	f7fb f871 	bl	8000adc <__aeabi_dcmplt>
 80059fa:	2800      	cmp	r0, #0
 80059fc:	f43f aef5 	beq.w	80057ea <_dtoa_r+0x43a>
 8005a00:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005a02:	1e73      	subs	r3, r6, #1
 8005a04:	9315      	str	r3, [sp, #84]	@ 0x54
 8005a06:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005a0a:	2b30      	cmp	r3, #48	@ 0x30
 8005a0c:	d0f8      	beq.n	8005a00 <_dtoa_r+0x650>
 8005a0e:	9f04      	ldr	r7, [sp, #16]
 8005a10:	e73e      	b.n	8005890 <_dtoa_r+0x4e0>
 8005a12:	4b9b      	ldr	r3, [pc, #620]	@ (8005c80 <_dtoa_r+0x8d0>)
 8005a14:	f7fa fdf0 	bl	80005f8 <__aeabi_dmul>
 8005a18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a1c:	e7bc      	b.n	8005998 <_dtoa_r+0x5e8>
 8005a1e:	d10c      	bne.n	8005a3a <_dtoa_r+0x68a>
 8005a20:	4b98      	ldr	r3, [pc, #608]	@ (8005c84 <_dtoa_r+0x8d4>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a28:	f7fa fde6 	bl	80005f8 <__aeabi_dmul>
 8005a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a30:	f7fb f868 	bl	8000b04 <__aeabi_dcmpge>
 8005a34:	2800      	cmp	r0, #0
 8005a36:	f000 8157 	beq.w	8005ce8 <_dtoa_r+0x938>
 8005a3a:	2400      	movs	r4, #0
 8005a3c:	4625      	mov	r5, r4
 8005a3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a40:	43db      	mvns	r3, r3
 8005a42:	9304      	str	r3, [sp, #16]
 8005a44:	4656      	mov	r6, sl
 8005a46:	2700      	movs	r7, #0
 8005a48:	4621      	mov	r1, r4
 8005a4a:	4658      	mov	r0, fp
 8005a4c:	f000 fbb4 	bl	80061b8 <_Bfree>
 8005a50:	2d00      	cmp	r5, #0
 8005a52:	d0dc      	beq.n	8005a0e <_dtoa_r+0x65e>
 8005a54:	b12f      	cbz	r7, 8005a62 <_dtoa_r+0x6b2>
 8005a56:	42af      	cmp	r7, r5
 8005a58:	d003      	beq.n	8005a62 <_dtoa_r+0x6b2>
 8005a5a:	4639      	mov	r1, r7
 8005a5c:	4658      	mov	r0, fp
 8005a5e:	f000 fbab 	bl	80061b8 <_Bfree>
 8005a62:	4629      	mov	r1, r5
 8005a64:	4658      	mov	r0, fp
 8005a66:	f000 fba7 	bl	80061b8 <_Bfree>
 8005a6a:	e7d0      	b.n	8005a0e <_dtoa_r+0x65e>
 8005a6c:	9704      	str	r7, [sp, #16]
 8005a6e:	4633      	mov	r3, r6
 8005a70:	461e      	mov	r6, r3
 8005a72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a76:	2a39      	cmp	r2, #57	@ 0x39
 8005a78:	d107      	bne.n	8005a8a <_dtoa_r+0x6da>
 8005a7a:	459a      	cmp	sl, r3
 8005a7c:	d1f8      	bne.n	8005a70 <_dtoa_r+0x6c0>
 8005a7e:	9a04      	ldr	r2, [sp, #16]
 8005a80:	3201      	adds	r2, #1
 8005a82:	9204      	str	r2, [sp, #16]
 8005a84:	2230      	movs	r2, #48	@ 0x30
 8005a86:	f88a 2000 	strb.w	r2, [sl]
 8005a8a:	781a      	ldrb	r2, [r3, #0]
 8005a8c:	3201      	adds	r2, #1
 8005a8e:	701a      	strb	r2, [r3, #0]
 8005a90:	e7bd      	b.n	8005a0e <_dtoa_r+0x65e>
 8005a92:	4b7b      	ldr	r3, [pc, #492]	@ (8005c80 <_dtoa_r+0x8d0>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	f7fa fdaf 	bl	80005f8 <__aeabi_dmul>
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	4604      	mov	r4, r0
 8005aa0:	460d      	mov	r5, r1
 8005aa2:	f7fb f811 	bl	8000ac8 <__aeabi_dcmpeq>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	f43f aebb 	beq.w	8005822 <_dtoa_r+0x472>
 8005aac:	e6f0      	b.n	8005890 <_dtoa_r+0x4e0>
 8005aae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005ab0:	2a00      	cmp	r2, #0
 8005ab2:	f000 80db 	beq.w	8005c6c <_dtoa_r+0x8bc>
 8005ab6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ab8:	2a01      	cmp	r2, #1
 8005aba:	f300 80bf 	bgt.w	8005c3c <_dtoa_r+0x88c>
 8005abe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005ac0:	2a00      	cmp	r2, #0
 8005ac2:	f000 80b7 	beq.w	8005c34 <_dtoa_r+0x884>
 8005ac6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005aca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005acc:	4646      	mov	r6, r8
 8005ace:	9a08      	ldr	r2, [sp, #32]
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	441a      	add	r2, r3
 8005ad4:	4658      	mov	r0, fp
 8005ad6:	4498      	add	r8, r3
 8005ad8:	9208      	str	r2, [sp, #32]
 8005ada:	f000 fc6b 	bl	80063b4 <__i2b>
 8005ade:	4605      	mov	r5, r0
 8005ae0:	b15e      	cbz	r6, 8005afa <_dtoa_r+0x74a>
 8005ae2:	9b08      	ldr	r3, [sp, #32]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	dd08      	ble.n	8005afa <_dtoa_r+0x74a>
 8005ae8:	42b3      	cmp	r3, r6
 8005aea:	9a08      	ldr	r2, [sp, #32]
 8005aec:	bfa8      	it	ge
 8005aee:	4633      	movge	r3, r6
 8005af0:	eba8 0803 	sub.w	r8, r8, r3
 8005af4:	1af6      	subs	r6, r6, r3
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	9308      	str	r3, [sp, #32]
 8005afa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005afc:	b1f3      	cbz	r3, 8005b3c <_dtoa_r+0x78c>
 8005afe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	f000 80b7 	beq.w	8005c74 <_dtoa_r+0x8c4>
 8005b06:	b18c      	cbz	r4, 8005b2c <_dtoa_r+0x77c>
 8005b08:	4629      	mov	r1, r5
 8005b0a:	4622      	mov	r2, r4
 8005b0c:	4658      	mov	r0, fp
 8005b0e:	f000 fd11 	bl	8006534 <__pow5mult>
 8005b12:	464a      	mov	r2, r9
 8005b14:	4601      	mov	r1, r0
 8005b16:	4605      	mov	r5, r0
 8005b18:	4658      	mov	r0, fp
 8005b1a:	f000 fc61 	bl	80063e0 <__multiply>
 8005b1e:	4649      	mov	r1, r9
 8005b20:	9004      	str	r0, [sp, #16]
 8005b22:	4658      	mov	r0, fp
 8005b24:	f000 fb48 	bl	80061b8 <_Bfree>
 8005b28:	9b04      	ldr	r3, [sp, #16]
 8005b2a:	4699      	mov	r9, r3
 8005b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b2e:	1b1a      	subs	r2, r3, r4
 8005b30:	d004      	beq.n	8005b3c <_dtoa_r+0x78c>
 8005b32:	4649      	mov	r1, r9
 8005b34:	4658      	mov	r0, fp
 8005b36:	f000 fcfd 	bl	8006534 <__pow5mult>
 8005b3a:	4681      	mov	r9, r0
 8005b3c:	2101      	movs	r1, #1
 8005b3e:	4658      	mov	r0, fp
 8005b40:	f000 fc38 	bl	80063b4 <__i2b>
 8005b44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b46:	4604      	mov	r4, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f000 81cf 	beq.w	8005eec <_dtoa_r+0xb3c>
 8005b4e:	461a      	mov	r2, r3
 8005b50:	4601      	mov	r1, r0
 8005b52:	4658      	mov	r0, fp
 8005b54:	f000 fcee 	bl	8006534 <__pow5mult>
 8005b58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	4604      	mov	r4, r0
 8005b5e:	f300 8095 	bgt.w	8005c8c <_dtoa_r+0x8dc>
 8005b62:	9b02      	ldr	r3, [sp, #8]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f040 8087 	bne.w	8005c78 <_dtoa_r+0x8c8>
 8005b6a:	9b03      	ldr	r3, [sp, #12]
 8005b6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	f040 8089 	bne.w	8005c88 <_dtoa_r+0x8d8>
 8005b76:	9b03      	ldr	r3, [sp, #12]
 8005b78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b7c:	0d1b      	lsrs	r3, r3, #20
 8005b7e:	051b      	lsls	r3, r3, #20
 8005b80:	b12b      	cbz	r3, 8005b8e <_dtoa_r+0x7de>
 8005b82:	9b08      	ldr	r3, [sp, #32]
 8005b84:	3301      	adds	r3, #1
 8005b86:	9308      	str	r3, [sp, #32]
 8005b88:	f108 0801 	add.w	r8, r8, #1
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f000 81b0 	beq.w	8005ef8 <_dtoa_r+0xb48>
 8005b98:	6923      	ldr	r3, [r4, #16]
 8005b9a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005b9e:	6918      	ldr	r0, [r3, #16]
 8005ba0:	f000 fbbc 	bl	800631c <__hi0bits>
 8005ba4:	f1c0 0020 	rsb	r0, r0, #32
 8005ba8:	9b08      	ldr	r3, [sp, #32]
 8005baa:	4418      	add	r0, r3
 8005bac:	f010 001f 	ands.w	r0, r0, #31
 8005bb0:	d077      	beq.n	8005ca2 <_dtoa_r+0x8f2>
 8005bb2:	f1c0 0320 	rsb	r3, r0, #32
 8005bb6:	2b04      	cmp	r3, #4
 8005bb8:	dd6b      	ble.n	8005c92 <_dtoa_r+0x8e2>
 8005bba:	9b08      	ldr	r3, [sp, #32]
 8005bbc:	f1c0 001c 	rsb	r0, r0, #28
 8005bc0:	4403      	add	r3, r0
 8005bc2:	4480      	add	r8, r0
 8005bc4:	4406      	add	r6, r0
 8005bc6:	9308      	str	r3, [sp, #32]
 8005bc8:	f1b8 0f00 	cmp.w	r8, #0
 8005bcc:	dd05      	ble.n	8005bda <_dtoa_r+0x82a>
 8005bce:	4649      	mov	r1, r9
 8005bd0:	4642      	mov	r2, r8
 8005bd2:	4658      	mov	r0, fp
 8005bd4:	f000 fd08 	bl	80065e8 <__lshift>
 8005bd8:	4681      	mov	r9, r0
 8005bda:	9b08      	ldr	r3, [sp, #32]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	dd05      	ble.n	8005bec <_dtoa_r+0x83c>
 8005be0:	4621      	mov	r1, r4
 8005be2:	461a      	mov	r2, r3
 8005be4:	4658      	mov	r0, fp
 8005be6:	f000 fcff 	bl	80065e8 <__lshift>
 8005bea:	4604      	mov	r4, r0
 8005bec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d059      	beq.n	8005ca6 <_dtoa_r+0x8f6>
 8005bf2:	4621      	mov	r1, r4
 8005bf4:	4648      	mov	r0, r9
 8005bf6:	f000 fd63 	bl	80066c0 <__mcmp>
 8005bfa:	2800      	cmp	r0, #0
 8005bfc:	da53      	bge.n	8005ca6 <_dtoa_r+0x8f6>
 8005bfe:	1e7b      	subs	r3, r7, #1
 8005c00:	9304      	str	r3, [sp, #16]
 8005c02:	4649      	mov	r1, r9
 8005c04:	2300      	movs	r3, #0
 8005c06:	220a      	movs	r2, #10
 8005c08:	4658      	mov	r0, fp
 8005c0a:	f000 faf7 	bl	80061fc <__multadd>
 8005c0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c10:	4681      	mov	r9, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 8172 	beq.w	8005efc <_dtoa_r+0xb4c>
 8005c18:	2300      	movs	r3, #0
 8005c1a:	4629      	mov	r1, r5
 8005c1c:	220a      	movs	r2, #10
 8005c1e:	4658      	mov	r0, fp
 8005c20:	f000 faec 	bl	80061fc <__multadd>
 8005c24:	9b00      	ldr	r3, [sp, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	4605      	mov	r5, r0
 8005c2a:	dc67      	bgt.n	8005cfc <_dtoa_r+0x94c>
 8005c2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	dc41      	bgt.n	8005cb6 <_dtoa_r+0x906>
 8005c32:	e063      	b.n	8005cfc <_dtoa_r+0x94c>
 8005c34:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005c36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005c3a:	e746      	b.n	8005aca <_dtoa_r+0x71a>
 8005c3c:	9b07      	ldr	r3, [sp, #28]
 8005c3e:	1e5c      	subs	r4, r3, #1
 8005c40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c42:	42a3      	cmp	r3, r4
 8005c44:	bfbf      	itttt	lt
 8005c46:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005c48:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005c4a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005c4c:	1ae3      	sublt	r3, r4, r3
 8005c4e:	bfb4      	ite	lt
 8005c50:	18d2      	addlt	r2, r2, r3
 8005c52:	1b1c      	subge	r4, r3, r4
 8005c54:	9b07      	ldr	r3, [sp, #28]
 8005c56:	bfbc      	itt	lt
 8005c58:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005c5a:	2400      	movlt	r4, #0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	bfb5      	itete	lt
 8005c60:	eba8 0603 	sublt.w	r6, r8, r3
 8005c64:	9b07      	ldrge	r3, [sp, #28]
 8005c66:	2300      	movlt	r3, #0
 8005c68:	4646      	movge	r6, r8
 8005c6a:	e730      	b.n	8005ace <_dtoa_r+0x71e>
 8005c6c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005c6e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005c70:	4646      	mov	r6, r8
 8005c72:	e735      	b.n	8005ae0 <_dtoa_r+0x730>
 8005c74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c76:	e75c      	b.n	8005b32 <_dtoa_r+0x782>
 8005c78:	2300      	movs	r3, #0
 8005c7a:	e788      	b.n	8005b8e <_dtoa_r+0x7de>
 8005c7c:	3fe00000 	.word	0x3fe00000
 8005c80:	40240000 	.word	0x40240000
 8005c84:	40140000 	.word	0x40140000
 8005c88:	9b02      	ldr	r3, [sp, #8]
 8005c8a:	e780      	b.n	8005b8e <_dtoa_r+0x7de>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c90:	e782      	b.n	8005b98 <_dtoa_r+0x7e8>
 8005c92:	d099      	beq.n	8005bc8 <_dtoa_r+0x818>
 8005c94:	9a08      	ldr	r2, [sp, #32]
 8005c96:	331c      	adds	r3, #28
 8005c98:	441a      	add	r2, r3
 8005c9a:	4498      	add	r8, r3
 8005c9c:	441e      	add	r6, r3
 8005c9e:	9208      	str	r2, [sp, #32]
 8005ca0:	e792      	b.n	8005bc8 <_dtoa_r+0x818>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	e7f6      	b.n	8005c94 <_dtoa_r+0x8e4>
 8005ca6:	9b07      	ldr	r3, [sp, #28]
 8005ca8:	9704      	str	r7, [sp, #16]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	dc20      	bgt.n	8005cf0 <_dtoa_r+0x940>
 8005cae:	9300      	str	r3, [sp, #0]
 8005cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	dd1e      	ble.n	8005cf4 <_dtoa_r+0x944>
 8005cb6:	9b00      	ldr	r3, [sp, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	f47f aec0 	bne.w	8005a3e <_dtoa_r+0x68e>
 8005cbe:	4621      	mov	r1, r4
 8005cc0:	2205      	movs	r2, #5
 8005cc2:	4658      	mov	r0, fp
 8005cc4:	f000 fa9a 	bl	80061fc <__multadd>
 8005cc8:	4601      	mov	r1, r0
 8005cca:	4604      	mov	r4, r0
 8005ccc:	4648      	mov	r0, r9
 8005cce:	f000 fcf7 	bl	80066c0 <__mcmp>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	f77f aeb3 	ble.w	8005a3e <_dtoa_r+0x68e>
 8005cd8:	4656      	mov	r6, sl
 8005cda:	2331      	movs	r3, #49	@ 0x31
 8005cdc:	f806 3b01 	strb.w	r3, [r6], #1
 8005ce0:	9b04      	ldr	r3, [sp, #16]
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	9304      	str	r3, [sp, #16]
 8005ce6:	e6ae      	b.n	8005a46 <_dtoa_r+0x696>
 8005ce8:	9c07      	ldr	r4, [sp, #28]
 8005cea:	9704      	str	r7, [sp, #16]
 8005cec:	4625      	mov	r5, r4
 8005cee:	e7f3      	b.n	8005cd8 <_dtoa_r+0x928>
 8005cf0:	9b07      	ldr	r3, [sp, #28]
 8005cf2:	9300      	str	r3, [sp, #0]
 8005cf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	f000 8104 	beq.w	8005f04 <_dtoa_r+0xb54>
 8005cfc:	2e00      	cmp	r6, #0
 8005cfe:	dd05      	ble.n	8005d0c <_dtoa_r+0x95c>
 8005d00:	4629      	mov	r1, r5
 8005d02:	4632      	mov	r2, r6
 8005d04:	4658      	mov	r0, fp
 8005d06:	f000 fc6f 	bl	80065e8 <__lshift>
 8005d0a:	4605      	mov	r5, r0
 8005d0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d05a      	beq.n	8005dc8 <_dtoa_r+0xa18>
 8005d12:	6869      	ldr	r1, [r5, #4]
 8005d14:	4658      	mov	r0, fp
 8005d16:	f000 fa0f 	bl	8006138 <_Balloc>
 8005d1a:	4606      	mov	r6, r0
 8005d1c:	b928      	cbnz	r0, 8005d2a <_dtoa_r+0x97a>
 8005d1e:	4b84      	ldr	r3, [pc, #528]	@ (8005f30 <_dtoa_r+0xb80>)
 8005d20:	4602      	mov	r2, r0
 8005d22:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005d26:	f7ff bb5a 	b.w	80053de <_dtoa_r+0x2e>
 8005d2a:	692a      	ldr	r2, [r5, #16]
 8005d2c:	3202      	adds	r2, #2
 8005d2e:	0092      	lsls	r2, r2, #2
 8005d30:	f105 010c 	add.w	r1, r5, #12
 8005d34:	300c      	adds	r0, #12
 8005d36:	f002 f93b 	bl	8007fb0 <memcpy>
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	4631      	mov	r1, r6
 8005d3e:	4658      	mov	r0, fp
 8005d40:	f000 fc52 	bl	80065e8 <__lshift>
 8005d44:	f10a 0301 	add.w	r3, sl, #1
 8005d48:	9307      	str	r3, [sp, #28]
 8005d4a:	9b00      	ldr	r3, [sp, #0]
 8005d4c:	4453      	add	r3, sl
 8005d4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d50:	9b02      	ldr	r3, [sp, #8]
 8005d52:	f003 0301 	and.w	r3, r3, #1
 8005d56:	462f      	mov	r7, r5
 8005d58:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d5a:	4605      	mov	r5, r0
 8005d5c:	9b07      	ldr	r3, [sp, #28]
 8005d5e:	4621      	mov	r1, r4
 8005d60:	3b01      	subs	r3, #1
 8005d62:	4648      	mov	r0, r9
 8005d64:	9300      	str	r3, [sp, #0]
 8005d66:	f7ff fa99 	bl	800529c <quorem>
 8005d6a:	4639      	mov	r1, r7
 8005d6c:	9002      	str	r0, [sp, #8]
 8005d6e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005d72:	4648      	mov	r0, r9
 8005d74:	f000 fca4 	bl	80066c0 <__mcmp>
 8005d78:	462a      	mov	r2, r5
 8005d7a:	9008      	str	r0, [sp, #32]
 8005d7c:	4621      	mov	r1, r4
 8005d7e:	4658      	mov	r0, fp
 8005d80:	f000 fcba 	bl	80066f8 <__mdiff>
 8005d84:	68c2      	ldr	r2, [r0, #12]
 8005d86:	4606      	mov	r6, r0
 8005d88:	bb02      	cbnz	r2, 8005dcc <_dtoa_r+0xa1c>
 8005d8a:	4601      	mov	r1, r0
 8005d8c:	4648      	mov	r0, r9
 8005d8e:	f000 fc97 	bl	80066c0 <__mcmp>
 8005d92:	4602      	mov	r2, r0
 8005d94:	4631      	mov	r1, r6
 8005d96:	4658      	mov	r0, fp
 8005d98:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d9a:	f000 fa0d 	bl	80061b8 <_Bfree>
 8005d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005da0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005da2:	9e07      	ldr	r6, [sp, #28]
 8005da4:	ea43 0102 	orr.w	r1, r3, r2
 8005da8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005daa:	4319      	orrs	r1, r3
 8005dac:	d110      	bne.n	8005dd0 <_dtoa_r+0xa20>
 8005dae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005db2:	d029      	beq.n	8005e08 <_dtoa_r+0xa58>
 8005db4:	9b08      	ldr	r3, [sp, #32]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	dd02      	ble.n	8005dc0 <_dtoa_r+0xa10>
 8005dba:	9b02      	ldr	r3, [sp, #8]
 8005dbc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005dc0:	9b00      	ldr	r3, [sp, #0]
 8005dc2:	f883 8000 	strb.w	r8, [r3]
 8005dc6:	e63f      	b.n	8005a48 <_dtoa_r+0x698>
 8005dc8:	4628      	mov	r0, r5
 8005dca:	e7bb      	b.n	8005d44 <_dtoa_r+0x994>
 8005dcc:	2201      	movs	r2, #1
 8005dce:	e7e1      	b.n	8005d94 <_dtoa_r+0x9e4>
 8005dd0:	9b08      	ldr	r3, [sp, #32]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	db04      	blt.n	8005de0 <_dtoa_r+0xa30>
 8005dd6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005dd8:	430b      	orrs	r3, r1
 8005dda:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ddc:	430b      	orrs	r3, r1
 8005dde:	d120      	bne.n	8005e22 <_dtoa_r+0xa72>
 8005de0:	2a00      	cmp	r2, #0
 8005de2:	dded      	ble.n	8005dc0 <_dtoa_r+0xa10>
 8005de4:	4649      	mov	r1, r9
 8005de6:	2201      	movs	r2, #1
 8005de8:	4658      	mov	r0, fp
 8005dea:	f000 fbfd 	bl	80065e8 <__lshift>
 8005dee:	4621      	mov	r1, r4
 8005df0:	4681      	mov	r9, r0
 8005df2:	f000 fc65 	bl	80066c0 <__mcmp>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	dc03      	bgt.n	8005e02 <_dtoa_r+0xa52>
 8005dfa:	d1e1      	bne.n	8005dc0 <_dtoa_r+0xa10>
 8005dfc:	f018 0f01 	tst.w	r8, #1
 8005e00:	d0de      	beq.n	8005dc0 <_dtoa_r+0xa10>
 8005e02:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e06:	d1d8      	bne.n	8005dba <_dtoa_r+0xa0a>
 8005e08:	9a00      	ldr	r2, [sp, #0]
 8005e0a:	2339      	movs	r3, #57	@ 0x39
 8005e0c:	7013      	strb	r3, [r2, #0]
 8005e0e:	4633      	mov	r3, r6
 8005e10:	461e      	mov	r6, r3
 8005e12:	3b01      	subs	r3, #1
 8005e14:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005e18:	2a39      	cmp	r2, #57	@ 0x39
 8005e1a:	d052      	beq.n	8005ec2 <_dtoa_r+0xb12>
 8005e1c:	3201      	adds	r2, #1
 8005e1e:	701a      	strb	r2, [r3, #0]
 8005e20:	e612      	b.n	8005a48 <_dtoa_r+0x698>
 8005e22:	2a00      	cmp	r2, #0
 8005e24:	dd07      	ble.n	8005e36 <_dtoa_r+0xa86>
 8005e26:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e2a:	d0ed      	beq.n	8005e08 <_dtoa_r+0xa58>
 8005e2c:	9a00      	ldr	r2, [sp, #0]
 8005e2e:	f108 0301 	add.w	r3, r8, #1
 8005e32:	7013      	strb	r3, [r2, #0]
 8005e34:	e608      	b.n	8005a48 <_dtoa_r+0x698>
 8005e36:	9b07      	ldr	r3, [sp, #28]
 8005e38:	9a07      	ldr	r2, [sp, #28]
 8005e3a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005e3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d028      	beq.n	8005e96 <_dtoa_r+0xae6>
 8005e44:	4649      	mov	r1, r9
 8005e46:	2300      	movs	r3, #0
 8005e48:	220a      	movs	r2, #10
 8005e4a:	4658      	mov	r0, fp
 8005e4c:	f000 f9d6 	bl	80061fc <__multadd>
 8005e50:	42af      	cmp	r7, r5
 8005e52:	4681      	mov	r9, r0
 8005e54:	f04f 0300 	mov.w	r3, #0
 8005e58:	f04f 020a 	mov.w	r2, #10
 8005e5c:	4639      	mov	r1, r7
 8005e5e:	4658      	mov	r0, fp
 8005e60:	d107      	bne.n	8005e72 <_dtoa_r+0xac2>
 8005e62:	f000 f9cb 	bl	80061fc <__multadd>
 8005e66:	4607      	mov	r7, r0
 8005e68:	4605      	mov	r5, r0
 8005e6a:	9b07      	ldr	r3, [sp, #28]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	9307      	str	r3, [sp, #28]
 8005e70:	e774      	b.n	8005d5c <_dtoa_r+0x9ac>
 8005e72:	f000 f9c3 	bl	80061fc <__multadd>
 8005e76:	4629      	mov	r1, r5
 8005e78:	4607      	mov	r7, r0
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	220a      	movs	r2, #10
 8005e7e:	4658      	mov	r0, fp
 8005e80:	f000 f9bc 	bl	80061fc <__multadd>
 8005e84:	4605      	mov	r5, r0
 8005e86:	e7f0      	b.n	8005e6a <_dtoa_r+0xaba>
 8005e88:	9b00      	ldr	r3, [sp, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	bfcc      	ite	gt
 8005e8e:	461e      	movgt	r6, r3
 8005e90:	2601      	movle	r6, #1
 8005e92:	4456      	add	r6, sl
 8005e94:	2700      	movs	r7, #0
 8005e96:	4649      	mov	r1, r9
 8005e98:	2201      	movs	r2, #1
 8005e9a:	4658      	mov	r0, fp
 8005e9c:	f000 fba4 	bl	80065e8 <__lshift>
 8005ea0:	4621      	mov	r1, r4
 8005ea2:	4681      	mov	r9, r0
 8005ea4:	f000 fc0c 	bl	80066c0 <__mcmp>
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	dcb0      	bgt.n	8005e0e <_dtoa_r+0xa5e>
 8005eac:	d102      	bne.n	8005eb4 <_dtoa_r+0xb04>
 8005eae:	f018 0f01 	tst.w	r8, #1
 8005eb2:	d1ac      	bne.n	8005e0e <_dtoa_r+0xa5e>
 8005eb4:	4633      	mov	r3, r6
 8005eb6:	461e      	mov	r6, r3
 8005eb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ebc:	2a30      	cmp	r2, #48	@ 0x30
 8005ebe:	d0fa      	beq.n	8005eb6 <_dtoa_r+0xb06>
 8005ec0:	e5c2      	b.n	8005a48 <_dtoa_r+0x698>
 8005ec2:	459a      	cmp	sl, r3
 8005ec4:	d1a4      	bne.n	8005e10 <_dtoa_r+0xa60>
 8005ec6:	9b04      	ldr	r3, [sp, #16]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	9304      	str	r3, [sp, #16]
 8005ecc:	2331      	movs	r3, #49	@ 0x31
 8005ece:	f88a 3000 	strb.w	r3, [sl]
 8005ed2:	e5b9      	b.n	8005a48 <_dtoa_r+0x698>
 8005ed4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005ed6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005f34 <_dtoa_r+0xb84>
 8005eda:	b11b      	cbz	r3, 8005ee4 <_dtoa_r+0xb34>
 8005edc:	f10a 0308 	add.w	r3, sl, #8
 8005ee0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005ee2:	6013      	str	r3, [r2, #0]
 8005ee4:	4650      	mov	r0, sl
 8005ee6:	b019      	add	sp, #100	@ 0x64
 8005ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	f77f ae37 	ble.w	8005b62 <_dtoa_r+0x7b2>
 8005ef4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ef6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ef8:	2001      	movs	r0, #1
 8005efa:	e655      	b.n	8005ba8 <_dtoa_r+0x7f8>
 8005efc:	9b00      	ldr	r3, [sp, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f77f aed6 	ble.w	8005cb0 <_dtoa_r+0x900>
 8005f04:	4656      	mov	r6, sl
 8005f06:	4621      	mov	r1, r4
 8005f08:	4648      	mov	r0, r9
 8005f0a:	f7ff f9c7 	bl	800529c <quorem>
 8005f0e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005f12:	f806 8b01 	strb.w	r8, [r6], #1
 8005f16:	9b00      	ldr	r3, [sp, #0]
 8005f18:	eba6 020a 	sub.w	r2, r6, sl
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	ddb3      	ble.n	8005e88 <_dtoa_r+0xad8>
 8005f20:	4649      	mov	r1, r9
 8005f22:	2300      	movs	r3, #0
 8005f24:	220a      	movs	r2, #10
 8005f26:	4658      	mov	r0, fp
 8005f28:	f000 f968 	bl	80061fc <__multadd>
 8005f2c:	4681      	mov	r9, r0
 8005f2e:	e7ea      	b.n	8005f06 <_dtoa_r+0xb56>
 8005f30:	080090dd 	.word	0x080090dd
 8005f34:	08009061 	.word	0x08009061

08005f38 <_free_r>:
 8005f38:	b538      	push	{r3, r4, r5, lr}
 8005f3a:	4605      	mov	r5, r0
 8005f3c:	2900      	cmp	r1, #0
 8005f3e:	d041      	beq.n	8005fc4 <_free_r+0x8c>
 8005f40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f44:	1f0c      	subs	r4, r1, #4
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	bfb8      	it	lt
 8005f4a:	18e4      	addlt	r4, r4, r3
 8005f4c:	f000 f8e8 	bl	8006120 <__malloc_lock>
 8005f50:	4a1d      	ldr	r2, [pc, #116]	@ (8005fc8 <_free_r+0x90>)
 8005f52:	6813      	ldr	r3, [r2, #0]
 8005f54:	b933      	cbnz	r3, 8005f64 <_free_r+0x2c>
 8005f56:	6063      	str	r3, [r4, #4]
 8005f58:	6014      	str	r4, [r2, #0]
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f60:	f000 b8e4 	b.w	800612c <__malloc_unlock>
 8005f64:	42a3      	cmp	r3, r4
 8005f66:	d908      	bls.n	8005f7a <_free_r+0x42>
 8005f68:	6820      	ldr	r0, [r4, #0]
 8005f6a:	1821      	adds	r1, r4, r0
 8005f6c:	428b      	cmp	r3, r1
 8005f6e:	bf01      	itttt	eq
 8005f70:	6819      	ldreq	r1, [r3, #0]
 8005f72:	685b      	ldreq	r3, [r3, #4]
 8005f74:	1809      	addeq	r1, r1, r0
 8005f76:	6021      	streq	r1, [r4, #0]
 8005f78:	e7ed      	b.n	8005f56 <_free_r+0x1e>
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	b10b      	cbz	r3, 8005f84 <_free_r+0x4c>
 8005f80:	42a3      	cmp	r3, r4
 8005f82:	d9fa      	bls.n	8005f7a <_free_r+0x42>
 8005f84:	6811      	ldr	r1, [r2, #0]
 8005f86:	1850      	adds	r0, r2, r1
 8005f88:	42a0      	cmp	r0, r4
 8005f8a:	d10b      	bne.n	8005fa4 <_free_r+0x6c>
 8005f8c:	6820      	ldr	r0, [r4, #0]
 8005f8e:	4401      	add	r1, r0
 8005f90:	1850      	adds	r0, r2, r1
 8005f92:	4283      	cmp	r3, r0
 8005f94:	6011      	str	r1, [r2, #0]
 8005f96:	d1e0      	bne.n	8005f5a <_free_r+0x22>
 8005f98:	6818      	ldr	r0, [r3, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	6053      	str	r3, [r2, #4]
 8005f9e:	4408      	add	r0, r1
 8005fa0:	6010      	str	r0, [r2, #0]
 8005fa2:	e7da      	b.n	8005f5a <_free_r+0x22>
 8005fa4:	d902      	bls.n	8005fac <_free_r+0x74>
 8005fa6:	230c      	movs	r3, #12
 8005fa8:	602b      	str	r3, [r5, #0]
 8005faa:	e7d6      	b.n	8005f5a <_free_r+0x22>
 8005fac:	6820      	ldr	r0, [r4, #0]
 8005fae:	1821      	adds	r1, r4, r0
 8005fb0:	428b      	cmp	r3, r1
 8005fb2:	bf04      	itt	eq
 8005fb4:	6819      	ldreq	r1, [r3, #0]
 8005fb6:	685b      	ldreq	r3, [r3, #4]
 8005fb8:	6063      	str	r3, [r4, #4]
 8005fba:	bf04      	itt	eq
 8005fbc:	1809      	addeq	r1, r1, r0
 8005fbe:	6021      	streq	r1, [r4, #0]
 8005fc0:	6054      	str	r4, [r2, #4]
 8005fc2:	e7ca      	b.n	8005f5a <_free_r+0x22>
 8005fc4:	bd38      	pop	{r3, r4, r5, pc}
 8005fc6:	bf00      	nop
 8005fc8:	200003bc 	.word	0x200003bc

08005fcc <malloc>:
 8005fcc:	4b02      	ldr	r3, [pc, #8]	@ (8005fd8 <malloc+0xc>)
 8005fce:	4601      	mov	r1, r0
 8005fd0:	6818      	ldr	r0, [r3, #0]
 8005fd2:	f000 b825 	b.w	8006020 <_malloc_r>
 8005fd6:	bf00      	nop
 8005fd8:	20000018 	.word	0x20000018

08005fdc <sbrk_aligned>:
 8005fdc:	b570      	push	{r4, r5, r6, lr}
 8005fde:	4e0f      	ldr	r6, [pc, #60]	@ (800601c <sbrk_aligned+0x40>)
 8005fe0:	460c      	mov	r4, r1
 8005fe2:	6831      	ldr	r1, [r6, #0]
 8005fe4:	4605      	mov	r5, r0
 8005fe6:	b911      	cbnz	r1, 8005fee <sbrk_aligned+0x12>
 8005fe8:	f001 ffd2 	bl	8007f90 <_sbrk_r>
 8005fec:	6030      	str	r0, [r6, #0]
 8005fee:	4621      	mov	r1, r4
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	f001 ffcd 	bl	8007f90 <_sbrk_r>
 8005ff6:	1c43      	adds	r3, r0, #1
 8005ff8:	d103      	bne.n	8006002 <sbrk_aligned+0x26>
 8005ffa:	f04f 34ff 	mov.w	r4, #4294967295
 8005ffe:	4620      	mov	r0, r4
 8006000:	bd70      	pop	{r4, r5, r6, pc}
 8006002:	1cc4      	adds	r4, r0, #3
 8006004:	f024 0403 	bic.w	r4, r4, #3
 8006008:	42a0      	cmp	r0, r4
 800600a:	d0f8      	beq.n	8005ffe <sbrk_aligned+0x22>
 800600c:	1a21      	subs	r1, r4, r0
 800600e:	4628      	mov	r0, r5
 8006010:	f001 ffbe 	bl	8007f90 <_sbrk_r>
 8006014:	3001      	adds	r0, #1
 8006016:	d1f2      	bne.n	8005ffe <sbrk_aligned+0x22>
 8006018:	e7ef      	b.n	8005ffa <sbrk_aligned+0x1e>
 800601a:	bf00      	nop
 800601c:	200003b8 	.word	0x200003b8

08006020 <_malloc_r>:
 8006020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006024:	1ccd      	adds	r5, r1, #3
 8006026:	f025 0503 	bic.w	r5, r5, #3
 800602a:	3508      	adds	r5, #8
 800602c:	2d0c      	cmp	r5, #12
 800602e:	bf38      	it	cc
 8006030:	250c      	movcc	r5, #12
 8006032:	2d00      	cmp	r5, #0
 8006034:	4606      	mov	r6, r0
 8006036:	db01      	blt.n	800603c <_malloc_r+0x1c>
 8006038:	42a9      	cmp	r1, r5
 800603a:	d904      	bls.n	8006046 <_malloc_r+0x26>
 800603c:	230c      	movs	r3, #12
 800603e:	6033      	str	r3, [r6, #0]
 8006040:	2000      	movs	r0, #0
 8006042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006046:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800611c <_malloc_r+0xfc>
 800604a:	f000 f869 	bl	8006120 <__malloc_lock>
 800604e:	f8d8 3000 	ldr.w	r3, [r8]
 8006052:	461c      	mov	r4, r3
 8006054:	bb44      	cbnz	r4, 80060a8 <_malloc_r+0x88>
 8006056:	4629      	mov	r1, r5
 8006058:	4630      	mov	r0, r6
 800605a:	f7ff ffbf 	bl	8005fdc <sbrk_aligned>
 800605e:	1c43      	adds	r3, r0, #1
 8006060:	4604      	mov	r4, r0
 8006062:	d158      	bne.n	8006116 <_malloc_r+0xf6>
 8006064:	f8d8 4000 	ldr.w	r4, [r8]
 8006068:	4627      	mov	r7, r4
 800606a:	2f00      	cmp	r7, #0
 800606c:	d143      	bne.n	80060f6 <_malloc_r+0xd6>
 800606e:	2c00      	cmp	r4, #0
 8006070:	d04b      	beq.n	800610a <_malloc_r+0xea>
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	4639      	mov	r1, r7
 8006076:	4630      	mov	r0, r6
 8006078:	eb04 0903 	add.w	r9, r4, r3
 800607c:	f001 ff88 	bl	8007f90 <_sbrk_r>
 8006080:	4581      	cmp	r9, r0
 8006082:	d142      	bne.n	800610a <_malloc_r+0xea>
 8006084:	6821      	ldr	r1, [r4, #0]
 8006086:	1a6d      	subs	r5, r5, r1
 8006088:	4629      	mov	r1, r5
 800608a:	4630      	mov	r0, r6
 800608c:	f7ff ffa6 	bl	8005fdc <sbrk_aligned>
 8006090:	3001      	adds	r0, #1
 8006092:	d03a      	beq.n	800610a <_malloc_r+0xea>
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	442b      	add	r3, r5
 8006098:	6023      	str	r3, [r4, #0]
 800609a:	f8d8 3000 	ldr.w	r3, [r8]
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	bb62      	cbnz	r2, 80060fc <_malloc_r+0xdc>
 80060a2:	f8c8 7000 	str.w	r7, [r8]
 80060a6:	e00f      	b.n	80060c8 <_malloc_r+0xa8>
 80060a8:	6822      	ldr	r2, [r4, #0]
 80060aa:	1b52      	subs	r2, r2, r5
 80060ac:	d420      	bmi.n	80060f0 <_malloc_r+0xd0>
 80060ae:	2a0b      	cmp	r2, #11
 80060b0:	d917      	bls.n	80060e2 <_malloc_r+0xc2>
 80060b2:	1961      	adds	r1, r4, r5
 80060b4:	42a3      	cmp	r3, r4
 80060b6:	6025      	str	r5, [r4, #0]
 80060b8:	bf18      	it	ne
 80060ba:	6059      	strne	r1, [r3, #4]
 80060bc:	6863      	ldr	r3, [r4, #4]
 80060be:	bf08      	it	eq
 80060c0:	f8c8 1000 	streq.w	r1, [r8]
 80060c4:	5162      	str	r2, [r4, r5]
 80060c6:	604b      	str	r3, [r1, #4]
 80060c8:	4630      	mov	r0, r6
 80060ca:	f000 f82f 	bl	800612c <__malloc_unlock>
 80060ce:	f104 000b 	add.w	r0, r4, #11
 80060d2:	1d23      	adds	r3, r4, #4
 80060d4:	f020 0007 	bic.w	r0, r0, #7
 80060d8:	1ac2      	subs	r2, r0, r3
 80060da:	bf1c      	itt	ne
 80060dc:	1a1b      	subne	r3, r3, r0
 80060de:	50a3      	strne	r3, [r4, r2]
 80060e0:	e7af      	b.n	8006042 <_malloc_r+0x22>
 80060e2:	6862      	ldr	r2, [r4, #4]
 80060e4:	42a3      	cmp	r3, r4
 80060e6:	bf0c      	ite	eq
 80060e8:	f8c8 2000 	streq.w	r2, [r8]
 80060ec:	605a      	strne	r2, [r3, #4]
 80060ee:	e7eb      	b.n	80060c8 <_malloc_r+0xa8>
 80060f0:	4623      	mov	r3, r4
 80060f2:	6864      	ldr	r4, [r4, #4]
 80060f4:	e7ae      	b.n	8006054 <_malloc_r+0x34>
 80060f6:	463c      	mov	r4, r7
 80060f8:	687f      	ldr	r7, [r7, #4]
 80060fa:	e7b6      	b.n	800606a <_malloc_r+0x4a>
 80060fc:	461a      	mov	r2, r3
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	42a3      	cmp	r3, r4
 8006102:	d1fb      	bne.n	80060fc <_malloc_r+0xdc>
 8006104:	2300      	movs	r3, #0
 8006106:	6053      	str	r3, [r2, #4]
 8006108:	e7de      	b.n	80060c8 <_malloc_r+0xa8>
 800610a:	230c      	movs	r3, #12
 800610c:	6033      	str	r3, [r6, #0]
 800610e:	4630      	mov	r0, r6
 8006110:	f000 f80c 	bl	800612c <__malloc_unlock>
 8006114:	e794      	b.n	8006040 <_malloc_r+0x20>
 8006116:	6005      	str	r5, [r0, #0]
 8006118:	e7d6      	b.n	80060c8 <_malloc_r+0xa8>
 800611a:	bf00      	nop
 800611c:	200003bc 	.word	0x200003bc

08006120 <__malloc_lock>:
 8006120:	4801      	ldr	r0, [pc, #4]	@ (8006128 <__malloc_lock+0x8>)
 8006122:	f7ff b8b2 	b.w	800528a <__retarget_lock_acquire_recursive>
 8006126:	bf00      	nop
 8006128:	200003b4 	.word	0x200003b4

0800612c <__malloc_unlock>:
 800612c:	4801      	ldr	r0, [pc, #4]	@ (8006134 <__malloc_unlock+0x8>)
 800612e:	f7ff b8ad 	b.w	800528c <__retarget_lock_release_recursive>
 8006132:	bf00      	nop
 8006134:	200003b4 	.word	0x200003b4

08006138 <_Balloc>:
 8006138:	b570      	push	{r4, r5, r6, lr}
 800613a:	69c6      	ldr	r6, [r0, #28]
 800613c:	4604      	mov	r4, r0
 800613e:	460d      	mov	r5, r1
 8006140:	b976      	cbnz	r6, 8006160 <_Balloc+0x28>
 8006142:	2010      	movs	r0, #16
 8006144:	f7ff ff42 	bl	8005fcc <malloc>
 8006148:	4602      	mov	r2, r0
 800614a:	61e0      	str	r0, [r4, #28]
 800614c:	b920      	cbnz	r0, 8006158 <_Balloc+0x20>
 800614e:	4b18      	ldr	r3, [pc, #96]	@ (80061b0 <_Balloc+0x78>)
 8006150:	4818      	ldr	r0, [pc, #96]	@ (80061b4 <_Balloc+0x7c>)
 8006152:	216b      	movs	r1, #107	@ 0x6b
 8006154:	f001 ff44 	bl	8007fe0 <__assert_func>
 8006158:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800615c:	6006      	str	r6, [r0, #0]
 800615e:	60c6      	str	r6, [r0, #12]
 8006160:	69e6      	ldr	r6, [r4, #28]
 8006162:	68f3      	ldr	r3, [r6, #12]
 8006164:	b183      	cbz	r3, 8006188 <_Balloc+0x50>
 8006166:	69e3      	ldr	r3, [r4, #28]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800616e:	b9b8      	cbnz	r0, 80061a0 <_Balloc+0x68>
 8006170:	2101      	movs	r1, #1
 8006172:	fa01 f605 	lsl.w	r6, r1, r5
 8006176:	1d72      	adds	r2, r6, #5
 8006178:	0092      	lsls	r2, r2, #2
 800617a:	4620      	mov	r0, r4
 800617c:	f001 ff4e 	bl	800801c <_calloc_r>
 8006180:	b160      	cbz	r0, 800619c <_Balloc+0x64>
 8006182:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006186:	e00e      	b.n	80061a6 <_Balloc+0x6e>
 8006188:	2221      	movs	r2, #33	@ 0x21
 800618a:	2104      	movs	r1, #4
 800618c:	4620      	mov	r0, r4
 800618e:	f001 ff45 	bl	800801c <_calloc_r>
 8006192:	69e3      	ldr	r3, [r4, #28]
 8006194:	60f0      	str	r0, [r6, #12]
 8006196:	68db      	ldr	r3, [r3, #12]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d1e4      	bne.n	8006166 <_Balloc+0x2e>
 800619c:	2000      	movs	r0, #0
 800619e:	bd70      	pop	{r4, r5, r6, pc}
 80061a0:	6802      	ldr	r2, [r0, #0]
 80061a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80061a6:	2300      	movs	r3, #0
 80061a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80061ac:	e7f7      	b.n	800619e <_Balloc+0x66>
 80061ae:	bf00      	nop
 80061b0:	0800906e 	.word	0x0800906e
 80061b4:	080090ee 	.word	0x080090ee

080061b8 <_Bfree>:
 80061b8:	b570      	push	{r4, r5, r6, lr}
 80061ba:	69c6      	ldr	r6, [r0, #28]
 80061bc:	4605      	mov	r5, r0
 80061be:	460c      	mov	r4, r1
 80061c0:	b976      	cbnz	r6, 80061e0 <_Bfree+0x28>
 80061c2:	2010      	movs	r0, #16
 80061c4:	f7ff ff02 	bl	8005fcc <malloc>
 80061c8:	4602      	mov	r2, r0
 80061ca:	61e8      	str	r0, [r5, #28]
 80061cc:	b920      	cbnz	r0, 80061d8 <_Bfree+0x20>
 80061ce:	4b09      	ldr	r3, [pc, #36]	@ (80061f4 <_Bfree+0x3c>)
 80061d0:	4809      	ldr	r0, [pc, #36]	@ (80061f8 <_Bfree+0x40>)
 80061d2:	218f      	movs	r1, #143	@ 0x8f
 80061d4:	f001 ff04 	bl	8007fe0 <__assert_func>
 80061d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061dc:	6006      	str	r6, [r0, #0]
 80061de:	60c6      	str	r6, [r0, #12]
 80061e0:	b13c      	cbz	r4, 80061f2 <_Bfree+0x3a>
 80061e2:	69eb      	ldr	r3, [r5, #28]
 80061e4:	6862      	ldr	r2, [r4, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80061ec:	6021      	str	r1, [r4, #0]
 80061ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80061f2:	bd70      	pop	{r4, r5, r6, pc}
 80061f4:	0800906e 	.word	0x0800906e
 80061f8:	080090ee 	.word	0x080090ee

080061fc <__multadd>:
 80061fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006200:	690d      	ldr	r5, [r1, #16]
 8006202:	4607      	mov	r7, r0
 8006204:	460c      	mov	r4, r1
 8006206:	461e      	mov	r6, r3
 8006208:	f101 0c14 	add.w	ip, r1, #20
 800620c:	2000      	movs	r0, #0
 800620e:	f8dc 3000 	ldr.w	r3, [ip]
 8006212:	b299      	uxth	r1, r3
 8006214:	fb02 6101 	mla	r1, r2, r1, r6
 8006218:	0c1e      	lsrs	r6, r3, #16
 800621a:	0c0b      	lsrs	r3, r1, #16
 800621c:	fb02 3306 	mla	r3, r2, r6, r3
 8006220:	b289      	uxth	r1, r1
 8006222:	3001      	adds	r0, #1
 8006224:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006228:	4285      	cmp	r5, r0
 800622a:	f84c 1b04 	str.w	r1, [ip], #4
 800622e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006232:	dcec      	bgt.n	800620e <__multadd+0x12>
 8006234:	b30e      	cbz	r6, 800627a <__multadd+0x7e>
 8006236:	68a3      	ldr	r3, [r4, #8]
 8006238:	42ab      	cmp	r3, r5
 800623a:	dc19      	bgt.n	8006270 <__multadd+0x74>
 800623c:	6861      	ldr	r1, [r4, #4]
 800623e:	4638      	mov	r0, r7
 8006240:	3101      	adds	r1, #1
 8006242:	f7ff ff79 	bl	8006138 <_Balloc>
 8006246:	4680      	mov	r8, r0
 8006248:	b928      	cbnz	r0, 8006256 <__multadd+0x5a>
 800624a:	4602      	mov	r2, r0
 800624c:	4b0c      	ldr	r3, [pc, #48]	@ (8006280 <__multadd+0x84>)
 800624e:	480d      	ldr	r0, [pc, #52]	@ (8006284 <__multadd+0x88>)
 8006250:	21ba      	movs	r1, #186	@ 0xba
 8006252:	f001 fec5 	bl	8007fe0 <__assert_func>
 8006256:	6922      	ldr	r2, [r4, #16]
 8006258:	3202      	adds	r2, #2
 800625a:	f104 010c 	add.w	r1, r4, #12
 800625e:	0092      	lsls	r2, r2, #2
 8006260:	300c      	adds	r0, #12
 8006262:	f001 fea5 	bl	8007fb0 <memcpy>
 8006266:	4621      	mov	r1, r4
 8006268:	4638      	mov	r0, r7
 800626a:	f7ff ffa5 	bl	80061b8 <_Bfree>
 800626e:	4644      	mov	r4, r8
 8006270:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006274:	3501      	adds	r5, #1
 8006276:	615e      	str	r6, [r3, #20]
 8006278:	6125      	str	r5, [r4, #16]
 800627a:	4620      	mov	r0, r4
 800627c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006280:	080090dd 	.word	0x080090dd
 8006284:	080090ee 	.word	0x080090ee

08006288 <__s2b>:
 8006288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800628c:	460c      	mov	r4, r1
 800628e:	4615      	mov	r5, r2
 8006290:	461f      	mov	r7, r3
 8006292:	2209      	movs	r2, #9
 8006294:	3308      	adds	r3, #8
 8006296:	4606      	mov	r6, r0
 8006298:	fb93 f3f2 	sdiv	r3, r3, r2
 800629c:	2100      	movs	r1, #0
 800629e:	2201      	movs	r2, #1
 80062a0:	429a      	cmp	r2, r3
 80062a2:	db09      	blt.n	80062b8 <__s2b+0x30>
 80062a4:	4630      	mov	r0, r6
 80062a6:	f7ff ff47 	bl	8006138 <_Balloc>
 80062aa:	b940      	cbnz	r0, 80062be <__s2b+0x36>
 80062ac:	4602      	mov	r2, r0
 80062ae:	4b19      	ldr	r3, [pc, #100]	@ (8006314 <__s2b+0x8c>)
 80062b0:	4819      	ldr	r0, [pc, #100]	@ (8006318 <__s2b+0x90>)
 80062b2:	21d3      	movs	r1, #211	@ 0xd3
 80062b4:	f001 fe94 	bl	8007fe0 <__assert_func>
 80062b8:	0052      	lsls	r2, r2, #1
 80062ba:	3101      	adds	r1, #1
 80062bc:	e7f0      	b.n	80062a0 <__s2b+0x18>
 80062be:	9b08      	ldr	r3, [sp, #32]
 80062c0:	6143      	str	r3, [r0, #20]
 80062c2:	2d09      	cmp	r5, #9
 80062c4:	f04f 0301 	mov.w	r3, #1
 80062c8:	6103      	str	r3, [r0, #16]
 80062ca:	dd16      	ble.n	80062fa <__s2b+0x72>
 80062cc:	f104 0909 	add.w	r9, r4, #9
 80062d0:	46c8      	mov	r8, r9
 80062d2:	442c      	add	r4, r5
 80062d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80062d8:	4601      	mov	r1, r0
 80062da:	3b30      	subs	r3, #48	@ 0x30
 80062dc:	220a      	movs	r2, #10
 80062de:	4630      	mov	r0, r6
 80062e0:	f7ff ff8c 	bl	80061fc <__multadd>
 80062e4:	45a0      	cmp	r8, r4
 80062e6:	d1f5      	bne.n	80062d4 <__s2b+0x4c>
 80062e8:	f1a5 0408 	sub.w	r4, r5, #8
 80062ec:	444c      	add	r4, r9
 80062ee:	1b2d      	subs	r5, r5, r4
 80062f0:	1963      	adds	r3, r4, r5
 80062f2:	42bb      	cmp	r3, r7
 80062f4:	db04      	blt.n	8006300 <__s2b+0x78>
 80062f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062fa:	340a      	adds	r4, #10
 80062fc:	2509      	movs	r5, #9
 80062fe:	e7f6      	b.n	80062ee <__s2b+0x66>
 8006300:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006304:	4601      	mov	r1, r0
 8006306:	3b30      	subs	r3, #48	@ 0x30
 8006308:	220a      	movs	r2, #10
 800630a:	4630      	mov	r0, r6
 800630c:	f7ff ff76 	bl	80061fc <__multadd>
 8006310:	e7ee      	b.n	80062f0 <__s2b+0x68>
 8006312:	bf00      	nop
 8006314:	080090dd 	.word	0x080090dd
 8006318:	080090ee 	.word	0x080090ee

0800631c <__hi0bits>:
 800631c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006320:	4603      	mov	r3, r0
 8006322:	bf36      	itet	cc
 8006324:	0403      	lslcc	r3, r0, #16
 8006326:	2000      	movcs	r0, #0
 8006328:	2010      	movcc	r0, #16
 800632a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800632e:	bf3c      	itt	cc
 8006330:	021b      	lslcc	r3, r3, #8
 8006332:	3008      	addcc	r0, #8
 8006334:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006338:	bf3c      	itt	cc
 800633a:	011b      	lslcc	r3, r3, #4
 800633c:	3004      	addcc	r0, #4
 800633e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006342:	bf3c      	itt	cc
 8006344:	009b      	lslcc	r3, r3, #2
 8006346:	3002      	addcc	r0, #2
 8006348:	2b00      	cmp	r3, #0
 800634a:	db05      	blt.n	8006358 <__hi0bits+0x3c>
 800634c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006350:	f100 0001 	add.w	r0, r0, #1
 8006354:	bf08      	it	eq
 8006356:	2020      	moveq	r0, #32
 8006358:	4770      	bx	lr

0800635a <__lo0bits>:
 800635a:	6803      	ldr	r3, [r0, #0]
 800635c:	4602      	mov	r2, r0
 800635e:	f013 0007 	ands.w	r0, r3, #7
 8006362:	d00b      	beq.n	800637c <__lo0bits+0x22>
 8006364:	07d9      	lsls	r1, r3, #31
 8006366:	d421      	bmi.n	80063ac <__lo0bits+0x52>
 8006368:	0798      	lsls	r0, r3, #30
 800636a:	bf49      	itett	mi
 800636c:	085b      	lsrmi	r3, r3, #1
 800636e:	089b      	lsrpl	r3, r3, #2
 8006370:	2001      	movmi	r0, #1
 8006372:	6013      	strmi	r3, [r2, #0]
 8006374:	bf5c      	itt	pl
 8006376:	6013      	strpl	r3, [r2, #0]
 8006378:	2002      	movpl	r0, #2
 800637a:	4770      	bx	lr
 800637c:	b299      	uxth	r1, r3
 800637e:	b909      	cbnz	r1, 8006384 <__lo0bits+0x2a>
 8006380:	0c1b      	lsrs	r3, r3, #16
 8006382:	2010      	movs	r0, #16
 8006384:	b2d9      	uxtb	r1, r3
 8006386:	b909      	cbnz	r1, 800638c <__lo0bits+0x32>
 8006388:	3008      	adds	r0, #8
 800638a:	0a1b      	lsrs	r3, r3, #8
 800638c:	0719      	lsls	r1, r3, #28
 800638e:	bf04      	itt	eq
 8006390:	091b      	lsreq	r3, r3, #4
 8006392:	3004      	addeq	r0, #4
 8006394:	0799      	lsls	r1, r3, #30
 8006396:	bf04      	itt	eq
 8006398:	089b      	lsreq	r3, r3, #2
 800639a:	3002      	addeq	r0, #2
 800639c:	07d9      	lsls	r1, r3, #31
 800639e:	d403      	bmi.n	80063a8 <__lo0bits+0x4e>
 80063a0:	085b      	lsrs	r3, r3, #1
 80063a2:	f100 0001 	add.w	r0, r0, #1
 80063a6:	d003      	beq.n	80063b0 <__lo0bits+0x56>
 80063a8:	6013      	str	r3, [r2, #0]
 80063aa:	4770      	bx	lr
 80063ac:	2000      	movs	r0, #0
 80063ae:	4770      	bx	lr
 80063b0:	2020      	movs	r0, #32
 80063b2:	4770      	bx	lr

080063b4 <__i2b>:
 80063b4:	b510      	push	{r4, lr}
 80063b6:	460c      	mov	r4, r1
 80063b8:	2101      	movs	r1, #1
 80063ba:	f7ff febd 	bl	8006138 <_Balloc>
 80063be:	4602      	mov	r2, r0
 80063c0:	b928      	cbnz	r0, 80063ce <__i2b+0x1a>
 80063c2:	4b05      	ldr	r3, [pc, #20]	@ (80063d8 <__i2b+0x24>)
 80063c4:	4805      	ldr	r0, [pc, #20]	@ (80063dc <__i2b+0x28>)
 80063c6:	f240 1145 	movw	r1, #325	@ 0x145
 80063ca:	f001 fe09 	bl	8007fe0 <__assert_func>
 80063ce:	2301      	movs	r3, #1
 80063d0:	6144      	str	r4, [r0, #20]
 80063d2:	6103      	str	r3, [r0, #16]
 80063d4:	bd10      	pop	{r4, pc}
 80063d6:	bf00      	nop
 80063d8:	080090dd 	.word	0x080090dd
 80063dc:	080090ee 	.word	0x080090ee

080063e0 <__multiply>:
 80063e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e4:	4614      	mov	r4, r2
 80063e6:	690a      	ldr	r2, [r1, #16]
 80063e8:	6923      	ldr	r3, [r4, #16]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	bfa8      	it	ge
 80063ee:	4623      	movge	r3, r4
 80063f0:	460f      	mov	r7, r1
 80063f2:	bfa4      	itt	ge
 80063f4:	460c      	movge	r4, r1
 80063f6:	461f      	movge	r7, r3
 80063f8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80063fc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006400:	68a3      	ldr	r3, [r4, #8]
 8006402:	6861      	ldr	r1, [r4, #4]
 8006404:	eb0a 0609 	add.w	r6, sl, r9
 8006408:	42b3      	cmp	r3, r6
 800640a:	b085      	sub	sp, #20
 800640c:	bfb8      	it	lt
 800640e:	3101      	addlt	r1, #1
 8006410:	f7ff fe92 	bl	8006138 <_Balloc>
 8006414:	b930      	cbnz	r0, 8006424 <__multiply+0x44>
 8006416:	4602      	mov	r2, r0
 8006418:	4b44      	ldr	r3, [pc, #272]	@ (800652c <__multiply+0x14c>)
 800641a:	4845      	ldr	r0, [pc, #276]	@ (8006530 <__multiply+0x150>)
 800641c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006420:	f001 fdde 	bl	8007fe0 <__assert_func>
 8006424:	f100 0514 	add.w	r5, r0, #20
 8006428:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800642c:	462b      	mov	r3, r5
 800642e:	2200      	movs	r2, #0
 8006430:	4543      	cmp	r3, r8
 8006432:	d321      	bcc.n	8006478 <__multiply+0x98>
 8006434:	f107 0114 	add.w	r1, r7, #20
 8006438:	f104 0214 	add.w	r2, r4, #20
 800643c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006440:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006444:	9302      	str	r3, [sp, #8]
 8006446:	1b13      	subs	r3, r2, r4
 8006448:	3b15      	subs	r3, #21
 800644a:	f023 0303 	bic.w	r3, r3, #3
 800644e:	3304      	adds	r3, #4
 8006450:	f104 0715 	add.w	r7, r4, #21
 8006454:	42ba      	cmp	r2, r7
 8006456:	bf38      	it	cc
 8006458:	2304      	movcc	r3, #4
 800645a:	9301      	str	r3, [sp, #4]
 800645c:	9b02      	ldr	r3, [sp, #8]
 800645e:	9103      	str	r1, [sp, #12]
 8006460:	428b      	cmp	r3, r1
 8006462:	d80c      	bhi.n	800647e <__multiply+0x9e>
 8006464:	2e00      	cmp	r6, #0
 8006466:	dd03      	ble.n	8006470 <__multiply+0x90>
 8006468:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800646c:	2b00      	cmp	r3, #0
 800646e:	d05b      	beq.n	8006528 <__multiply+0x148>
 8006470:	6106      	str	r6, [r0, #16]
 8006472:	b005      	add	sp, #20
 8006474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006478:	f843 2b04 	str.w	r2, [r3], #4
 800647c:	e7d8      	b.n	8006430 <__multiply+0x50>
 800647e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006482:	f1ba 0f00 	cmp.w	sl, #0
 8006486:	d024      	beq.n	80064d2 <__multiply+0xf2>
 8006488:	f104 0e14 	add.w	lr, r4, #20
 800648c:	46a9      	mov	r9, r5
 800648e:	f04f 0c00 	mov.w	ip, #0
 8006492:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006496:	f8d9 3000 	ldr.w	r3, [r9]
 800649a:	fa1f fb87 	uxth.w	fp, r7
 800649e:	b29b      	uxth	r3, r3
 80064a0:	fb0a 330b 	mla	r3, sl, fp, r3
 80064a4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80064a8:	f8d9 7000 	ldr.w	r7, [r9]
 80064ac:	4463      	add	r3, ip
 80064ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80064b2:	fb0a c70b 	mla	r7, sl, fp, ip
 80064b6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80064c0:	4572      	cmp	r2, lr
 80064c2:	f849 3b04 	str.w	r3, [r9], #4
 80064c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80064ca:	d8e2      	bhi.n	8006492 <__multiply+0xb2>
 80064cc:	9b01      	ldr	r3, [sp, #4]
 80064ce:	f845 c003 	str.w	ip, [r5, r3]
 80064d2:	9b03      	ldr	r3, [sp, #12]
 80064d4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80064d8:	3104      	adds	r1, #4
 80064da:	f1b9 0f00 	cmp.w	r9, #0
 80064de:	d021      	beq.n	8006524 <__multiply+0x144>
 80064e0:	682b      	ldr	r3, [r5, #0]
 80064e2:	f104 0c14 	add.w	ip, r4, #20
 80064e6:	46ae      	mov	lr, r5
 80064e8:	f04f 0a00 	mov.w	sl, #0
 80064ec:	f8bc b000 	ldrh.w	fp, [ip]
 80064f0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80064f4:	fb09 770b 	mla	r7, r9, fp, r7
 80064f8:	4457      	add	r7, sl
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006500:	f84e 3b04 	str.w	r3, [lr], #4
 8006504:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006508:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800650c:	f8be 3000 	ldrh.w	r3, [lr]
 8006510:	fb09 330a 	mla	r3, r9, sl, r3
 8006514:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006518:	4562      	cmp	r2, ip
 800651a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800651e:	d8e5      	bhi.n	80064ec <__multiply+0x10c>
 8006520:	9f01      	ldr	r7, [sp, #4]
 8006522:	51eb      	str	r3, [r5, r7]
 8006524:	3504      	adds	r5, #4
 8006526:	e799      	b.n	800645c <__multiply+0x7c>
 8006528:	3e01      	subs	r6, #1
 800652a:	e79b      	b.n	8006464 <__multiply+0x84>
 800652c:	080090dd 	.word	0x080090dd
 8006530:	080090ee 	.word	0x080090ee

08006534 <__pow5mult>:
 8006534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006538:	4615      	mov	r5, r2
 800653a:	f012 0203 	ands.w	r2, r2, #3
 800653e:	4607      	mov	r7, r0
 8006540:	460e      	mov	r6, r1
 8006542:	d007      	beq.n	8006554 <__pow5mult+0x20>
 8006544:	4c25      	ldr	r4, [pc, #148]	@ (80065dc <__pow5mult+0xa8>)
 8006546:	3a01      	subs	r2, #1
 8006548:	2300      	movs	r3, #0
 800654a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800654e:	f7ff fe55 	bl	80061fc <__multadd>
 8006552:	4606      	mov	r6, r0
 8006554:	10ad      	asrs	r5, r5, #2
 8006556:	d03d      	beq.n	80065d4 <__pow5mult+0xa0>
 8006558:	69fc      	ldr	r4, [r7, #28]
 800655a:	b97c      	cbnz	r4, 800657c <__pow5mult+0x48>
 800655c:	2010      	movs	r0, #16
 800655e:	f7ff fd35 	bl	8005fcc <malloc>
 8006562:	4602      	mov	r2, r0
 8006564:	61f8      	str	r0, [r7, #28]
 8006566:	b928      	cbnz	r0, 8006574 <__pow5mult+0x40>
 8006568:	4b1d      	ldr	r3, [pc, #116]	@ (80065e0 <__pow5mult+0xac>)
 800656a:	481e      	ldr	r0, [pc, #120]	@ (80065e4 <__pow5mult+0xb0>)
 800656c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006570:	f001 fd36 	bl	8007fe0 <__assert_func>
 8006574:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006578:	6004      	str	r4, [r0, #0]
 800657a:	60c4      	str	r4, [r0, #12]
 800657c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006580:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006584:	b94c      	cbnz	r4, 800659a <__pow5mult+0x66>
 8006586:	f240 2171 	movw	r1, #625	@ 0x271
 800658a:	4638      	mov	r0, r7
 800658c:	f7ff ff12 	bl	80063b4 <__i2b>
 8006590:	2300      	movs	r3, #0
 8006592:	f8c8 0008 	str.w	r0, [r8, #8]
 8006596:	4604      	mov	r4, r0
 8006598:	6003      	str	r3, [r0, #0]
 800659a:	f04f 0900 	mov.w	r9, #0
 800659e:	07eb      	lsls	r3, r5, #31
 80065a0:	d50a      	bpl.n	80065b8 <__pow5mult+0x84>
 80065a2:	4631      	mov	r1, r6
 80065a4:	4622      	mov	r2, r4
 80065a6:	4638      	mov	r0, r7
 80065a8:	f7ff ff1a 	bl	80063e0 <__multiply>
 80065ac:	4631      	mov	r1, r6
 80065ae:	4680      	mov	r8, r0
 80065b0:	4638      	mov	r0, r7
 80065b2:	f7ff fe01 	bl	80061b8 <_Bfree>
 80065b6:	4646      	mov	r6, r8
 80065b8:	106d      	asrs	r5, r5, #1
 80065ba:	d00b      	beq.n	80065d4 <__pow5mult+0xa0>
 80065bc:	6820      	ldr	r0, [r4, #0]
 80065be:	b938      	cbnz	r0, 80065d0 <__pow5mult+0x9c>
 80065c0:	4622      	mov	r2, r4
 80065c2:	4621      	mov	r1, r4
 80065c4:	4638      	mov	r0, r7
 80065c6:	f7ff ff0b 	bl	80063e0 <__multiply>
 80065ca:	6020      	str	r0, [r4, #0]
 80065cc:	f8c0 9000 	str.w	r9, [r0]
 80065d0:	4604      	mov	r4, r0
 80065d2:	e7e4      	b.n	800659e <__pow5mult+0x6a>
 80065d4:	4630      	mov	r0, r6
 80065d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065da:	bf00      	nop
 80065dc:	08009148 	.word	0x08009148
 80065e0:	0800906e 	.word	0x0800906e
 80065e4:	080090ee 	.word	0x080090ee

080065e8 <__lshift>:
 80065e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065ec:	460c      	mov	r4, r1
 80065ee:	6849      	ldr	r1, [r1, #4]
 80065f0:	6923      	ldr	r3, [r4, #16]
 80065f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065f6:	68a3      	ldr	r3, [r4, #8]
 80065f8:	4607      	mov	r7, r0
 80065fa:	4691      	mov	r9, r2
 80065fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006600:	f108 0601 	add.w	r6, r8, #1
 8006604:	42b3      	cmp	r3, r6
 8006606:	db0b      	blt.n	8006620 <__lshift+0x38>
 8006608:	4638      	mov	r0, r7
 800660a:	f7ff fd95 	bl	8006138 <_Balloc>
 800660e:	4605      	mov	r5, r0
 8006610:	b948      	cbnz	r0, 8006626 <__lshift+0x3e>
 8006612:	4602      	mov	r2, r0
 8006614:	4b28      	ldr	r3, [pc, #160]	@ (80066b8 <__lshift+0xd0>)
 8006616:	4829      	ldr	r0, [pc, #164]	@ (80066bc <__lshift+0xd4>)
 8006618:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800661c:	f001 fce0 	bl	8007fe0 <__assert_func>
 8006620:	3101      	adds	r1, #1
 8006622:	005b      	lsls	r3, r3, #1
 8006624:	e7ee      	b.n	8006604 <__lshift+0x1c>
 8006626:	2300      	movs	r3, #0
 8006628:	f100 0114 	add.w	r1, r0, #20
 800662c:	f100 0210 	add.w	r2, r0, #16
 8006630:	4618      	mov	r0, r3
 8006632:	4553      	cmp	r3, sl
 8006634:	db33      	blt.n	800669e <__lshift+0xb6>
 8006636:	6920      	ldr	r0, [r4, #16]
 8006638:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800663c:	f104 0314 	add.w	r3, r4, #20
 8006640:	f019 091f 	ands.w	r9, r9, #31
 8006644:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006648:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800664c:	d02b      	beq.n	80066a6 <__lshift+0xbe>
 800664e:	f1c9 0e20 	rsb	lr, r9, #32
 8006652:	468a      	mov	sl, r1
 8006654:	2200      	movs	r2, #0
 8006656:	6818      	ldr	r0, [r3, #0]
 8006658:	fa00 f009 	lsl.w	r0, r0, r9
 800665c:	4310      	orrs	r0, r2
 800665e:	f84a 0b04 	str.w	r0, [sl], #4
 8006662:	f853 2b04 	ldr.w	r2, [r3], #4
 8006666:	459c      	cmp	ip, r3
 8006668:	fa22 f20e 	lsr.w	r2, r2, lr
 800666c:	d8f3      	bhi.n	8006656 <__lshift+0x6e>
 800666e:	ebac 0304 	sub.w	r3, ip, r4
 8006672:	3b15      	subs	r3, #21
 8006674:	f023 0303 	bic.w	r3, r3, #3
 8006678:	3304      	adds	r3, #4
 800667a:	f104 0015 	add.w	r0, r4, #21
 800667e:	4584      	cmp	ip, r0
 8006680:	bf38      	it	cc
 8006682:	2304      	movcc	r3, #4
 8006684:	50ca      	str	r2, [r1, r3]
 8006686:	b10a      	cbz	r2, 800668c <__lshift+0xa4>
 8006688:	f108 0602 	add.w	r6, r8, #2
 800668c:	3e01      	subs	r6, #1
 800668e:	4638      	mov	r0, r7
 8006690:	612e      	str	r6, [r5, #16]
 8006692:	4621      	mov	r1, r4
 8006694:	f7ff fd90 	bl	80061b8 <_Bfree>
 8006698:	4628      	mov	r0, r5
 800669a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800669e:	f842 0f04 	str.w	r0, [r2, #4]!
 80066a2:	3301      	adds	r3, #1
 80066a4:	e7c5      	b.n	8006632 <__lshift+0x4a>
 80066a6:	3904      	subs	r1, #4
 80066a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80066ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80066b0:	459c      	cmp	ip, r3
 80066b2:	d8f9      	bhi.n	80066a8 <__lshift+0xc0>
 80066b4:	e7ea      	b.n	800668c <__lshift+0xa4>
 80066b6:	bf00      	nop
 80066b8:	080090dd 	.word	0x080090dd
 80066bc:	080090ee 	.word	0x080090ee

080066c0 <__mcmp>:
 80066c0:	690a      	ldr	r2, [r1, #16]
 80066c2:	4603      	mov	r3, r0
 80066c4:	6900      	ldr	r0, [r0, #16]
 80066c6:	1a80      	subs	r0, r0, r2
 80066c8:	b530      	push	{r4, r5, lr}
 80066ca:	d10e      	bne.n	80066ea <__mcmp+0x2a>
 80066cc:	3314      	adds	r3, #20
 80066ce:	3114      	adds	r1, #20
 80066d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80066d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80066d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80066dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80066e0:	4295      	cmp	r5, r2
 80066e2:	d003      	beq.n	80066ec <__mcmp+0x2c>
 80066e4:	d205      	bcs.n	80066f2 <__mcmp+0x32>
 80066e6:	f04f 30ff 	mov.w	r0, #4294967295
 80066ea:	bd30      	pop	{r4, r5, pc}
 80066ec:	42a3      	cmp	r3, r4
 80066ee:	d3f3      	bcc.n	80066d8 <__mcmp+0x18>
 80066f0:	e7fb      	b.n	80066ea <__mcmp+0x2a>
 80066f2:	2001      	movs	r0, #1
 80066f4:	e7f9      	b.n	80066ea <__mcmp+0x2a>
	...

080066f8 <__mdiff>:
 80066f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066fc:	4689      	mov	r9, r1
 80066fe:	4606      	mov	r6, r0
 8006700:	4611      	mov	r1, r2
 8006702:	4648      	mov	r0, r9
 8006704:	4614      	mov	r4, r2
 8006706:	f7ff ffdb 	bl	80066c0 <__mcmp>
 800670a:	1e05      	subs	r5, r0, #0
 800670c:	d112      	bne.n	8006734 <__mdiff+0x3c>
 800670e:	4629      	mov	r1, r5
 8006710:	4630      	mov	r0, r6
 8006712:	f7ff fd11 	bl	8006138 <_Balloc>
 8006716:	4602      	mov	r2, r0
 8006718:	b928      	cbnz	r0, 8006726 <__mdiff+0x2e>
 800671a:	4b3f      	ldr	r3, [pc, #252]	@ (8006818 <__mdiff+0x120>)
 800671c:	f240 2137 	movw	r1, #567	@ 0x237
 8006720:	483e      	ldr	r0, [pc, #248]	@ (800681c <__mdiff+0x124>)
 8006722:	f001 fc5d 	bl	8007fe0 <__assert_func>
 8006726:	2301      	movs	r3, #1
 8006728:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800672c:	4610      	mov	r0, r2
 800672e:	b003      	add	sp, #12
 8006730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006734:	bfbc      	itt	lt
 8006736:	464b      	movlt	r3, r9
 8006738:	46a1      	movlt	r9, r4
 800673a:	4630      	mov	r0, r6
 800673c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006740:	bfba      	itte	lt
 8006742:	461c      	movlt	r4, r3
 8006744:	2501      	movlt	r5, #1
 8006746:	2500      	movge	r5, #0
 8006748:	f7ff fcf6 	bl	8006138 <_Balloc>
 800674c:	4602      	mov	r2, r0
 800674e:	b918      	cbnz	r0, 8006758 <__mdiff+0x60>
 8006750:	4b31      	ldr	r3, [pc, #196]	@ (8006818 <__mdiff+0x120>)
 8006752:	f240 2145 	movw	r1, #581	@ 0x245
 8006756:	e7e3      	b.n	8006720 <__mdiff+0x28>
 8006758:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800675c:	6926      	ldr	r6, [r4, #16]
 800675e:	60c5      	str	r5, [r0, #12]
 8006760:	f109 0310 	add.w	r3, r9, #16
 8006764:	f109 0514 	add.w	r5, r9, #20
 8006768:	f104 0e14 	add.w	lr, r4, #20
 800676c:	f100 0b14 	add.w	fp, r0, #20
 8006770:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006774:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006778:	9301      	str	r3, [sp, #4]
 800677a:	46d9      	mov	r9, fp
 800677c:	f04f 0c00 	mov.w	ip, #0
 8006780:	9b01      	ldr	r3, [sp, #4]
 8006782:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006786:	f853 af04 	ldr.w	sl, [r3, #4]!
 800678a:	9301      	str	r3, [sp, #4]
 800678c:	fa1f f38a 	uxth.w	r3, sl
 8006790:	4619      	mov	r1, r3
 8006792:	b283      	uxth	r3, r0
 8006794:	1acb      	subs	r3, r1, r3
 8006796:	0c00      	lsrs	r0, r0, #16
 8006798:	4463      	add	r3, ip
 800679a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800679e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80067a8:	4576      	cmp	r6, lr
 80067aa:	f849 3b04 	str.w	r3, [r9], #4
 80067ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80067b2:	d8e5      	bhi.n	8006780 <__mdiff+0x88>
 80067b4:	1b33      	subs	r3, r6, r4
 80067b6:	3b15      	subs	r3, #21
 80067b8:	f023 0303 	bic.w	r3, r3, #3
 80067bc:	3415      	adds	r4, #21
 80067be:	3304      	adds	r3, #4
 80067c0:	42a6      	cmp	r6, r4
 80067c2:	bf38      	it	cc
 80067c4:	2304      	movcc	r3, #4
 80067c6:	441d      	add	r5, r3
 80067c8:	445b      	add	r3, fp
 80067ca:	461e      	mov	r6, r3
 80067cc:	462c      	mov	r4, r5
 80067ce:	4544      	cmp	r4, r8
 80067d0:	d30e      	bcc.n	80067f0 <__mdiff+0xf8>
 80067d2:	f108 0103 	add.w	r1, r8, #3
 80067d6:	1b49      	subs	r1, r1, r5
 80067d8:	f021 0103 	bic.w	r1, r1, #3
 80067dc:	3d03      	subs	r5, #3
 80067de:	45a8      	cmp	r8, r5
 80067e0:	bf38      	it	cc
 80067e2:	2100      	movcc	r1, #0
 80067e4:	440b      	add	r3, r1
 80067e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80067ea:	b191      	cbz	r1, 8006812 <__mdiff+0x11a>
 80067ec:	6117      	str	r7, [r2, #16]
 80067ee:	e79d      	b.n	800672c <__mdiff+0x34>
 80067f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80067f4:	46e6      	mov	lr, ip
 80067f6:	0c08      	lsrs	r0, r1, #16
 80067f8:	fa1c fc81 	uxtah	ip, ip, r1
 80067fc:	4471      	add	r1, lr
 80067fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006802:	b289      	uxth	r1, r1
 8006804:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006808:	f846 1b04 	str.w	r1, [r6], #4
 800680c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006810:	e7dd      	b.n	80067ce <__mdiff+0xd6>
 8006812:	3f01      	subs	r7, #1
 8006814:	e7e7      	b.n	80067e6 <__mdiff+0xee>
 8006816:	bf00      	nop
 8006818:	080090dd 	.word	0x080090dd
 800681c:	080090ee 	.word	0x080090ee

08006820 <__ulp>:
 8006820:	b082      	sub	sp, #8
 8006822:	ed8d 0b00 	vstr	d0, [sp]
 8006826:	9a01      	ldr	r2, [sp, #4]
 8006828:	4b0f      	ldr	r3, [pc, #60]	@ (8006868 <__ulp+0x48>)
 800682a:	4013      	ands	r3, r2
 800682c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006830:	2b00      	cmp	r3, #0
 8006832:	dc08      	bgt.n	8006846 <__ulp+0x26>
 8006834:	425b      	negs	r3, r3
 8006836:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800683a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800683e:	da04      	bge.n	800684a <__ulp+0x2a>
 8006840:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006844:	4113      	asrs	r3, r2
 8006846:	2200      	movs	r2, #0
 8006848:	e008      	b.n	800685c <__ulp+0x3c>
 800684a:	f1a2 0314 	sub.w	r3, r2, #20
 800684e:	2b1e      	cmp	r3, #30
 8006850:	bfda      	itte	le
 8006852:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006856:	40da      	lsrle	r2, r3
 8006858:	2201      	movgt	r2, #1
 800685a:	2300      	movs	r3, #0
 800685c:	4619      	mov	r1, r3
 800685e:	4610      	mov	r0, r2
 8006860:	ec41 0b10 	vmov	d0, r0, r1
 8006864:	b002      	add	sp, #8
 8006866:	4770      	bx	lr
 8006868:	7ff00000 	.word	0x7ff00000

0800686c <__b2d>:
 800686c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006870:	6906      	ldr	r6, [r0, #16]
 8006872:	f100 0814 	add.w	r8, r0, #20
 8006876:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800687a:	1f37      	subs	r7, r6, #4
 800687c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006880:	4610      	mov	r0, r2
 8006882:	f7ff fd4b 	bl	800631c <__hi0bits>
 8006886:	f1c0 0320 	rsb	r3, r0, #32
 800688a:	280a      	cmp	r0, #10
 800688c:	600b      	str	r3, [r1, #0]
 800688e:	491b      	ldr	r1, [pc, #108]	@ (80068fc <__b2d+0x90>)
 8006890:	dc15      	bgt.n	80068be <__b2d+0x52>
 8006892:	f1c0 0c0b 	rsb	ip, r0, #11
 8006896:	fa22 f30c 	lsr.w	r3, r2, ip
 800689a:	45b8      	cmp	r8, r7
 800689c:	ea43 0501 	orr.w	r5, r3, r1
 80068a0:	bf34      	ite	cc
 80068a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80068a6:	2300      	movcs	r3, #0
 80068a8:	3015      	adds	r0, #21
 80068aa:	fa02 f000 	lsl.w	r0, r2, r0
 80068ae:	fa23 f30c 	lsr.w	r3, r3, ip
 80068b2:	4303      	orrs	r3, r0
 80068b4:	461c      	mov	r4, r3
 80068b6:	ec45 4b10 	vmov	d0, r4, r5
 80068ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068be:	45b8      	cmp	r8, r7
 80068c0:	bf3a      	itte	cc
 80068c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80068c6:	f1a6 0708 	subcc.w	r7, r6, #8
 80068ca:	2300      	movcs	r3, #0
 80068cc:	380b      	subs	r0, #11
 80068ce:	d012      	beq.n	80068f6 <__b2d+0x8a>
 80068d0:	f1c0 0120 	rsb	r1, r0, #32
 80068d4:	fa23 f401 	lsr.w	r4, r3, r1
 80068d8:	4082      	lsls	r2, r0
 80068da:	4322      	orrs	r2, r4
 80068dc:	4547      	cmp	r7, r8
 80068de:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80068e2:	bf8c      	ite	hi
 80068e4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80068e8:	2200      	movls	r2, #0
 80068ea:	4083      	lsls	r3, r0
 80068ec:	40ca      	lsrs	r2, r1
 80068ee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80068f2:	4313      	orrs	r3, r2
 80068f4:	e7de      	b.n	80068b4 <__b2d+0x48>
 80068f6:	ea42 0501 	orr.w	r5, r2, r1
 80068fa:	e7db      	b.n	80068b4 <__b2d+0x48>
 80068fc:	3ff00000 	.word	0x3ff00000

08006900 <__d2b>:
 8006900:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006904:	460f      	mov	r7, r1
 8006906:	2101      	movs	r1, #1
 8006908:	ec59 8b10 	vmov	r8, r9, d0
 800690c:	4616      	mov	r6, r2
 800690e:	f7ff fc13 	bl	8006138 <_Balloc>
 8006912:	4604      	mov	r4, r0
 8006914:	b930      	cbnz	r0, 8006924 <__d2b+0x24>
 8006916:	4602      	mov	r2, r0
 8006918:	4b23      	ldr	r3, [pc, #140]	@ (80069a8 <__d2b+0xa8>)
 800691a:	4824      	ldr	r0, [pc, #144]	@ (80069ac <__d2b+0xac>)
 800691c:	f240 310f 	movw	r1, #783	@ 0x30f
 8006920:	f001 fb5e 	bl	8007fe0 <__assert_func>
 8006924:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006928:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800692c:	b10d      	cbz	r5, 8006932 <__d2b+0x32>
 800692e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006932:	9301      	str	r3, [sp, #4]
 8006934:	f1b8 0300 	subs.w	r3, r8, #0
 8006938:	d023      	beq.n	8006982 <__d2b+0x82>
 800693a:	4668      	mov	r0, sp
 800693c:	9300      	str	r3, [sp, #0]
 800693e:	f7ff fd0c 	bl	800635a <__lo0bits>
 8006942:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006946:	b1d0      	cbz	r0, 800697e <__d2b+0x7e>
 8006948:	f1c0 0320 	rsb	r3, r0, #32
 800694c:	fa02 f303 	lsl.w	r3, r2, r3
 8006950:	430b      	orrs	r3, r1
 8006952:	40c2      	lsrs	r2, r0
 8006954:	6163      	str	r3, [r4, #20]
 8006956:	9201      	str	r2, [sp, #4]
 8006958:	9b01      	ldr	r3, [sp, #4]
 800695a:	61a3      	str	r3, [r4, #24]
 800695c:	2b00      	cmp	r3, #0
 800695e:	bf0c      	ite	eq
 8006960:	2201      	moveq	r2, #1
 8006962:	2202      	movne	r2, #2
 8006964:	6122      	str	r2, [r4, #16]
 8006966:	b1a5      	cbz	r5, 8006992 <__d2b+0x92>
 8006968:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800696c:	4405      	add	r5, r0
 800696e:	603d      	str	r5, [r7, #0]
 8006970:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006974:	6030      	str	r0, [r6, #0]
 8006976:	4620      	mov	r0, r4
 8006978:	b003      	add	sp, #12
 800697a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800697e:	6161      	str	r1, [r4, #20]
 8006980:	e7ea      	b.n	8006958 <__d2b+0x58>
 8006982:	a801      	add	r0, sp, #4
 8006984:	f7ff fce9 	bl	800635a <__lo0bits>
 8006988:	9b01      	ldr	r3, [sp, #4]
 800698a:	6163      	str	r3, [r4, #20]
 800698c:	3020      	adds	r0, #32
 800698e:	2201      	movs	r2, #1
 8006990:	e7e8      	b.n	8006964 <__d2b+0x64>
 8006992:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006996:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800699a:	6038      	str	r0, [r7, #0]
 800699c:	6918      	ldr	r0, [r3, #16]
 800699e:	f7ff fcbd 	bl	800631c <__hi0bits>
 80069a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80069a6:	e7e5      	b.n	8006974 <__d2b+0x74>
 80069a8:	080090dd 	.word	0x080090dd
 80069ac:	080090ee 	.word	0x080090ee

080069b0 <__ratio>:
 80069b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b4:	b085      	sub	sp, #20
 80069b6:	e9cd 1000 	strd	r1, r0, [sp]
 80069ba:	a902      	add	r1, sp, #8
 80069bc:	f7ff ff56 	bl	800686c <__b2d>
 80069c0:	9800      	ldr	r0, [sp, #0]
 80069c2:	a903      	add	r1, sp, #12
 80069c4:	ec55 4b10 	vmov	r4, r5, d0
 80069c8:	f7ff ff50 	bl	800686c <__b2d>
 80069cc:	9b01      	ldr	r3, [sp, #4]
 80069ce:	6919      	ldr	r1, [r3, #16]
 80069d0:	9b00      	ldr	r3, [sp, #0]
 80069d2:	691b      	ldr	r3, [r3, #16]
 80069d4:	1ac9      	subs	r1, r1, r3
 80069d6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80069da:	1a9b      	subs	r3, r3, r2
 80069dc:	ec5b ab10 	vmov	sl, fp, d0
 80069e0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	bfce      	itee	gt
 80069e8:	462a      	movgt	r2, r5
 80069ea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80069ee:	465a      	movle	r2, fp
 80069f0:	462f      	mov	r7, r5
 80069f2:	46d9      	mov	r9, fp
 80069f4:	bfcc      	ite	gt
 80069f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80069fa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80069fe:	464b      	mov	r3, r9
 8006a00:	4652      	mov	r2, sl
 8006a02:	4620      	mov	r0, r4
 8006a04:	4639      	mov	r1, r7
 8006a06:	f7f9 ff21 	bl	800084c <__aeabi_ddiv>
 8006a0a:	ec41 0b10 	vmov	d0, r0, r1
 8006a0e:	b005      	add	sp, #20
 8006a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006a14 <__copybits>:
 8006a14:	3901      	subs	r1, #1
 8006a16:	b570      	push	{r4, r5, r6, lr}
 8006a18:	1149      	asrs	r1, r1, #5
 8006a1a:	6914      	ldr	r4, [r2, #16]
 8006a1c:	3101      	adds	r1, #1
 8006a1e:	f102 0314 	add.w	r3, r2, #20
 8006a22:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006a26:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006a2a:	1f05      	subs	r5, r0, #4
 8006a2c:	42a3      	cmp	r3, r4
 8006a2e:	d30c      	bcc.n	8006a4a <__copybits+0x36>
 8006a30:	1aa3      	subs	r3, r4, r2
 8006a32:	3b11      	subs	r3, #17
 8006a34:	f023 0303 	bic.w	r3, r3, #3
 8006a38:	3211      	adds	r2, #17
 8006a3a:	42a2      	cmp	r2, r4
 8006a3c:	bf88      	it	hi
 8006a3e:	2300      	movhi	r3, #0
 8006a40:	4418      	add	r0, r3
 8006a42:	2300      	movs	r3, #0
 8006a44:	4288      	cmp	r0, r1
 8006a46:	d305      	bcc.n	8006a54 <__copybits+0x40>
 8006a48:	bd70      	pop	{r4, r5, r6, pc}
 8006a4a:	f853 6b04 	ldr.w	r6, [r3], #4
 8006a4e:	f845 6f04 	str.w	r6, [r5, #4]!
 8006a52:	e7eb      	b.n	8006a2c <__copybits+0x18>
 8006a54:	f840 3b04 	str.w	r3, [r0], #4
 8006a58:	e7f4      	b.n	8006a44 <__copybits+0x30>

08006a5a <__any_on>:
 8006a5a:	f100 0214 	add.w	r2, r0, #20
 8006a5e:	6900      	ldr	r0, [r0, #16]
 8006a60:	114b      	asrs	r3, r1, #5
 8006a62:	4298      	cmp	r0, r3
 8006a64:	b510      	push	{r4, lr}
 8006a66:	db11      	blt.n	8006a8c <__any_on+0x32>
 8006a68:	dd0a      	ble.n	8006a80 <__any_on+0x26>
 8006a6a:	f011 011f 	ands.w	r1, r1, #31
 8006a6e:	d007      	beq.n	8006a80 <__any_on+0x26>
 8006a70:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006a74:	fa24 f001 	lsr.w	r0, r4, r1
 8006a78:	fa00 f101 	lsl.w	r1, r0, r1
 8006a7c:	428c      	cmp	r4, r1
 8006a7e:	d10b      	bne.n	8006a98 <__any_on+0x3e>
 8006a80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d803      	bhi.n	8006a90 <__any_on+0x36>
 8006a88:	2000      	movs	r0, #0
 8006a8a:	bd10      	pop	{r4, pc}
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	e7f7      	b.n	8006a80 <__any_on+0x26>
 8006a90:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a94:	2900      	cmp	r1, #0
 8006a96:	d0f5      	beq.n	8006a84 <__any_on+0x2a>
 8006a98:	2001      	movs	r0, #1
 8006a9a:	e7f6      	b.n	8006a8a <__any_on+0x30>

08006a9c <sulp>:
 8006a9c:	b570      	push	{r4, r5, r6, lr}
 8006a9e:	4604      	mov	r4, r0
 8006aa0:	460d      	mov	r5, r1
 8006aa2:	ec45 4b10 	vmov	d0, r4, r5
 8006aa6:	4616      	mov	r6, r2
 8006aa8:	f7ff feba 	bl	8006820 <__ulp>
 8006aac:	ec51 0b10 	vmov	r0, r1, d0
 8006ab0:	b17e      	cbz	r6, 8006ad2 <sulp+0x36>
 8006ab2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006ab6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	dd09      	ble.n	8006ad2 <sulp+0x36>
 8006abe:	051b      	lsls	r3, r3, #20
 8006ac0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006ac4:	2400      	movs	r4, #0
 8006ac6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006aca:	4622      	mov	r2, r4
 8006acc:	462b      	mov	r3, r5
 8006ace:	f7f9 fd93 	bl	80005f8 <__aeabi_dmul>
 8006ad2:	ec41 0b10 	vmov	d0, r0, r1
 8006ad6:	bd70      	pop	{r4, r5, r6, pc}

08006ad8 <_strtod_l>:
 8006ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006adc:	b09f      	sub	sp, #124	@ 0x7c
 8006ade:	460c      	mov	r4, r1
 8006ae0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	921a      	str	r2, [sp, #104]	@ 0x68
 8006ae6:	9005      	str	r0, [sp, #20]
 8006ae8:	f04f 0a00 	mov.w	sl, #0
 8006aec:	f04f 0b00 	mov.w	fp, #0
 8006af0:	460a      	mov	r2, r1
 8006af2:	9219      	str	r2, [sp, #100]	@ 0x64
 8006af4:	7811      	ldrb	r1, [r2, #0]
 8006af6:	292b      	cmp	r1, #43	@ 0x2b
 8006af8:	d04a      	beq.n	8006b90 <_strtod_l+0xb8>
 8006afa:	d838      	bhi.n	8006b6e <_strtod_l+0x96>
 8006afc:	290d      	cmp	r1, #13
 8006afe:	d832      	bhi.n	8006b66 <_strtod_l+0x8e>
 8006b00:	2908      	cmp	r1, #8
 8006b02:	d832      	bhi.n	8006b6a <_strtod_l+0x92>
 8006b04:	2900      	cmp	r1, #0
 8006b06:	d03b      	beq.n	8006b80 <_strtod_l+0xa8>
 8006b08:	2200      	movs	r2, #0
 8006b0a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006b0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006b0e:	782a      	ldrb	r2, [r5, #0]
 8006b10:	2a30      	cmp	r2, #48	@ 0x30
 8006b12:	f040 80b3 	bne.w	8006c7c <_strtod_l+0x1a4>
 8006b16:	786a      	ldrb	r2, [r5, #1]
 8006b18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006b1c:	2a58      	cmp	r2, #88	@ 0x58
 8006b1e:	d16e      	bne.n	8006bfe <_strtod_l+0x126>
 8006b20:	9302      	str	r3, [sp, #8]
 8006b22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b24:	9301      	str	r3, [sp, #4]
 8006b26:	ab1a      	add	r3, sp, #104	@ 0x68
 8006b28:	9300      	str	r3, [sp, #0]
 8006b2a:	4a8e      	ldr	r2, [pc, #568]	@ (8006d64 <_strtod_l+0x28c>)
 8006b2c:	9805      	ldr	r0, [sp, #20]
 8006b2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006b30:	a919      	add	r1, sp, #100	@ 0x64
 8006b32:	f001 faef 	bl	8008114 <__gethex>
 8006b36:	f010 060f 	ands.w	r6, r0, #15
 8006b3a:	4604      	mov	r4, r0
 8006b3c:	d005      	beq.n	8006b4a <_strtod_l+0x72>
 8006b3e:	2e06      	cmp	r6, #6
 8006b40:	d128      	bne.n	8006b94 <_strtod_l+0xbc>
 8006b42:	3501      	adds	r5, #1
 8006b44:	2300      	movs	r3, #0
 8006b46:	9519      	str	r5, [sp, #100]	@ 0x64
 8006b48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f040 858e 	bne.w	800766e <_strtod_l+0xb96>
 8006b52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b54:	b1cb      	cbz	r3, 8006b8a <_strtod_l+0xb2>
 8006b56:	4652      	mov	r2, sl
 8006b58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006b5c:	ec43 2b10 	vmov	d0, r2, r3
 8006b60:	b01f      	add	sp, #124	@ 0x7c
 8006b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b66:	2920      	cmp	r1, #32
 8006b68:	d1ce      	bne.n	8006b08 <_strtod_l+0x30>
 8006b6a:	3201      	adds	r2, #1
 8006b6c:	e7c1      	b.n	8006af2 <_strtod_l+0x1a>
 8006b6e:	292d      	cmp	r1, #45	@ 0x2d
 8006b70:	d1ca      	bne.n	8006b08 <_strtod_l+0x30>
 8006b72:	2101      	movs	r1, #1
 8006b74:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006b76:	1c51      	adds	r1, r2, #1
 8006b78:	9119      	str	r1, [sp, #100]	@ 0x64
 8006b7a:	7852      	ldrb	r2, [r2, #1]
 8006b7c:	2a00      	cmp	r2, #0
 8006b7e:	d1c5      	bne.n	8006b0c <_strtod_l+0x34>
 8006b80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b82:	9419      	str	r4, [sp, #100]	@ 0x64
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f040 8570 	bne.w	800766a <_strtod_l+0xb92>
 8006b8a:	4652      	mov	r2, sl
 8006b8c:	465b      	mov	r3, fp
 8006b8e:	e7e5      	b.n	8006b5c <_strtod_l+0x84>
 8006b90:	2100      	movs	r1, #0
 8006b92:	e7ef      	b.n	8006b74 <_strtod_l+0x9c>
 8006b94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006b96:	b13a      	cbz	r2, 8006ba8 <_strtod_l+0xd0>
 8006b98:	2135      	movs	r1, #53	@ 0x35
 8006b9a:	a81c      	add	r0, sp, #112	@ 0x70
 8006b9c:	f7ff ff3a 	bl	8006a14 <__copybits>
 8006ba0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ba2:	9805      	ldr	r0, [sp, #20]
 8006ba4:	f7ff fb08 	bl	80061b8 <_Bfree>
 8006ba8:	3e01      	subs	r6, #1
 8006baa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006bac:	2e04      	cmp	r6, #4
 8006bae:	d806      	bhi.n	8006bbe <_strtod_l+0xe6>
 8006bb0:	e8df f006 	tbb	[pc, r6]
 8006bb4:	201d0314 	.word	0x201d0314
 8006bb8:	14          	.byte	0x14
 8006bb9:	00          	.byte	0x00
 8006bba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006bbe:	05e1      	lsls	r1, r4, #23
 8006bc0:	bf48      	it	mi
 8006bc2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006bc6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006bca:	0d1b      	lsrs	r3, r3, #20
 8006bcc:	051b      	lsls	r3, r3, #20
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d1bb      	bne.n	8006b4a <_strtod_l+0x72>
 8006bd2:	f7fe fb2f 	bl	8005234 <__errno>
 8006bd6:	2322      	movs	r3, #34	@ 0x22
 8006bd8:	6003      	str	r3, [r0, #0]
 8006bda:	e7b6      	b.n	8006b4a <_strtod_l+0x72>
 8006bdc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006be0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006be4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006be8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006bec:	e7e7      	b.n	8006bbe <_strtod_l+0xe6>
 8006bee:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006d6c <_strtod_l+0x294>
 8006bf2:	e7e4      	b.n	8006bbe <_strtod_l+0xe6>
 8006bf4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006bf8:	f04f 3aff 	mov.w	sl, #4294967295
 8006bfc:	e7df      	b.n	8006bbe <_strtod_l+0xe6>
 8006bfe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c00:	1c5a      	adds	r2, r3, #1
 8006c02:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c04:	785b      	ldrb	r3, [r3, #1]
 8006c06:	2b30      	cmp	r3, #48	@ 0x30
 8006c08:	d0f9      	beq.n	8006bfe <_strtod_l+0x126>
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d09d      	beq.n	8006b4a <_strtod_l+0x72>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c14:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c16:	2300      	movs	r3, #0
 8006c18:	9308      	str	r3, [sp, #32]
 8006c1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c1c:	461f      	mov	r7, r3
 8006c1e:	220a      	movs	r2, #10
 8006c20:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006c22:	7805      	ldrb	r5, [r0, #0]
 8006c24:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006c28:	b2d9      	uxtb	r1, r3
 8006c2a:	2909      	cmp	r1, #9
 8006c2c:	d928      	bls.n	8006c80 <_strtod_l+0x1a8>
 8006c2e:	494e      	ldr	r1, [pc, #312]	@ (8006d68 <_strtod_l+0x290>)
 8006c30:	2201      	movs	r2, #1
 8006c32:	f001 f979 	bl	8007f28 <strncmp>
 8006c36:	2800      	cmp	r0, #0
 8006c38:	d032      	beq.n	8006ca0 <_strtod_l+0x1c8>
 8006c3a:	2000      	movs	r0, #0
 8006c3c:	462a      	mov	r2, r5
 8006c3e:	4681      	mov	r9, r0
 8006c40:	463d      	mov	r5, r7
 8006c42:	4603      	mov	r3, r0
 8006c44:	2a65      	cmp	r2, #101	@ 0x65
 8006c46:	d001      	beq.n	8006c4c <_strtod_l+0x174>
 8006c48:	2a45      	cmp	r2, #69	@ 0x45
 8006c4a:	d114      	bne.n	8006c76 <_strtod_l+0x19e>
 8006c4c:	b91d      	cbnz	r5, 8006c56 <_strtod_l+0x17e>
 8006c4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c50:	4302      	orrs	r2, r0
 8006c52:	d095      	beq.n	8006b80 <_strtod_l+0xa8>
 8006c54:	2500      	movs	r5, #0
 8006c56:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006c58:	1c62      	adds	r2, r4, #1
 8006c5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c5c:	7862      	ldrb	r2, [r4, #1]
 8006c5e:	2a2b      	cmp	r2, #43	@ 0x2b
 8006c60:	d077      	beq.n	8006d52 <_strtod_l+0x27a>
 8006c62:	2a2d      	cmp	r2, #45	@ 0x2d
 8006c64:	d07b      	beq.n	8006d5e <_strtod_l+0x286>
 8006c66:	f04f 0c00 	mov.w	ip, #0
 8006c6a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006c6e:	2909      	cmp	r1, #9
 8006c70:	f240 8082 	bls.w	8006d78 <_strtod_l+0x2a0>
 8006c74:	9419      	str	r4, [sp, #100]	@ 0x64
 8006c76:	f04f 0800 	mov.w	r8, #0
 8006c7a:	e0a2      	b.n	8006dc2 <_strtod_l+0x2ea>
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	e7c7      	b.n	8006c10 <_strtod_l+0x138>
 8006c80:	2f08      	cmp	r7, #8
 8006c82:	bfd5      	itete	le
 8006c84:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006c86:	9908      	ldrgt	r1, [sp, #32]
 8006c88:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c8c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006c90:	f100 0001 	add.w	r0, r0, #1
 8006c94:	bfd4      	ite	le
 8006c96:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006c98:	9308      	strgt	r3, [sp, #32]
 8006c9a:	3701      	adds	r7, #1
 8006c9c:	9019      	str	r0, [sp, #100]	@ 0x64
 8006c9e:	e7bf      	b.n	8006c20 <_strtod_l+0x148>
 8006ca0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ca2:	1c5a      	adds	r2, r3, #1
 8006ca4:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ca6:	785a      	ldrb	r2, [r3, #1]
 8006ca8:	b37f      	cbz	r7, 8006d0a <_strtod_l+0x232>
 8006caa:	4681      	mov	r9, r0
 8006cac:	463d      	mov	r5, r7
 8006cae:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006cb2:	2b09      	cmp	r3, #9
 8006cb4:	d912      	bls.n	8006cdc <_strtod_l+0x204>
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e7c4      	b.n	8006c44 <_strtod_l+0x16c>
 8006cba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cbc:	1c5a      	adds	r2, r3, #1
 8006cbe:	9219      	str	r2, [sp, #100]	@ 0x64
 8006cc0:	785a      	ldrb	r2, [r3, #1]
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	2a30      	cmp	r2, #48	@ 0x30
 8006cc6:	d0f8      	beq.n	8006cba <_strtod_l+0x1e2>
 8006cc8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006ccc:	2b08      	cmp	r3, #8
 8006cce:	f200 84d3 	bhi.w	8007678 <_strtod_l+0xba0>
 8006cd2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cd4:	930c      	str	r3, [sp, #48]	@ 0x30
 8006cd6:	4681      	mov	r9, r0
 8006cd8:	2000      	movs	r0, #0
 8006cda:	4605      	mov	r5, r0
 8006cdc:	3a30      	subs	r2, #48	@ 0x30
 8006cde:	f100 0301 	add.w	r3, r0, #1
 8006ce2:	d02a      	beq.n	8006d3a <_strtod_l+0x262>
 8006ce4:	4499      	add	r9, r3
 8006ce6:	eb00 0c05 	add.w	ip, r0, r5
 8006cea:	462b      	mov	r3, r5
 8006cec:	210a      	movs	r1, #10
 8006cee:	4563      	cmp	r3, ip
 8006cf0:	d10d      	bne.n	8006d0e <_strtod_l+0x236>
 8006cf2:	1c69      	adds	r1, r5, #1
 8006cf4:	4401      	add	r1, r0
 8006cf6:	4428      	add	r0, r5
 8006cf8:	2808      	cmp	r0, #8
 8006cfa:	dc16      	bgt.n	8006d2a <_strtod_l+0x252>
 8006cfc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006cfe:	230a      	movs	r3, #10
 8006d00:	fb03 2300 	mla	r3, r3, r0, r2
 8006d04:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d06:	2300      	movs	r3, #0
 8006d08:	e018      	b.n	8006d3c <_strtod_l+0x264>
 8006d0a:	4638      	mov	r0, r7
 8006d0c:	e7da      	b.n	8006cc4 <_strtod_l+0x1ec>
 8006d0e:	2b08      	cmp	r3, #8
 8006d10:	f103 0301 	add.w	r3, r3, #1
 8006d14:	dc03      	bgt.n	8006d1e <_strtod_l+0x246>
 8006d16:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006d18:	434e      	muls	r6, r1
 8006d1a:	960a      	str	r6, [sp, #40]	@ 0x28
 8006d1c:	e7e7      	b.n	8006cee <_strtod_l+0x216>
 8006d1e:	2b10      	cmp	r3, #16
 8006d20:	bfde      	ittt	le
 8006d22:	9e08      	ldrle	r6, [sp, #32]
 8006d24:	434e      	mulle	r6, r1
 8006d26:	9608      	strle	r6, [sp, #32]
 8006d28:	e7e1      	b.n	8006cee <_strtod_l+0x216>
 8006d2a:	280f      	cmp	r0, #15
 8006d2c:	dceb      	bgt.n	8006d06 <_strtod_l+0x22e>
 8006d2e:	9808      	ldr	r0, [sp, #32]
 8006d30:	230a      	movs	r3, #10
 8006d32:	fb03 2300 	mla	r3, r3, r0, r2
 8006d36:	9308      	str	r3, [sp, #32]
 8006d38:	e7e5      	b.n	8006d06 <_strtod_l+0x22e>
 8006d3a:	4629      	mov	r1, r5
 8006d3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d3e:	1c50      	adds	r0, r2, #1
 8006d40:	9019      	str	r0, [sp, #100]	@ 0x64
 8006d42:	7852      	ldrb	r2, [r2, #1]
 8006d44:	4618      	mov	r0, r3
 8006d46:	460d      	mov	r5, r1
 8006d48:	e7b1      	b.n	8006cae <_strtod_l+0x1d6>
 8006d4a:	f04f 0900 	mov.w	r9, #0
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e77d      	b.n	8006c4e <_strtod_l+0x176>
 8006d52:	f04f 0c00 	mov.w	ip, #0
 8006d56:	1ca2      	adds	r2, r4, #2
 8006d58:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d5a:	78a2      	ldrb	r2, [r4, #2]
 8006d5c:	e785      	b.n	8006c6a <_strtod_l+0x192>
 8006d5e:	f04f 0c01 	mov.w	ip, #1
 8006d62:	e7f8      	b.n	8006d56 <_strtod_l+0x27e>
 8006d64:	08009260 	.word	0x08009260
 8006d68:	08009248 	.word	0x08009248
 8006d6c:	7ff00000 	.word	0x7ff00000
 8006d70:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d72:	1c51      	adds	r1, r2, #1
 8006d74:	9119      	str	r1, [sp, #100]	@ 0x64
 8006d76:	7852      	ldrb	r2, [r2, #1]
 8006d78:	2a30      	cmp	r2, #48	@ 0x30
 8006d7a:	d0f9      	beq.n	8006d70 <_strtod_l+0x298>
 8006d7c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006d80:	2908      	cmp	r1, #8
 8006d82:	f63f af78 	bhi.w	8006c76 <_strtod_l+0x19e>
 8006d86:	3a30      	subs	r2, #48	@ 0x30
 8006d88:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d8a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d8c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006d8e:	f04f 080a 	mov.w	r8, #10
 8006d92:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d94:	1c56      	adds	r6, r2, #1
 8006d96:	9619      	str	r6, [sp, #100]	@ 0x64
 8006d98:	7852      	ldrb	r2, [r2, #1]
 8006d9a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006d9e:	f1be 0f09 	cmp.w	lr, #9
 8006da2:	d939      	bls.n	8006e18 <_strtod_l+0x340>
 8006da4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006da6:	1a76      	subs	r6, r6, r1
 8006da8:	2e08      	cmp	r6, #8
 8006daa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006dae:	dc03      	bgt.n	8006db8 <_strtod_l+0x2e0>
 8006db0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006db2:	4588      	cmp	r8, r1
 8006db4:	bfa8      	it	ge
 8006db6:	4688      	movge	r8, r1
 8006db8:	f1bc 0f00 	cmp.w	ip, #0
 8006dbc:	d001      	beq.n	8006dc2 <_strtod_l+0x2ea>
 8006dbe:	f1c8 0800 	rsb	r8, r8, #0
 8006dc2:	2d00      	cmp	r5, #0
 8006dc4:	d14e      	bne.n	8006e64 <_strtod_l+0x38c>
 8006dc6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006dc8:	4308      	orrs	r0, r1
 8006dca:	f47f aebe 	bne.w	8006b4a <_strtod_l+0x72>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f47f aed6 	bne.w	8006b80 <_strtod_l+0xa8>
 8006dd4:	2a69      	cmp	r2, #105	@ 0x69
 8006dd6:	d028      	beq.n	8006e2a <_strtod_l+0x352>
 8006dd8:	dc25      	bgt.n	8006e26 <_strtod_l+0x34e>
 8006dda:	2a49      	cmp	r2, #73	@ 0x49
 8006ddc:	d025      	beq.n	8006e2a <_strtod_l+0x352>
 8006dde:	2a4e      	cmp	r2, #78	@ 0x4e
 8006de0:	f47f aece 	bne.w	8006b80 <_strtod_l+0xa8>
 8006de4:	499b      	ldr	r1, [pc, #620]	@ (8007054 <_strtod_l+0x57c>)
 8006de6:	a819      	add	r0, sp, #100	@ 0x64
 8006de8:	f001 fbb6 	bl	8008558 <__match>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	f43f aec7 	beq.w	8006b80 <_strtod_l+0xa8>
 8006df2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	2b28      	cmp	r3, #40	@ 0x28
 8006df8:	d12e      	bne.n	8006e58 <_strtod_l+0x380>
 8006dfa:	4997      	ldr	r1, [pc, #604]	@ (8007058 <_strtod_l+0x580>)
 8006dfc:	aa1c      	add	r2, sp, #112	@ 0x70
 8006dfe:	a819      	add	r0, sp, #100	@ 0x64
 8006e00:	f001 fbbe 	bl	8008580 <__hexnan>
 8006e04:	2805      	cmp	r0, #5
 8006e06:	d127      	bne.n	8006e58 <_strtod_l+0x380>
 8006e08:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006e0a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006e0e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006e12:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006e16:	e698      	b.n	8006b4a <_strtod_l+0x72>
 8006e18:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006e1a:	fb08 2101 	mla	r1, r8, r1, r2
 8006e1e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006e22:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e24:	e7b5      	b.n	8006d92 <_strtod_l+0x2ba>
 8006e26:	2a6e      	cmp	r2, #110	@ 0x6e
 8006e28:	e7da      	b.n	8006de0 <_strtod_l+0x308>
 8006e2a:	498c      	ldr	r1, [pc, #560]	@ (800705c <_strtod_l+0x584>)
 8006e2c:	a819      	add	r0, sp, #100	@ 0x64
 8006e2e:	f001 fb93 	bl	8008558 <__match>
 8006e32:	2800      	cmp	r0, #0
 8006e34:	f43f aea4 	beq.w	8006b80 <_strtod_l+0xa8>
 8006e38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e3a:	4989      	ldr	r1, [pc, #548]	@ (8007060 <_strtod_l+0x588>)
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	a819      	add	r0, sp, #100	@ 0x64
 8006e40:	9319      	str	r3, [sp, #100]	@ 0x64
 8006e42:	f001 fb89 	bl	8008558 <__match>
 8006e46:	b910      	cbnz	r0, 8006e4e <_strtod_l+0x376>
 8006e48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006e4e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007070 <_strtod_l+0x598>
 8006e52:	f04f 0a00 	mov.w	sl, #0
 8006e56:	e678      	b.n	8006b4a <_strtod_l+0x72>
 8006e58:	4882      	ldr	r0, [pc, #520]	@ (8007064 <_strtod_l+0x58c>)
 8006e5a:	f001 f8b9 	bl	8007fd0 <nan>
 8006e5e:	ec5b ab10 	vmov	sl, fp, d0
 8006e62:	e672      	b.n	8006b4a <_strtod_l+0x72>
 8006e64:	eba8 0309 	sub.w	r3, r8, r9
 8006e68:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006e6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e6c:	2f00      	cmp	r7, #0
 8006e6e:	bf08      	it	eq
 8006e70:	462f      	moveq	r7, r5
 8006e72:	2d10      	cmp	r5, #16
 8006e74:	462c      	mov	r4, r5
 8006e76:	bfa8      	it	ge
 8006e78:	2410      	movge	r4, #16
 8006e7a:	f7f9 fb43 	bl	8000504 <__aeabi_ui2d>
 8006e7e:	2d09      	cmp	r5, #9
 8006e80:	4682      	mov	sl, r0
 8006e82:	468b      	mov	fp, r1
 8006e84:	dc13      	bgt.n	8006eae <_strtod_l+0x3d6>
 8006e86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f43f ae5e 	beq.w	8006b4a <_strtod_l+0x72>
 8006e8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e90:	dd78      	ble.n	8006f84 <_strtod_l+0x4ac>
 8006e92:	2b16      	cmp	r3, #22
 8006e94:	dc5f      	bgt.n	8006f56 <_strtod_l+0x47e>
 8006e96:	4974      	ldr	r1, [pc, #464]	@ (8007068 <_strtod_l+0x590>)
 8006e98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ea0:	4652      	mov	r2, sl
 8006ea2:	465b      	mov	r3, fp
 8006ea4:	f7f9 fba8 	bl	80005f8 <__aeabi_dmul>
 8006ea8:	4682      	mov	sl, r0
 8006eaa:	468b      	mov	fp, r1
 8006eac:	e64d      	b.n	8006b4a <_strtod_l+0x72>
 8006eae:	4b6e      	ldr	r3, [pc, #440]	@ (8007068 <_strtod_l+0x590>)
 8006eb0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006eb4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006eb8:	f7f9 fb9e 	bl	80005f8 <__aeabi_dmul>
 8006ebc:	4682      	mov	sl, r0
 8006ebe:	9808      	ldr	r0, [sp, #32]
 8006ec0:	468b      	mov	fp, r1
 8006ec2:	f7f9 fb1f 	bl	8000504 <__aeabi_ui2d>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	460b      	mov	r3, r1
 8006eca:	4650      	mov	r0, sl
 8006ecc:	4659      	mov	r1, fp
 8006ece:	f7f9 f9dd 	bl	800028c <__adddf3>
 8006ed2:	2d0f      	cmp	r5, #15
 8006ed4:	4682      	mov	sl, r0
 8006ed6:	468b      	mov	fp, r1
 8006ed8:	ddd5      	ble.n	8006e86 <_strtod_l+0x3ae>
 8006eda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006edc:	1b2c      	subs	r4, r5, r4
 8006ede:	441c      	add	r4, r3
 8006ee0:	2c00      	cmp	r4, #0
 8006ee2:	f340 8096 	ble.w	8007012 <_strtod_l+0x53a>
 8006ee6:	f014 030f 	ands.w	r3, r4, #15
 8006eea:	d00a      	beq.n	8006f02 <_strtod_l+0x42a>
 8006eec:	495e      	ldr	r1, [pc, #376]	@ (8007068 <_strtod_l+0x590>)
 8006eee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ef2:	4652      	mov	r2, sl
 8006ef4:	465b      	mov	r3, fp
 8006ef6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006efa:	f7f9 fb7d 	bl	80005f8 <__aeabi_dmul>
 8006efe:	4682      	mov	sl, r0
 8006f00:	468b      	mov	fp, r1
 8006f02:	f034 040f 	bics.w	r4, r4, #15
 8006f06:	d073      	beq.n	8006ff0 <_strtod_l+0x518>
 8006f08:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006f0c:	dd48      	ble.n	8006fa0 <_strtod_l+0x4c8>
 8006f0e:	2400      	movs	r4, #0
 8006f10:	46a0      	mov	r8, r4
 8006f12:	940a      	str	r4, [sp, #40]	@ 0x28
 8006f14:	46a1      	mov	r9, r4
 8006f16:	9a05      	ldr	r2, [sp, #20]
 8006f18:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007070 <_strtod_l+0x598>
 8006f1c:	2322      	movs	r3, #34	@ 0x22
 8006f1e:	6013      	str	r3, [r2, #0]
 8006f20:	f04f 0a00 	mov.w	sl, #0
 8006f24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	f43f ae0f 	beq.w	8006b4a <_strtod_l+0x72>
 8006f2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f2e:	9805      	ldr	r0, [sp, #20]
 8006f30:	f7ff f942 	bl	80061b8 <_Bfree>
 8006f34:	9805      	ldr	r0, [sp, #20]
 8006f36:	4649      	mov	r1, r9
 8006f38:	f7ff f93e 	bl	80061b8 <_Bfree>
 8006f3c:	9805      	ldr	r0, [sp, #20]
 8006f3e:	4641      	mov	r1, r8
 8006f40:	f7ff f93a 	bl	80061b8 <_Bfree>
 8006f44:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f46:	9805      	ldr	r0, [sp, #20]
 8006f48:	f7ff f936 	bl	80061b8 <_Bfree>
 8006f4c:	9805      	ldr	r0, [sp, #20]
 8006f4e:	4621      	mov	r1, r4
 8006f50:	f7ff f932 	bl	80061b8 <_Bfree>
 8006f54:	e5f9      	b.n	8006b4a <_strtod_l+0x72>
 8006f56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f58:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	dbbc      	blt.n	8006eda <_strtod_l+0x402>
 8006f60:	4c41      	ldr	r4, [pc, #260]	@ (8007068 <_strtod_l+0x590>)
 8006f62:	f1c5 050f 	rsb	r5, r5, #15
 8006f66:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006f6a:	4652      	mov	r2, sl
 8006f6c:	465b      	mov	r3, fp
 8006f6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f72:	f7f9 fb41 	bl	80005f8 <__aeabi_dmul>
 8006f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f78:	1b5d      	subs	r5, r3, r5
 8006f7a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006f7e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006f82:	e78f      	b.n	8006ea4 <_strtod_l+0x3cc>
 8006f84:	3316      	adds	r3, #22
 8006f86:	dba8      	blt.n	8006eda <_strtod_l+0x402>
 8006f88:	4b37      	ldr	r3, [pc, #220]	@ (8007068 <_strtod_l+0x590>)
 8006f8a:	eba9 0808 	sub.w	r8, r9, r8
 8006f8e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006f92:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006f96:	4650      	mov	r0, sl
 8006f98:	4659      	mov	r1, fp
 8006f9a:	f7f9 fc57 	bl	800084c <__aeabi_ddiv>
 8006f9e:	e783      	b.n	8006ea8 <_strtod_l+0x3d0>
 8006fa0:	4b32      	ldr	r3, [pc, #200]	@ (800706c <_strtod_l+0x594>)
 8006fa2:	9308      	str	r3, [sp, #32]
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	1124      	asrs	r4, r4, #4
 8006fa8:	4650      	mov	r0, sl
 8006faa:	4659      	mov	r1, fp
 8006fac:	461e      	mov	r6, r3
 8006fae:	2c01      	cmp	r4, #1
 8006fb0:	dc21      	bgt.n	8006ff6 <_strtod_l+0x51e>
 8006fb2:	b10b      	cbz	r3, 8006fb8 <_strtod_l+0x4e0>
 8006fb4:	4682      	mov	sl, r0
 8006fb6:	468b      	mov	fp, r1
 8006fb8:	492c      	ldr	r1, [pc, #176]	@ (800706c <_strtod_l+0x594>)
 8006fba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006fbe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006fc2:	4652      	mov	r2, sl
 8006fc4:	465b      	mov	r3, fp
 8006fc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fca:	f7f9 fb15 	bl	80005f8 <__aeabi_dmul>
 8006fce:	4b28      	ldr	r3, [pc, #160]	@ (8007070 <_strtod_l+0x598>)
 8006fd0:	460a      	mov	r2, r1
 8006fd2:	400b      	ands	r3, r1
 8006fd4:	4927      	ldr	r1, [pc, #156]	@ (8007074 <_strtod_l+0x59c>)
 8006fd6:	428b      	cmp	r3, r1
 8006fd8:	4682      	mov	sl, r0
 8006fda:	d898      	bhi.n	8006f0e <_strtod_l+0x436>
 8006fdc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006fe0:	428b      	cmp	r3, r1
 8006fe2:	bf86      	itte	hi
 8006fe4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007078 <_strtod_l+0x5a0>
 8006fe8:	f04f 3aff 	movhi.w	sl, #4294967295
 8006fec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	9308      	str	r3, [sp, #32]
 8006ff4:	e07a      	b.n	80070ec <_strtod_l+0x614>
 8006ff6:	07e2      	lsls	r2, r4, #31
 8006ff8:	d505      	bpl.n	8007006 <_strtod_l+0x52e>
 8006ffa:	9b08      	ldr	r3, [sp, #32]
 8006ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007000:	f7f9 fafa 	bl	80005f8 <__aeabi_dmul>
 8007004:	2301      	movs	r3, #1
 8007006:	9a08      	ldr	r2, [sp, #32]
 8007008:	3208      	adds	r2, #8
 800700a:	3601      	adds	r6, #1
 800700c:	1064      	asrs	r4, r4, #1
 800700e:	9208      	str	r2, [sp, #32]
 8007010:	e7cd      	b.n	8006fae <_strtod_l+0x4d6>
 8007012:	d0ed      	beq.n	8006ff0 <_strtod_l+0x518>
 8007014:	4264      	negs	r4, r4
 8007016:	f014 020f 	ands.w	r2, r4, #15
 800701a:	d00a      	beq.n	8007032 <_strtod_l+0x55a>
 800701c:	4b12      	ldr	r3, [pc, #72]	@ (8007068 <_strtod_l+0x590>)
 800701e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007022:	4650      	mov	r0, sl
 8007024:	4659      	mov	r1, fp
 8007026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702a:	f7f9 fc0f 	bl	800084c <__aeabi_ddiv>
 800702e:	4682      	mov	sl, r0
 8007030:	468b      	mov	fp, r1
 8007032:	1124      	asrs	r4, r4, #4
 8007034:	d0dc      	beq.n	8006ff0 <_strtod_l+0x518>
 8007036:	2c1f      	cmp	r4, #31
 8007038:	dd20      	ble.n	800707c <_strtod_l+0x5a4>
 800703a:	2400      	movs	r4, #0
 800703c:	46a0      	mov	r8, r4
 800703e:	940a      	str	r4, [sp, #40]	@ 0x28
 8007040:	46a1      	mov	r9, r4
 8007042:	9a05      	ldr	r2, [sp, #20]
 8007044:	2322      	movs	r3, #34	@ 0x22
 8007046:	f04f 0a00 	mov.w	sl, #0
 800704a:	f04f 0b00 	mov.w	fp, #0
 800704e:	6013      	str	r3, [r2, #0]
 8007050:	e768      	b.n	8006f24 <_strtod_l+0x44c>
 8007052:	bf00      	nop
 8007054:	08009035 	.word	0x08009035
 8007058:	0800924c 	.word	0x0800924c
 800705c:	0800902d 	.word	0x0800902d
 8007060:	08009064 	.word	0x08009064
 8007064:	080093f5 	.word	0x080093f5
 8007068:	08009180 	.word	0x08009180
 800706c:	08009158 	.word	0x08009158
 8007070:	7ff00000 	.word	0x7ff00000
 8007074:	7ca00000 	.word	0x7ca00000
 8007078:	7fefffff 	.word	0x7fefffff
 800707c:	f014 0310 	ands.w	r3, r4, #16
 8007080:	bf18      	it	ne
 8007082:	236a      	movne	r3, #106	@ 0x6a
 8007084:	4ea9      	ldr	r6, [pc, #676]	@ (800732c <_strtod_l+0x854>)
 8007086:	9308      	str	r3, [sp, #32]
 8007088:	4650      	mov	r0, sl
 800708a:	4659      	mov	r1, fp
 800708c:	2300      	movs	r3, #0
 800708e:	07e2      	lsls	r2, r4, #31
 8007090:	d504      	bpl.n	800709c <_strtod_l+0x5c4>
 8007092:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007096:	f7f9 faaf 	bl	80005f8 <__aeabi_dmul>
 800709a:	2301      	movs	r3, #1
 800709c:	1064      	asrs	r4, r4, #1
 800709e:	f106 0608 	add.w	r6, r6, #8
 80070a2:	d1f4      	bne.n	800708e <_strtod_l+0x5b6>
 80070a4:	b10b      	cbz	r3, 80070aa <_strtod_l+0x5d2>
 80070a6:	4682      	mov	sl, r0
 80070a8:	468b      	mov	fp, r1
 80070aa:	9b08      	ldr	r3, [sp, #32]
 80070ac:	b1b3      	cbz	r3, 80070dc <_strtod_l+0x604>
 80070ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80070b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	4659      	mov	r1, fp
 80070ba:	dd0f      	ble.n	80070dc <_strtod_l+0x604>
 80070bc:	2b1f      	cmp	r3, #31
 80070be:	dd55      	ble.n	800716c <_strtod_l+0x694>
 80070c0:	2b34      	cmp	r3, #52	@ 0x34
 80070c2:	bfde      	ittt	le
 80070c4:	f04f 33ff 	movle.w	r3, #4294967295
 80070c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80070cc:	4093      	lslle	r3, r2
 80070ce:	f04f 0a00 	mov.w	sl, #0
 80070d2:	bfcc      	ite	gt
 80070d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80070d8:	ea03 0b01 	andle.w	fp, r3, r1
 80070dc:	2200      	movs	r2, #0
 80070de:	2300      	movs	r3, #0
 80070e0:	4650      	mov	r0, sl
 80070e2:	4659      	mov	r1, fp
 80070e4:	f7f9 fcf0 	bl	8000ac8 <__aeabi_dcmpeq>
 80070e8:	2800      	cmp	r0, #0
 80070ea:	d1a6      	bne.n	800703a <_strtod_l+0x562>
 80070ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070ee:	9300      	str	r3, [sp, #0]
 80070f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80070f2:	9805      	ldr	r0, [sp, #20]
 80070f4:	462b      	mov	r3, r5
 80070f6:	463a      	mov	r2, r7
 80070f8:	f7ff f8c6 	bl	8006288 <__s2b>
 80070fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80070fe:	2800      	cmp	r0, #0
 8007100:	f43f af05 	beq.w	8006f0e <_strtod_l+0x436>
 8007104:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007106:	2a00      	cmp	r2, #0
 8007108:	eba9 0308 	sub.w	r3, r9, r8
 800710c:	bfa8      	it	ge
 800710e:	2300      	movge	r3, #0
 8007110:	9312      	str	r3, [sp, #72]	@ 0x48
 8007112:	2400      	movs	r4, #0
 8007114:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007118:	9316      	str	r3, [sp, #88]	@ 0x58
 800711a:	46a0      	mov	r8, r4
 800711c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800711e:	9805      	ldr	r0, [sp, #20]
 8007120:	6859      	ldr	r1, [r3, #4]
 8007122:	f7ff f809 	bl	8006138 <_Balloc>
 8007126:	4681      	mov	r9, r0
 8007128:	2800      	cmp	r0, #0
 800712a:	f43f aef4 	beq.w	8006f16 <_strtod_l+0x43e>
 800712e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007130:	691a      	ldr	r2, [r3, #16]
 8007132:	3202      	adds	r2, #2
 8007134:	f103 010c 	add.w	r1, r3, #12
 8007138:	0092      	lsls	r2, r2, #2
 800713a:	300c      	adds	r0, #12
 800713c:	f000 ff38 	bl	8007fb0 <memcpy>
 8007140:	ec4b ab10 	vmov	d0, sl, fp
 8007144:	9805      	ldr	r0, [sp, #20]
 8007146:	aa1c      	add	r2, sp, #112	@ 0x70
 8007148:	a91b      	add	r1, sp, #108	@ 0x6c
 800714a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800714e:	f7ff fbd7 	bl	8006900 <__d2b>
 8007152:	901a      	str	r0, [sp, #104]	@ 0x68
 8007154:	2800      	cmp	r0, #0
 8007156:	f43f aede 	beq.w	8006f16 <_strtod_l+0x43e>
 800715a:	9805      	ldr	r0, [sp, #20]
 800715c:	2101      	movs	r1, #1
 800715e:	f7ff f929 	bl	80063b4 <__i2b>
 8007162:	4680      	mov	r8, r0
 8007164:	b948      	cbnz	r0, 800717a <_strtod_l+0x6a2>
 8007166:	f04f 0800 	mov.w	r8, #0
 800716a:	e6d4      	b.n	8006f16 <_strtod_l+0x43e>
 800716c:	f04f 32ff 	mov.w	r2, #4294967295
 8007170:	fa02 f303 	lsl.w	r3, r2, r3
 8007174:	ea03 0a0a 	and.w	sl, r3, sl
 8007178:	e7b0      	b.n	80070dc <_strtod_l+0x604>
 800717a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800717c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800717e:	2d00      	cmp	r5, #0
 8007180:	bfab      	itete	ge
 8007182:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007184:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007186:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007188:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800718a:	bfac      	ite	ge
 800718c:	18ef      	addge	r7, r5, r3
 800718e:	1b5e      	sublt	r6, r3, r5
 8007190:	9b08      	ldr	r3, [sp, #32]
 8007192:	1aed      	subs	r5, r5, r3
 8007194:	4415      	add	r5, r2
 8007196:	4b66      	ldr	r3, [pc, #408]	@ (8007330 <_strtod_l+0x858>)
 8007198:	3d01      	subs	r5, #1
 800719a:	429d      	cmp	r5, r3
 800719c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80071a0:	da50      	bge.n	8007244 <_strtod_l+0x76c>
 80071a2:	1b5b      	subs	r3, r3, r5
 80071a4:	2b1f      	cmp	r3, #31
 80071a6:	eba2 0203 	sub.w	r2, r2, r3
 80071aa:	f04f 0101 	mov.w	r1, #1
 80071ae:	dc3d      	bgt.n	800722c <_strtod_l+0x754>
 80071b0:	fa01 f303 	lsl.w	r3, r1, r3
 80071b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80071b6:	2300      	movs	r3, #0
 80071b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80071ba:	18bd      	adds	r5, r7, r2
 80071bc:	9b08      	ldr	r3, [sp, #32]
 80071be:	42af      	cmp	r7, r5
 80071c0:	4416      	add	r6, r2
 80071c2:	441e      	add	r6, r3
 80071c4:	463b      	mov	r3, r7
 80071c6:	bfa8      	it	ge
 80071c8:	462b      	movge	r3, r5
 80071ca:	42b3      	cmp	r3, r6
 80071cc:	bfa8      	it	ge
 80071ce:	4633      	movge	r3, r6
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	bfc2      	ittt	gt
 80071d4:	1aed      	subgt	r5, r5, r3
 80071d6:	1af6      	subgt	r6, r6, r3
 80071d8:	1aff      	subgt	r7, r7, r3
 80071da:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80071dc:	2b00      	cmp	r3, #0
 80071de:	dd16      	ble.n	800720e <_strtod_l+0x736>
 80071e0:	4641      	mov	r1, r8
 80071e2:	9805      	ldr	r0, [sp, #20]
 80071e4:	461a      	mov	r2, r3
 80071e6:	f7ff f9a5 	bl	8006534 <__pow5mult>
 80071ea:	4680      	mov	r8, r0
 80071ec:	2800      	cmp	r0, #0
 80071ee:	d0ba      	beq.n	8007166 <_strtod_l+0x68e>
 80071f0:	4601      	mov	r1, r0
 80071f2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80071f4:	9805      	ldr	r0, [sp, #20]
 80071f6:	f7ff f8f3 	bl	80063e0 <__multiply>
 80071fa:	900e      	str	r0, [sp, #56]	@ 0x38
 80071fc:	2800      	cmp	r0, #0
 80071fe:	f43f ae8a 	beq.w	8006f16 <_strtod_l+0x43e>
 8007202:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007204:	9805      	ldr	r0, [sp, #20]
 8007206:	f7fe ffd7 	bl	80061b8 <_Bfree>
 800720a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800720c:	931a      	str	r3, [sp, #104]	@ 0x68
 800720e:	2d00      	cmp	r5, #0
 8007210:	dc1d      	bgt.n	800724e <_strtod_l+0x776>
 8007212:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007214:	2b00      	cmp	r3, #0
 8007216:	dd23      	ble.n	8007260 <_strtod_l+0x788>
 8007218:	4649      	mov	r1, r9
 800721a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800721c:	9805      	ldr	r0, [sp, #20]
 800721e:	f7ff f989 	bl	8006534 <__pow5mult>
 8007222:	4681      	mov	r9, r0
 8007224:	b9e0      	cbnz	r0, 8007260 <_strtod_l+0x788>
 8007226:	f04f 0900 	mov.w	r9, #0
 800722a:	e674      	b.n	8006f16 <_strtod_l+0x43e>
 800722c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007230:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007234:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007238:	35e2      	adds	r5, #226	@ 0xe2
 800723a:	fa01 f305 	lsl.w	r3, r1, r5
 800723e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007240:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007242:	e7ba      	b.n	80071ba <_strtod_l+0x6e2>
 8007244:	2300      	movs	r3, #0
 8007246:	9310      	str	r3, [sp, #64]	@ 0x40
 8007248:	2301      	movs	r3, #1
 800724a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800724c:	e7b5      	b.n	80071ba <_strtod_l+0x6e2>
 800724e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007250:	9805      	ldr	r0, [sp, #20]
 8007252:	462a      	mov	r2, r5
 8007254:	f7ff f9c8 	bl	80065e8 <__lshift>
 8007258:	901a      	str	r0, [sp, #104]	@ 0x68
 800725a:	2800      	cmp	r0, #0
 800725c:	d1d9      	bne.n	8007212 <_strtod_l+0x73a>
 800725e:	e65a      	b.n	8006f16 <_strtod_l+0x43e>
 8007260:	2e00      	cmp	r6, #0
 8007262:	dd07      	ble.n	8007274 <_strtod_l+0x79c>
 8007264:	4649      	mov	r1, r9
 8007266:	9805      	ldr	r0, [sp, #20]
 8007268:	4632      	mov	r2, r6
 800726a:	f7ff f9bd 	bl	80065e8 <__lshift>
 800726e:	4681      	mov	r9, r0
 8007270:	2800      	cmp	r0, #0
 8007272:	d0d8      	beq.n	8007226 <_strtod_l+0x74e>
 8007274:	2f00      	cmp	r7, #0
 8007276:	dd08      	ble.n	800728a <_strtod_l+0x7b2>
 8007278:	4641      	mov	r1, r8
 800727a:	9805      	ldr	r0, [sp, #20]
 800727c:	463a      	mov	r2, r7
 800727e:	f7ff f9b3 	bl	80065e8 <__lshift>
 8007282:	4680      	mov	r8, r0
 8007284:	2800      	cmp	r0, #0
 8007286:	f43f ae46 	beq.w	8006f16 <_strtod_l+0x43e>
 800728a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800728c:	9805      	ldr	r0, [sp, #20]
 800728e:	464a      	mov	r2, r9
 8007290:	f7ff fa32 	bl	80066f8 <__mdiff>
 8007294:	4604      	mov	r4, r0
 8007296:	2800      	cmp	r0, #0
 8007298:	f43f ae3d 	beq.w	8006f16 <_strtod_l+0x43e>
 800729c:	68c3      	ldr	r3, [r0, #12]
 800729e:	930f      	str	r3, [sp, #60]	@ 0x3c
 80072a0:	2300      	movs	r3, #0
 80072a2:	60c3      	str	r3, [r0, #12]
 80072a4:	4641      	mov	r1, r8
 80072a6:	f7ff fa0b 	bl	80066c0 <__mcmp>
 80072aa:	2800      	cmp	r0, #0
 80072ac:	da46      	bge.n	800733c <_strtod_l+0x864>
 80072ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072b0:	ea53 030a 	orrs.w	r3, r3, sl
 80072b4:	d16c      	bne.n	8007390 <_strtod_l+0x8b8>
 80072b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d168      	bne.n	8007390 <_strtod_l+0x8b8>
 80072be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80072c2:	0d1b      	lsrs	r3, r3, #20
 80072c4:	051b      	lsls	r3, r3, #20
 80072c6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80072ca:	d961      	bls.n	8007390 <_strtod_l+0x8b8>
 80072cc:	6963      	ldr	r3, [r4, #20]
 80072ce:	b913      	cbnz	r3, 80072d6 <_strtod_l+0x7fe>
 80072d0:	6923      	ldr	r3, [r4, #16]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	dd5c      	ble.n	8007390 <_strtod_l+0x8b8>
 80072d6:	4621      	mov	r1, r4
 80072d8:	2201      	movs	r2, #1
 80072da:	9805      	ldr	r0, [sp, #20]
 80072dc:	f7ff f984 	bl	80065e8 <__lshift>
 80072e0:	4641      	mov	r1, r8
 80072e2:	4604      	mov	r4, r0
 80072e4:	f7ff f9ec 	bl	80066c0 <__mcmp>
 80072e8:	2800      	cmp	r0, #0
 80072ea:	dd51      	ble.n	8007390 <_strtod_l+0x8b8>
 80072ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80072f0:	9a08      	ldr	r2, [sp, #32]
 80072f2:	0d1b      	lsrs	r3, r3, #20
 80072f4:	051b      	lsls	r3, r3, #20
 80072f6:	2a00      	cmp	r2, #0
 80072f8:	d06b      	beq.n	80073d2 <_strtod_l+0x8fa>
 80072fa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80072fe:	d868      	bhi.n	80073d2 <_strtod_l+0x8fa>
 8007300:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007304:	f67f ae9d 	bls.w	8007042 <_strtod_l+0x56a>
 8007308:	4b0a      	ldr	r3, [pc, #40]	@ (8007334 <_strtod_l+0x85c>)
 800730a:	4650      	mov	r0, sl
 800730c:	4659      	mov	r1, fp
 800730e:	2200      	movs	r2, #0
 8007310:	f7f9 f972 	bl	80005f8 <__aeabi_dmul>
 8007314:	4b08      	ldr	r3, [pc, #32]	@ (8007338 <_strtod_l+0x860>)
 8007316:	400b      	ands	r3, r1
 8007318:	4682      	mov	sl, r0
 800731a:	468b      	mov	fp, r1
 800731c:	2b00      	cmp	r3, #0
 800731e:	f47f ae05 	bne.w	8006f2c <_strtod_l+0x454>
 8007322:	9a05      	ldr	r2, [sp, #20]
 8007324:	2322      	movs	r3, #34	@ 0x22
 8007326:	6013      	str	r3, [r2, #0]
 8007328:	e600      	b.n	8006f2c <_strtod_l+0x454>
 800732a:	bf00      	nop
 800732c:	08009278 	.word	0x08009278
 8007330:	fffffc02 	.word	0xfffffc02
 8007334:	39500000 	.word	0x39500000
 8007338:	7ff00000 	.word	0x7ff00000
 800733c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007340:	d165      	bne.n	800740e <_strtod_l+0x936>
 8007342:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007344:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007348:	b35a      	cbz	r2, 80073a2 <_strtod_l+0x8ca>
 800734a:	4a9f      	ldr	r2, [pc, #636]	@ (80075c8 <_strtod_l+0xaf0>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d12b      	bne.n	80073a8 <_strtod_l+0x8d0>
 8007350:	9b08      	ldr	r3, [sp, #32]
 8007352:	4651      	mov	r1, sl
 8007354:	b303      	cbz	r3, 8007398 <_strtod_l+0x8c0>
 8007356:	4b9d      	ldr	r3, [pc, #628]	@ (80075cc <_strtod_l+0xaf4>)
 8007358:	465a      	mov	r2, fp
 800735a:	4013      	ands	r3, r2
 800735c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007360:	f04f 32ff 	mov.w	r2, #4294967295
 8007364:	d81b      	bhi.n	800739e <_strtod_l+0x8c6>
 8007366:	0d1b      	lsrs	r3, r3, #20
 8007368:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800736c:	fa02 f303 	lsl.w	r3, r2, r3
 8007370:	4299      	cmp	r1, r3
 8007372:	d119      	bne.n	80073a8 <_strtod_l+0x8d0>
 8007374:	4b96      	ldr	r3, [pc, #600]	@ (80075d0 <_strtod_l+0xaf8>)
 8007376:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007378:	429a      	cmp	r2, r3
 800737a:	d102      	bne.n	8007382 <_strtod_l+0x8aa>
 800737c:	3101      	adds	r1, #1
 800737e:	f43f adca 	beq.w	8006f16 <_strtod_l+0x43e>
 8007382:	4b92      	ldr	r3, [pc, #584]	@ (80075cc <_strtod_l+0xaf4>)
 8007384:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007386:	401a      	ands	r2, r3
 8007388:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800738c:	f04f 0a00 	mov.w	sl, #0
 8007390:	9b08      	ldr	r3, [sp, #32]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d1b8      	bne.n	8007308 <_strtod_l+0x830>
 8007396:	e5c9      	b.n	8006f2c <_strtod_l+0x454>
 8007398:	f04f 33ff 	mov.w	r3, #4294967295
 800739c:	e7e8      	b.n	8007370 <_strtod_l+0x898>
 800739e:	4613      	mov	r3, r2
 80073a0:	e7e6      	b.n	8007370 <_strtod_l+0x898>
 80073a2:	ea53 030a 	orrs.w	r3, r3, sl
 80073a6:	d0a1      	beq.n	80072ec <_strtod_l+0x814>
 80073a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80073aa:	b1db      	cbz	r3, 80073e4 <_strtod_l+0x90c>
 80073ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073ae:	4213      	tst	r3, r2
 80073b0:	d0ee      	beq.n	8007390 <_strtod_l+0x8b8>
 80073b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073b4:	9a08      	ldr	r2, [sp, #32]
 80073b6:	4650      	mov	r0, sl
 80073b8:	4659      	mov	r1, fp
 80073ba:	b1bb      	cbz	r3, 80073ec <_strtod_l+0x914>
 80073bc:	f7ff fb6e 	bl	8006a9c <sulp>
 80073c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073c4:	ec53 2b10 	vmov	r2, r3, d0
 80073c8:	f7f8 ff60 	bl	800028c <__adddf3>
 80073cc:	4682      	mov	sl, r0
 80073ce:	468b      	mov	fp, r1
 80073d0:	e7de      	b.n	8007390 <_strtod_l+0x8b8>
 80073d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80073d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80073da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80073de:	f04f 3aff 	mov.w	sl, #4294967295
 80073e2:	e7d5      	b.n	8007390 <_strtod_l+0x8b8>
 80073e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80073e6:	ea13 0f0a 	tst.w	r3, sl
 80073ea:	e7e1      	b.n	80073b0 <_strtod_l+0x8d8>
 80073ec:	f7ff fb56 	bl	8006a9c <sulp>
 80073f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073f4:	ec53 2b10 	vmov	r2, r3, d0
 80073f8:	f7f8 ff46 	bl	8000288 <__aeabi_dsub>
 80073fc:	2200      	movs	r2, #0
 80073fe:	2300      	movs	r3, #0
 8007400:	4682      	mov	sl, r0
 8007402:	468b      	mov	fp, r1
 8007404:	f7f9 fb60 	bl	8000ac8 <__aeabi_dcmpeq>
 8007408:	2800      	cmp	r0, #0
 800740a:	d0c1      	beq.n	8007390 <_strtod_l+0x8b8>
 800740c:	e619      	b.n	8007042 <_strtod_l+0x56a>
 800740e:	4641      	mov	r1, r8
 8007410:	4620      	mov	r0, r4
 8007412:	f7ff facd 	bl	80069b0 <__ratio>
 8007416:	ec57 6b10 	vmov	r6, r7, d0
 800741a:	2200      	movs	r2, #0
 800741c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007420:	4630      	mov	r0, r6
 8007422:	4639      	mov	r1, r7
 8007424:	f7f9 fb64 	bl	8000af0 <__aeabi_dcmple>
 8007428:	2800      	cmp	r0, #0
 800742a:	d06f      	beq.n	800750c <_strtod_l+0xa34>
 800742c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800742e:	2b00      	cmp	r3, #0
 8007430:	d17a      	bne.n	8007528 <_strtod_l+0xa50>
 8007432:	f1ba 0f00 	cmp.w	sl, #0
 8007436:	d158      	bne.n	80074ea <_strtod_l+0xa12>
 8007438:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800743a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800743e:	2b00      	cmp	r3, #0
 8007440:	d15a      	bne.n	80074f8 <_strtod_l+0xa20>
 8007442:	4b64      	ldr	r3, [pc, #400]	@ (80075d4 <_strtod_l+0xafc>)
 8007444:	2200      	movs	r2, #0
 8007446:	4630      	mov	r0, r6
 8007448:	4639      	mov	r1, r7
 800744a:	f7f9 fb47 	bl	8000adc <__aeabi_dcmplt>
 800744e:	2800      	cmp	r0, #0
 8007450:	d159      	bne.n	8007506 <_strtod_l+0xa2e>
 8007452:	4630      	mov	r0, r6
 8007454:	4639      	mov	r1, r7
 8007456:	4b60      	ldr	r3, [pc, #384]	@ (80075d8 <_strtod_l+0xb00>)
 8007458:	2200      	movs	r2, #0
 800745a:	f7f9 f8cd 	bl	80005f8 <__aeabi_dmul>
 800745e:	4606      	mov	r6, r0
 8007460:	460f      	mov	r7, r1
 8007462:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007466:	9606      	str	r6, [sp, #24]
 8007468:	9307      	str	r3, [sp, #28]
 800746a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800746e:	4d57      	ldr	r5, [pc, #348]	@ (80075cc <_strtod_l+0xaf4>)
 8007470:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007474:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007476:	401d      	ands	r5, r3
 8007478:	4b58      	ldr	r3, [pc, #352]	@ (80075dc <_strtod_l+0xb04>)
 800747a:	429d      	cmp	r5, r3
 800747c:	f040 80b2 	bne.w	80075e4 <_strtod_l+0xb0c>
 8007480:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007482:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007486:	ec4b ab10 	vmov	d0, sl, fp
 800748a:	f7ff f9c9 	bl	8006820 <__ulp>
 800748e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007492:	ec51 0b10 	vmov	r0, r1, d0
 8007496:	f7f9 f8af 	bl	80005f8 <__aeabi_dmul>
 800749a:	4652      	mov	r2, sl
 800749c:	465b      	mov	r3, fp
 800749e:	f7f8 fef5 	bl	800028c <__adddf3>
 80074a2:	460b      	mov	r3, r1
 80074a4:	4949      	ldr	r1, [pc, #292]	@ (80075cc <_strtod_l+0xaf4>)
 80074a6:	4a4e      	ldr	r2, [pc, #312]	@ (80075e0 <_strtod_l+0xb08>)
 80074a8:	4019      	ands	r1, r3
 80074aa:	4291      	cmp	r1, r2
 80074ac:	4682      	mov	sl, r0
 80074ae:	d942      	bls.n	8007536 <_strtod_l+0xa5e>
 80074b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80074b2:	4b47      	ldr	r3, [pc, #284]	@ (80075d0 <_strtod_l+0xaf8>)
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d103      	bne.n	80074c0 <_strtod_l+0x9e8>
 80074b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074ba:	3301      	adds	r3, #1
 80074bc:	f43f ad2b 	beq.w	8006f16 <_strtod_l+0x43e>
 80074c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80075d0 <_strtod_l+0xaf8>
 80074c4:	f04f 3aff 	mov.w	sl, #4294967295
 80074c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80074ca:	9805      	ldr	r0, [sp, #20]
 80074cc:	f7fe fe74 	bl	80061b8 <_Bfree>
 80074d0:	9805      	ldr	r0, [sp, #20]
 80074d2:	4649      	mov	r1, r9
 80074d4:	f7fe fe70 	bl	80061b8 <_Bfree>
 80074d8:	9805      	ldr	r0, [sp, #20]
 80074da:	4641      	mov	r1, r8
 80074dc:	f7fe fe6c 	bl	80061b8 <_Bfree>
 80074e0:	9805      	ldr	r0, [sp, #20]
 80074e2:	4621      	mov	r1, r4
 80074e4:	f7fe fe68 	bl	80061b8 <_Bfree>
 80074e8:	e618      	b.n	800711c <_strtod_l+0x644>
 80074ea:	f1ba 0f01 	cmp.w	sl, #1
 80074ee:	d103      	bne.n	80074f8 <_strtod_l+0xa20>
 80074f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f43f ada5 	beq.w	8007042 <_strtod_l+0x56a>
 80074f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80075a8 <_strtod_l+0xad0>
 80074fc:	4f35      	ldr	r7, [pc, #212]	@ (80075d4 <_strtod_l+0xafc>)
 80074fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007502:	2600      	movs	r6, #0
 8007504:	e7b1      	b.n	800746a <_strtod_l+0x992>
 8007506:	4f34      	ldr	r7, [pc, #208]	@ (80075d8 <_strtod_l+0xb00>)
 8007508:	2600      	movs	r6, #0
 800750a:	e7aa      	b.n	8007462 <_strtod_l+0x98a>
 800750c:	4b32      	ldr	r3, [pc, #200]	@ (80075d8 <_strtod_l+0xb00>)
 800750e:	4630      	mov	r0, r6
 8007510:	4639      	mov	r1, r7
 8007512:	2200      	movs	r2, #0
 8007514:	f7f9 f870 	bl	80005f8 <__aeabi_dmul>
 8007518:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800751a:	4606      	mov	r6, r0
 800751c:	460f      	mov	r7, r1
 800751e:	2b00      	cmp	r3, #0
 8007520:	d09f      	beq.n	8007462 <_strtod_l+0x98a>
 8007522:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007526:	e7a0      	b.n	800746a <_strtod_l+0x992>
 8007528:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80075b0 <_strtod_l+0xad8>
 800752c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007530:	ec57 6b17 	vmov	r6, r7, d7
 8007534:	e799      	b.n	800746a <_strtod_l+0x992>
 8007536:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800753a:	9b08      	ldr	r3, [sp, #32]
 800753c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007540:	2b00      	cmp	r3, #0
 8007542:	d1c1      	bne.n	80074c8 <_strtod_l+0x9f0>
 8007544:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007548:	0d1b      	lsrs	r3, r3, #20
 800754a:	051b      	lsls	r3, r3, #20
 800754c:	429d      	cmp	r5, r3
 800754e:	d1bb      	bne.n	80074c8 <_strtod_l+0x9f0>
 8007550:	4630      	mov	r0, r6
 8007552:	4639      	mov	r1, r7
 8007554:	f7f9 fb98 	bl	8000c88 <__aeabi_d2lz>
 8007558:	f7f9 f820 	bl	800059c <__aeabi_l2d>
 800755c:	4602      	mov	r2, r0
 800755e:	460b      	mov	r3, r1
 8007560:	4630      	mov	r0, r6
 8007562:	4639      	mov	r1, r7
 8007564:	f7f8 fe90 	bl	8000288 <__aeabi_dsub>
 8007568:	460b      	mov	r3, r1
 800756a:	4602      	mov	r2, r0
 800756c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007570:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007574:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007576:	ea46 060a 	orr.w	r6, r6, sl
 800757a:	431e      	orrs	r6, r3
 800757c:	d06f      	beq.n	800765e <_strtod_l+0xb86>
 800757e:	a30e      	add	r3, pc, #56	@ (adr r3, 80075b8 <_strtod_l+0xae0>)
 8007580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007584:	f7f9 faaa 	bl	8000adc <__aeabi_dcmplt>
 8007588:	2800      	cmp	r0, #0
 800758a:	f47f accf 	bne.w	8006f2c <_strtod_l+0x454>
 800758e:	a30c      	add	r3, pc, #48	@ (adr r3, 80075c0 <_strtod_l+0xae8>)
 8007590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007594:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007598:	f7f9 fabe 	bl	8000b18 <__aeabi_dcmpgt>
 800759c:	2800      	cmp	r0, #0
 800759e:	d093      	beq.n	80074c8 <_strtod_l+0x9f0>
 80075a0:	e4c4      	b.n	8006f2c <_strtod_l+0x454>
 80075a2:	bf00      	nop
 80075a4:	f3af 8000 	nop.w
 80075a8:	00000000 	.word	0x00000000
 80075ac:	bff00000 	.word	0xbff00000
 80075b0:	00000000 	.word	0x00000000
 80075b4:	3ff00000 	.word	0x3ff00000
 80075b8:	94a03595 	.word	0x94a03595
 80075bc:	3fdfffff 	.word	0x3fdfffff
 80075c0:	35afe535 	.word	0x35afe535
 80075c4:	3fe00000 	.word	0x3fe00000
 80075c8:	000fffff 	.word	0x000fffff
 80075cc:	7ff00000 	.word	0x7ff00000
 80075d0:	7fefffff 	.word	0x7fefffff
 80075d4:	3ff00000 	.word	0x3ff00000
 80075d8:	3fe00000 	.word	0x3fe00000
 80075dc:	7fe00000 	.word	0x7fe00000
 80075e0:	7c9fffff 	.word	0x7c9fffff
 80075e4:	9b08      	ldr	r3, [sp, #32]
 80075e6:	b323      	cbz	r3, 8007632 <_strtod_l+0xb5a>
 80075e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80075ec:	d821      	bhi.n	8007632 <_strtod_l+0xb5a>
 80075ee:	a328      	add	r3, pc, #160	@ (adr r3, 8007690 <_strtod_l+0xbb8>)
 80075f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f4:	4630      	mov	r0, r6
 80075f6:	4639      	mov	r1, r7
 80075f8:	f7f9 fa7a 	bl	8000af0 <__aeabi_dcmple>
 80075fc:	b1a0      	cbz	r0, 8007628 <_strtod_l+0xb50>
 80075fe:	4639      	mov	r1, r7
 8007600:	4630      	mov	r0, r6
 8007602:	f7f9 fad1 	bl	8000ba8 <__aeabi_d2uiz>
 8007606:	2801      	cmp	r0, #1
 8007608:	bf38      	it	cc
 800760a:	2001      	movcc	r0, #1
 800760c:	f7f8 ff7a 	bl	8000504 <__aeabi_ui2d>
 8007610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007612:	4606      	mov	r6, r0
 8007614:	460f      	mov	r7, r1
 8007616:	b9fb      	cbnz	r3, 8007658 <_strtod_l+0xb80>
 8007618:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800761c:	9014      	str	r0, [sp, #80]	@ 0x50
 800761e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007620:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007624:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007628:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800762a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800762e:	1b5b      	subs	r3, r3, r5
 8007630:	9311      	str	r3, [sp, #68]	@ 0x44
 8007632:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007636:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800763a:	f7ff f8f1 	bl	8006820 <__ulp>
 800763e:	4650      	mov	r0, sl
 8007640:	ec53 2b10 	vmov	r2, r3, d0
 8007644:	4659      	mov	r1, fp
 8007646:	f7f8 ffd7 	bl	80005f8 <__aeabi_dmul>
 800764a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800764e:	f7f8 fe1d 	bl	800028c <__adddf3>
 8007652:	4682      	mov	sl, r0
 8007654:	468b      	mov	fp, r1
 8007656:	e770      	b.n	800753a <_strtod_l+0xa62>
 8007658:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800765c:	e7e0      	b.n	8007620 <_strtod_l+0xb48>
 800765e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007698 <_strtod_l+0xbc0>)
 8007660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007664:	f7f9 fa3a 	bl	8000adc <__aeabi_dcmplt>
 8007668:	e798      	b.n	800759c <_strtod_l+0xac4>
 800766a:	2300      	movs	r3, #0
 800766c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800766e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007670:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007672:	6013      	str	r3, [r2, #0]
 8007674:	f7ff ba6d 	b.w	8006b52 <_strtod_l+0x7a>
 8007678:	2a65      	cmp	r2, #101	@ 0x65
 800767a:	f43f ab66 	beq.w	8006d4a <_strtod_l+0x272>
 800767e:	2a45      	cmp	r2, #69	@ 0x45
 8007680:	f43f ab63 	beq.w	8006d4a <_strtod_l+0x272>
 8007684:	2301      	movs	r3, #1
 8007686:	f7ff bb9e 	b.w	8006dc6 <_strtod_l+0x2ee>
 800768a:	bf00      	nop
 800768c:	f3af 8000 	nop.w
 8007690:	ffc00000 	.word	0xffc00000
 8007694:	41dfffff 	.word	0x41dfffff
 8007698:	94a03595 	.word	0x94a03595
 800769c:	3fcfffff 	.word	0x3fcfffff

080076a0 <_strtod_r>:
 80076a0:	4b01      	ldr	r3, [pc, #4]	@ (80076a8 <_strtod_r+0x8>)
 80076a2:	f7ff ba19 	b.w	8006ad8 <_strtod_l>
 80076a6:	bf00      	nop
 80076a8:	20000068 	.word	0x20000068

080076ac <_strtol_l.constprop.0>:
 80076ac:	2b24      	cmp	r3, #36	@ 0x24
 80076ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076b2:	4686      	mov	lr, r0
 80076b4:	4690      	mov	r8, r2
 80076b6:	d801      	bhi.n	80076bc <_strtol_l.constprop.0+0x10>
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	d106      	bne.n	80076ca <_strtol_l.constprop.0+0x1e>
 80076bc:	f7fd fdba 	bl	8005234 <__errno>
 80076c0:	2316      	movs	r3, #22
 80076c2:	6003      	str	r3, [r0, #0]
 80076c4:	2000      	movs	r0, #0
 80076c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ca:	4834      	ldr	r0, [pc, #208]	@ (800779c <_strtol_l.constprop.0+0xf0>)
 80076cc:	460d      	mov	r5, r1
 80076ce:	462a      	mov	r2, r5
 80076d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076d4:	5d06      	ldrb	r6, [r0, r4]
 80076d6:	f016 0608 	ands.w	r6, r6, #8
 80076da:	d1f8      	bne.n	80076ce <_strtol_l.constprop.0+0x22>
 80076dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80076de:	d12d      	bne.n	800773c <_strtol_l.constprop.0+0x90>
 80076e0:	782c      	ldrb	r4, [r5, #0]
 80076e2:	2601      	movs	r6, #1
 80076e4:	1c95      	adds	r5, r2, #2
 80076e6:	f033 0210 	bics.w	r2, r3, #16
 80076ea:	d109      	bne.n	8007700 <_strtol_l.constprop.0+0x54>
 80076ec:	2c30      	cmp	r4, #48	@ 0x30
 80076ee:	d12a      	bne.n	8007746 <_strtol_l.constprop.0+0x9a>
 80076f0:	782a      	ldrb	r2, [r5, #0]
 80076f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80076f6:	2a58      	cmp	r2, #88	@ 0x58
 80076f8:	d125      	bne.n	8007746 <_strtol_l.constprop.0+0x9a>
 80076fa:	786c      	ldrb	r4, [r5, #1]
 80076fc:	2310      	movs	r3, #16
 80076fe:	3502      	adds	r5, #2
 8007700:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007704:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007708:	2200      	movs	r2, #0
 800770a:	fbbc f9f3 	udiv	r9, ip, r3
 800770e:	4610      	mov	r0, r2
 8007710:	fb03 ca19 	mls	sl, r3, r9, ip
 8007714:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007718:	2f09      	cmp	r7, #9
 800771a:	d81b      	bhi.n	8007754 <_strtol_l.constprop.0+0xa8>
 800771c:	463c      	mov	r4, r7
 800771e:	42a3      	cmp	r3, r4
 8007720:	dd27      	ble.n	8007772 <_strtol_l.constprop.0+0xc6>
 8007722:	1c57      	adds	r7, r2, #1
 8007724:	d007      	beq.n	8007736 <_strtol_l.constprop.0+0x8a>
 8007726:	4581      	cmp	r9, r0
 8007728:	d320      	bcc.n	800776c <_strtol_l.constprop.0+0xc0>
 800772a:	d101      	bne.n	8007730 <_strtol_l.constprop.0+0x84>
 800772c:	45a2      	cmp	sl, r4
 800772e:	db1d      	blt.n	800776c <_strtol_l.constprop.0+0xc0>
 8007730:	fb00 4003 	mla	r0, r0, r3, r4
 8007734:	2201      	movs	r2, #1
 8007736:	f815 4b01 	ldrb.w	r4, [r5], #1
 800773a:	e7eb      	b.n	8007714 <_strtol_l.constprop.0+0x68>
 800773c:	2c2b      	cmp	r4, #43	@ 0x2b
 800773e:	bf04      	itt	eq
 8007740:	782c      	ldrbeq	r4, [r5, #0]
 8007742:	1c95      	addeq	r5, r2, #2
 8007744:	e7cf      	b.n	80076e6 <_strtol_l.constprop.0+0x3a>
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1da      	bne.n	8007700 <_strtol_l.constprop.0+0x54>
 800774a:	2c30      	cmp	r4, #48	@ 0x30
 800774c:	bf0c      	ite	eq
 800774e:	2308      	moveq	r3, #8
 8007750:	230a      	movne	r3, #10
 8007752:	e7d5      	b.n	8007700 <_strtol_l.constprop.0+0x54>
 8007754:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007758:	2f19      	cmp	r7, #25
 800775a:	d801      	bhi.n	8007760 <_strtol_l.constprop.0+0xb4>
 800775c:	3c37      	subs	r4, #55	@ 0x37
 800775e:	e7de      	b.n	800771e <_strtol_l.constprop.0+0x72>
 8007760:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007764:	2f19      	cmp	r7, #25
 8007766:	d804      	bhi.n	8007772 <_strtol_l.constprop.0+0xc6>
 8007768:	3c57      	subs	r4, #87	@ 0x57
 800776a:	e7d8      	b.n	800771e <_strtol_l.constprop.0+0x72>
 800776c:	f04f 32ff 	mov.w	r2, #4294967295
 8007770:	e7e1      	b.n	8007736 <_strtol_l.constprop.0+0x8a>
 8007772:	1c53      	adds	r3, r2, #1
 8007774:	d108      	bne.n	8007788 <_strtol_l.constprop.0+0xdc>
 8007776:	2322      	movs	r3, #34	@ 0x22
 8007778:	f8ce 3000 	str.w	r3, [lr]
 800777c:	4660      	mov	r0, ip
 800777e:	f1b8 0f00 	cmp.w	r8, #0
 8007782:	d0a0      	beq.n	80076c6 <_strtol_l.constprop.0+0x1a>
 8007784:	1e69      	subs	r1, r5, #1
 8007786:	e006      	b.n	8007796 <_strtol_l.constprop.0+0xea>
 8007788:	b106      	cbz	r6, 800778c <_strtol_l.constprop.0+0xe0>
 800778a:	4240      	negs	r0, r0
 800778c:	f1b8 0f00 	cmp.w	r8, #0
 8007790:	d099      	beq.n	80076c6 <_strtol_l.constprop.0+0x1a>
 8007792:	2a00      	cmp	r2, #0
 8007794:	d1f6      	bne.n	8007784 <_strtol_l.constprop.0+0xd8>
 8007796:	f8c8 1000 	str.w	r1, [r8]
 800779a:	e794      	b.n	80076c6 <_strtol_l.constprop.0+0x1a>
 800779c:	080092a1 	.word	0x080092a1

080077a0 <_strtol_r>:
 80077a0:	f7ff bf84 	b.w	80076ac <_strtol_l.constprop.0>

080077a4 <__ssputs_r>:
 80077a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077a8:	688e      	ldr	r6, [r1, #8]
 80077aa:	461f      	mov	r7, r3
 80077ac:	42be      	cmp	r6, r7
 80077ae:	680b      	ldr	r3, [r1, #0]
 80077b0:	4682      	mov	sl, r0
 80077b2:	460c      	mov	r4, r1
 80077b4:	4690      	mov	r8, r2
 80077b6:	d82d      	bhi.n	8007814 <__ssputs_r+0x70>
 80077b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80077c0:	d026      	beq.n	8007810 <__ssputs_r+0x6c>
 80077c2:	6965      	ldr	r5, [r4, #20]
 80077c4:	6909      	ldr	r1, [r1, #16]
 80077c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077ca:	eba3 0901 	sub.w	r9, r3, r1
 80077ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077d2:	1c7b      	adds	r3, r7, #1
 80077d4:	444b      	add	r3, r9
 80077d6:	106d      	asrs	r5, r5, #1
 80077d8:	429d      	cmp	r5, r3
 80077da:	bf38      	it	cc
 80077dc:	461d      	movcc	r5, r3
 80077de:	0553      	lsls	r3, r2, #21
 80077e0:	d527      	bpl.n	8007832 <__ssputs_r+0x8e>
 80077e2:	4629      	mov	r1, r5
 80077e4:	f7fe fc1c 	bl	8006020 <_malloc_r>
 80077e8:	4606      	mov	r6, r0
 80077ea:	b360      	cbz	r0, 8007846 <__ssputs_r+0xa2>
 80077ec:	6921      	ldr	r1, [r4, #16]
 80077ee:	464a      	mov	r2, r9
 80077f0:	f000 fbde 	bl	8007fb0 <memcpy>
 80077f4:	89a3      	ldrh	r3, [r4, #12]
 80077f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80077fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077fe:	81a3      	strh	r3, [r4, #12]
 8007800:	6126      	str	r6, [r4, #16]
 8007802:	6165      	str	r5, [r4, #20]
 8007804:	444e      	add	r6, r9
 8007806:	eba5 0509 	sub.w	r5, r5, r9
 800780a:	6026      	str	r6, [r4, #0]
 800780c:	60a5      	str	r5, [r4, #8]
 800780e:	463e      	mov	r6, r7
 8007810:	42be      	cmp	r6, r7
 8007812:	d900      	bls.n	8007816 <__ssputs_r+0x72>
 8007814:	463e      	mov	r6, r7
 8007816:	6820      	ldr	r0, [r4, #0]
 8007818:	4632      	mov	r2, r6
 800781a:	4641      	mov	r1, r8
 800781c:	f000 fb6a 	bl	8007ef4 <memmove>
 8007820:	68a3      	ldr	r3, [r4, #8]
 8007822:	1b9b      	subs	r3, r3, r6
 8007824:	60a3      	str	r3, [r4, #8]
 8007826:	6823      	ldr	r3, [r4, #0]
 8007828:	4433      	add	r3, r6
 800782a:	6023      	str	r3, [r4, #0]
 800782c:	2000      	movs	r0, #0
 800782e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007832:	462a      	mov	r2, r5
 8007834:	f000 ff51 	bl	80086da <_realloc_r>
 8007838:	4606      	mov	r6, r0
 800783a:	2800      	cmp	r0, #0
 800783c:	d1e0      	bne.n	8007800 <__ssputs_r+0x5c>
 800783e:	6921      	ldr	r1, [r4, #16]
 8007840:	4650      	mov	r0, sl
 8007842:	f7fe fb79 	bl	8005f38 <_free_r>
 8007846:	230c      	movs	r3, #12
 8007848:	f8ca 3000 	str.w	r3, [sl]
 800784c:	89a3      	ldrh	r3, [r4, #12]
 800784e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007852:	81a3      	strh	r3, [r4, #12]
 8007854:	f04f 30ff 	mov.w	r0, #4294967295
 8007858:	e7e9      	b.n	800782e <__ssputs_r+0x8a>
	...

0800785c <_svfiprintf_r>:
 800785c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007860:	4698      	mov	r8, r3
 8007862:	898b      	ldrh	r3, [r1, #12]
 8007864:	061b      	lsls	r3, r3, #24
 8007866:	b09d      	sub	sp, #116	@ 0x74
 8007868:	4607      	mov	r7, r0
 800786a:	460d      	mov	r5, r1
 800786c:	4614      	mov	r4, r2
 800786e:	d510      	bpl.n	8007892 <_svfiprintf_r+0x36>
 8007870:	690b      	ldr	r3, [r1, #16]
 8007872:	b973      	cbnz	r3, 8007892 <_svfiprintf_r+0x36>
 8007874:	2140      	movs	r1, #64	@ 0x40
 8007876:	f7fe fbd3 	bl	8006020 <_malloc_r>
 800787a:	6028      	str	r0, [r5, #0]
 800787c:	6128      	str	r0, [r5, #16]
 800787e:	b930      	cbnz	r0, 800788e <_svfiprintf_r+0x32>
 8007880:	230c      	movs	r3, #12
 8007882:	603b      	str	r3, [r7, #0]
 8007884:	f04f 30ff 	mov.w	r0, #4294967295
 8007888:	b01d      	add	sp, #116	@ 0x74
 800788a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788e:	2340      	movs	r3, #64	@ 0x40
 8007890:	616b      	str	r3, [r5, #20]
 8007892:	2300      	movs	r3, #0
 8007894:	9309      	str	r3, [sp, #36]	@ 0x24
 8007896:	2320      	movs	r3, #32
 8007898:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800789c:	f8cd 800c 	str.w	r8, [sp, #12]
 80078a0:	2330      	movs	r3, #48	@ 0x30
 80078a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007a40 <_svfiprintf_r+0x1e4>
 80078a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80078aa:	f04f 0901 	mov.w	r9, #1
 80078ae:	4623      	mov	r3, r4
 80078b0:	469a      	mov	sl, r3
 80078b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078b6:	b10a      	cbz	r2, 80078bc <_svfiprintf_r+0x60>
 80078b8:	2a25      	cmp	r2, #37	@ 0x25
 80078ba:	d1f9      	bne.n	80078b0 <_svfiprintf_r+0x54>
 80078bc:	ebba 0b04 	subs.w	fp, sl, r4
 80078c0:	d00b      	beq.n	80078da <_svfiprintf_r+0x7e>
 80078c2:	465b      	mov	r3, fp
 80078c4:	4622      	mov	r2, r4
 80078c6:	4629      	mov	r1, r5
 80078c8:	4638      	mov	r0, r7
 80078ca:	f7ff ff6b 	bl	80077a4 <__ssputs_r>
 80078ce:	3001      	adds	r0, #1
 80078d0:	f000 80a7 	beq.w	8007a22 <_svfiprintf_r+0x1c6>
 80078d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078d6:	445a      	add	r2, fp
 80078d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80078da:	f89a 3000 	ldrb.w	r3, [sl]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	f000 809f 	beq.w	8007a22 <_svfiprintf_r+0x1c6>
 80078e4:	2300      	movs	r3, #0
 80078e6:	f04f 32ff 	mov.w	r2, #4294967295
 80078ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078ee:	f10a 0a01 	add.w	sl, sl, #1
 80078f2:	9304      	str	r3, [sp, #16]
 80078f4:	9307      	str	r3, [sp, #28]
 80078f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80078fc:	4654      	mov	r4, sl
 80078fe:	2205      	movs	r2, #5
 8007900:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007904:	484e      	ldr	r0, [pc, #312]	@ (8007a40 <_svfiprintf_r+0x1e4>)
 8007906:	f7f8 fc63 	bl	80001d0 <memchr>
 800790a:	9a04      	ldr	r2, [sp, #16]
 800790c:	b9d8      	cbnz	r0, 8007946 <_svfiprintf_r+0xea>
 800790e:	06d0      	lsls	r0, r2, #27
 8007910:	bf44      	itt	mi
 8007912:	2320      	movmi	r3, #32
 8007914:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007918:	0711      	lsls	r1, r2, #28
 800791a:	bf44      	itt	mi
 800791c:	232b      	movmi	r3, #43	@ 0x2b
 800791e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007922:	f89a 3000 	ldrb.w	r3, [sl]
 8007926:	2b2a      	cmp	r3, #42	@ 0x2a
 8007928:	d015      	beq.n	8007956 <_svfiprintf_r+0xfa>
 800792a:	9a07      	ldr	r2, [sp, #28]
 800792c:	4654      	mov	r4, sl
 800792e:	2000      	movs	r0, #0
 8007930:	f04f 0c0a 	mov.w	ip, #10
 8007934:	4621      	mov	r1, r4
 8007936:	f811 3b01 	ldrb.w	r3, [r1], #1
 800793a:	3b30      	subs	r3, #48	@ 0x30
 800793c:	2b09      	cmp	r3, #9
 800793e:	d94b      	bls.n	80079d8 <_svfiprintf_r+0x17c>
 8007940:	b1b0      	cbz	r0, 8007970 <_svfiprintf_r+0x114>
 8007942:	9207      	str	r2, [sp, #28]
 8007944:	e014      	b.n	8007970 <_svfiprintf_r+0x114>
 8007946:	eba0 0308 	sub.w	r3, r0, r8
 800794a:	fa09 f303 	lsl.w	r3, r9, r3
 800794e:	4313      	orrs	r3, r2
 8007950:	9304      	str	r3, [sp, #16]
 8007952:	46a2      	mov	sl, r4
 8007954:	e7d2      	b.n	80078fc <_svfiprintf_r+0xa0>
 8007956:	9b03      	ldr	r3, [sp, #12]
 8007958:	1d19      	adds	r1, r3, #4
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	9103      	str	r1, [sp, #12]
 800795e:	2b00      	cmp	r3, #0
 8007960:	bfbb      	ittet	lt
 8007962:	425b      	neglt	r3, r3
 8007964:	f042 0202 	orrlt.w	r2, r2, #2
 8007968:	9307      	strge	r3, [sp, #28]
 800796a:	9307      	strlt	r3, [sp, #28]
 800796c:	bfb8      	it	lt
 800796e:	9204      	strlt	r2, [sp, #16]
 8007970:	7823      	ldrb	r3, [r4, #0]
 8007972:	2b2e      	cmp	r3, #46	@ 0x2e
 8007974:	d10a      	bne.n	800798c <_svfiprintf_r+0x130>
 8007976:	7863      	ldrb	r3, [r4, #1]
 8007978:	2b2a      	cmp	r3, #42	@ 0x2a
 800797a:	d132      	bne.n	80079e2 <_svfiprintf_r+0x186>
 800797c:	9b03      	ldr	r3, [sp, #12]
 800797e:	1d1a      	adds	r2, r3, #4
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	9203      	str	r2, [sp, #12]
 8007984:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007988:	3402      	adds	r4, #2
 800798a:	9305      	str	r3, [sp, #20]
 800798c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007a50 <_svfiprintf_r+0x1f4>
 8007990:	7821      	ldrb	r1, [r4, #0]
 8007992:	2203      	movs	r2, #3
 8007994:	4650      	mov	r0, sl
 8007996:	f7f8 fc1b 	bl	80001d0 <memchr>
 800799a:	b138      	cbz	r0, 80079ac <_svfiprintf_r+0x150>
 800799c:	9b04      	ldr	r3, [sp, #16]
 800799e:	eba0 000a 	sub.w	r0, r0, sl
 80079a2:	2240      	movs	r2, #64	@ 0x40
 80079a4:	4082      	lsls	r2, r0
 80079a6:	4313      	orrs	r3, r2
 80079a8:	3401      	adds	r4, #1
 80079aa:	9304      	str	r3, [sp, #16]
 80079ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079b0:	4824      	ldr	r0, [pc, #144]	@ (8007a44 <_svfiprintf_r+0x1e8>)
 80079b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80079b6:	2206      	movs	r2, #6
 80079b8:	f7f8 fc0a 	bl	80001d0 <memchr>
 80079bc:	2800      	cmp	r0, #0
 80079be:	d036      	beq.n	8007a2e <_svfiprintf_r+0x1d2>
 80079c0:	4b21      	ldr	r3, [pc, #132]	@ (8007a48 <_svfiprintf_r+0x1ec>)
 80079c2:	bb1b      	cbnz	r3, 8007a0c <_svfiprintf_r+0x1b0>
 80079c4:	9b03      	ldr	r3, [sp, #12]
 80079c6:	3307      	adds	r3, #7
 80079c8:	f023 0307 	bic.w	r3, r3, #7
 80079cc:	3308      	adds	r3, #8
 80079ce:	9303      	str	r3, [sp, #12]
 80079d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079d2:	4433      	add	r3, r6
 80079d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079d6:	e76a      	b.n	80078ae <_svfiprintf_r+0x52>
 80079d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80079dc:	460c      	mov	r4, r1
 80079de:	2001      	movs	r0, #1
 80079e0:	e7a8      	b.n	8007934 <_svfiprintf_r+0xd8>
 80079e2:	2300      	movs	r3, #0
 80079e4:	3401      	adds	r4, #1
 80079e6:	9305      	str	r3, [sp, #20]
 80079e8:	4619      	mov	r1, r3
 80079ea:	f04f 0c0a 	mov.w	ip, #10
 80079ee:	4620      	mov	r0, r4
 80079f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079f4:	3a30      	subs	r2, #48	@ 0x30
 80079f6:	2a09      	cmp	r2, #9
 80079f8:	d903      	bls.n	8007a02 <_svfiprintf_r+0x1a6>
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d0c6      	beq.n	800798c <_svfiprintf_r+0x130>
 80079fe:	9105      	str	r1, [sp, #20]
 8007a00:	e7c4      	b.n	800798c <_svfiprintf_r+0x130>
 8007a02:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a06:	4604      	mov	r4, r0
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e7f0      	b.n	80079ee <_svfiprintf_r+0x192>
 8007a0c:	ab03      	add	r3, sp, #12
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	462a      	mov	r2, r5
 8007a12:	4b0e      	ldr	r3, [pc, #56]	@ (8007a4c <_svfiprintf_r+0x1f0>)
 8007a14:	a904      	add	r1, sp, #16
 8007a16:	4638      	mov	r0, r7
 8007a18:	f7fc fbc4 	bl	80041a4 <_printf_float>
 8007a1c:	1c42      	adds	r2, r0, #1
 8007a1e:	4606      	mov	r6, r0
 8007a20:	d1d6      	bne.n	80079d0 <_svfiprintf_r+0x174>
 8007a22:	89ab      	ldrh	r3, [r5, #12]
 8007a24:	065b      	lsls	r3, r3, #25
 8007a26:	f53f af2d 	bmi.w	8007884 <_svfiprintf_r+0x28>
 8007a2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a2c:	e72c      	b.n	8007888 <_svfiprintf_r+0x2c>
 8007a2e:	ab03      	add	r3, sp, #12
 8007a30:	9300      	str	r3, [sp, #0]
 8007a32:	462a      	mov	r2, r5
 8007a34:	4b05      	ldr	r3, [pc, #20]	@ (8007a4c <_svfiprintf_r+0x1f0>)
 8007a36:	a904      	add	r1, sp, #16
 8007a38:	4638      	mov	r0, r7
 8007a3a:	f7fc fe4b 	bl	80046d4 <_printf_i>
 8007a3e:	e7ed      	b.n	8007a1c <_svfiprintf_r+0x1c0>
 8007a40:	080093a1 	.word	0x080093a1
 8007a44:	080093ab 	.word	0x080093ab
 8007a48:	080041a5 	.word	0x080041a5
 8007a4c:	080077a5 	.word	0x080077a5
 8007a50:	080093a7 	.word	0x080093a7

08007a54 <__sfputc_r>:
 8007a54:	6893      	ldr	r3, [r2, #8]
 8007a56:	3b01      	subs	r3, #1
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	b410      	push	{r4}
 8007a5c:	6093      	str	r3, [r2, #8]
 8007a5e:	da08      	bge.n	8007a72 <__sfputc_r+0x1e>
 8007a60:	6994      	ldr	r4, [r2, #24]
 8007a62:	42a3      	cmp	r3, r4
 8007a64:	db01      	blt.n	8007a6a <__sfputc_r+0x16>
 8007a66:	290a      	cmp	r1, #10
 8007a68:	d103      	bne.n	8007a72 <__sfputc_r+0x1e>
 8007a6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a6e:	f7fd bafa 	b.w	8005066 <__swbuf_r>
 8007a72:	6813      	ldr	r3, [r2, #0]
 8007a74:	1c58      	adds	r0, r3, #1
 8007a76:	6010      	str	r0, [r2, #0]
 8007a78:	7019      	strb	r1, [r3, #0]
 8007a7a:	4608      	mov	r0, r1
 8007a7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a80:	4770      	bx	lr

08007a82 <__sfputs_r>:
 8007a82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a84:	4606      	mov	r6, r0
 8007a86:	460f      	mov	r7, r1
 8007a88:	4614      	mov	r4, r2
 8007a8a:	18d5      	adds	r5, r2, r3
 8007a8c:	42ac      	cmp	r4, r5
 8007a8e:	d101      	bne.n	8007a94 <__sfputs_r+0x12>
 8007a90:	2000      	movs	r0, #0
 8007a92:	e007      	b.n	8007aa4 <__sfputs_r+0x22>
 8007a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a98:	463a      	mov	r2, r7
 8007a9a:	4630      	mov	r0, r6
 8007a9c:	f7ff ffda 	bl	8007a54 <__sfputc_r>
 8007aa0:	1c43      	adds	r3, r0, #1
 8007aa2:	d1f3      	bne.n	8007a8c <__sfputs_r+0xa>
 8007aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007aa8 <_vfiprintf_r>:
 8007aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aac:	460d      	mov	r5, r1
 8007aae:	b09d      	sub	sp, #116	@ 0x74
 8007ab0:	4614      	mov	r4, r2
 8007ab2:	4698      	mov	r8, r3
 8007ab4:	4606      	mov	r6, r0
 8007ab6:	b118      	cbz	r0, 8007ac0 <_vfiprintf_r+0x18>
 8007ab8:	6a03      	ldr	r3, [r0, #32]
 8007aba:	b90b      	cbnz	r3, 8007ac0 <_vfiprintf_r+0x18>
 8007abc:	f7fd f9ca 	bl	8004e54 <__sinit>
 8007ac0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ac2:	07d9      	lsls	r1, r3, #31
 8007ac4:	d405      	bmi.n	8007ad2 <_vfiprintf_r+0x2a>
 8007ac6:	89ab      	ldrh	r3, [r5, #12]
 8007ac8:	059a      	lsls	r2, r3, #22
 8007aca:	d402      	bmi.n	8007ad2 <_vfiprintf_r+0x2a>
 8007acc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ace:	f7fd fbdc 	bl	800528a <__retarget_lock_acquire_recursive>
 8007ad2:	89ab      	ldrh	r3, [r5, #12]
 8007ad4:	071b      	lsls	r3, r3, #28
 8007ad6:	d501      	bpl.n	8007adc <_vfiprintf_r+0x34>
 8007ad8:	692b      	ldr	r3, [r5, #16]
 8007ada:	b99b      	cbnz	r3, 8007b04 <_vfiprintf_r+0x5c>
 8007adc:	4629      	mov	r1, r5
 8007ade:	4630      	mov	r0, r6
 8007ae0:	f7fd fb00 	bl	80050e4 <__swsetup_r>
 8007ae4:	b170      	cbz	r0, 8007b04 <_vfiprintf_r+0x5c>
 8007ae6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ae8:	07dc      	lsls	r4, r3, #31
 8007aea:	d504      	bpl.n	8007af6 <_vfiprintf_r+0x4e>
 8007aec:	f04f 30ff 	mov.w	r0, #4294967295
 8007af0:	b01d      	add	sp, #116	@ 0x74
 8007af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af6:	89ab      	ldrh	r3, [r5, #12]
 8007af8:	0598      	lsls	r0, r3, #22
 8007afa:	d4f7      	bmi.n	8007aec <_vfiprintf_r+0x44>
 8007afc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007afe:	f7fd fbc5 	bl	800528c <__retarget_lock_release_recursive>
 8007b02:	e7f3      	b.n	8007aec <_vfiprintf_r+0x44>
 8007b04:	2300      	movs	r3, #0
 8007b06:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b08:	2320      	movs	r3, #32
 8007b0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b12:	2330      	movs	r3, #48	@ 0x30
 8007b14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007cc4 <_vfiprintf_r+0x21c>
 8007b18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b1c:	f04f 0901 	mov.w	r9, #1
 8007b20:	4623      	mov	r3, r4
 8007b22:	469a      	mov	sl, r3
 8007b24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b28:	b10a      	cbz	r2, 8007b2e <_vfiprintf_r+0x86>
 8007b2a:	2a25      	cmp	r2, #37	@ 0x25
 8007b2c:	d1f9      	bne.n	8007b22 <_vfiprintf_r+0x7a>
 8007b2e:	ebba 0b04 	subs.w	fp, sl, r4
 8007b32:	d00b      	beq.n	8007b4c <_vfiprintf_r+0xa4>
 8007b34:	465b      	mov	r3, fp
 8007b36:	4622      	mov	r2, r4
 8007b38:	4629      	mov	r1, r5
 8007b3a:	4630      	mov	r0, r6
 8007b3c:	f7ff ffa1 	bl	8007a82 <__sfputs_r>
 8007b40:	3001      	adds	r0, #1
 8007b42:	f000 80a7 	beq.w	8007c94 <_vfiprintf_r+0x1ec>
 8007b46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b48:	445a      	add	r2, fp
 8007b4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f000 809f 	beq.w	8007c94 <_vfiprintf_r+0x1ec>
 8007b56:	2300      	movs	r3, #0
 8007b58:	f04f 32ff 	mov.w	r2, #4294967295
 8007b5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b60:	f10a 0a01 	add.w	sl, sl, #1
 8007b64:	9304      	str	r3, [sp, #16]
 8007b66:	9307      	str	r3, [sp, #28]
 8007b68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b6e:	4654      	mov	r4, sl
 8007b70:	2205      	movs	r2, #5
 8007b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b76:	4853      	ldr	r0, [pc, #332]	@ (8007cc4 <_vfiprintf_r+0x21c>)
 8007b78:	f7f8 fb2a 	bl	80001d0 <memchr>
 8007b7c:	9a04      	ldr	r2, [sp, #16]
 8007b7e:	b9d8      	cbnz	r0, 8007bb8 <_vfiprintf_r+0x110>
 8007b80:	06d1      	lsls	r1, r2, #27
 8007b82:	bf44      	itt	mi
 8007b84:	2320      	movmi	r3, #32
 8007b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b8a:	0713      	lsls	r3, r2, #28
 8007b8c:	bf44      	itt	mi
 8007b8e:	232b      	movmi	r3, #43	@ 0x2b
 8007b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b94:	f89a 3000 	ldrb.w	r3, [sl]
 8007b98:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b9a:	d015      	beq.n	8007bc8 <_vfiprintf_r+0x120>
 8007b9c:	9a07      	ldr	r2, [sp, #28]
 8007b9e:	4654      	mov	r4, sl
 8007ba0:	2000      	movs	r0, #0
 8007ba2:	f04f 0c0a 	mov.w	ip, #10
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bac:	3b30      	subs	r3, #48	@ 0x30
 8007bae:	2b09      	cmp	r3, #9
 8007bb0:	d94b      	bls.n	8007c4a <_vfiprintf_r+0x1a2>
 8007bb2:	b1b0      	cbz	r0, 8007be2 <_vfiprintf_r+0x13a>
 8007bb4:	9207      	str	r2, [sp, #28]
 8007bb6:	e014      	b.n	8007be2 <_vfiprintf_r+0x13a>
 8007bb8:	eba0 0308 	sub.w	r3, r0, r8
 8007bbc:	fa09 f303 	lsl.w	r3, r9, r3
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	9304      	str	r3, [sp, #16]
 8007bc4:	46a2      	mov	sl, r4
 8007bc6:	e7d2      	b.n	8007b6e <_vfiprintf_r+0xc6>
 8007bc8:	9b03      	ldr	r3, [sp, #12]
 8007bca:	1d19      	adds	r1, r3, #4
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	9103      	str	r1, [sp, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	bfbb      	ittet	lt
 8007bd4:	425b      	neglt	r3, r3
 8007bd6:	f042 0202 	orrlt.w	r2, r2, #2
 8007bda:	9307      	strge	r3, [sp, #28]
 8007bdc:	9307      	strlt	r3, [sp, #28]
 8007bde:	bfb8      	it	lt
 8007be0:	9204      	strlt	r2, [sp, #16]
 8007be2:	7823      	ldrb	r3, [r4, #0]
 8007be4:	2b2e      	cmp	r3, #46	@ 0x2e
 8007be6:	d10a      	bne.n	8007bfe <_vfiprintf_r+0x156>
 8007be8:	7863      	ldrb	r3, [r4, #1]
 8007bea:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bec:	d132      	bne.n	8007c54 <_vfiprintf_r+0x1ac>
 8007bee:	9b03      	ldr	r3, [sp, #12]
 8007bf0:	1d1a      	adds	r2, r3, #4
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	9203      	str	r2, [sp, #12]
 8007bf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bfa:	3402      	adds	r4, #2
 8007bfc:	9305      	str	r3, [sp, #20]
 8007bfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007cd4 <_vfiprintf_r+0x22c>
 8007c02:	7821      	ldrb	r1, [r4, #0]
 8007c04:	2203      	movs	r2, #3
 8007c06:	4650      	mov	r0, sl
 8007c08:	f7f8 fae2 	bl	80001d0 <memchr>
 8007c0c:	b138      	cbz	r0, 8007c1e <_vfiprintf_r+0x176>
 8007c0e:	9b04      	ldr	r3, [sp, #16]
 8007c10:	eba0 000a 	sub.w	r0, r0, sl
 8007c14:	2240      	movs	r2, #64	@ 0x40
 8007c16:	4082      	lsls	r2, r0
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	3401      	adds	r4, #1
 8007c1c:	9304      	str	r3, [sp, #16]
 8007c1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c22:	4829      	ldr	r0, [pc, #164]	@ (8007cc8 <_vfiprintf_r+0x220>)
 8007c24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c28:	2206      	movs	r2, #6
 8007c2a:	f7f8 fad1 	bl	80001d0 <memchr>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	d03f      	beq.n	8007cb2 <_vfiprintf_r+0x20a>
 8007c32:	4b26      	ldr	r3, [pc, #152]	@ (8007ccc <_vfiprintf_r+0x224>)
 8007c34:	bb1b      	cbnz	r3, 8007c7e <_vfiprintf_r+0x1d6>
 8007c36:	9b03      	ldr	r3, [sp, #12]
 8007c38:	3307      	adds	r3, #7
 8007c3a:	f023 0307 	bic.w	r3, r3, #7
 8007c3e:	3308      	adds	r3, #8
 8007c40:	9303      	str	r3, [sp, #12]
 8007c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c44:	443b      	add	r3, r7
 8007c46:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c48:	e76a      	b.n	8007b20 <_vfiprintf_r+0x78>
 8007c4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c4e:	460c      	mov	r4, r1
 8007c50:	2001      	movs	r0, #1
 8007c52:	e7a8      	b.n	8007ba6 <_vfiprintf_r+0xfe>
 8007c54:	2300      	movs	r3, #0
 8007c56:	3401      	adds	r4, #1
 8007c58:	9305      	str	r3, [sp, #20]
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	f04f 0c0a 	mov.w	ip, #10
 8007c60:	4620      	mov	r0, r4
 8007c62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c66:	3a30      	subs	r2, #48	@ 0x30
 8007c68:	2a09      	cmp	r2, #9
 8007c6a:	d903      	bls.n	8007c74 <_vfiprintf_r+0x1cc>
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d0c6      	beq.n	8007bfe <_vfiprintf_r+0x156>
 8007c70:	9105      	str	r1, [sp, #20]
 8007c72:	e7c4      	b.n	8007bfe <_vfiprintf_r+0x156>
 8007c74:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c78:	4604      	mov	r4, r0
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e7f0      	b.n	8007c60 <_vfiprintf_r+0x1b8>
 8007c7e:	ab03      	add	r3, sp, #12
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	462a      	mov	r2, r5
 8007c84:	4b12      	ldr	r3, [pc, #72]	@ (8007cd0 <_vfiprintf_r+0x228>)
 8007c86:	a904      	add	r1, sp, #16
 8007c88:	4630      	mov	r0, r6
 8007c8a:	f7fc fa8b 	bl	80041a4 <_printf_float>
 8007c8e:	4607      	mov	r7, r0
 8007c90:	1c78      	adds	r0, r7, #1
 8007c92:	d1d6      	bne.n	8007c42 <_vfiprintf_r+0x19a>
 8007c94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c96:	07d9      	lsls	r1, r3, #31
 8007c98:	d405      	bmi.n	8007ca6 <_vfiprintf_r+0x1fe>
 8007c9a:	89ab      	ldrh	r3, [r5, #12]
 8007c9c:	059a      	lsls	r2, r3, #22
 8007c9e:	d402      	bmi.n	8007ca6 <_vfiprintf_r+0x1fe>
 8007ca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ca2:	f7fd faf3 	bl	800528c <__retarget_lock_release_recursive>
 8007ca6:	89ab      	ldrh	r3, [r5, #12]
 8007ca8:	065b      	lsls	r3, r3, #25
 8007caa:	f53f af1f 	bmi.w	8007aec <_vfiprintf_r+0x44>
 8007cae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007cb0:	e71e      	b.n	8007af0 <_vfiprintf_r+0x48>
 8007cb2:	ab03      	add	r3, sp, #12
 8007cb4:	9300      	str	r3, [sp, #0]
 8007cb6:	462a      	mov	r2, r5
 8007cb8:	4b05      	ldr	r3, [pc, #20]	@ (8007cd0 <_vfiprintf_r+0x228>)
 8007cba:	a904      	add	r1, sp, #16
 8007cbc:	4630      	mov	r0, r6
 8007cbe:	f7fc fd09 	bl	80046d4 <_printf_i>
 8007cc2:	e7e4      	b.n	8007c8e <_vfiprintf_r+0x1e6>
 8007cc4:	080093a1 	.word	0x080093a1
 8007cc8:	080093ab 	.word	0x080093ab
 8007ccc:	080041a5 	.word	0x080041a5
 8007cd0:	08007a83 	.word	0x08007a83
 8007cd4:	080093a7 	.word	0x080093a7

08007cd8 <__sflush_r>:
 8007cd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ce0:	0716      	lsls	r6, r2, #28
 8007ce2:	4605      	mov	r5, r0
 8007ce4:	460c      	mov	r4, r1
 8007ce6:	d454      	bmi.n	8007d92 <__sflush_r+0xba>
 8007ce8:	684b      	ldr	r3, [r1, #4]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	dc02      	bgt.n	8007cf4 <__sflush_r+0x1c>
 8007cee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	dd48      	ble.n	8007d86 <__sflush_r+0xae>
 8007cf4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007cf6:	2e00      	cmp	r6, #0
 8007cf8:	d045      	beq.n	8007d86 <__sflush_r+0xae>
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007d00:	682f      	ldr	r7, [r5, #0]
 8007d02:	6a21      	ldr	r1, [r4, #32]
 8007d04:	602b      	str	r3, [r5, #0]
 8007d06:	d030      	beq.n	8007d6a <__sflush_r+0x92>
 8007d08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007d0a:	89a3      	ldrh	r3, [r4, #12]
 8007d0c:	0759      	lsls	r1, r3, #29
 8007d0e:	d505      	bpl.n	8007d1c <__sflush_r+0x44>
 8007d10:	6863      	ldr	r3, [r4, #4]
 8007d12:	1ad2      	subs	r2, r2, r3
 8007d14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007d16:	b10b      	cbz	r3, 8007d1c <__sflush_r+0x44>
 8007d18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007d1a:	1ad2      	subs	r2, r2, r3
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d20:	6a21      	ldr	r1, [r4, #32]
 8007d22:	4628      	mov	r0, r5
 8007d24:	47b0      	blx	r6
 8007d26:	1c43      	adds	r3, r0, #1
 8007d28:	89a3      	ldrh	r3, [r4, #12]
 8007d2a:	d106      	bne.n	8007d3a <__sflush_r+0x62>
 8007d2c:	6829      	ldr	r1, [r5, #0]
 8007d2e:	291d      	cmp	r1, #29
 8007d30:	d82b      	bhi.n	8007d8a <__sflush_r+0xb2>
 8007d32:	4a2a      	ldr	r2, [pc, #168]	@ (8007ddc <__sflush_r+0x104>)
 8007d34:	410a      	asrs	r2, r1
 8007d36:	07d6      	lsls	r6, r2, #31
 8007d38:	d427      	bmi.n	8007d8a <__sflush_r+0xb2>
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	6062      	str	r2, [r4, #4]
 8007d3e:	04d9      	lsls	r1, r3, #19
 8007d40:	6922      	ldr	r2, [r4, #16]
 8007d42:	6022      	str	r2, [r4, #0]
 8007d44:	d504      	bpl.n	8007d50 <__sflush_r+0x78>
 8007d46:	1c42      	adds	r2, r0, #1
 8007d48:	d101      	bne.n	8007d4e <__sflush_r+0x76>
 8007d4a:	682b      	ldr	r3, [r5, #0]
 8007d4c:	b903      	cbnz	r3, 8007d50 <__sflush_r+0x78>
 8007d4e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d52:	602f      	str	r7, [r5, #0]
 8007d54:	b1b9      	cbz	r1, 8007d86 <__sflush_r+0xae>
 8007d56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d5a:	4299      	cmp	r1, r3
 8007d5c:	d002      	beq.n	8007d64 <__sflush_r+0x8c>
 8007d5e:	4628      	mov	r0, r5
 8007d60:	f7fe f8ea 	bl	8005f38 <_free_r>
 8007d64:	2300      	movs	r3, #0
 8007d66:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d68:	e00d      	b.n	8007d86 <__sflush_r+0xae>
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	47b0      	blx	r6
 8007d70:	4602      	mov	r2, r0
 8007d72:	1c50      	adds	r0, r2, #1
 8007d74:	d1c9      	bne.n	8007d0a <__sflush_r+0x32>
 8007d76:	682b      	ldr	r3, [r5, #0]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d0c6      	beq.n	8007d0a <__sflush_r+0x32>
 8007d7c:	2b1d      	cmp	r3, #29
 8007d7e:	d001      	beq.n	8007d84 <__sflush_r+0xac>
 8007d80:	2b16      	cmp	r3, #22
 8007d82:	d11e      	bne.n	8007dc2 <__sflush_r+0xea>
 8007d84:	602f      	str	r7, [r5, #0]
 8007d86:	2000      	movs	r0, #0
 8007d88:	e022      	b.n	8007dd0 <__sflush_r+0xf8>
 8007d8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d8e:	b21b      	sxth	r3, r3
 8007d90:	e01b      	b.n	8007dca <__sflush_r+0xf2>
 8007d92:	690f      	ldr	r7, [r1, #16]
 8007d94:	2f00      	cmp	r7, #0
 8007d96:	d0f6      	beq.n	8007d86 <__sflush_r+0xae>
 8007d98:	0793      	lsls	r3, r2, #30
 8007d9a:	680e      	ldr	r6, [r1, #0]
 8007d9c:	bf08      	it	eq
 8007d9e:	694b      	ldreq	r3, [r1, #20]
 8007da0:	600f      	str	r7, [r1, #0]
 8007da2:	bf18      	it	ne
 8007da4:	2300      	movne	r3, #0
 8007da6:	eba6 0807 	sub.w	r8, r6, r7
 8007daa:	608b      	str	r3, [r1, #8]
 8007dac:	f1b8 0f00 	cmp.w	r8, #0
 8007db0:	dde9      	ble.n	8007d86 <__sflush_r+0xae>
 8007db2:	6a21      	ldr	r1, [r4, #32]
 8007db4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007db6:	4643      	mov	r3, r8
 8007db8:	463a      	mov	r2, r7
 8007dba:	4628      	mov	r0, r5
 8007dbc:	47b0      	blx	r6
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	dc08      	bgt.n	8007dd4 <__sflush_r+0xfc>
 8007dc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dca:	81a3      	strh	r3, [r4, #12]
 8007dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dd4:	4407      	add	r7, r0
 8007dd6:	eba8 0800 	sub.w	r8, r8, r0
 8007dda:	e7e7      	b.n	8007dac <__sflush_r+0xd4>
 8007ddc:	dfbffffe 	.word	0xdfbffffe

08007de0 <_fflush_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	690b      	ldr	r3, [r1, #16]
 8007de4:	4605      	mov	r5, r0
 8007de6:	460c      	mov	r4, r1
 8007de8:	b913      	cbnz	r3, 8007df0 <_fflush_r+0x10>
 8007dea:	2500      	movs	r5, #0
 8007dec:	4628      	mov	r0, r5
 8007dee:	bd38      	pop	{r3, r4, r5, pc}
 8007df0:	b118      	cbz	r0, 8007dfa <_fflush_r+0x1a>
 8007df2:	6a03      	ldr	r3, [r0, #32]
 8007df4:	b90b      	cbnz	r3, 8007dfa <_fflush_r+0x1a>
 8007df6:	f7fd f82d 	bl	8004e54 <__sinit>
 8007dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d0f3      	beq.n	8007dea <_fflush_r+0xa>
 8007e02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007e04:	07d0      	lsls	r0, r2, #31
 8007e06:	d404      	bmi.n	8007e12 <_fflush_r+0x32>
 8007e08:	0599      	lsls	r1, r3, #22
 8007e0a:	d402      	bmi.n	8007e12 <_fflush_r+0x32>
 8007e0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e0e:	f7fd fa3c 	bl	800528a <__retarget_lock_acquire_recursive>
 8007e12:	4628      	mov	r0, r5
 8007e14:	4621      	mov	r1, r4
 8007e16:	f7ff ff5f 	bl	8007cd8 <__sflush_r>
 8007e1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e1c:	07da      	lsls	r2, r3, #31
 8007e1e:	4605      	mov	r5, r0
 8007e20:	d4e4      	bmi.n	8007dec <_fflush_r+0xc>
 8007e22:	89a3      	ldrh	r3, [r4, #12]
 8007e24:	059b      	lsls	r3, r3, #22
 8007e26:	d4e1      	bmi.n	8007dec <_fflush_r+0xc>
 8007e28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e2a:	f7fd fa2f 	bl	800528c <__retarget_lock_release_recursive>
 8007e2e:	e7dd      	b.n	8007dec <_fflush_r+0xc>

08007e30 <__swhatbuf_r>:
 8007e30:	b570      	push	{r4, r5, r6, lr}
 8007e32:	460c      	mov	r4, r1
 8007e34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e38:	2900      	cmp	r1, #0
 8007e3a:	b096      	sub	sp, #88	@ 0x58
 8007e3c:	4615      	mov	r5, r2
 8007e3e:	461e      	mov	r6, r3
 8007e40:	da0d      	bge.n	8007e5e <__swhatbuf_r+0x2e>
 8007e42:	89a3      	ldrh	r3, [r4, #12]
 8007e44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007e48:	f04f 0100 	mov.w	r1, #0
 8007e4c:	bf14      	ite	ne
 8007e4e:	2340      	movne	r3, #64	@ 0x40
 8007e50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007e54:	2000      	movs	r0, #0
 8007e56:	6031      	str	r1, [r6, #0]
 8007e58:	602b      	str	r3, [r5, #0]
 8007e5a:	b016      	add	sp, #88	@ 0x58
 8007e5c:	bd70      	pop	{r4, r5, r6, pc}
 8007e5e:	466a      	mov	r2, sp
 8007e60:	f000 f874 	bl	8007f4c <_fstat_r>
 8007e64:	2800      	cmp	r0, #0
 8007e66:	dbec      	blt.n	8007e42 <__swhatbuf_r+0x12>
 8007e68:	9901      	ldr	r1, [sp, #4]
 8007e6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007e6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007e72:	4259      	negs	r1, r3
 8007e74:	4159      	adcs	r1, r3
 8007e76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e7a:	e7eb      	b.n	8007e54 <__swhatbuf_r+0x24>

08007e7c <__smakebuf_r>:
 8007e7c:	898b      	ldrh	r3, [r1, #12]
 8007e7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e80:	079d      	lsls	r5, r3, #30
 8007e82:	4606      	mov	r6, r0
 8007e84:	460c      	mov	r4, r1
 8007e86:	d507      	bpl.n	8007e98 <__smakebuf_r+0x1c>
 8007e88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007e8c:	6023      	str	r3, [r4, #0]
 8007e8e:	6123      	str	r3, [r4, #16]
 8007e90:	2301      	movs	r3, #1
 8007e92:	6163      	str	r3, [r4, #20]
 8007e94:	b003      	add	sp, #12
 8007e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e98:	ab01      	add	r3, sp, #4
 8007e9a:	466a      	mov	r2, sp
 8007e9c:	f7ff ffc8 	bl	8007e30 <__swhatbuf_r>
 8007ea0:	9f00      	ldr	r7, [sp, #0]
 8007ea2:	4605      	mov	r5, r0
 8007ea4:	4639      	mov	r1, r7
 8007ea6:	4630      	mov	r0, r6
 8007ea8:	f7fe f8ba 	bl	8006020 <_malloc_r>
 8007eac:	b948      	cbnz	r0, 8007ec2 <__smakebuf_r+0x46>
 8007eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eb2:	059a      	lsls	r2, r3, #22
 8007eb4:	d4ee      	bmi.n	8007e94 <__smakebuf_r+0x18>
 8007eb6:	f023 0303 	bic.w	r3, r3, #3
 8007eba:	f043 0302 	orr.w	r3, r3, #2
 8007ebe:	81a3      	strh	r3, [r4, #12]
 8007ec0:	e7e2      	b.n	8007e88 <__smakebuf_r+0xc>
 8007ec2:	89a3      	ldrh	r3, [r4, #12]
 8007ec4:	6020      	str	r0, [r4, #0]
 8007ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007eca:	81a3      	strh	r3, [r4, #12]
 8007ecc:	9b01      	ldr	r3, [sp, #4]
 8007ece:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007ed2:	b15b      	cbz	r3, 8007eec <__smakebuf_r+0x70>
 8007ed4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ed8:	4630      	mov	r0, r6
 8007eda:	f000 f849 	bl	8007f70 <_isatty_r>
 8007ede:	b128      	cbz	r0, 8007eec <__smakebuf_r+0x70>
 8007ee0:	89a3      	ldrh	r3, [r4, #12]
 8007ee2:	f023 0303 	bic.w	r3, r3, #3
 8007ee6:	f043 0301 	orr.w	r3, r3, #1
 8007eea:	81a3      	strh	r3, [r4, #12]
 8007eec:	89a3      	ldrh	r3, [r4, #12]
 8007eee:	431d      	orrs	r5, r3
 8007ef0:	81a5      	strh	r5, [r4, #12]
 8007ef2:	e7cf      	b.n	8007e94 <__smakebuf_r+0x18>

08007ef4 <memmove>:
 8007ef4:	4288      	cmp	r0, r1
 8007ef6:	b510      	push	{r4, lr}
 8007ef8:	eb01 0402 	add.w	r4, r1, r2
 8007efc:	d902      	bls.n	8007f04 <memmove+0x10>
 8007efe:	4284      	cmp	r4, r0
 8007f00:	4623      	mov	r3, r4
 8007f02:	d807      	bhi.n	8007f14 <memmove+0x20>
 8007f04:	1e43      	subs	r3, r0, #1
 8007f06:	42a1      	cmp	r1, r4
 8007f08:	d008      	beq.n	8007f1c <memmove+0x28>
 8007f0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f12:	e7f8      	b.n	8007f06 <memmove+0x12>
 8007f14:	4402      	add	r2, r0
 8007f16:	4601      	mov	r1, r0
 8007f18:	428a      	cmp	r2, r1
 8007f1a:	d100      	bne.n	8007f1e <memmove+0x2a>
 8007f1c:	bd10      	pop	{r4, pc}
 8007f1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f26:	e7f7      	b.n	8007f18 <memmove+0x24>

08007f28 <strncmp>:
 8007f28:	b510      	push	{r4, lr}
 8007f2a:	b16a      	cbz	r2, 8007f48 <strncmp+0x20>
 8007f2c:	3901      	subs	r1, #1
 8007f2e:	1884      	adds	r4, r0, r2
 8007f30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f34:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d103      	bne.n	8007f44 <strncmp+0x1c>
 8007f3c:	42a0      	cmp	r0, r4
 8007f3e:	d001      	beq.n	8007f44 <strncmp+0x1c>
 8007f40:	2a00      	cmp	r2, #0
 8007f42:	d1f5      	bne.n	8007f30 <strncmp+0x8>
 8007f44:	1ad0      	subs	r0, r2, r3
 8007f46:	bd10      	pop	{r4, pc}
 8007f48:	4610      	mov	r0, r2
 8007f4a:	e7fc      	b.n	8007f46 <strncmp+0x1e>

08007f4c <_fstat_r>:
 8007f4c:	b538      	push	{r3, r4, r5, lr}
 8007f4e:	4d07      	ldr	r5, [pc, #28]	@ (8007f6c <_fstat_r+0x20>)
 8007f50:	2300      	movs	r3, #0
 8007f52:	4604      	mov	r4, r0
 8007f54:	4608      	mov	r0, r1
 8007f56:	4611      	mov	r1, r2
 8007f58:	602b      	str	r3, [r5, #0]
 8007f5a:	f7f9 fb29 	bl	80015b0 <_fstat>
 8007f5e:	1c43      	adds	r3, r0, #1
 8007f60:	d102      	bne.n	8007f68 <_fstat_r+0x1c>
 8007f62:	682b      	ldr	r3, [r5, #0]
 8007f64:	b103      	cbz	r3, 8007f68 <_fstat_r+0x1c>
 8007f66:	6023      	str	r3, [r4, #0]
 8007f68:	bd38      	pop	{r3, r4, r5, pc}
 8007f6a:	bf00      	nop
 8007f6c:	200003b0 	.word	0x200003b0

08007f70 <_isatty_r>:
 8007f70:	b538      	push	{r3, r4, r5, lr}
 8007f72:	4d06      	ldr	r5, [pc, #24]	@ (8007f8c <_isatty_r+0x1c>)
 8007f74:	2300      	movs	r3, #0
 8007f76:	4604      	mov	r4, r0
 8007f78:	4608      	mov	r0, r1
 8007f7a:	602b      	str	r3, [r5, #0]
 8007f7c:	f7f9 fb28 	bl	80015d0 <_isatty>
 8007f80:	1c43      	adds	r3, r0, #1
 8007f82:	d102      	bne.n	8007f8a <_isatty_r+0x1a>
 8007f84:	682b      	ldr	r3, [r5, #0]
 8007f86:	b103      	cbz	r3, 8007f8a <_isatty_r+0x1a>
 8007f88:	6023      	str	r3, [r4, #0]
 8007f8a:	bd38      	pop	{r3, r4, r5, pc}
 8007f8c:	200003b0 	.word	0x200003b0

08007f90 <_sbrk_r>:
 8007f90:	b538      	push	{r3, r4, r5, lr}
 8007f92:	4d06      	ldr	r5, [pc, #24]	@ (8007fac <_sbrk_r+0x1c>)
 8007f94:	2300      	movs	r3, #0
 8007f96:	4604      	mov	r4, r0
 8007f98:	4608      	mov	r0, r1
 8007f9a:	602b      	str	r3, [r5, #0]
 8007f9c:	f7f9 fb30 	bl	8001600 <_sbrk>
 8007fa0:	1c43      	adds	r3, r0, #1
 8007fa2:	d102      	bne.n	8007faa <_sbrk_r+0x1a>
 8007fa4:	682b      	ldr	r3, [r5, #0]
 8007fa6:	b103      	cbz	r3, 8007faa <_sbrk_r+0x1a>
 8007fa8:	6023      	str	r3, [r4, #0]
 8007faa:	bd38      	pop	{r3, r4, r5, pc}
 8007fac:	200003b0 	.word	0x200003b0

08007fb0 <memcpy>:
 8007fb0:	440a      	add	r2, r1
 8007fb2:	4291      	cmp	r1, r2
 8007fb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007fb8:	d100      	bne.n	8007fbc <memcpy+0xc>
 8007fba:	4770      	bx	lr
 8007fbc:	b510      	push	{r4, lr}
 8007fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007fc6:	4291      	cmp	r1, r2
 8007fc8:	d1f9      	bne.n	8007fbe <memcpy+0xe>
 8007fca:	bd10      	pop	{r4, pc}
 8007fcc:	0000      	movs	r0, r0
	...

08007fd0 <nan>:
 8007fd0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007fd8 <nan+0x8>
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop
 8007fd8:	00000000 	.word	0x00000000
 8007fdc:	7ff80000 	.word	0x7ff80000

08007fe0 <__assert_func>:
 8007fe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007fe2:	4614      	mov	r4, r2
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	4b09      	ldr	r3, [pc, #36]	@ (800800c <__assert_func+0x2c>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4605      	mov	r5, r0
 8007fec:	68d8      	ldr	r0, [r3, #12]
 8007fee:	b954      	cbnz	r4, 8008006 <__assert_func+0x26>
 8007ff0:	4b07      	ldr	r3, [pc, #28]	@ (8008010 <__assert_func+0x30>)
 8007ff2:	461c      	mov	r4, r3
 8007ff4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ff8:	9100      	str	r1, [sp, #0]
 8007ffa:	462b      	mov	r3, r5
 8007ffc:	4905      	ldr	r1, [pc, #20]	@ (8008014 <__assert_func+0x34>)
 8007ffe:	f000 fba7 	bl	8008750 <fiprintf>
 8008002:	f000 fbb7 	bl	8008774 <abort>
 8008006:	4b04      	ldr	r3, [pc, #16]	@ (8008018 <__assert_func+0x38>)
 8008008:	e7f4      	b.n	8007ff4 <__assert_func+0x14>
 800800a:	bf00      	nop
 800800c:	20000018 	.word	0x20000018
 8008010:	080093f5 	.word	0x080093f5
 8008014:	080093c7 	.word	0x080093c7
 8008018:	080093ba 	.word	0x080093ba

0800801c <_calloc_r>:
 800801c:	b570      	push	{r4, r5, r6, lr}
 800801e:	fba1 5402 	umull	r5, r4, r1, r2
 8008022:	b93c      	cbnz	r4, 8008034 <_calloc_r+0x18>
 8008024:	4629      	mov	r1, r5
 8008026:	f7fd fffb 	bl	8006020 <_malloc_r>
 800802a:	4606      	mov	r6, r0
 800802c:	b928      	cbnz	r0, 800803a <_calloc_r+0x1e>
 800802e:	2600      	movs	r6, #0
 8008030:	4630      	mov	r0, r6
 8008032:	bd70      	pop	{r4, r5, r6, pc}
 8008034:	220c      	movs	r2, #12
 8008036:	6002      	str	r2, [r0, #0]
 8008038:	e7f9      	b.n	800802e <_calloc_r+0x12>
 800803a:	462a      	mov	r2, r5
 800803c:	4621      	mov	r1, r4
 800803e:	f7fd f8a7 	bl	8005190 <memset>
 8008042:	e7f5      	b.n	8008030 <_calloc_r+0x14>

08008044 <rshift>:
 8008044:	6903      	ldr	r3, [r0, #16]
 8008046:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800804a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800804e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008052:	f100 0414 	add.w	r4, r0, #20
 8008056:	dd45      	ble.n	80080e4 <rshift+0xa0>
 8008058:	f011 011f 	ands.w	r1, r1, #31
 800805c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008060:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008064:	d10c      	bne.n	8008080 <rshift+0x3c>
 8008066:	f100 0710 	add.w	r7, r0, #16
 800806a:	4629      	mov	r1, r5
 800806c:	42b1      	cmp	r1, r6
 800806e:	d334      	bcc.n	80080da <rshift+0x96>
 8008070:	1a9b      	subs	r3, r3, r2
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	1eea      	subs	r2, r5, #3
 8008076:	4296      	cmp	r6, r2
 8008078:	bf38      	it	cc
 800807a:	2300      	movcc	r3, #0
 800807c:	4423      	add	r3, r4
 800807e:	e015      	b.n	80080ac <rshift+0x68>
 8008080:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008084:	f1c1 0820 	rsb	r8, r1, #32
 8008088:	40cf      	lsrs	r7, r1
 800808a:	f105 0e04 	add.w	lr, r5, #4
 800808e:	46a1      	mov	r9, r4
 8008090:	4576      	cmp	r6, lr
 8008092:	46f4      	mov	ip, lr
 8008094:	d815      	bhi.n	80080c2 <rshift+0x7e>
 8008096:	1a9a      	subs	r2, r3, r2
 8008098:	0092      	lsls	r2, r2, #2
 800809a:	3a04      	subs	r2, #4
 800809c:	3501      	adds	r5, #1
 800809e:	42ae      	cmp	r6, r5
 80080a0:	bf38      	it	cc
 80080a2:	2200      	movcc	r2, #0
 80080a4:	18a3      	adds	r3, r4, r2
 80080a6:	50a7      	str	r7, [r4, r2]
 80080a8:	b107      	cbz	r7, 80080ac <rshift+0x68>
 80080aa:	3304      	adds	r3, #4
 80080ac:	1b1a      	subs	r2, r3, r4
 80080ae:	42a3      	cmp	r3, r4
 80080b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80080b4:	bf08      	it	eq
 80080b6:	2300      	moveq	r3, #0
 80080b8:	6102      	str	r2, [r0, #16]
 80080ba:	bf08      	it	eq
 80080bc:	6143      	streq	r3, [r0, #20]
 80080be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080c2:	f8dc c000 	ldr.w	ip, [ip]
 80080c6:	fa0c fc08 	lsl.w	ip, ip, r8
 80080ca:	ea4c 0707 	orr.w	r7, ip, r7
 80080ce:	f849 7b04 	str.w	r7, [r9], #4
 80080d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80080d6:	40cf      	lsrs	r7, r1
 80080d8:	e7da      	b.n	8008090 <rshift+0x4c>
 80080da:	f851 cb04 	ldr.w	ip, [r1], #4
 80080de:	f847 cf04 	str.w	ip, [r7, #4]!
 80080e2:	e7c3      	b.n	800806c <rshift+0x28>
 80080e4:	4623      	mov	r3, r4
 80080e6:	e7e1      	b.n	80080ac <rshift+0x68>

080080e8 <__hexdig_fun>:
 80080e8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80080ec:	2b09      	cmp	r3, #9
 80080ee:	d802      	bhi.n	80080f6 <__hexdig_fun+0xe>
 80080f0:	3820      	subs	r0, #32
 80080f2:	b2c0      	uxtb	r0, r0
 80080f4:	4770      	bx	lr
 80080f6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80080fa:	2b05      	cmp	r3, #5
 80080fc:	d801      	bhi.n	8008102 <__hexdig_fun+0x1a>
 80080fe:	3847      	subs	r0, #71	@ 0x47
 8008100:	e7f7      	b.n	80080f2 <__hexdig_fun+0xa>
 8008102:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008106:	2b05      	cmp	r3, #5
 8008108:	d801      	bhi.n	800810e <__hexdig_fun+0x26>
 800810a:	3827      	subs	r0, #39	@ 0x27
 800810c:	e7f1      	b.n	80080f2 <__hexdig_fun+0xa>
 800810e:	2000      	movs	r0, #0
 8008110:	4770      	bx	lr
	...

08008114 <__gethex>:
 8008114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008118:	b085      	sub	sp, #20
 800811a:	468a      	mov	sl, r1
 800811c:	9302      	str	r3, [sp, #8]
 800811e:	680b      	ldr	r3, [r1, #0]
 8008120:	9001      	str	r0, [sp, #4]
 8008122:	4690      	mov	r8, r2
 8008124:	1c9c      	adds	r4, r3, #2
 8008126:	46a1      	mov	r9, r4
 8008128:	f814 0b01 	ldrb.w	r0, [r4], #1
 800812c:	2830      	cmp	r0, #48	@ 0x30
 800812e:	d0fa      	beq.n	8008126 <__gethex+0x12>
 8008130:	eba9 0303 	sub.w	r3, r9, r3
 8008134:	f1a3 0b02 	sub.w	fp, r3, #2
 8008138:	f7ff ffd6 	bl	80080e8 <__hexdig_fun>
 800813c:	4605      	mov	r5, r0
 800813e:	2800      	cmp	r0, #0
 8008140:	d168      	bne.n	8008214 <__gethex+0x100>
 8008142:	49a0      	ldr	r1, [pc, #640]	@ (80083c4 <__gethex+0x2b0>)
 8008144:	2201      	movs	r2, #1
 8008146:	4648      	mov	r0, r9
 8008148:	f7ff feee 	bl	8007f28 <strncmp>
 800814c:	4607      	mov	r7, r0
 800814e:	2800      	cmp	r0, #0
 8008150:	d167      	bne.n	8008222 <__gethex+0x10e>
 8008152:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008156:	4626      	mov	r6, r4
 8008158:	f7ff ffc6 	bl	80080e8 <__hexdig_fun>
 800815c:	2800      	cmp	r0, #0
 800815e:	d062      	beq.n	8008226 <__gethex+0x112>
 8008160:	4623      	mov	r3, r4
 8008162:	7818      	ldrb	r0, [r3, #0]
 8008164:	2830      	cmp	r0, #48	@ 0x30
 8008166:	4699      	mov	r9, r3
 8008168:	f103 0301 	add.w	r3, r3, #1
 800816c:	d0f9      	beq.n	8008162 <__gethex+0x4e>
 800816e:	f7ff ffbb 	bl	80080e8 <__hexdig_fun>
 8008172:	fab0 f580 	clz	r5, r0
 8008176:	096d      	lsrs	r5, r5, #5
 8008178:	f04f 0b01 	mov.w	fp, #1
 800817c:	464a      	mov	r2, r9
 800817e:	4616      	mov	r6, r2
 8008180:	3201      	adds	r2, #1
 8008182:	7830      	ldrb	r0, [r6, #0]
 8008184:	f7ff ffb0 	bl	80080e8 <__hexdig_fun>
 8008188:	2800      	cmp	r0, #0
 800818a:	d1f8      	bne.n	800817e <__gethex+0x6a>
 800818c:	498d      	ldr	r1, [pc, #564]	@ (80083c4 <__gethex+0x2b0>)
 800818e:	2201      	movs	r2, #1
 8008190:	4630      	mov	r0, r6
 8008192:	f7ff fec9 	bl	8007f28 <strncmp>
 8008196:	2800      	cmp	r0, #0
 8008198:	d13f      	bne.n	800821a <__gethex+0x106>
 800819a:	b944      	cbnz	r4, 80081ae <__gethex+0x9a>
 800819c:	1c74      	adds	r4, r6, #1
 800819e:	4622      	mov	r2, r4
 80081a0:	4616      	mov	r6, r2
 80081a2:	3201      	adds	r2, #1
 80081a4:	7830      	ldrb	r0, [r6, #0]
 80081a6:	f7ff ff9f 	bl	80080e8 <__hexdig_fun>
 80081aa:	2800      	cmp	r0, #0
 80081ac:	d1f8      	bne.n	80081a0 <__gethex+0x8c>
 80081ae:	1ba4      	subs	r4, r4, r6
 80081b0:	00a7      	lsls	r7, r4, #2
 80081b2:	7833      	ldrb	r3, [r6, #0]
 80081b4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80081b8:	2b50      	cmp	r3, #80	@ 0x50
 80081ba:	d13e      	bne.n	800823a <__gethex+0x126>
 80081bc:	7873      	ldrb	r3, [r6, #1]
 80081be:	2b2b      	cmp	r3, #43	@ 0x2b
 80081c0:	d033      	beq.n	800822a <__gethex+0x116>
 80081c2:	2b2d      	cmp	r3, #45	@ 0x2d
 80081c4:	d034      	beq.n	8008230 <__gethex+0x11c>
 80081c6:	1c71      	adds	r1, r6, #1
 80081c8:	2400      	movs	r4, #0
 80081ca:	7808      	ldrb	r0, [r1, #0]
 80081cc:	f7ff ff8c 	bl	80080e8 <__hexdig_fun>
 80081d0:	1e43      	subs	r3, r0, #1
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	2b18      	cmp	r3, #24
 80081d6:	d830      	bhi.n	800823a <__gethex+0x126>
 80081d8:	f1a0 0210 	sub.w	r2, r0, #16
 80081dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80081e0:	f7ff ff82 	bl	80080e8 <__hexdig_fun>
 80081e4:	f100 3cff 	add.w	ip, r0, #4294967295
 80081e8:	fa5f fc8c 	uxtb.w	ip, ip
 80081ec:	f1bc 0f18 	cmp.w	ip, #24
 80081f0:	f04f 030a 	mov.w	r3, #10
 80081f4:	d91e      	bls.n	8008234 <__gethex+0x120>
 80081f6:	b104      	cbz	r4, 80081fa <__gethex+0xe6>
 80081f8:	4252      	negs	r2, r2
 80081fa:	4417      	add	r7, r2
 80081fc:	f8ca 1000 	str.w	r1, [sl]
 8008200:	b1ed      	cbz	r5, 800823e <__gethex+0x12a>
 8008202:	f1bb 0f00 	cmp.w	fp, #0
 8008206:	bf0c      	ite	eq
 8008208:	2506      	moveq	r5, #6
 800820a:	2500      	movne	r5, #0
 800820c:	4628      	mov	r0, r5
 800820e:	b005      	add	sp, #20
 8008210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008214:	2500      	movs	r5, #0
 8008216:	462c      	mov	r4, r5
 8008218:	e7b0      	b.n	800817c <__gethex+0x68>
 800821a:	2c00      	cmp	r4, #0
 800821c:	d1c7      	bne.n	80081ae <__gethex+0x9a>
 800821e:	4627      	mov	r7, r4
 8008220:	e7c7      	b.n	80081b2 <__gethex+0x9e>
 8008222:	464e      	mov	r6, r9
 8008224:	462f      	mov	r7, r5
 8008226:	2501      	movs	r5, #1
 8008228:	e7c3      	b.n	80081b2 <__gethex+0x9e>
 800822a:	2400      	movs	r4, #0
 800822c:	1cb1      	adds	r1, r6, #2
 800822e:	e7cc      	b.n	80081ca <__gethex+0xb6>
 8008230:	2401      	movs	r4, #1
 8008232:	e7fb      	b.n	800822c <__gethex+0x118>
 8008234:	fb03 0002 	mla	r0, r3, r2, r0
 8008238:	e7ce      	b.n	80081d8 <__gethex+0xc4>
 800823a:	4631      	mov	r1, r6
 800823c:	e7de      	b.n	80081fc <__gethex+0xe8>
 800823e:	eba6 0309 	sub.w	r3, r6, r9
 8008242:	3b01      	subs	r3, #1
 8008244:	4629      	mov	r1, r5
 8008246:	2b07      	cmp	r3, #7
 8008248:	dc0a      	bgt.n	8008260 <__gethex+0x14c>
 800824a:	9801      	ldr	r0, [sp, #4]
 800824c:	f7fd ff74 	bl	8006138 <_Balloc>
 8008250:	4604      	mov	r4, r0
 8008252:	b940      	cbnz	r0, 8008266 <__gethex+0x152>
 8008254:	4b5c      	ldr	r3, [pc, #368]	@ (80083c8 <__gethex+0x2b4>)
 8008256:	4602      	mov	r2, r0
 8008258:	21e4      	movs	r1, #228	@ 0xe4
 800825a:	485c      	ldr	r0, [pc, #368]	@ (80083cc <__gethex+0x2b8>)
 800825c:	f7ff fec0 	bl	8007fe0 <__assert_func>
 8008260:	3101      	adds	r1, #1
 8008262:	105b      	asrs	r3, r3, #1
 8008264:	e7ef      	b.n	8008246 <__gethex+0x132>
 8008266:	f100 0a14 	add.w	sl, r0, #20
 800826a:	2300      	movs	r3, #0
 800826c:	4655      	mov	r5, sl
 800826e:	469b      	mov	fp, r3
 8008270:	45b1      	cmp	r9, r6
 8008272:	d337      	bcc.n	80082e4 <__gethex+0x1d0>
 8008274:	f845 bb04 	str.w	fp, [r5], #4
 8008278:	eba5 050a 	sub.w	r5, r5, sl
 800827c:	10ad      	asrs	r5, r5, #2
 800827e:	6125      	str	r5, [r4, #16]
 8008280:	4658      	mov	r0, fp
 8008282:	f7fe f84b 	bl	800631c <__hi0bits>
 8008286:	016d      	lsls	r5, r5, #5
 8008288:	f8d8 6000 	ldr.w	r6, [r8]
 800828c:	1a2d      	subs	r5, r5, r0
 800828e:	42b5      	cmp	r5, r6
 8008290:	dd54      	ble.n	800833c <__gethex+0x228>
 8008292:	1bad      	subs	r5, r5, r6
 8008294:	4629      	mov	r1, r5
 8008296:	4620      	mov	r0, r4
 8008298:	f7fe fbdf 	bl	8006a5a <__any_on>
 800829c:	4681      	mov	r9, r0
 800829e:	b178      	cbz	r0, 80082c0 <__gethex+0x1ac>
 80082a0:	1e6b      	subs	r3, r5, #1
 80082a2:	1159      	asrs	r1, r3, #5
 80082a4:	f003 021f 	and.w	r2, r3, #31
 80082a8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80082ac:	f04f 0901 	mov.w	r9, #1
 80082b0:	fa09 f202 	lsl.w	r2, r9, r2
 80082b4:	420a      	tst	r2, r1
 80082b6:	d003      	beq.n	80082c0 <__gethex+0x1ac>
 80082b8:	454b      	cmp	r3, r9
 80082ba:	dc36      	bgt.n	800832a <__gethex+0x216>
 80082bc:	f04f 0902 	mov.w	r9, #2
 80082c0:	4629      	mov	r1, r5
 80082c2:	4620      	mov	r0, r4
 80082c4:	f7ff febe 	bl	8008044 <rshift>
 80082c8:	442f      	add	r7, r5
 80082ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80082ce:	42bb      	cmp	r3, r7
 80082d0:	da42      	bge.n	8008358 <__gethex+0x244>
 80082d2:	9801      	ldr	r0, [sp, #4]
 80082d4:	4621      	mov	r1, r4
 80082d6:	f7fd ff6f 	bl	80061b8 <_Bfree>
 80082da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082dc:	2300      	movs	r3, #0
 80082de:	6013      	str	r3, [r2, #0]
 80082e0:	25a3      	movs	r5, #163	@ 0xa3
 80082e2:	e793      	b.n	800820c <__gethex+0xf8>
 80082e4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80082e8:	2a2e      	cmp	r2, #46	@ 0x2e
 80082ea:	d012      	beq.n	8008312 <__gethex+0x1fe>
 80082ec:	2b20      	cmp	r3, #32
 80082ee:	d104      	bne.n	80082fa <__gethex+0x1e6>
 80082f0:	f845 bb04 	str.w	fp, [r5], #4
 80082f4:	f04f 0b00 	mov.w	fp, #0
 80082f8:	465b      	mov	r3, fp
 80082fa:	7830      	ldrb	r0, [r6, #0]
 80082fc:	9303      	str	r3, [sp, #12]
 80082fe:	f7ff fef3 	bl	80080e8 <__hexdig_fun>
 8008302:	9b03      	ldr	r3, [sp, #12]
 8008304:	f000 000f 	and.w	r0, r0, #15
 8008308:	4098      	lsls	r0, r3
 800830a:	ea4b 0b00 	orr.w	fp, fp, r0
 800830e:	3304      	adds	r3, #4
 8008310:	e7ae      	b.n	8008270 <__gethex+0x15c>
 8008312:	45b1      	cmp	r9, r6
 8008314:	d8ea      	bhi.n	80082ec <__gethex+0x1d8>
 8008316:	492b      	ldr	r1, [pc, #172]	@ (80083c4 <__gethex+0x2b0>)
 8008318:	9303      	str	r3, [sp, #12]
 800831a:	2201      	movs	r2, #1
 800831c:	4630      	mov	r0, r6
 800831e:	f7ff fe03 	bl	8007f28 <strncmp>
 8008322:	9b03      	ldr	r3, [sp, #12]
 8008324:	2800      	cmp	r0, #0
 8008326:	d1e1      	bne.n	80082ec <__gethex+0x1d8>
 8008328:	e7a2      	b.n	8008270 <__gethex+0x15c>
 800832a:	1ea9      	subs	r1, r5, #2
 800832c:	4620      	mov	r0, r4
 800832e:	f7fe fb94 	bl	8006a5a <__any_on>
 8008332:	2800      	cmp	r0, #0
 8008334:	d0c2      	beq.n	80082bc <__gethex+0x1a8>
 8008336:	f04f 0903 	mov.w	r9, #3
 800833a:	e7c1      	b.n	80082c0 <__gethex+0x1ac>
 800833c:	da09      	bge.n	8008352 <__gethex+0x23e>
 800833e:	1b75      	subs	r5, r6, r5
 8008340:	4621      	mov	r1, r4
 8008342:	9801      	ldr	r0, [sp, #4]
 8008344:	462a      	mov	r2, r5
 8008346:	f7fe f94f 	bl	80065e8 <__lshift>
 800834a:	1b7f      	subs	r7, r7, r5
 800834c:	4604      	mov	r4, r0
 800834e:	f100 0a14 	add.w	sl, r0, #20
 8008352:	f04f 0900 	mov.w	r9, #0
 8008356:	e7b8      	b.n	80082ca <__gethex+0x1b6>
 8008358:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800835c:	42bd      	cmp	r5, r7
 800835e:	dd6f      	ble.n	8008440 <__gethex+0x32c>
 8008360:	1bed      	subs	r5, r5, r7
 8008362:	42ae      	cmp	r6, r5
 8008364:	dc34      	bgt.n	80083d0 <__gethex+0x2bc>
 8008366:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800836a:	2b02      	cmp	r3, #2
 800836c:	d022      	beq.n	80083b4 <__gethex+0x2a0>
 800836e:	2b03      	cmp	r3, #3
 8008370:	d024      	beq.n	80083bc <__gethex+0x2a8>
 8008372:	2b01      	cmp	r3, #1
 8008374:	d115      	bne.n	80083a2 <__gethex+0x28e>
 8008376:	42ae      	cmp	r6, r5
 8008378:	d113      	bne.n	80083a2 <__gethex+0x28e>
 800837a:	2e01      	cmp	r6, #1
 800837c:	d10b      	bne.n	8008396 <__gethex+0x282>
 800837e:	9a02      	ldr	r2, [sp, #8]
 8008380:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008384:	6013      	str	r3, [r2, #0]
 8008386:	2301      	movs	r3, #1
 8008388:	6123      	str	r3, [r4, #16]
 800838a:	f8ca 3000 	str.w	r3, [sl]
 800838e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008390:	2562      	movs	r5, #98	@ 0x62
 8008392:	601c      	str	r4, [r3, #0]
 8008394:	e73a      	b.n	800820c <__gethex+0xf8>
 8008396:	1e71      	subs	r1, r6, #1
 8008398:	4620      	mov	r0, r4
 800839a:	f7fe fb5e 	bl	8006a5a <__any_on>
 800839e:	2800      	cmp	r0, #0
 80083a0:	d1ed      	bne.n	800837e <__gethex+0x26a>
 80083a2:	9801      	ldr	r0, [sp, #4]
 80083a4:	4621      	mov	r1, r4
 80083a6:	f7fd ff07 	bl	80061b8 <_Bfree>
 80083aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083ac:	2300      	movs	r3, #0
 80083ae:	6013      	str	r3, [r2, #0]
 80083b0:	2550      	movs	r5, #80	@ 0x50
 80083b2:	e72b      	b.n	800820c <__gethex+0xf8>
 80083b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1f3      	bne.n	80083a2 <__gethex+0x28e>
 80083ba:	e7e0      	b.n	800837e <__gethex+0x26a>
 80083bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1dd      	bne.n	800837e <__gethex+0x26a>
 80083c2:	e7ee      	b.n	80083a2 <__gethex+0x28e>
 80083c4:	08009248 	.word	0x08009248
 80083c8:	080090dd 	.word	0x080090dd
 80083cc:	080093f6 	.word	0x080093f6
 80083d0:	1e6f      	subs	r7, r5, #1
 80083d2:	f1b9 0f00 	cmp.w	r9, #0
 80083d6:	d130      	bne.n	800843a <__gethex+0x326>
 80083d8:	b127      	cbz	r7, 80083e4 <__gethex+0x2d0>
 80083da:	4639      	mov	r1, r7
 80083dc:	4620      	mov	r0, r4
 80083de:	f7fe fb3c 	bl	8006a5a <__any_on>
 80083e2:	4681      	mov	r9, r0
 80083e4:	117a      	asrs	r2, r7, #5
 80083e6:	2301      	movs	r3, #1
 80083e8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80083ec:	f007 071f 	and.w	r7, r7, #31
 80083f0:	40bb      	lsls	r3, r7
 80083f2:	4213      	tst	r3, r2
 80083f4:	4629      	mov	r1, r5
 80083f6:	4620      	mov	r0, r4
 80083f8:	bf18      	it	ne
 80083fa:	f049 0902 	orrne.w	r9, r9, #2
 80083fe:	f7ff fe21 	bl	8008044 <rshift>
 8008402:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008406:	1b76      	subs	r6, r6, r5
 8008408:	2502      	movs	r5, #2
 800840a:	f1b9 0f00 	cmp.w	r9, #0
 800840e:	d047      	beq.n	80084a0 <__gethex+0x38c>
 8008410:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008414:	2b02      	cmp	r3, #2
 8008416:	d015      	beq.n	8008444 <__gethex+0x330>
 8008418:	2b03      	cmp	r3, #3
 800841a:	d017      	beq.n	800844c <__gethex+0x338>
 800841c:	2b01      	cmp	r3, #1
 800841e:	d109      	bne.n	8008434 <__gethex+0x320>
 8008420:	f019 0f02 	tst.w	r9, #2
 8008424:	d006      	beq.n	8008434 <__gethex+0x320>
 8008426:	f8da 3000 	ldr.w	r3, [sl]
 800842a:	ea49 0903 	orr.w	r9, r9, r3
 800842e:	f019 0f01 	tst.w	r9, #1
 8008432:	d10e      	bne.n	8008452 <__gethex+0x33e>
 8008434:	f045 0510 	orr.w	r5, r5, #16
 8008438:	e032      	b.n	80084a0 <__gethex+0x38c>
 800843a:	f04f 0901 	mov.w	r9, #1
 800843e:	e7d1      	b.n	80083e4 <__gethex+0x2d0>
 8008440:	2501      	movs	r5, #1
 8008442:	e7e2      	b.n	800840a <__gethex+0x2f6>
 8008444:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008446:	f1c3 0301 	rsb	r3, r3, #1
 800844a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800844c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800844e:	2b00      	cmp	r3, #0
 8008450:	d0f0      	beq.n	8008434 <__gethex+0x320>
 8008452:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008456:	f104 0314 	add.w	r3, r4, #20
 800845a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800845e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008462:	f04f 0c00 	mov.w	ip, #0
 8008466:	4618      	mov	r0, r3
 8008468:	f853 2b04 	ldr.w	r2, [r3], #4
 800846c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008470:	d01b      	beq.n	80084aa <__gethex+0x396>
 8008472:	3201      	adds	r2, #1
 8008474:	6002      	str	r2, [r0, #0]
 8008476:	2d02      	cmp	r5, #2
 8008478:	f104 0314 	add.w	r3, r4, #20
 800847c:	d13c      	bne.n	80084f8 <__gethex+0x3e4>
 800847e:	f8d8 2000 	ldr.w	r2, [r8]
 8008482:	3a01      	subs	r2, #1
 8008484:	42b2      	cmp	r2, r6
 8008486:	d109      	bne.n	800849c <__gethex+0x388>
 8008488:	1171      	asrs	r1, r6, #5
 800848a:	2201      	movs	r2, #1
 800848c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008490:	f006 061f 	and.w	r6, r6, #31
 8008494:	fa02 f606 	lsl.w	r6, r2, r6
 8008498:	421e      	tst	r6, r3
 800849a:	d13a      	bne.n	8008512 <__gethex+0x3fe>
 800849c:	f045 0520 	orr.w	r5, r5, #32
 80084a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084a2:	601c      	str	r4, [r3, #0]
 80084a4:	9b02      	ldr	r3, [sp, #8]
 80084a6:	601f      	str	r7, [r3, #0]
 80084a8:	e6b0      	b.n	800820c <__gethex+0xf8>
 80084aa:	4299      	cmp	r1, r3
 80084ac:	f843 cc04 	str.w	ip, [r3, #-4]
 80084b0:	d8d9      	bhi.n	8008466 <__gethex+0x352>
 80084b2:	68a3      	ldr	r3, [r4, #8]
 80084b4:	459b      	cmp	fp, r3
 80084b6:	db17      	blt.n	80084e8 <__gethex+0x3d4>
 80084b8:	6861      	ldr	r1, [r4, #4]
 80084ba:	9801      	ldr	r0, [sp, #4]
 80084bc:	3101      	adds	r1, #1
 80084be:	f7fd fe3b 	bl	8006138 <_Balloc>
 80084c2:	4681      	mov	r9, r0
 80084c4:	b918      	cbnz	r0, 80084ce <__gethex+0x3ba>
 80084c6:	4b1a      	ldr	r3, [pc, #104]	@ (8008530 <__gethex+0x41c>)
 80084c8:	4602      	mov	r2, r0
 80084ca:	2184      	movs	r1, #132	@ 0x84
 80084cc:	e6c5      	b.n	800825a <__gethex+0x146>
 80084ce:	6922      	ldr	r2, [r4, #16]
 80084d0:	3202      	adds	r2, #2
 80084d2:	f104 010c 	add.w	r1, r4, #12
 80084d6:	0092      	lsls	r2, r2, #2
 80084d8:	300c      	adds	r0, #12
 80084da:	f7ff fd69 	bl	8007fb0 <memcpy>
 80084de:	4621      	mov	r1, r4
 80084e0:	9801      	ldr	r0, [sp, #4]
 80084e2:	f7fd fe69 	bl	80061b8 <_Bfree>
 80084e6:	464c      	mov	r4, r9
 80084e8:	6923      	ldr	r3, [r4, #16]
 80084ea:	1c5a      	adds	r2, r3, #1
 80084ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80084f0:	6122      	str	r2, [r4, #16]
 80084f2:	2201      	movs	r2, #1
 80084f4:	615a      	str	r2, [r3, #20]
 80084f6:	e7be      	b.n	8008476 <__gethex+0x362>
 80084f8:	6922      	ldr	r2, [r4, #16]
 80084fa:	455a      	cmp	r2, fp
 80084fc:	dd0b      	ble.n	8008516 <__gethex+0x402>
 80084fe:	2101      	movs	r1, #1
 8008500:	4620      	mov	r0, r4
 8008502:	f7ff fd9f 	bl	8008044 <rshift>
 8008506:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800850a:	3701      	adds	r7, #1
 800850c:	42bb      	cmp	r3, r7
 800850e:	f6ff aee0 	blt.w	80082d2 <__gethex+0x1be>
 8008512:	2501      	movs	r5, #1
 8008514:	e7c2      	b.n	800849c <__gethex+0x388>
 8008516:	f016 061f 	ands.w	r6, r6, #31
 800851a:	d0fa      	beq.n	8008512 <__gethex+0x3fe>
 800851c:	4453      	add	r3, sl
 800851e:	f1c6 0620 	rsb	r6, r6, #32
 8008522:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008526:	f7fd fef9 	bl	800631c <__hi0bits>
 800852a:	42b0      	cmp	r0, r6
 800852c:	dbe7      	blt.n	80084fe <__gethex+0x3ea>
 800852e:	e7f0      	b.n	8008512 <__gethex+0x3fe>
 8008530:	080090dd 	.word	0x080090dd

08008534 <L_shift>:
 8008534:	f1c2 0208 	rsb	r2, r2, #8
 8008538:	0092      	lsls	r2, r2, #2
 800853a:	b570      	push	{r4, r5, r6, lr}
 800853c:	f1c2 0620 	rsb	r6, r2, #32
 8008540:	6843      	ldr	r3, [r0, #4]
 8008542:	6804      	ldr	r4, [r0, #0]
 8008544:	fa03 f506 	lsl.w	r5, r3, r6
 8008548:	432c      	orrs	r4, r5
 800854a:	40d3      	lsrs	r3, r2
 800854c:	6004      	str	r4, [r0, #0]
 800854e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008552:	4288      	cmp	r0, r1
 8008554:	d3f4      	bcc.n	8008540 <L_shift+0xc>
 8008556:	bd70      	pop	{r4, r5, r6, pc}

08008558 <__match>:
 8008558:	b530      	push	{r4, r5, lr}
 800855a:	6803      	ldr	r3, [r0, #0]
 800855c:	3301      	adds	r3, #1
 800855e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008562:	b914      	cbnz	r4, 800856a <__match+0x12>
 8008564:	6003      	str	r3, [r0, #0]
 8008566:	2001      	movs	r0, #1
 8008568:	bd30      	pop	{r4, r5, pc}
 800856a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800856e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008572:	2d19      	cmp	r5, #25
 8008574:	bf98      	it	ls
 8008576:	3220      	addls	r2, #32
 8008578:	42a2      	cmp	r2, r4
 800857a:	d0f0      	beq.n	800855e <__match+0x6>
 800857c:	2000      	movs	r0, #0
 800857e:	e7f3      	b.n	8008568 <__match+0x10>

08008580 <__hexnan>:
 8008580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008584:	680b      	ldr	r3, [r1, #0]
 8008586:	6801      	ldr	r1, [r0, #0]
 8008588:	115e      	asrs	r6, r3, #5
 800858a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800858e:	f013 031f 	ands.w	r3, r3, #31
 8008592:	b087      	sub	sp, #28
 8008594:	bf18      	it	ne
 8008596:	3604      	addne	r6, #4
 8008598:	2500      	movs	r5, #0
 800859a:	1f37      	subs	r7, r6, #4
 800859c:	4682      	mov	sl, r0
 800859e:	4690      	mov	r8, r2
 80085a0:	9301      	str	r3, [sp, #4]
 80085a2:	f846 5c04 	str.w	r5, [r6, #-4]
 80085a6:	46b9      	mov	r9, r7
 80085a8:	463c      	mov	r4, r7
 80085aa:	9502      	str	r5, [sp, #8]
 80085ac:	46ab      	mov	fp, r5
 80085ae:	784a      	ldrb	r2, [r1, #1]
 80085b0:	1c4b      	adds	r3, r1, #1
 80085b2:	9303      	str	r3, [sp, #12]
 80085b4:	b342      	cbz	r2, 8008608 <__hexnan+0x88>
 80085b6:	4610      	mov	r0, r2
 80085b8:	9105      	str	r1, [sp, #20]
 80085ba:	9204      	str	r2, [sp, #16]
 80085bc:	f7ff fd94 	bl	80080e8 <__hexdig_fun>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	d151      	bne.n	8008668 <__hexnan+0xe8>
 80085c4:	9a04      	ldr	r2, [sp, #16]
 80085c6:	9905      	ldr	r1, [sp, #20]
 80085c8:	2a20      	cmp	r2, #32
 80085ca:	d818      	bhi.n	80085fe <__hexnan+0x7e>
 80085cc:	9b02      	ldr	r3, [sp, #8]
 80085ce:	459b      	cmp	fp, r3
 80085d0:	dd13      	ble.n	80085fa <__hexnan+0x7a>
 80085d2:	454c      	cmp	r4, r9
 80085d4:	d206      	bcs.n	80085e4 <__hexnan+0x64>
 80085d6:	2d07      	cmp	r5, #7
 80085d8:	dc04      	bgt.n	80085e4 <__hexnan+0x64>
 80085da:	462a      	mov	r2, r5
 80085dc:	4649      	mov	r1, r9
 80085de:	4620      	mov	r0, r4
 80085e0:	f7ff ffa8 	bl	8008534 <L_shift>
 80085e4:	4544      	cmp	r4, r8
 80085e6:	d952      	bls.n	800868e <__hexnan+0x10e>
 80085e8:	2300      	movs	r3, #0
 80085ea:	f1a4 0904 	sub.w	r9, r4, #4
 80085ee:	f844 3c04 	str.w	r3, [r4, #-4]
 80085f2:	f8cd b008 	str.w	fp, [sp, #8]
 80085f6:	464c      	mov	r4, r9
 80085f8:	461d      	mov	r5, r3
 80085fa:	9903      	ldr	r1, [sp, #12]
 80085fc:	e7d7      	b.n	80085ae <__hexnan+0x2e>
 80085fe:	2a29      	cmp	r2, #41	@ 0x29
 8008600:	d157      	bne.n	80086b2 <__hexnan+0x132>
 8008602:	3102      	adds	r1, #2
 8008604:	f8ca 1000 	str.w	r1, [sl]
 8008608:	f1bb 0f00 	cmp.w	fp, #0
 800860c:	d051      	beq.n	80086b2 <__hexnan+0x132>
 800860e:	454c      	cmp	r4, r9
 8008610:	d206      	bcs.n	8008620 <__hexnan+0xa0>
 8008612:	2d07      	cmp	r5, #7
 8008614:	dc04      	bgt.n	8008620 <__hexnan+0xa0>
 8008616:	462a      	mov	r2, r5
 8008618:	4649      	mov	r1, r9
 800861a:	4620      	mov	r0, r4
 800861c:	f7ff ff8a 	bl	8008534 <L_shift>
 8008620:	4544      	cmp	r4, r8
 8008622:	d936      	bls.n	8008692 <__hexnan+0x112>
 8008624:	f1a8 0204 	sub.w	r2, r8, #4
 8008628:	4623      	mov	r3, r4
 800862a:	f853 1b04 	ldr.w	r1, [r3], #4
 800862e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008632:	429f      	cmp	r7, r3
 8008634:	d2f9      	bcs.n	800862a <__hexnan+0xaa>
 8008636:	1b3b      	subs	r3, r7, r4
 8008638:	f023 0303 	bic.w	r3, r3, #3
 800863c:	3304      	adds	r3, #4
 800863e:	3401      	adds	r4, #1
 8008640:	3e03      	subs	r6, #3
 8008642:	42b4      	cmp	r4, r6
 8008644:	bf88      	it	hi
 8008646:	2304      	movhi	r3, #4
 8008648:	4443      	add	r3, r8
 800864a:	2200      	movs	r2, #0
 800864c:	f843 2b04 	str.w	r2, [r3], #4
 8008650:	429f      	cmp	r7, r3
 8008652:	d2fb      	bcs.n	800864c <__hexnan+0xcc>
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	b91b      	cbnz	r3, 8008660 <__hexnan+0xe0>
 8008658:	4547      	cmp	r7, r8
 800865a:	d128      	bne.n	80086ae <__hexnan+0x12e>
 800865c:	2301      	movs	r3, #1
 800865e:	603b      	str	r3, [r7, #0]
 8008660:	2005      	movs	r0, #5
 8008662:	b007      	add	sp, #28
 8008664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008668:	3501      	adds	r5, #1
 800866a:	2d08      	cmp	r5, #8
 800866c:	f10b 0b01 	add.w	fp, fp, #1
 8008670:	dd06      	ble.n	8008680 <__hexnan+0x100>
 8008672:	4544      	cmp	r4, r8
 8008674:	d9c1      	bls.n	80085fa <__hexnan+0x7a>
 8008676:	2300      	movs	r3, #0
 8008678:	f844 3c04 	str.w	r3, [r4, #-4]
 800867c:	2501      	movs	r5, #1
 800867e:	3c04      	subs	r4, #4
 8008680:	6822      	ldr	r2, [r4, #0]
 8008682:	f000 000f 	and.w	r0, r0, #15
 8008686:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800868a:	6020      	str	r0, [r4, #0]
 800868c:	e7b5      	b.n	80085fa <__hexnan+0x7a>
 800868e:	2508      	movs	r5, #8
 8008690:	e7b3      	b.n	80085fa <__hexnan+0x7a>
 8008692:	9b01      	ldr	r3, [sp, #4]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d0dd      	beq.n	8008654 <__hexnan+0xd4>
 8008698:	f1c3 0320 	rsb	r3, r3, #32
 800869c:	f04f 32ff 	mov.w	r2, #4294967295
 80086a0:	40da      	lsrs	r2, r3
 80086a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80086a6:	4013      	ands	r3, r2
 80086a8:	f846 3c04 	str.w	r3, [r6, #-4]
 80086ac:	e7d2      	b.n	8008654 <__hexnan+0xd4>
 80086ae:	3f04      	subs	r7, #4
 80086b0:	e7d0      	b.n	8008654 <__hexnan+0xd4>
 80086b2:	2004      	movs	r0, #4
 80086b4:	e7d5      	b.n	8008662 <__hexnan+0xe2>

080086b6 <__ascii_mbtowc>:
 80086b6:	b082      	sub	sp, #8
 80086b8:	b901      	cbnz	r1, 80086bc <__ascii_mbtowc+0x6>
 80086ba:	a901      	add	r1, sp, #4
 80086bc:	b142      	cbz	r2, 80086d0 <__ascii_mbtowc+0x1a>
 80086be:	b14b      	cbz	r3, 80086d4 <__ascii_mbtowc+0x1e>
 80086c0:	7813      	ldrb	r3, [r2, #0]
 80086c2:	600b      	str	r3, [r1, #0]
 80086c4:	7812      	ldrb	r2, [r2, #0]
 80086c6:	1e10      	subs	r0, r2, #0
 80086c8:	bf18      	it	ne
 80086ca:	2001      	movne	r0, #1
 80086cc:	b002      	add	sp, #8
 80086ce:	4770      	bx	lr
 80086d0:	4610      	mov	r0, r2
 80086d2:	e7fb      	b.n	80086cc <__ascii_mbtowc+0x16>
 80086d4:	f06f 0001 	mvn.w	r0, #1
 80086d8:	e7f8      	b.n	80086cc <__ascii_mbtowc+0x16>

080086da <_realloc_r>:
 80086da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086de:	4680      	mov	r8, r0
 80086e0:	4615      	mov	r5, r2
 80086e2:	460c      	mov	r4, r1
 80086e4:	b921      	cbnz	r1, 80086f0 <_realloc_r+0x16>
 80086e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086ea:	4611      	mov	r1, r2
 80086ec:	f7fd bc98 	b.w	8006020 <_malloc_r>
 80086f0:	b92a      	cbnz	r2, 80086fe <_realloc_r+0x24>
 80086f2:	f7fd fc21 	bl	8005f38 <_free_r>
 80086f6:	2400      	movs	r4, #0
 80086f8:	4620      	mov	r0, r4
 80086fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086fe:	f000 f840 	bl	8008782 <_malloc_usable_size_r>
 8008702:	4285      	cmp	r5, r0
 8008704:	4606      	mov	r6, r0
 8008706:	d802      	bhi.n	800870e <_realloc_r+0x34>
 8008708:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800870c:	d8f4      	bhi.n	80086f8 <_realloc_r+0x1e>
 800870e:	4629      	mov	r1, r5
 8008710:	4640      	mov	r0, r8
 8008712:	f7fd fc85 	bl	8006020 <_malloc_r>
 8008716:	4607      	mov	r7, r0
 8008718:	2800      	cmp	r0, #0
 800871a:	d0ec      	beq.n	80086f6 <_realloc_r+0x1c>
 800871c:	42b5      	cmp	r5, r6
 800871e:	462a      	mov	r2, r5
 8008720:	4621      	mov	r1, r4
 8008722:	bf28      	it	cs
 8008724:	4632      	movcs	r2, r6
 8008726:	f7ff fc43 	bl	8007fb0 <memcpy>
 800872a:	4621      	mov	r1, r4
 800872c:	4640      	mov	r0, r8
 800872e:	f7fd fc03 	bl	8005f38 <_free_r>
 8008732:	463c      	mov	r4, r7
 8008734:	e7e0      	b.n	80086f8 <_realloc_r+0x1e>

08008736 <__ascii_wctomb>:
 8008736:	4603      	mov	r3, r0
 8008738:	4608      	mov	r0, r1
 800873a:	b141      	cbz	r1, 800874e <__ascii_wctomb+0x18>
 800873c:	2aff      	cmp	r2, #255	@ 0xff
 800873e:	d904      	bls.n	800874a <__ascii_wctomb+0x14>
 8008740:	228a      	movs	r2, #138	@ 0x8a
 8008742:	601a      	str	r2, [r3, #0]
 8008744:	f04f 30ff 	mov.w	r0, #4294967295
 8008748:	4770      	bx	lr
 800874a:	700a      	strb	r2, [r1, #0]
 800874c:	2001      	movs	r0, #1
 800874e:	4770      	bx	lr

08008750 <fiprintf>:
 8008750:	b40e      	push	{r1, r2, r3}
 8008752:	b503      	push	{r0, r1, lr}
 8008754:	4601      	mov	r1, r0
 8008756:	ab03      	add	r3, sp, #12
 8008758:	4805      	ldr	r0, [pc, #20]	@ (8008770 <fiprintf+0x20>)
 800875a:	f853 2b04 	ldr.w	r2, [r3], #4
 800875e:	6800      	ldr	r0, [r0, #0]
 8008760:	9301      	str	r3, [sp, #4]
 8008762:	f7ff f9a1 	bl	8007aa8 <_vfiprintf_r>
 8008766:	b002      	add	sp, #8
 8008768:	f85d eb04 	ldr.w	lr, [sp], #4
 800876c:	b003      	add	sp, #12
 800876e:	4770      	bx	lr
 8008770:	20000018 	.word	0x20000018

08008774 <abort>:
 8008774:	b508      	push	{r3, lr}
 8008776:	2006      	movs	r0, #6
 8008778:	f000 f834 	bl	80087e4 <raise>
 800877c:	2001      	movs	r0, #1
 800877e:	f7f8 fec7 	bl	8001510 <_exit>

08008782 <_malloc_usable_size_r>:
 8008782:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008786:	1f18      	subs	r0, r3, #4
 8008788:	2b00      	cmp	r3, #0
 800878a:	bfbc      	itt	lt
 800878c:	580b      	ldrlt	r3, [r1, r0]
 800878e:	18c0      	addlt	r0, r0, r3
 8008790:	4770      	bx	lr

08008792 <_raise_r>:
 8008792:	291f      	cmp	r1, #31
 8008794:	b538      	push	{r3, r4, r5, lr}
 8008796:	4605      	mov	r5, r0
 8008798:	460c      	mov	r4, r1
 800879a:	d904      	bls.n	80087a6 <_raise_r+0x14>
 800879c:	2316      	movs	r3, #22
 800879e:	6003      	str	r3, [r0, #0]
 80087a0:	f04f 30ff 	mov.w	r0, #4294967295
 80087a4:	bd38      	pop	{r3, r4, r5, pc}
 80087a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80087a8:	b112      	cbz	r2, 80087b0 <_raise_r+0x1e>
 80087aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087ae:	b94b      	cbnz	r3, 80087c4 <_raise_r+0x32>
 80087b0:	4628      	mov	r0, r5
 80087b2:	f000 f831 	bl	8008818 <_getpid_r>
 80087b6:	4622      	mov	r2, r4
 80087b8:	4601      	mov	r1, r0
 80087ba:	4628      	mov	r0, r5
 80087bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087c0:	f000 b818 	b.w	80087f4 <_kill_r>
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d00a      	beq.n	80087de <_raise_r+0x4c>
 80087c8:	1c59      	adds	r1, r3, #1
 80087ca:	d103      	bne.n	80087d4 <_raise_r+0x42>
 80087cc:	2316      	movs	r3, #22
 80087ce:	6003      	str	r3, [r0, #0]
 80087d0:	2001      	movs	r0, #1
 80087d2:	e7e7      	b.n	80087a4 <_raise_r+0x12>
 80087d4:	2100      	movs	r1, #0
 80087d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087da:	4620      	mov	r0, r4
 80087dc:	4798      	blx	r3
 80087de:	2000      	movs	r0, #0
 80087e0:	e7e0      	b.n	80087a4 <_raise_r+0x12>
	...

080087e4 <raise>:
 80087e4:	4b02      	ldr	r3, [pc, #8]	@ (80087f0 <raise+0xc>)
 80087e6:	4601      	mov	r1, r0
 80087e8:	6818      	ldr	r0, [r3, #0]
 80087ea:	f7ff bfd2 	b.w	8008792 <_raise_r>
 80087ee:	bf00      	nop
 80087f0:	20000018 	.word	0x20000018

080087f4 <_kill_r>:
 80087f4:	b538      	push	{r3, r4, r5, lr}
 80087f6:	4d07      	ldr	r5, [pc, #28]	@ (8008814 <_kill_r+0x20>)
 80087f8:	2300      	movs	r3, #0
 80087fa:	4604      	mov	r4, r0
 80087fc:	4608      	mov	r0, r1
 80087fe:	4611      	mov	r1, r2
 8008800:	602b      	str	r3, [r5, #0]
 8008802:	f7f8 fe75 	bl	80014f0 <_kill>
 8008806:	1c43      	adds	r3, r0, #1
 8008808:	d102      	bne.n	8008810 <_kill_r+0x1c>
 800880a:	682b      	ldr	r3, [r5, #0]
 800880c:	b103      	cbz	r3, 8008810 <_kill_r+0x1c>
 800880e:	6023      	str	r3, [r4, #0]
 8008810:	bd38      	pop	{r3, r4, r5, pc}
 8008812:	bf00      	nop
 8008814:	200003b0 	.word	0x200003b0

08008818 <_getpid_r>:
 8008818:	f7f8 be62 	b.w	80014e0 <_getpid>

0800881c <asin>:
 800881c:	b538      	push	{r3, r4, r5, lr}
 800881e:	ed2d 8b02 	vpush	{d8}
 8008822:	ec55 4b10 	vmov	r4, r5, d0
 8008826:	f000 f93b 	bl	8008aa0 <__ieee754_asin>
 800882a:	4622      	mov	r2, r4
 800882c:	462b      	mov	r3, r5
 800882e:	4620      	mov	r0, r4
 8008830:	4629      	mov	r1, r5
 8008832:	eeb0 8a40 	vmov.f32	s16, s0
 8008836:	eef0 8a60 	vmov.f32	s17, s1
 800883a:	f7f8 f977 	bl	8000b2c <__aeabi_dcmpun>
 800883e:	b9a8      	cbnz	r0, 800886c <asin+0x50>
 8008840:	ec45 4b10 	vmov	d0, r4, r5
 8008844:	f000 f84a 	bl	80088dc <fabs>
 8008848:	4b0c      	ldr	r3, [pc, #48]	@ (800887c <asin+0x60>)
 800884a:	ec51 0b10 	vmov	r0, r1, d0
 800884e:	2200      	movs	r2, #0
 8008850:	f7f8 f962 	bl	8000b18 <__aeabi_dcmpgt>
 8008854:	b150      	cbz	r0, 800886c <asin+0x50>
 8008856:	f7fc fced 	bl	8005234 <__errno>
 800885a:	ecbd 8b02 	vpop	{d8}
 800885e:	2321      	movs	r3, #33	@ 0x21
 8008860:	6003      	str	r3, [r0, #0]
 8008862:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008866:	4806      	ldr	r0, [pc, #24]	@ (8008880 <asin+0x64>)
 8008868:	f7ff bbb2 	b.w	8007fd0 <nan>
 800886c:	eeb0 0a48 	vmov.f32	s0, s16
 8008870:	eef0 0a68 	vmov.f32	s1, s17
 8008874:	ecbd 8b02 	vpop	{d8}
 8008878:	bd38      	pop	{r3, r4, r5, pc}
 800887a:	bf00      	nop
 800887c:	3ff00000 	.word	0x3ff00000
 8008880:	080093f5 	.word	0x080093f5

08008884 <sqrt>:
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	ed2d 8b02 	vpush	{d8}
 800888a:	ec55 4b10 	vmov	r4, r5, d0
 800888e:	f000 f82d 	bl	80088ec <__ieee754_sqrt>
 8008892:	4622      	mov	r2, r4
 8008894:	462b      	mov	r3, r5
 8008896:	4620      	mov	r0, r4
 8008898:	4629      	mov	r1, r5
 800889a:	eeb0 8a40 	vmov.f32	s16, s0
 800889e:	eef0 8a60 	vmov.f32	s17, s1
 80088a2:	f7f8 f943 	bl	8000b2c <__aeabi_dcmpun>
 80088a6:	b990      	cbnz	r0, 80088ce <sqrt+0x4a>
 80088a8:	2200      	movs	r2, #0
 80088aa:	2300      	movs	r3, #0
 80088ac:	4620      	mov	r0, r4
 80088ae:	4629      	mov	r1, r5
 80088b0:	f7f8 f914 	bl	8000adc <__aeabi_dcmplt>
 80088b4:	b158      	cbz	r0, 80088ce <sqrt+0x4a>
 80088b6:	f7fc fcbd 	bl	8005234 <__errno>
 80088ba:	2321      	movs	r3, #33	@ 0x21
 80088bc:	6003      	str	r3, [r0, #0]
 80088be:	2200      	movs	r2, #0
 80088c0:	2300      	movs	r3, #0
 80088c2:	4610      	mov	r0, r2
 80088c4:	4619      	mov	r1, r3
 80088c6:	f7f7 ffc1 	bl	800084c <__aeabi_ddiv>
 80088ca:	ec41 0b18 	vmov	d8, r0, r1
 80088ce:	eeb0 0a48 	vmov.f32	s0, s16
 80088d2:	eef0 0a68 	vmov.f32	s1, s17
 80088d6:	ecbd 8b02 	vpop	{d8}
 80088da:	bd38      	pop	{r3, r4, r5, pc}

080088dc <fabs>:
 80088dc:	ec51 0b10 	vmov	r0, r1, d0
 80088e0:	4602      	mov	r2, r0
 80088e2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80088e6:	ec43 2b10 	vmov	d0, r2, r3
 80088ea:	4770      	bx	lr

080088ec <__ieee754_sqrt>:
 80088ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088f0:	4a68      	ldr	r2, [pc, #416]	@ (8008a94 <__ieee754_sqrt+0x1a8>)
 80088f2:	ec55 4b10 	vmov	r4, r5, d0
 80088f6:	43aa      	bics	r2, r5
 80088f8:	462b      	mov	r3, r5
 80088fa:	4621      	mov	r1, r4
 80088fc:	d110      	bne.n	8008920 <__ieee754_sqrt+0x34>
 80088fe:	4622      	mov	r2, r4
 8008900:	4620      	mov	r0, r4
 8008902:	4629      	mov	r1, r5
 8008904:	f7f7 fe78 	bl	80005f8 <__aeabi_dmul>
 8008908:	4602      	mov	r2, r0
 800890a:	460b      	mov	r3, r1
 800890c:	4620      	mov	r0, r4
 800890e:	4629      	mov	r1, r5
 8008910:	f7f7 fcbc 	bl	800028c <__adddf3>
 8008914:	4604      	mov	r4, r0
 8008916:	460d      	mov	r5, r1
 8008918:	ec45 4b10 	vmov	d0, r4, r5
 800891c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008920:	2d00      	cmp	r5, #0
 8008922:	dc0e      	bgt.n	8008942 <__ieee754_sqrt+0x56>
 8008924:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8008928:	4322      	orrs	r2, r4
 800892a:	d0f5      	beq.n	8008918 <__ieee754_sqrt+0x2c>
 800892c:	b19d      	cbz	r5, 8008956 <__ieee754_sqrt+0x6a>
 800892e:	4622      	mov	r2, r4
 8008930:	4620      	mov	r0, r4
 8008932:	4629      	mov	r1, r5
 8008934:	f7f7 fca8 	bl	8000288 <__aeabi_dsub>
 8008938:	4602      	mov	r2, r0
 800893a:	460b      	mov	r3, r1
 800893c:	f7f7 ff86 	bl	800084c <__aeabi_ddiv>
 8008940:	e7e8      	b.n	8008914 <__ieee754_sqrt+0x28>
 8008942:	152a      	asrs	r2, r5, #20
 8008944:	d115      	bne.n	8008972 <__ieee754_sqrt+0x86>
 8008946:	2000      	movs	r0, #0
 8008948:	e009      	b.n	800895e <__ieee754_sqrt+0x72>
 800894a:	0acb      	lsrs	r3, r1, #11
 800894c:	3a15      	subs	r2, #21
 800894e:	0549      	lsls	r1, r1, #21
 8008950:	2b00      	cmp	r3, #0
 8008952:	d0fa      	beq.n	800894a <__ieee754_sqrt+0x5e>
 8008954:	e7f7      	b.n	8008946 <__ieee754_sqrt+0x5a>
 8008956:	462a      	mov	r2, r5
 8008958:	e7fa      	b.n	8008950 <__ieee754_sqrt+0x64>
 800895a:	005b      	lsls	r3, r3, #1
 800895c:	3001      	adds	r0, #1
 800895e:	02dc      	lsls	r4, r3, #11
 8008960:	d5fb      	bpl.n	800895a <__ieee754_sqrt+0x6e>
 8008962:	1e44      	subs	r4, r0, #1
 8008964:	1b12      	subs	r2, r2, r4
 8008966:	f1c0 0420 	rsb	r4, r0, #32
 800896a:	fa21 f404 	lsr.w	r4, r1, r4
 800896e:	4323      	orrs	r3, r4
 8008970:	4081      	lsls	r1, r0
 8008972:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008976:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800897a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800897e:	07d2      	lsls	r2, r2, #31
 8008980:	bf5c      	itt	pl
 8008982:	005b      	lslpl	r3, r3, #1
 8008984:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8008988:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800898c:	bf58      	it	pl
 800898e:	0049      	lslpl	r1, r1, #1
 8008990:	2600      	movs	r6, #0
 8008992:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8008996:	106d      	asrs	r5, r5, #1
 8008998:	0049      	lsls	r1, r1, #1
 800899a:	2016      	movs	r0, #22
 800899c:	4632      	mov	r2, r6
 800899e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80089a2:	1917      	adds	r7, r2, r4
 80089a4:	429f      	cmp	r7, r3
 80089a6:	bfde      	ittt	le
 80089a8:	193a      	addle	r2, r7, r4
 80089aa:	1bdb      	suble	r3, r3, r7
 80089ac:	1936      	addle	r6, r6, r4
 80089ae:	0fcf      	lsrs	r7, r1, #31
 80089b0:	3801      	subs	r0, #1
 80089b2:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80089b6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80089ba:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80089be:	d1f0      	bne.n	80089a2 <__ieee754_sqrt+0xb6>
 80089c0:	4604      	mov	r4, r0
 80089c2:	2720      	movs	r7, #32
 80089c4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80089c8:	429a      	cmp	r2, r3
 80089ca:	eb00 0e0c 	add.w	lr, r0, ip
 80089ce:	db02      	blt.n	80089d6 <__ieee754_sqrt+0xea>
 80089d0:	d113      	bne.n	80089fa <__ieee754_sqrt+0x10e>
 80089d2:	458e      	cmp	lr, r1
 80089d4:	d811      	bhi.n	80089fa <__ieee754_sqrt+0x10e>
 80089d6:	f1be 0f00 	cmp.w	lr, #0
 80089da:	eb0e 000c 	add.w	r0, lr, ip
 80089de:	da42      	bge.n	8008a66 <__ieee754_sqrt+0x17a>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	db40      	blt.n	8008a66 <__ieee754_sqrt+0x17a>
 80089e4:	f102 0801 	add.w	r8, r2, #1
 80089e8:	1a9b      	subs	r3, r3, r2
 80089ea:	458e      	cmp	lr, r1
 80089ec:	bf88      	it	hi
 80089ee:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80089f2:	eba1 010e 	sub.w	r1, r1, lr
 80089f6:	4464      	add	r4, ip
 80089f8:	4642      	mov	r2, r8
 80089fa:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80089fe:	3f01      	subs	r7, #1
 8008a00:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8008a04:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008a08:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8008a0c:	d1dc      	bne.n	80089c8 <__ieee754_sqrt+0xdc>
 8008a0e:	4319      	orrs	r1, r3
 8008a10:	d01b      	beq.n	8008a4a <__ieee754_sqrt+0x15e>
 8008a12:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8008a98 <__ieee754_sqrt+0x1ac>
 8008a16:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8008a9c <__ieee754_sqrt+0x1b0>
 8008a1a:	e9da 0100 	ldrd	r0, r1, [sl]
 8008a1e:	e9db 2300 	ldrd	r2, r3, [fp]
 8008a22:	f7f7 fc31 	bl	8000288 <__aeabi_dsub>
 8008a26:	e9da 8900 	ldrd	r8, r9, [sl]
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	4640      	mov	r0, r8
 8008a30:	4649      	mov	r1, r9
 8008a32:	f7f8 f85d 	bl	8000af0 <__aeabi_dcmple>
 8008a36:	b140      	cbz	r0, 8008a4a <__ieee754_sqrt+0x15e>
 8008a38:	f1b4 3fff 	cmp.w	r4, #4294967295
 8008a3c:	e9da 0100 	ldrd	r0, r1, [sl]
 8008a40:	e9db 2300 	ldrd	r2, r3, [fp]
 8008a44:	d111      	bne.n	8008a6a <__ieee754_sqrt+0x17e>
 8008a46:	3601      	adds	r6, #1
 8008a48:	463c      	mov	r4, r7
 8008a4a:	1072      	asrs	r2, r6, #1
 8008a4c:	0863      	lsrs	r3, r4, #1
 8008a4e:	07f1      	lsls	r1, r6, #31
 8008a50:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8008a54:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8008a58:	bf48      	it	mi
 8008a5a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8008a5e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8008a62:	4618      	mov	r0, r3
 8008a64:	e756      	b.n	8008914 <__ieee754_sqrt+0x28>
 8008a66:	4690      	mov	r8, r2
 8008a68:	e7be      	b.n	80089e8 <__ieee754_sqrt+0xfc>
 8008a6a:	f7f7 fc0f 	bl	800028c <__adddf3>
 8008a6e:	e9da 8900 	ldrd	r8, r9, [sl]
 8008a72:	4602      	mov	r2, r0
 8008a74:	460b      	mov	r3, r1
 8008a76:	4640      	mov	r0, r8
 8008a78:	4649      	mov	r1, r9
 8008a7a:	f7f8 f82f 	bl	8000adc <__aeabi_dcmplt>
 8008a7e:	b120      	cbz	r0, 8008a8a <__ieee754_sqrt+0x19e>
 8008a80:	1ca0      	adds	r0, r4, #2
 8008a82:	bf08      	it	eq
 8008a84:	3601      	addeq	r6, #1
 8008a86:	3402      	adds	r4, #2
 8008a88:	e7df      	b.n	8008a4a <__ieee754_sqrt+0x15e>
 8008a8a:	1c63      	adds	r3, r4, #1
 8008a8c:	f023 0401 	bic.w	r4, r3, #1
 8008a90:	e7db      	b.n	8008a4a <__ieee754_sqrt+0x15e>
 8008a92:	bf00      	nop
 8008a94:	7ff00000 	.word	0x7ff00000
 8008a98:	200001e0 	.word	0x200001e0
 8008a9c:	200001d8 	.word	0x200001d8

08008aa0 <__ieee754_asin>:
 8008aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa4:	ec55 4b10 	vmov	r4, r5, d0
 8008aa8:	4bc7      	ldr	r3, [pc, #796]	@ (8008dc8 <__ieee754_asin+0x328>)
 8008aaa:	b087      	sub	sp, #28
 8008aac:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8008ab0:	429e      	cmp	r6, r3
 8008ab2:	9501      	str	r5, [sp, #4]
 8008ab4:	d92d      	bls.n	8008b12 <__ieee754_asin+0x72>
 8008ab6:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8008aba:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8008abe:	4326      	orrs	r6, r4
 8008ac0:	d116      	bne.n	8008af0 <__ieee754_asin+0x50>
 8008ac2:	a3a7      	add	r3, pc, #668	@ (adr r3, 8008d60 <__ieee754_asin+0x2c0>)
 8008ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac8:	4620      	mov	r0, r4
 8008aca:	4629      	mov	r1, r5
 8008acc:	f7f7 fd94 	bl	80005f8 <__aeabi_dmul>
 8008ad0:	a3a5      	add	r3, pc, #660	@ (adr r3, 8008d68 <__ieee754_asin+0x2c8>)
 8008ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad6:	4606      	mov	r6, r0
 8008ad8:	460f      	mov	r7, r1
 8008ada:	4620      	mov	r0, r4
 8008adc:	4629      	mov	r1, r5
 8008ade:	f7f7 fd8b 	bl	80005f8 <__aeabi_dmul>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	460b      	mov	r3, r1
 8008ae6:	4630      	mov	r0, r6
 8008ae8:	4639      	mov	r1, r7
 8008aea:	f7f7 fbcf 	bl	800028c <__adddf3>
 8008aee:	e009      	b.n	8008b04 <__ieee754_asin+0x64>
 8008af0:	4622      	mov	r2, r4
 8008af2:	462b      	mov	r3, r5
 8008af4:	4620      	mov	r0, r4
 8008af6:	4629      	mov	r1, r5
 8008af8:	f7f7 fbc6 	bl	8000288 <__aeabi_dsub>
 8008afc:	4602      	mov	r2, r0
 8008afe:	460b      	mov	r3, r1
 8008b00:	f7f7 fea4 	bl	800084c <__aeabi_ddiv>
 8008b04:	4604      	mov	r4, r0
 8008b06:	460d      	mov	r5, r1
 8008b08:	ec45 4b10 	vmov	d0, r4, r5
 8008b0c:	b007      	add	sp, #28
 8008b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b12:	4bae      	ldr	r3, [pc, #696]	@ (8008dcc <__ieee754_asin+0x32c>)
 8008b14:	429e      	cmp	r6, r3
 8008b16:	d810      	bhi.n	8008b3a <__ieee754_asin+0x9a>
 8008b18:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8008b1c:	f080 80ad 	bcs.w	8008c7a <__ieee754_asin+0x1da>
 8008b20:	a393      	add	r3, pc, #588	@ (adr r3, 8008d70 <__ieee754_asin+0x2d0>)
 8008b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b26:	4620      	mov	r0, r4
 8008b28:	4629      	mov	r1, r5
 8008b2a:	f7f7 fbaf 	bl	800028c <__adddf3>
 8008b2e:	4ba8      	ldr	r3, [pc, #672]	@ (8008dd0 <__ieee754_asin+0x330>)
 8008b30:	2200      	movs	r2, #0
 8008b32:	f7f7 fff1 	bl	8000b18 <__aeabi_dcmpgt>
 8008b36:	2800      	cmp	r0, #0
 8008b38:	d1e6      	bne.n	8008b08 <__ieee754_asin+0x68>
 8008b3a:	ec45 4b10 	vmov	d0, r4, r5
 8008b3e:	f7ff fecd 	bl	80088dc <fabs>
 8008b42:	49a3      	ldr	r1, [pc, #652]	@ (8008dd0 <__ieee754_asin+0x330>)
 8008b44:	ec53 2b10 	vmov	r2, r3, d0
 8008b48:	2000      	movs	r0, #0
 8008b4a:	f7f7 fb9d 	bl	8000288 <__aeabi_dsub>
 8008b4e:	4ba1      	ldr	r3, [pc, #644]	@ (8008dd4 <__ieee754_asin+0x334>)
 8008b50:	2200      	movs	r2, #0
 8008b52:	f7f7 fd51 	bl	80005f8 <__aeabi_dmul>
 8008b56:	a388      	add	r3, pc, #544	@ (adr r3, 8008d78 <__ieee754_asin+0x2d8>)
 8008b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5c:	4604      	mov	r4, r0
 8008b5e:	460d      	mov	r5, r1
 8008b60:	f7f7 fd4a 	bl	80005f8 <__aeabi_dmul>
 8008b64:	a386      	add	r3, pc, #536	@ (adr r3, 8008d80 <__ieee754_asin+0x2e0>)
 8008b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6a:	f7f7 fb8f 	bl	800028c <__adddf3>
 8008b6e:	4622      	mov	r2, r4
 8008b70:	462b      	mov	r3, r5
 8008b72:	f7f7 fd41 	bl	80005f8 <__aeabi_dmul>
 8008b76:	a384      	add	r3, pc, #528	@ (adr r3, 8008d88 <__ieee754_asin+0x2e8>)
 8008b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b7c:	f7f7 fb84 	bl	8000288 <__aeabi_dsub>
 8008b80:	4622      	mov	r2, r4
 8008b82:	462b      	mov	r3, r5
 8008b84:	f7f7 fd38 	bl	80005f8 <__aeabi_dmul>
 8008b88:	a381      	add	r3, pc, #516	@ (adr r3, 8008d90 <__ieee754_asin+0x2f0>)
 8008b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b8e:	f7f7 fb7d 	bl	800028c <__adddf3>
 8008b92:	4622      	mov	r2, r4
 8008b94:	462b      	mov	r3, r5
 8008b96:	f7f7 fd2f 	bl	80005f8 <__aeabi_dmul>
 8008b9a:	a37f      	add	r3, pc, #508	@ (adr r3, 8008d98 <__ieee754_asin+0x2f8>)
 8008b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba0:	f7f7 fb72 	bl	8000288 <__aeabi_dsub>
 8008ba4:	4622      	mov	r2, r4
 8008ba6:	462b      	mov	r3, r5
 8008ba8:	f7f7 fd26 	bl	80005f8 <__aeabi_dmul>
 8008bac:	a37c      	add	r3, pc, #496	@ (adr r3, 8008da0 <__ieee754_asin+0x300>)
 8008bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb2:	f7f7 fb6b 	bl	800028c <__adddf3>
 8008bb6:	4622      	mov	r2, r4
 8008bb8:	462b      	mov	r3, r5
 8008bba:	f7f7 fd1d 	bl	80005f8 <__aeabi_dmul>
 8008bbe:	a37a      	add	r3, pc, #488	@ (adr r3, 8008da8 <__ieee754_asin+0x308>)
 8008bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bc8:	4620      	mov	r0, r4
 8008bca:	4629      	mov	r1, r5
 8008bcc:	f7f7 fd14 	bl	80005f8 <__aeabi_dmul>
 8008bd0:	a377      	add	r3, pc, #476	@ (adr r3, 8008db0 <__ieee754_asin+0x310>)
 8008bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd6:	f7f7 fb57 	bl	8000288 <__aeabi_dsub>
 8008bda:	4622      	mov	r2, r4
 8008bdc:	462b      	mov	r3, r5
 8008bde:	f7f7 fd0b 	bl	80005f8 <__aeabi_dmul>
 8008be2:	a375      	add	r3, pc, #468	@ (adr r3, 8008db8 <__ieee754_asin+0x318>)
 8008be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be8:	f7f7 fb50 	bl	800028c <__adddf3>
 8008bec:	4622      	mov	r2, r4
 8008bee:	462b      	mov	r3, r5
 8008bf0:	f7f7 fd02 	bl	80005f8 <__aeabi_dmul>
 8008bf4:	a372      	add	r3, pc, #456	@ (adr r3, 8008dc0 <__ieee754_asin+0x320>)
 8008bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfa:	f7f7 fb45 	bl	8000288 <__aeabi_dsub>
 8008bfe:	4622      	mov	r2, r4
 8008c00:	462b      	mov	r3, r5
 8008c02:	f7f7 fcf9 	bl	80005f8 <__aeabi_dmul>
 8008c06:	4b72      	ldr	r3, [pc, #456]	@ (8008dd0 <__ieee754_asin+0x330>)
 8008c08:	2200      	movs	r2, #0
 8008c0a:	f7f7 fb3f 	bl	800028c <__adddf3>
 8008c0e:	ec45 4b10 	vmov	d0, r4, r5
 8008c12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c16:	f7ff fe69 	bl	80088ec <__ieee754_sqrt>
 8008c1a:	4b6f      	ldr	r3, [pc, #444]	@ (8008dd8 <__ieee754_asin+0x338>)
 8008c1c:	429e      	cmp	r6, r3
 8008c1e:	ec5b ab10 	vmov	sl, fp, d0
 8008c22:	f240 80db 	bls.w	8008ddc <__ieee754_asin+0x33c>
 8008c26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c2e:	f7f7 fe0d 	bl	800084c <__aeabi_ddiv>
 8008c32:	4652      	mov	r2, sl
 8008c34:	465b      	mov	r3, fp
 8008c36:	f7f7 fcdf 	bl	80005f8 <__aeabi_dmul>
 8008c3a:	4652      	mov	r2, sl
 8008c3c:	465b      	mov	r3, fp
 8008c3e:	f7f7 fb25 	bl	800028c <__adddf3>
 8008c42:	4602      	mov	r2, r0
 8008c44:	460b      	mov	r3, r1
 8008c46:	f7f7 fb21 	bl	800028c <__adddf3>
 8008c4a:	a347      	add	r3, pc, #284	@ (adr r3, 8008d68 <__ieee754_asin+0x2c8>)
 8008c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c50:	f7f7 fb1a 	bl	8000288 <__aeabi_dsub>
 8008c54:	4602      	mov	r2, r0
 8008c56:	460b      	mov	r3, r1
 8008c58:	a141      	add	r1, pc, #260	@ (adr r1, 8008d60 <__ieee754_asin+0x2c0>)
 8008c5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c5e:	f7f7 fb13 	bl	8000288 <__aeabi_dsub>
 8008c62:	9b01      	ldr	r3, [sp, #4]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	bfdc      	itt	le
 8008c68:	4602      	movle	r2, r0
 8008c6a:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8008c6e:	4604      	mov	r4, r0
 8008c70:	460d      	mov	r5, r1
 8008c72:	bfdc      	itt	le
 8008c74:	4614      	movle	r4, r2
 8008c76:	461d      	movle	r5, r3
 8008c78:	e746      	b.n	8008b08 <__ieee754_asin+0x68>
 8008c7a:	4622      	mov	r2, r4
 8008c7c:	462b      	mov	r3, r5
 8008c7e:	4620      	mov	r0, r4
 8008c80:	4629      	mov	r1, r5
 8008c82:	f7f7 fcb9 	bl	80005f8 <__aeabi_dmul>
 8008c86:	a33c      	add	r3, pc, #240	@ (adr r3, 8008d78 <__ieee754_asin+0x2d8>)
 8008c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8c:	4606      	mov	r6, r0
 8008c8e:	460f      	mov	r7, r1
 8008c90:	f7f7 fcb2 	bl	80005f8 <__aeabi_dmul>
 8008c94:	a33a      	add	r3, pc, #232	@ (adr r3, 8008d80 <__ieee754_asin+0x2e0>)
 8008c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9a:	f7f7 faf7 	bl	800028c <__adddf3>
 8008c9e:	4632      	mov	r2, r6
 8008ca0:	463b      	mov	r3, r7
 8008ca2:	f7f7 fca9 	bl	80005f8 <__aeabi_dmul>
 8008ca6:	a338      	add	r3, pc, #224	@ (adr r3, 8008d88 <__ieee754_asin+0x2e8>)
 8008ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cac:	f7f7 faec 	bl	8000288 <__aeabi_dsub>
 8008cb0:	4632      	mov	r2, r6
 8008cb2:	463b      	mov	r3, r7
 8008cb4:	f7f7 fca0 	bl	80005f8 <__aeabi_dmul>
 8008cb8:	a335      	add	r3, pc, #212	@ (adr r3, 8008d90 <__ieee754_asin+0x2f0>)
 8008cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cbe:	f7f7 fae5 	bl	800028c <__adddf3>
 8008cc2:	4632      	mov	r2, r6
 8008cc4:	463b      	mov	r3, r7
 8008cc6:	f7f7 fc97 	bl	80005f8 <__aeabi_dmul>
 8008cca:	a333      	add	r3, pc, #204	@ (adr r3, 8008d98 <__ieee754_asin+0x2f8>)
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	f7f7 fada 	bl	8000288 <__aeabi_dsub>
 8008cd4:	4632      	mov	r2, r6
 8008cd6:	463b      	mov	r3, r7
 8008cd8:	f7f7 fc8e 	bl	80005f8 <__aeabi_dmul>
 8008cdc:	a330      	add	r3, pc, #192	@ (adr r3, 8008da0 <__ieee754_asin+0x300>)
 8008cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce2:	f7f7 fad3 	bl	800028c <__adddf3>
 8008ce6:	4632      	mov	r2, r6
 8008ce8:	463b      	mov	r3, r7
 8008cea:	f7f7 fc85 	bl	80005f8 <__aeabi_dmul>
 8008cee:	a32e      	add	r3, pc, #184	@ (adr r3, 8008da8 <__ieee754_asin+0x308>)
 8008cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf4:	4680      	mov	r8, r0
 8008cf6:	4689      	mov	r9, r1
 8008cf8:	4630      	mov	r0, r6
 8008cfa:	4639      	mov	r1, r7
 8008cfc:	f7f7 fc7c 	bl	80005f8 <__aeabi_dmul>
 8008d00:	a32b      	add	r3, pc, #172	@ (adr r3, 8008db0 <__ieee754_asin+0x310>)
 8008d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d06:	f7f7 fabf 	bl	8000288 <__aeabi_dsub>
 8008d0a:	4632      	mov	r2, r6
 8008d0c:	463b      	mov	r3, r7
 8008d0e:	f7f7 fc73 	bl	80005f8 <__aeabi_dmul>
 8008d12:	a329      	add	r3, pc, #164	@ (adr r3, 8008db8 <__ieee754_asin+0x318>)
 8008d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d18:	f7f7 fab8 	bl	800028c <__adddf3>
 8008d1c:	4632      	mov	r2, r6
 8008d1e:	463b      	mov	r3, r7
 8008d20:	f7f7 fc6a 	bl	80005f8 <__aeabi_dmul>
 8008d24:	a326      	add	r3, pc, #152	@ (adr r3, 8008dc0 <__ieee754_asin+0x320>)
 8008d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d2a:	f7f7 faad 	bl	8000288 <__aeabi_dsub>
 8008d2e:	4632      	mov	r2, r6
 8008d30:	463b      	mov	r3, r7
 8008d32:	f7f7 fc61 	bl	80005f8 <__aeabi_dmul>
 8008d36:	4b26      	ldr	r3, [pc, #152]	@ (8008dd0 <__ieee754_asin+0x330>)
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f7f7 faa7 	bl	800028c <__adddf3>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	460b      	mov	r3, r1
 8008d42:	4640      	mov	r0, r8
 8008d44:	4649      	mov	r1, r9
 8008d46:	f7f7 fd81 	bl	800084c <__aeabi_ddiv>
 8008d4a:	4622      	mov	r2, r4
 8008d4c:	462b      	mov	r3, r5
 8008d4e:	f7f7 fc53 	bl	80005f8 <__aeabi_dmul>
 8008d52:	4602      	mov	r2, r0
 8008d54:	460b      	mov	r3, r1
 8008d56:	4620      	mov	r0, r4
 8008d58:	4629      	mov	r1, r5
 8008d5a:	e6c6      	b.n	8008aea <__ieee754_asin+0x4a>
 8008d5c:	f3af 8000 	nop.w
 8008d60:	54442d18 	.word	0x54442d18
 8008d64:	3ff921fb 	.word	0x3ff921fb
 8008d68:	33145c07 	.word	0x33145c07
 8008d6c:	3c91a626 	.word	0x3c91a626
 8008d70:	8800759c 	.word	0x8800759c
 8008d74:	7e37e43c 	.word	0x7e37e43c
 8008d78:	0dfdf709 	.word	0x0dfdf709
 8008d7c:	3f023de1 	.word	0x3f023de1
 8008d80:	7501b288 	.word	0x7501b288
 8008d84:	3f49efe0 	.word	0x3f49efe0
 8008d88:	b5688f3b 	.word	0xb5688f3b
 8008d8c:	3fa48228 	.word	0x3fa48228
 8008d90:	0e884455 	.word	0x0e884455
 8008d94:	3fc9c155 	.word	0x3fc9c155
 8008d98:	03eb6f7d 	.word	0x03eb6f7d
 8008d9c:	3fd4d612 	.word	0x3fd4d612
 8008da0:	55555555 	.word	0x55555555
 8008da4:	3fc55555 	.word	0x3fc55555
 8008da8:	b12e9282 	.word	0xb12e9282
 8008dac:	3fb3b8c5 	.word	0x3fb3b8c5
 8008db0:	1b8d0159 	.word	0x1b8d0159
 8008db4:	3fe6066c 	.word	0x3fe6066c
 8008db8:	9c598ac8 	.word	0x9c598ac8
 8008dbc:	40002ae5 	.word	0x40002ae5
 8008dc0:	1c8a2d4b 	.word	0x1c8a2d4b
 8008dc4:	40033a27 	.word	0x40033a27
 8008dc8:	3fefffff 	.word	0x3fefffff
 8008dcc:	3fdfffff 	.word	0x3fdfffff
 8008dd0:	3ff00000 	.word	0x3ff00000
 8008dd4:	3fe00000 	.word	0x3fe00000
 8008dd8:	3fef3332 	.word	0x3fef3332
 8008ddc:	4652      	mov	r2, sl
 8008dde:	465b      	mov	r3, fp
 8008de0:	4650      	mov	r0, sl
 8008de2:	4659      	mov	r1, fp
 8008de4:	f7f7 fa52 	bl	800028c <__adddf3>
 8008de8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008dec:	4606      	mov	r6, r0
 8008dee:	460f      	mov	r7, r1
 8008df0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008df4:	f7f7 fd2a 	bl	800084c <__aeabi_ddiv>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	460b      	mov	r3, r1
 8008dfc:	4630      	mov	r0, r6
 8008dfe:	4639      	mov	r1, r7
 8008e00:	f7f7 fbfa 	bl	80005f8 <__aeabi_dmul>
 8008e04:	f04f 0800 	mov.w	r8, #0
 8008e08:	4606      	mov	r6, r0
 8008e0a:	460f      	mov	r7, r1
 8008e0c:	4642      	mov	r2, r8
 8008e0e:	465b      	mov	r3, fp
 8008e10:	4640      	mov	r0, r8
 8008e12:	4659      	mov	r1, fp
 8008e14:	f7f7 fbf0 	bl	80005f8 <__aeabi_dmul>
 8008e18:	4602      	mov	r2, r0
 8008e1a:	460b      	mov	r3, r1
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	4629      	mov	r1, r5
 8008e20:	f7f7 fa32 	bl	8000288 <__aeabi_dsub>
 8008e24:	4642      	mov	r2, r8
 8008e26:	4604      	mov	r4, r0
 8008e28:	460d      	mov	r5, r1
 8008e2a:	465b      	mov	r3, fp
 8008e2c:	4650      	mov	r0, sl
 8008e2e:	4659      	mov	r1, fp
 8008e30:	f7f7 fa2c 	bl	800028c <__adddf3>
 8008e34:	4602      	mov	r2, r0
 8008e36:	460b      	mov	r3, r1
 8008e38:	4620      	mov	r0, r4
 8008e3a:	4629      	mov	r1, r5
 8008e3c:	f7f7 fd06 	bl	800084c <__aeabi_ddiv>
 8008e40:	4602      	mov	r2, r0
 8008e42:	460b      	mov	r3, r1
 8008e44:	f7f7 fa22 	bl	800028c <__adddf3>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	460b      	mov	r3, r1
 8008e4c:	a112      	add	r1, pc, #72	@ (adr r1, 8008e98 <__ieee754_asin+0x3f8>)
 8008e4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e52:	f7f7 fa19 	bl	8000288 <__aeabi_dsub>
 8008e56:	4602      	mov	r2, r0
 8008e58:	460b      	mov	r3, r1
 8008e5a:	4630      	mov	r0, r6
 8008e5c:	4639      	mov	r1, r7
 8008e5e:	f7f7 fa13 	bl	8000288 <__aeabi_dsub>
 8008e62:	4642      	mov	r2, r8
 8008e64:	4604      	mov	r4, r0
 8008e66:	460d      	mov	r5, r1
 8008e68:	465b      	mov	r3, fp
 8008e6a:	4640      	mov	r0, r8
 8008e6c:	4659      	mov	r1, fp
 8008e6e:	f7f7 fa0d 	bl	800028c <__adddf3>
 8008e72:	4602      	mov	r2, r0
 8008e74:	460b      	mov	r3, r1
 8008e76:	a10a      	add	r1, pc, #40	@ (adr r1, 8008ea0 <__ieee754_asin+0x400>)
 8008e78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e7c:	f7f7 fa04 	bl	8000288 <__aeabi_dsub>
 8008e80:	4602      	mov	r2, r0
 8008e82:	460b      	mov	r3, r1
 8008e84:	4620      	mov	r0, r4
 8008e86:	4629      	mov	r1, r5
 8008e88:	f7f7 f9fe 	bl	8000288 <__aeabi_dsub>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	460b      	mov	r3, r1
 8008e90:	a103      	add	r1, pc, #12	@ (adr r1, 8008ea0 <__ieee754_asin+0x400>)
 8008e92:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e96:	e6e2      	b.n	8008c5e <__ieee754_asin+0x1be>
 8008e98:	33145c07 	.word	0x33145c07
 8008e9c:	3c91a626 	.word	0x3c91a626
 8008ea0:	54442d18 	.word	0x54442d18
 8008ea4:	3fe921fb 	.word	0x3fe921fb

08008ea8 <_init>:
 8008ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eaa:	bf00      	nop
 8008eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eae:	bc08      	pop	{r3}
 8008eb0:	469e      	mov	lr, r3
 8008eb2:	4770      	bx	lr

08008eb4 <_fini>:
 8008eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb6:	bf00      	nop
 8008eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eba:	bc08      	pop	{r3}
 8008ebc:	469e      	mov	lr, r3
 8008ebe:	4770      	bx	lr
