#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027f61b0 .scope module, "tb_clk_tree" "tb_clk_tree" 2 64;
 .timescale -9 -12;
P_00000000027ebc30 .param/l "FREQ" 0 2 68, +C4<00000000001001110001000000000000>;
v000000000284de10_0 .var "clk_ext", 0 0;
v000000000284e3b0_0 .var/real "clk_half_period", 0 0;
v000000000284deb0_0 .net "f_out", 16 0, L_0000000002852bc0;  1 drivers
v000000000284df50_0 .var "rst_ext", 0 0;
v0000000002853fc0_0 .net "rstb", 0 0, L_00000000028554a0;  1 drivers
E_00000000027eb7b0 .event posedge, v00000000027ee930_0;
S_00000000008ae090 .scope module, "inst1" "clk_tree" 2 70, 2 44 0, S_00000000027f61b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_ext"
    .port_info 1 /INPUT 1 "clk_ext"
    .port_info 2 /OUTPUT 17 "f_out"
    .port_info 3 /OUTPUT 1 "rstb"
v000000000284e6d0_0 .net "clk_ext", 0 0, v000000000284de10_0;  1 drivers
v000000000284ec70_0 .net "f_out", 16 0, L_0000000002852bc0;  alias, 1 drivers
v000000000284ed10_0 .net "q", 15 0, L_0000000002853ca0;  1 drivers
v000000000284daf0_0 .net "rst_ext", 0 0, v000000000284df50_0;  1 drivers
v000000000284dd70_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
L_0000000002852e40 .part L_0000000002853ca0, 1, 1;
L_0000000002852f80 .part L_0000000002853ca0, 2, 1;
L_0000000002854060 .part L_0000000002853ca0, 3, 1;
L_0000000002853ac0 .part L_0000000002853ca0, 4, 1;
L_00000000028529e0 .part L_0000000002853ca0, 5, 1;
L_0000000002853660 .part L_0000000002853ca0, 6, 1;
L_0000000002852b20 .part L_0000000002853ca0, 7, 1;
L_0000000002852ee0 .part L_0000000002853ca0, 8, 1;
L_0000000002854240 .part L_0000000002853ca0, 9, 1;
L_0000000002853020 .part L_0000000002853ca0, 10, 1;
L_00000000028533e0 .part L_0000000002853ca0, 11, 1;
L_0000000002853b60 .part L_0000000002853ca0, 12, 1;
L_0000000002852c60 .part L_0000000002853ca0, 13, 1;
L_00000000028530c0 .part L_0000000002853ca0, 14, 1;
L_00000000028535c0 .part L_0000000002853ca0, 15, 1;
L_0000000002853ca0 .part L_0000000002852bc0, 0, 16;
LS_0000000002852bc0_0_0 .concat8 [ 1 1 1 1], L_00000000028553c0, v000000000284f490_0, v00000000027efe70_0, v00000000027ef830_0;
LS_0000000002852bc0_0_4 .concat8 [ 1 1 1 1], v00000000027efab0_0, v00000000027ef010_0, v00000000027eff10_0, v00000000027df9f0_0;
LS_0000000002852bc0_0_8 .concat8 [ 1 1 1 1], v00000000027de190_0, v00000000027c99f0_0, v000000000284e090_0, v000000000284f0d0_0;
LS_0000000002852bc0_0_12 .concat8 [ 1 1 1 1], v000000000284d5f0_0, v000000000284d870_0, v000000000284f350_0, v000000000284e1d0_0;
LS_0000000002852bc0_0_16 .concat8 [ 1 0 0 0], v000000000284e810_0;
LS_0000000002852bc0_1_0 .concat8 [ 4 4 4 4], LS_0000000002852bc0_0_0, LS_0000000002852bc0_0_4, LS_0000000002852bc0_0_8, LS_0000000002852bc0_0_12;
LS_0000000002852bc0_1_4 .concat8 [ 1 0 0 0], LS_0000000002852bc0_0_16;
L_0000000002852bc0 .concat8 [ 16 1 0 0], LS_0000000002852bc0_1_0, LS_0000000002852bc0_1_4;
L_0000000002853e80 .part L_0000000002852bc0, 0, 1;
S_00000000008ae210 .scope module, "clk_syn" "clk_synchronizer" 2 50, 2 16 0, S_00000000008ae090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_ext"
    .port_info 1 /INPUT 1 "rst_ext"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "rstb"
L_0000000002854da0 .functor OR 1, v000000000284df50_0, v00000000027eecf0_0, C4<0>, C4<0>;
L_00000000028554a0/d .functor NOT 1, L_0000000002854da0, C4<0>, C4<0>, C4<0>;
L_00000000028554a0 .delay 1 (1000,1000,1000) L_00000000028554a0/d;
L_00000000028553c0/d .functor BUFZ 1, v000000000284de10_0, C4<0>, C4<0>, C4<0>;
L_00000000028553c0 .delay 1 (1000,1000,1000) L_00000000028553c0/d;
v00000000027ef970_0 .net *"_s0", 0 0, L_0000000002854da0;  1 drivers
v00000000027eeb10_0 .net "clk", 0 0, L_00000000028553c0;  1 drivers
v00000000027eec50_0 .net "clk_ext", 0 0, v000000000284de10_0;  alias, 1 drivers
v00000000027eebb0_0 .net "q1", 0 0, v00000000027ef3d0_0;  1 drivers
v00000000027ef6f0_0 .net "q2", 0 0, v00000000027eecf0_0;  1 drivers
v00000000027eed90_0 .net "rst_ext", 0 0, v000000000284df50_0;  alias, 1 drivers
v00000000027efdd0_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
S_00000000027b6510 .scope module, "df1" "dffn" 2 20, 2 5 0, S_00000000008ae210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /OUTPUT 1 "q"
    .port_info 2 /INPUT 1 "clkn"
v00000000027ee930_0 .net "clkn", 0 0, v000000000284de10_0;  alias, 1 drivers
v00000000027ef790_0 .net "d", 0 0, v000000000284df50_0;  alias, 1 drivers
v00000000027ef3d0_0 .var "q", 0 0;
E_00000000027eba70 .event negedge, v00000000027ee930_0;
S_00000000027b6690 .scope module, "df2" "dffn" 2 21, 2 5 0, S_00000000008ae210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /OUTPUT 1 "q"
    .port_info 2 /INPUT 1 "clkn"
v00000000027f00f0_0 .net "clkn", 0 0, v000000000284de10_0;  alias, 1 drivers
v00000000027ef150_0 .net "d", 0 0, v00000000027ef3d0_0;  alias, 1 drivers
v00000000027eecf0_0 .var "q", 0 0;
S_0000000002782720 .scope generate, "div_2loop[2]" "div_2loop[2]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027ec670 .param/l "i" 0 2 56, +C4<010>;
S_00000000027828a0 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_0000000002782720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027dfc40 .functor NOT 1, v00000000027efe70_0, C4<0>, C4<0>, C4<0>;
L_00000000027dd900 .functor BUFZ 1, L_00000000027dfc40, C4<0>, C4<0>, C4<0>;
v00000000027eee30_0 .net "clk", 0 0, L_0000000002852e40;  1 drivers
v00000000027f05f0_0 .net "d", 0 0, L_00000000027dd900;  1 drivers
v00000000027efe70_0 .var "q", 0 0;
v00000000027ef1f0_0 .net "qn", 0 0, L_00000000027dfc40;  1 drivers
v00000000027eeed0_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027ec0b0/0 .event negedge, v00000000027efdd0_0;
E_00000000027ec0b0/1 .event posedge, v00000000027eee30_0;
E_00000000027ec0b0 .event/or E_00000000027ec0b0/0, E_00000000027ec0b0/1;
S_00000000027b97d0 .scope generate, "div_2loop[3]" "div_2loop[3]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027ec170 .param/l "i" 0 2 56, +C4<011>;
S_00000000027b9950 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_00000000027b97d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027dc1b0 .functor NOT 1, v00000000027ef830_0, C4<0>, C4<0>, C4<0>;
L_00000000027d9660 .functor BUFZ 1, L_00000000027dc1b0, C4<0>, C4<0>, C4<0>;
v00000000027f04b0_0 .net "clk", 0 0, L_0000000002852f80;  1 drivers
v00000000027f0370_0 .net "d", 0 0, L_00000000027d9660;  1 drivers
v00000000027ef830_0 .var "q", 0 0;
v00000000027ee750_0 .net "qn", 0 0, L_00000000027dc1b0;  1 drivers
v00000000027ee7f0_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027ec430/0 .event negedge, v00000000027efdd0_0;
E_00000000027ec430/1 .event posedge, v00000000027f04b0_0;
E_00000000027ec430 .event/or E_00000000027ec430/0, E_00000000027ec430/1;
S_00000000027b9ad0 .scope generate, "div_2loop[4]" "div_2loop[4]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027ebb70 .param/l "i" 0 2 56, +C4<0100>;
S_00000000027f5780 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_00000000027b9ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027d8320 .functor NOT 1, v00000000027efab0_0, C4<0>, C4<0>, C4<0>;
L_00000000027d67d0 .functor BUFZ 1, L_00000000027d8320, C4<0>, C4<0>, C4<0>;
v00000000027efa10_0 .net "clk", 0 0, L_0000000002854060;  1 drivers
v00000000027ef290_0 .net "d", 0 0, L_00000000027d67d0;  1 drivers
v00000000027efab0_0 .var "q", 0 0;
v00000000027f02d0_0 .net "qn", 0 0, L_00000000027d8320;  1 drivers
v00000000027eef70_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027eb730/0 .event negedge, v00000000027efdd0_0;
E_00000000027eb730/1 .event posedge, v00000000027efa10_0;
E_00000000027eb730 .event/or E_00000000027eb730/0, E_00000000027eb730/1;
S_00000000027f5900 .scope generate, "div_2loop[5]" "div_2loop[5]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027ebcb0 .param/l "i" 0 2 56, +C4<0101>;
S_00000000027f5a80 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_00000000027f5900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027b6810 .functor NOT 1, v00000000027ef010_0, C4<0>, C4<0>, C4<0>;
L_00000000027b6880 .functor BUFZ 1, L_00000000027b6810, C4<0>, C4<0>, C4<0>;
v00000000027f0050_0 .net "clk", 0 0, L_0000000002853ac0;  1 drivers
v00000000027ef510_0 .net "d", 0 0, L_00000000027b6880;  1 drivers
v00000000027ef010_0 .var "q", 0 0;
v00000000027effb0_0 .net "qn", 0 0, L_00000000027b6810;  1 drivers
v00000000027f0550_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027e3680/0 .event negedge, v00000000027efdd0_0;
E_00000000027e3680/1 .event posedge, v00000000027f0050_0;
E_00000000027e3680 .event/or E_00000000027e3680/0, E_00000000027e3680/1;
S_00000000027f5c00 .scope generate, "div_2loop[6]" "div_2loop[6]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027e3f00 .param/l "i" 0 2 56, +C4<0110>;
S_00000000027f5d80 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_00000000027f5c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027db120 .functor NOT 1, v00000000027eff10_0, C4<0>, C4<0>, C4<0>;
L_00000000027dafd0 .functor BUFZ 1, L_00000000027db120, C4<0>, C4<0>, C4<0>;
v00000000027ef5b0_0 .net "clk", 0 0, L_00000000028529e0;  1 drivers
v00000000027ef0b0_0 .net "d", 0 0, L_00000000027dafd0;  1 drivers
v00000000027eff10_0 .var "q", 0 0;
v00000000027f0190_0 .net "qn", 0 0, L_00000000027db120;  1 drivers
v00000000027ef470_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027e3bc0/0 .event negedge, v00000000027efdd0_0;
E_00000000027e3bc0/1 .event posedge, v00000000027ef5b0_0;
E_00000000027e3bc0 .event/or E_00000000027e3bc0/0, E_00000000027e3bc0/1;
S_00000000027da920 .scope generate, "div_2loop[7]" "div_2loop[7]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027e3440 .param/l "i" 0 2 56, +C4<0111>;
S_00000000027daaa0 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_00000000027da920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027db190 .functor NOT 1, v00000000027df9f0_0, C4<0>, C4<0>, C4<0>;
L_00000000027db350 .functor BUFZ 1, L_00000000027db190, C4<0>, C4<0>, C4<0>;
v00000000027ded70_0 .net "clk", 0 0, L_0000000002853660;  1 drivers
v00000000027deff0_0 .net "d", 0 0, L_00000000027db350;  1 drivers
v00000000027df9f0_0 .var "q", 0 0;
v00000000027df4f0_0 .net "qn", 0 0, L_00000000027db190;  1 drivers
v00000000027ddbf0_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027e3a00/0 .event negedge, v00000000027efdd0_0;
E_00000000027e3a00/1 .event posedge, v00000000027ded70_0;
E_00000000027e3a00 .event/or E_00000000027e3a00/0, E_00000000027e3a00/1;
S_000000000284cd60 .scope generate, "div_2loop[8]" "div_2loop[8]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027e4000 .param/l "i" 0 2 56, +C4<01000>;
S_000000000284d060 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_000000000284cd60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027daef0 .functor NOT 1, v00000000027de190_0, C4<0>, C4<0>, C4<0>;
L_00000000027db200 .functor BUFZ 1, L_00000000027daef0, C4<0>, C4<0>, C4<0>;
v00000000027df310_0 .net "clk", 0 0, L_0000000002852b20;  1 drivers
v00000000027de410_0 .net "d", 0 0, L_00000000027db200;  1 drivers
v00000000027de190_0 .var "q", 0 0;
v00000000027de730_0 .net "qn", 0 0, L_00000000027daef0;  1 drivers
v00000000027df090_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027e40c0/0 .event negedge, v00000000027efdd0_0;
E_00000000027e40c0/1 .event posedge, v00000000027df310_0;
E_00000000027e40c0 .event/or E_00000000027e40c0/0, E_00000000027e40c0/1;
S_000000000284cbe0 .scope generate, "div_2loop[9]" "div_2loop[9]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027e3d40 .param/l "i" 0 2 56, +C4<01001>;
S_000000000284c8e0 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_000000000284cbe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027db040 .functor NOT 1, v00000000027c99f0_0, C4<0>, C4<0>, C4<0>;
L_00000000027db0b0 .functor BUFZ 1, L_00000000027db040, C4<0>, C4<0>, C4<0>;
v00000000027c94f0_0 .net "clk", 0 0, L_0000000002852ee0;  1 drivers
v00000000027c98b0_0 .net "d", 0 0, L_00000000027db0b0;  1 drivers
v00000000027c99f0_0 .var "q", 0 0;
v00000000027c9b30_0 .net "qn", 0 0, L_00000000027db040;  1 drivers
v000000000284edb0_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027e3200/0 .event negedge, v00000000027efdd0_0;
E_00000000027e3200/1 .event posedge, v00000000027c94f0_0;
E_00000000027e3200 .event/or E_00000000027e3200/0, E_00000000027e3200/1;
S_000000000284cee0 .scope generate, "div_2loop[10]" "div_2loop[10]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027e3880 .param/l "i" 0 2 56, +C4<01010>;
S_000000000284d1e0 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_000000000284cee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027daf60 .functor NOT 1, v000000000284e090_0, C4<0>, C4<0>, C4<0>;
L_00000000027db580 .functor BUFZ 1, L_00000000027daf60, C4<0>, C4<0>, C4<0>;
v000000000284ee50_0 .net "clk", 0 0, L_0000000002854240;  1 drivers
v000000000284ebd0_0 .net "d", 0 0, L_00000000027db580;  1 drivers
v000000000284e090_0 .var "q", 0 0;
v000000000284f030_0 .net "qn", 0 0, L_00000000027daf60;  1 drivers
v000000000284d690_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027e3b80/0 .event negedge, v00000000027efdd0_0;
E_00000000027e3b80/1 .event posedge, v000000000284ee50_0;
E_00000000027e3b80 .event/or E_00000000027e3b80/0, E_00000000027e3b80/1;
S_000000000284d360 .scope generate, "div_2loop[11]" "div_2loop[11]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027e3280 .param/l "i" 0 2 56, +C4<01011>;
S_000000000284c5e0 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_000000000284d360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027db2e0 .functor NOT 1, v000000000284f0d0_0, C4<0>, C4<0>, C4<0>;
L_00000000027db270 .functor BUFZ 1, L_00000000027db2e0, C4<0>, C4<0>, C4<0>;
v000000000284e9f0_0 .net "clk", 0 0, L_0000000002853020;  1 drivers
v000000000284db90_0 .net "d", 0 0, L_00000000027db270;  1 drivers
v000000000284f0d0_0 .var "q", 0 0;
v000000000284eef0_0 .net "qn", 0 0, L_00000000027db2e0;  1 drivers
v000000000284e270_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027e32c0/0 .event negedge, v00000000027efdd0_0;
E_00000000027e32c0/1 .event posedge, v000000000284e9f0_0;
E_00000000027e32c0 .event/or E_00000000027e32c0/0, E_00000000027e32c0/1;
S_000000000284ca60 .scope generate, "div_2loop[12]" "div_2loop[12]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027e3dc0 .param/l "i" 0 2 56, +C4<01100>;
S_000000000284c760 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_000000000284ca60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027db3c0 .functor NOT 1, v000000000284d5f0_0, C4<0>, C4<0>, C4<0>;
L_00000000027dae80 .functor BUFZ 1, L_00000000027db3c0, C4<0>, C4<0>, C4<0>;
v000000000284e130_0 .net "clk", 0 0, L_00000000028533e0;  1 drivers
v000000000284e310_0 .net "d", 0 0, L_00000000027dae80;  1 drivers
v000000000284d5f0_0 .var "q", 0 0;
v000000000284f3f0_0 .net "qn", 0 0, L_00000000027db3c0;  1 drivers
v000000000284e770_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027e3c80/0 .event negedge, v00000000027efdd0_0;
E_00000000027e3c80/1 .event posedge, v000000000284e130_0;
E_00000000027e3c80 .event/or E_00000000027e3c80/0, E_00000000027e3c80/1;
S_0000000002850080 .scope generate, "div_2loop[13]" "div_2loop[13]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027e3cc0 .param/l "i" 0 2 56, +C4<01101>;
S_000000000284f900 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_0000000002850080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000027db430 .functor NOT 1, v000000000284d870_0, C4<0>, C4<0>, C4<0>;
L_00000000027db4a0 .functor BUFZ 1, L_00000000027db430, C4<0>, C4<0>, C4<0>;
v000000000284dc30_0 .net "clk", 0 0, L_0000000002853b60;  1 drivers
v000000000284f170_0 .net "d", 0 0, L_00000000027db4a0;  1 drivers
v000000000284d870_0 .var "q", 0 0;
v000000000284e450_0 .net "qn", 0 0, L_00000000027db430;  1 drivers
v000000000284dcd0_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027d89d0/0 .event negedge, v00000000027efdd0_0;
E_00000000027d89d0/1 .event posedge, v000000000284dc30_0;
E_00000000027d89d0 .event/or E_00000000027d89d0/0, E_00000000027d89d0/1;
S_000000000284f600 .scope generate, "div_2loop[14]" "div_2loop[14]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027d9190 .param/l "i" 0 2 56, +C4<01110>;
S_000000000284fa80 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_000000000284f600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000028550b0 .functor NOT 1, v000000000284f350_0, C4<0>, C4<0>, C4<0>;
L_0000000002854b70 .functor BUFZ 1, L_00000000028550b0, C4<0>, C4<0>, C4<0>;
v000000000284e630_0 .net "clk", 0 0, L_0000000002852c60;  1 drivers
v000000000284e8b0_0 .net "d", 0 0, L_0000000002854b70;  1 drivers
v000000000284f350_0 .var "q", 0 0;
v000000000284ef90_0 .net "qn", 0 0, L_00000000028550b0;  1 drivers
v000000000284d730_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027d8f50/0 .event negedge, v00000000027efdd0_0;
E_00000000027d8f50/1 .event posedge, v000000000284e630_0;
E_00000000027d8f50 .event/or E_00000000027d8f50/0, E_00000000027d8f50/1;
S_0000000002850200 .scope generate, "div_2loop[15]" "div_2loop[15]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027d8b50 .param/l "i" 0 2 56, +C4<01111>;
S_000000000284f780 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_0000000002850200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_0000000002855200 .functor NOT 1, v000000000284e1d0_0, C4<0>, C4<0>, C4<0>;
L_0000000002855270 .functor BUFZ 1, L_0000000002855200, C4<0>, C4<0>, C4<0>;
v000000000284dff0_0 .net "clk", 0 0, L_00000000028530c0;  1 drivers
v000000000284d7d0_0 .net "d", 0 0, L_0000000002855270;  1 drivers
v000000000284e1d0_0 .var "q", 0 0;
v000000000284d910_0 .net "qn", 0 0, L_0000000002855200;  1 drivers
v000000000284d9b0_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027d8c10/0 .event negedge, v00000000027efdd0_0;
E_00000000027d8c10/1 .event posedge, v000000000284dff0_0;
E_00000000027d8c10 .event/or E_00000000027d8c10/0, E_00000000027d8c10/1;
S_0000000002850b00 .scope generate, "div_2loop[16]" "div_2loop[16]" 2 56, 2 56 0, S_00000000008ae090;
 .timescale -9 -12;
P_00000000027d8c90 .param/l "i" 0 2 56, +C4<010000>;
S_0000000002850e00 .scope module, "b1" "div2_block" 2 57, 2 29 0, S_0000000002850b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_0000000002854be0 .functor NOT 1, v000000000284e810_0, C4<0>, C4<0>, C4<0>;
L_0000000002854ef0 .functor BUFZ 1, L_0000000002854be0, C4<0>, C4<0>, C4<0>;
v000000000284ea90_0 .net "clk", 0 0, L_00000000028535c0;  1 drivers
v000000000284e950_0 .net "d", 0 0, L_0000000002854ef0;  1 drivers
v000000000284e810_0 .var "q", 0 0;
v000000000284e4f0_0 .net "qn", 0 0, L_0000000002854be0;  1 drivers
v000000000284f210_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027d87d0/0 .event negedge, v00000000027efdd0_0;
E_00000000027d87d0/1 .event posedge, v000000000284ea90_0;
E_00000000027d87d0 .event/or E_00000000027d87d0/0, E_00000000027d87d0/1;
S_000000000284fc00 .scope module, "inst1" "div2_block" 2 51, 2 29 0, S_00000000008ae090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
L_00000000028548d0 .functor NOT 1, v000000000284f490_0, C4<0>, C4<0>, C4<0>;
L_0000000002854940 .functor BUFZ 1, L_00000000028548d0, C4<0>, C4<0>, C4<0>;
v000000000284e590_0 .net "clk", 0 0, L_0000000002853e80;  1 drivers
v000000000284f2b0_0 .net "d", 0 0, L_0000000002854940;  1 drivers
v000000000284f490_0 .var "q", 0 0;
v000000000284eb30_0 .net "qn", 0 0, L_00000000028548d0;  1 drivers
v000000000284da50_0 .net "rstb", 0 0, L_00000000028554a0;  alias, 1 drivers
E_00000000027d91d0/0 .event negedge, v00000000027efdd0_0;
E_00000000027d91d0/1 .event posedge, v000000000284e590_0;
E_00000000027d91d0 .event/or E_00000000027d91d0/0, E_00000000027d91d0/1;
    .scope S_00000000027828a0;
T_0 ;
    %wait E_00000000027ec0b0;
    %load/vec4 v00000000027eeed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027efe70_0, 1000;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000027f05f0_0;
    %assign/vec4 v00000000027efe70_0, 1000;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027b9950;
T_1 ;
    %wait E_00000000027ec430;
    %load/vec4 v00000000027ee7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027ef830_0, 1000;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000027f0370_0;
    %assign/vec4 v00000000027ef830_0, 1000;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000027f5780;
T_2 ;
    %wait E_00000000027eb730;
    %load/vec4 v00000000027eef70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027efab0_0, 1000;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000027ef290_0;
    %assign/vec4 v00000000027efab0_0, 1000;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027f5a80;
T_3 ;
    %wait E_00000000027e3680;
    %load/vec4 v00000000027f0550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027ef010_0, 1000;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000027ef510_0;
    %assign/vec4 v00000000027ef010_0, 1000;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027f5d80;
T_4 ;
    %wait E_00000000027e3bc0;
    %load/vec4 v00000000027ef470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027eff10_0, 1000;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000027ef0b0_0;
    %assign/vec4 v00000000027eff10_0, 1000;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000027daaa0;
T_5 ;
    %wait E_00000000027e3a00;
    %load/vec4 v00000000027ddbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027df9f0_0, 1000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000027deff0_0;
    %assign/vec4 v00000000027df9f0_0, 1000;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000284d060;
T_6 ;
    %wait E_00000000027e40c0;
    %load/vec4 v00000000027df090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027de190_0, 1000;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000027de410_0;
    %assign/vec4 v00000000027de190_0, 1000;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000284c8e0;
T_7 ;
    %wait E_00000000027e3200;
    %load/vec4 v000000000284edb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027c99f0_0, 1000;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000027c98b0_0;
    %assign/vec4 v00000000027c99f0_0, 1000;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000284d1e0;
T_8 ;
    %wait E_00000000027e3b80;
    %load/vec4 v000000000284d690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000284e090_0, 1000;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000284ebd0_0;
    %assign/vec4 v000000000284e090_0, 1000;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000284c5e0;
T_9 ;
    %wait E_00000000027e32c0;
    %load/vec4 v000000000284e270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000284f0d0_0, 1000;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000284db90_0;
    %assign/vec4 v000000000284f0d0_0, 1000;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000284c760;
T_10 ;
    %wait E_00000000027e3c80;
    %load/vec4 v000000000284e770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000284d5f0_0, 1000;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000284e310_0;
    %assign/vec4 v000000000284d5f0_0, 1000;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000284f900;
T_11 ;
    %wait E_00000000027d89d0;
    %load/vec4 v000000000284dcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000284d870_0, 1000;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000284f170_0;
    %assign/vec4 v000000000284d870_0, 1000;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000284fa80;
T_12 ;
    %wait E_00000000027d8f50;
    %load/vec4 v000000000284d730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000284f350_0, 1000;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000284e8b0_0;
    %assign/vec4 v000000000284f350_0, 1000;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000284f780;
T_13 ;
    %wait E_00000000027d8c10;
    %load/vec4 v000000000284d9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000284e1d0_0, 1000;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000284d7d0_0;
    %assign/vec4 v000000000284e1d0_0, 1000;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002850e00;
T_14 ;
    %wait E_00000000027d87d0;
    %load/vec4 v000000000284f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000284e810_0, 1000;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000000000284e950_0;
    %assign/vec4 v000000000284e810_0, 1000;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000027b6510;
T_15 ;
    %wait E_00000000027eba70;
    %load/vec4 v00000000027ef790_0;
    %assign/vec4 v00000000027ef3d0_0, 1000;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000027b6690;
T_16 ;
    %wait E_00000000027eba70;
    %load/vec4 v00000000027ef150_0;
    %assign/vec4 v00000000027eecf0_0, 1000;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000284fc00;
T_17 ;
    %wait E_00000000027d91d0;
    %load/vec4 v000000000284da50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000284f490_0, 1000;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000000000284f2b0_0;
    %assign/vec4 v000000000284f490_0, 1000;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000027f61b0;
T_18 ;
    %pushi/real 1638400000, 4073; load=195.312
    %store/real v000000000284e3b0_0;
    %end;
    .thread T_18;
    .scope S_00000000027f61b0;
T_19 ;
    %vpi_call 2 74 "$dumpfile", "clk_tree.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars", 32'sb00000000000000000000000000000010, S_00000000027f61b0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000000027f61b0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284de10_0, 0, 1;
T_20.0 ;
    %load/real v000000000284e3b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000000000284de10_0;
    %inv;
    %store/vec4 v000000000284de10_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_00000000027f61b0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284df50_0, 0, 1;
    %wait E_00000000027eb7b0;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000284df50_0, 0;
    %pushi/vec4 2, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000027eb7b0;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %delay 250000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284df50_0, 0, 1;
    %pushi/vec4 200000, 0, 32;
T_21.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000027eb7b0;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "clk_tree.v";
