set a(0-683) {NAME asn(regs.regs(2))#1 TYPE ASSIGN PAR 0-682 XREFS 5489 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-688 {}}} SUCCS {{258 0 0-688 {}}} CYCLES {}}
set a(0-684) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-682 XREFS 5490 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-688 {}}} SUCCS {{258 0 0-688 {}}} CYCLES {}}
set a(0-685) {NAME asn(regs.regs(3))#1 TYPE ASSIGN PAR 0-682 XREFS 5491 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-688 {}}} SUCCS {{258 0 0-688 {}}} CYCLES {}}
set a(0-686) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-682 XREFS 5492 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-688 {}}} SUCCS {{258 0 0-688 {}}} CYCLES {}}
set a(0-687) {NAME asn(regs.regs(4))#1 TYPE ASSIGN PAR 0-682 XREFS 5493 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-688 {}}} SUCCS {{259 0 0-688 {}}} CYCLES {}}
set a(0-689) {NAME regs.regs:asn(regs.regs(4).lpi#2) TYPE ASSIGN PAR 0-688 XREFS 5494 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0-1223 {}}} SUCCS {{259 0 0-690 {}} {130 0 0-719 {}} {256 0 0-1223 {}}} CYCLES {}}
set a(0-690) {NAME regs.regs:asn TYPE ASSIGN PAR 0-688 XREFS 5495 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-719 {}} {259 0 0-689 {}}} SUCCS {{258 0 0-719 {}}} CYCLES {}}
set a(0-691) {NAME regs.regs:asn(regs.regs(3).lpi#2) TYPE ASSIGN PAR 0-688 XREFS 5496 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0-1222 {}}} SUCCS {{259 0 0-692 {}} {130 0 0-719 {}} {256 0 0-1222 {}}} CYCLES {}}
set a(0-692) {NAME regs.regs:asn#1 TYPE ASSIGN PAR 0-688 XREFS 5497 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-719 {}} {259 0 0-691 {}}} SUCCS {{258 0 0-719 {}}} CYCLES {}}
set a(0-693) {NAME regs.regs:asn(regs.regs(1).lpi#2) TYPE ASSIGN PAR 0-688 XREFS 5498 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0-1220 {}}} SUCCS {{259 0 0-694 {}} {130 0 0-719 {}} {256 0 0-1220 {}}} CYCLES {}}
set a(0-694) {NAME regs.regs:asn#2 TYPE ASSIGN PAR 0-688 XREFS 5499 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-719 {}} {259 0 0-693 {}}} SUCCS {{258 0 0-719 {}}} CYCLES {}}
set a(0-695) {NAME regs.regs:asn(regs.regs(2).lpi#2) TYPE ASSIGN PAR 0-688 XREFS 5500 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0-1221 {}}} SUCCS {{259 0 0-696 {}} {130 0 0-719 {}} {256 0 0-1221 {}}} CYCLES {}}
set a(0-696) {NAME regs.regs:asn#3 TYPE ASSIGN PAR 0-688 XREFS 5501 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-719 {}} {259 0 0-695 {}}} SUCCS {{258 0 0-719 {}}} CYCLES {}}
set a(0-697) {NAME regs.regs:asn(regs.regs(0).lpi#2) TYPE ASSIGN PAR 0-688 XREFS 5502 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0-1219 {}}} SUCCS {{259 0 0-698 {}} {130 0 0-719 {}} {256 0 0-1219 {}}} CYCLES {}}
set a(0-698) {NAME regs.regs:asn#4 TYPE ASSIGN PAR 0-688 XREFS 5503 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-719 {}} {259 0 0-697 {}}} SUCCS {{258 0 0-719 {}}} CYCLES {}}
set a(0-699) {NAME FRAME:asn(red) TYPE ASSIGN PAR 0-688 XREFS 5504 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-945 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-945 {}}} CYCLES {}}
set a(0-700) {NAME FRAME:asn(green) TYPE ASSIGN PAR 0-688 XREFS 5505 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-945 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-945 {}}} CYCLES {}}
set a(0-701) {NAME FRAME:asn(blue) TYPE ASSIGN PAR 0-688 XREFS 5506 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-945 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-945 {}}} CYCLES {}}
set a(0-702) {NAME RESET:asn(b(2)) TYPE ASSIGN PAR 0-688 XREFS 5507 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-703) {NAME RESET:asn(b(1)) TYPE ASSIGN PAR 0-688 XREFS 5508 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-704) {NAME RESET:asn(b(3)) TYPE ASSIGN PAR 0-688 XREFS 5509 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-705) {NAME RESET:asn(b(0)) TYPE ASSIGN PAR 0-688 XREFS 5510 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-706) {NAME RESET:asn(b(4)) TYPE ASSIGN PAR 0-688 XREFS 5511 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-707) {NAME RESET:asn(g(2)) TYPE ASSIGN PAR 0-688 XREFS 5512 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-708) {NAME RESET:asn(g(1)) TYPE ASSIGN PAR 0-688 XREFS 5513 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-709) {NAME RESET:asn(g(3)) TYPE ASSIGN PAR 0-688 XREFS 5514 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-710) {NAME RESET:asn(g(0)) TYPE ASSIGN PAR 0-688 XREFS 5515 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-711) {NAME RESET:asn(g(4)) TYPE ASSIGN PAR 0-688 XREFS 5516 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-712) {NAME RESET:asn(r(2)) TYPE ASSIGN PAR 0-688 XREFS 5517 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-713) {NAME RESET:asn(r(1)) TYPE ASSIGN PAR 0-688 XREFS 5518 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-714) {NAME RESET:asn(r(3)) TYPE ASSIGN PAR 0-688 XREFS 5519 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-715) {NAME RESET:asn(r(0)) TYPE ASSIGN PAR 0-688 XREFS 5520 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-716) {NAME RESET:asn(r(4)) TYPE ASSIGN PAR 0-688 XREFS 5521 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-785 {}}} SUCCS {{130 0 0-719 {}} {258 0 0-785 {}}} CYCLES {}}
set a(0-717) {LIBRARY mgc_ioport MODULE mgc_in_wire(1,150) AREA_SCORE 0.00 QUANTITY 1 NAME FRAME:io_read(vin:rsc.d) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-688 XREFS 5522 LOC {1 0.0 1 1.0 1 1.0 1 1.0 3 0.9999} PREDS {} SUCCS {{258 0 0-719 {}}} CYCLES {}}
set a(0-718) {NAME SHIFT:i:asn(SHIFT:i) TYPE ASSIGN PAR 0-688 XREFS 5523 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0-719 {}}} SUCCS {{259 0 0-719 {}}} CYCLES {}}
set a(0-720) {NAME SHIFT:if:else:else:else:asn(SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva) TYPE ASSIGN PAR 0-719 XREFS 5524 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 1 0.9769393999999999} PREDS {} SUCCS {{258 0 0-748 {}} {258 0 0-756 {}} {258 0 0-763 {}} {258 0 0-771 {}}} CYCLES {}}
set a(0-721) {NAME SHIFT:i:asn TYPE ASSIGN PAR 0-719 XREFS 5525 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-722 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-722) {NAME SHIFT:i:slc(SHIFT:i)#12 TYPE READSLICE PAR 0-719 XREFS 5526 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-721 {}}} SUCCS {{258 0 0-727 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-723) {NAME SHIFT:i:asn#1 TYPE ASSIGN PAR 0-719 XREFS 5527 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-724 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-724) {NAME SHIFT:i:slc(SHIFT:i)#13 TYPE READSLICE PAR 0-719 XREFS 5528 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-723 {}}} SUCCS {{258 0 0-727 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-725) {NAME SHIFT:i:asn#2 TYPE ASSIGN PAR 0-719 XREFS 5529 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-726 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-726) {NAME SHIFT:i:slc(SHIFT:i)#14 TYPE READSLICE PAR 0-719 XREFS 5530 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-725 {}}} SUCCS {{259 0 0-727 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-727) {NAME SHIFT:if:else:else:or TYPE OR PAR 0-719 XREFS 5531 LOC {1 0.0 1 0.0 1 0.0 1 0.9769393999999999} PREDS {{258 0 0-724 {}} {258 0 0-722 {}} {259 0 0-726 {}}} SUCCS {{258 0 0-740 {}} {258 0 0-747 {}} {258 0 0-755 {}} {258 0 0-762 {}} {258 0 0-770 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-728) {NAME SHIFT:i:asn#3 TYPE ASSIGN PAR 0-719 XREFS 5532 LOC {0 1.0 0 1.0 0 1.0 1 0.8909461} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-729 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-729) {NAME SHIFT:i:slc(SHIFT:i)#4 TYPE READSLICE PAR 0-719 XREFS 5533 LOC {0 1.0 0 1.0 0 1.0 1 0.8909461} PREDS {{259 0 0-728 {}}} SUCCS {{259 0 0-730 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-730) {NAME SHIFT:if:else:else:sel TYPE SELECT PAR 0-719 XREFS 5534 LOC {0 1.0 0 1.0 0 1.0 1 0.8909461} PREDS {{259 0 0-729 {}}} SUCCS {{146 0 0-731 {}} {146 0 0-732 {}} {146 0 0-733 {}} {146 0 0-734 {}} {146 0 0-735 {}} {146 0 0-736 {}} {146 0 0-737 {}} {146 0 0-738 {}}} CYCLES {}}
set a(0-731) {NAME SHIFT:if:else:else:else:asn TYPE ASSIGN PAR 0-719 XREFS 5535 LOC {0 1.0 1 0.9184116 1 0.9184116 1 0.9184116} PREDS {{146 0 0-730 {}} {774 0 0-780 {}}} SUCCS {{258 0 0-738 {}} {130 0 0-776 {}} {256 0 0-780 {}}} CYCLES {}}
set a(0-732) {NAME SHIFT:if:else:else:else:asn#1 TYPE ASSIGN PAR 0-719 XREFS 5536 LOC {0 1.0 1 0.9184116 1 0.9184116 1 0.9184116} PREDS {{146 0 0-730 {}} {774 0 0-779 {}}} SUCCS {{258 0 0-738 {}} {130 0 0-776 {}} {256 0 0-779 {}}} CYCLES {}}
set a(0-733) {NAME SHIFT:if:else:else:else:asn#2 TYPE ASSIGN PAR 0-719 XREFS 5537 LOC {0 1.0 1 0.9184116 1 0.9184116 1 0.9184116} PREDS {{146 0 0-730 {}} {774 0 0-778 {}}} SUCCS {{258 0 0-738 {}} {130 0 0-776 {}} {256 0 0-778 {}}} CYCLES {}}
set a(0-734) {NAME SHIFT:if:else:else:else:asn#3 TYPE ASSIGN PAR 0-719 XREFS 5538 LOC {0 1.0 1 0.9184116 1 0.9184116 1 0.9184116} PREDS {{146 0 0-730 {}} {774 0 0-777 {}}} SUCCS {{258 0 0-738 {}} {130 0 0-776 {}} {256 0 0-777 {}}} CYCLES {}}
set a(0-735) {NAME SHIFT:i:asn#4 TYPE ASSIGN PAR 0-719 XREFS 5539 LOC {0 1.0 0 1.0 0 1.0 1 0.8909461} PREDS {{146 0 0-730 {}} {774 0 0-783 {}}} SUCCS {{259 0 0-736 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-736) {NAME SHIFT:i:slc(SHIFT:i) TYPE READSLICE PAR 0-719 XREFS 5540 LOC {0 1.0 0 1.0 0 1.0 1 0.8909461} PREDS {{146 0 0-730 {}} {259 0 0-735 {}}} SUCCS {{259 0 0-737 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-737) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME SHIFT:if:else:else:else:acc TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-719 XREFS 5541 LOC {1 0.0 1 0.8909461 1 0.8909461 1 0.9184115520241717 1 0.9184115520241717} PREDS {{146 0 0-730 {}} {259 0 0-736 {}}} SUCCS {{259 0 0-738 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-738) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(150,2,4) AREA_SCORE 333.88 QUANTITY 1 NAME SHIFT:if:else:else:else:mux TYPE MUX DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-719 XREFS 5542 LOC {1 0.0274655 1 0.9184116 1 0.9184116 1 0.97693935 1 0.97693935} PREDS {{146 0 0-730 {}} {258 0 0-734 {}} {258 0 0-733 {}} {258 0 0-732 {}} {258 0 0-731 {}} {259 0 0-737 {}}} SUCCS {{258 0 0-748 {}} {258 0 0-756 {}} {258 0 0-763 {}} {258 0 0-771 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-739) {NAME SHIFT:if:else:else:asn TYPE ASSIGN PAR 0-719 XREFS 5543 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 1 0.9769393999999999} PREDS {{774 0 0-777 {}}} SUCCS {{259 0 0-740 {}} {130 0 0-776 {}} {256 0 0-777 {}}} CYCLES {}}
set a(0-740) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(150,1,2) AREA_SCORE 137.91 QUANTITY 5 NAME SHIFT:if:else:else:mux TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-719 XREFS 5544 LOC {1 0.0 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 1 0.9999999624999999} PREDS {{258 0 0-727 {}} {259 0 0-739 {}}} SUCCS {{130 0 0-776 {}} {258 0 0-777 {}}} CYCLES {}}
set a(0-741) {NAME SHIFT:if:else:else:asn#1 TYPE ASSIGN PAR 0-719 XREFS 5545 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 1 0.9769393999999999} PREDS {{774 0 0-778 {}}} SUCCS {{258 0 0-748 {}} {130 0 0-776 {}} {256 0 0-778 {}}} CYCLES {}}
set a(0-742) {NAME SHIFT:i:asn#5 TYPE ASSIGN PAR 0-719 XREFS 5546 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-743 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-743) {NAME SHIFT:i:slc(SHIFT:i)#10 TYPE READSLICE PAR 0-719 XREFS 5547 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-742 {}}} SUCCS {{259 0 0-744 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-744) {NAME SHIFT:if:else:else:else:not#3 TYPE NOT PAR 0-719 XREFS 5548 LOC {1 0.0 1 0.0 1 0.0 1 0.9769393999999999} PREDS {{259 0 0-743 {}}} SUCCS {{258 0 0-747 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-745) {NAME SHIFT:i:asn#6 TYPE ASSIGN PAR 0-719 XREFS 5549 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-746 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-746) {NAME SHIFT:i:slc(SHIFT:i)#11 TYPE READSLICE PAR 0-719 XREFS 5550 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-745 {}}} SUCCS {{259 0 0-747 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-747) {NAME SHIFT:if:else:else:and TYPE AND PAR 0-719 XREFS 5551 LOC {1 0.0 1 0.0 1 0.0 1 0.9769393999999999} PREDS {{258 0 0-727 {}} {258 0 0-744 {}} {259 0 0-746 {}}} SUCCS {{259 0 0-748 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-748) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(150,1,2) AREA_SCORE 137.91 QUANTITY 5 NAME SHIFT:if:else:else:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-719 XREFS 5552 LOC {1 0.0859933 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 1 0.9999999624999999} PREDS {{258 0 0-741 {}} {258 0 0-720 {}} {258 0 0-738 {}} {259 0 0-747 {}}} SUCCS {{130 0 0-776 {}} {258 0 0-778 {}}} CYCLES {}}
set a(0-749) {NAME SHIFT:if:else:else:asn#2 TYPE ASSIGN PAR 0-719 XREFS 5553 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 1 0.9769393999999999} PREDS {{774 0 0-779 {}}} SUCCS {{258 0 0-756 {}} {130 0 0-776 {}} {256 0 0-779 {}}} CYCLES {}}
set a(0-750) {NAME SHIFT:i:asn#7 TYPE ASSIGN PAR 0-719 XREFS 5554 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-751 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-751) {NAME SHIFT:i:slc(SHIFT:i)#8 TYPE READSLICE PAR 0-719 XREFS 5555 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-750 {}}} SUCCS {{258 0 0-755 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-752) {NAME SHIFT:i:asn#8 TYPE ASSIGN PAR 0-719 XREFS 5556 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-753 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-753) {NAME SHIFT:i:slc(SHIFT:i)#9 TYPE READSLICE PAR 0-719 XREFS 5557 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-752 {}}} SUCCS {{259 0 0-754 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-754) {NAME SHIFT:if:else:else:else:not#2 TYPE NOT PAR 0-719 XREFS 5558 LOC {1 0.0 1 0.0 1 0.0 1 0.9769393999999999} PREDS {{259 0 0-753 {}}} SUCCS {{259 0 0-755 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-755) {NAME SHIFT:if:else:else:and#1 TYPE AND PAR 0-719 XREFS 5559 LOC {1 0.0 1 0.0 1 0.0 1 0.9769393999999999} PREDS {{258 0 0-727 {}} {258 0 0-751 {}} {259 0 0-754 {}}} SUCCS {{259 0 0-756 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-756) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(150,1,2) AREA_SCORE 137.91 QUANTITY 5 NAME SHIFT:if:else:else:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-719 XREFS 5560 LOC {1 0.0859933 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 1 0.9999999624999999} PREDS {{258 0 0-749 {}} {258 0 0-720 {}} {258 0 0-738 {}} {259 0 0-755 {}}} SUCCS {{130 0 0-776 {}} {258 0 0-779 {}}} CYCLES {}}
set a(0-757) {NAME SHIFT:if:else:else:asn#3 TYPE ASSIGN PAR 0-719 XREFS 5561 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 1 0.9769393999999999} PREDS {{774 0 0-780 {}}} SUCCS {{258 0 0-763 {}} {130 0 0-776 {}} {256 0 0-780 {}}} CYCLES {}}
set a(0-758) {NAME SHIFT:i:asn#9 TYPE ASSIGN PAR 0-719 XREFS 5562 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-759 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-759) {NAME SHIFT:i:slc(SHIFT:i)#7 TYPE READSLICE PAR 0-719 XREFS 5563 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-758 {}}} SUCCS {{258 0 0-762 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-760) {NAME SHIFT:i:asn#10 TYPE ASSIGN PAR 0-719 XREFS 5564 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-761 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-761) {NAME SHIFT:i:slc(SHIFT:i)#6 TYPE READSLICE PAR 0-719 XREFS 5565 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-760 {}}} SUCCS {{259 0 0-762 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-762) {NAME SHIFT:if:else:else:and#2 TYPE AND PAR 0-719 XREFS 5566 LOC {1 0.0 1 0.0 1 0.0 1 0.9769393999999999} PREDS {{258 0 0-727 {}} {258 0 0-759 {}} {259 0 0-761 {}}} SUCCS {{259 0 0-763 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-763) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(150,1,2) AREA_SCORE 137.91 QUANTITY 5 NAME SHIFT:if:else:else:mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-719 XREFS 5567 LOC {1 0.0859933 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 1 0.9999999624999999} PREDS {{258 0 0-757 {}} {258 0 0-720 {}} {258 0 0-738 {}} {259 0 0-762 {}}} SUCCS {{130 0 0-776 {}} {258 0 0-780 {}}} CYCLES {}}
set a(0-764) {NAME SHIFT:if:else:else:asn#4 TYPE ASSIGN PAR 0-719 XREFS 5568 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 1 0.9769393999999999} PREDS {{774 0 0-781 {}}} SUCCS {{258 0 0-771 {}} {130 0 0-776 {}} {256 0 0-781 {}}} CYCLES {}}
set a(0-765) {NAME SHIFT:i:asn#11 TYPE ASSIGN PAR 0-719 XREFS 5569 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-766 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-766) {NAME SHIFT:i:slc(SHIFT:i)#1 TYPE READSLICE PAR 0-719 XREFS 5570 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-765 {}}} SUCCS {{258 0 0-769 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-767) {NAME SHIFT:i:asn#12 TYPE ASSIGN PAR 0-719 XREFS 5571 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-768 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-768) {NAME SHIFT:i:slc(SHIFT:i)#5 TYPE READSLICE PAR 0-719 XREFS 5572 LOC {0 1.0 0 1.0 0 1.0 1 0.9769393999999999} PREDS {{259 0 0-767 {}}} SUCCS {{259 0 0-769 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-769) {NAME SHIFT:if:else:else:else:nor TYPE NOR PAR 0-719 XREFS 5573 LOC {1 0.0 1 0.0 1 0.0 1 0.9769393999999999} PREDS {{258 0 0-766 {}} {259 0 0-768 {}}} SUCCS {{259 0 0-770 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-770) {NAME SHIFT:if:else:else:and#3 TYPE AND PAR 0-719 XREFS 5574 LOC {1 0.0 1 0.0 1 0.0 1 0.9769393999999999} PREDS {{258 0 0-727 {}} {259 0 0-769 {}}} SUCCS {{259 0 0-771 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-771) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(150,1,2) AREA_SCORE 137.91 QUANTITY 5 NAME SHIFT:if:else:else:mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-719 XREFS 5575 LOC {1 0.0859933 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 1 0.9999999624999999} PREDS {{258 0 0-764 {}} {258 0 0-720 {}} {258 0 0-738 {}} {259 0 0-770 {}}} SUCCS {{130 0 0-776 {}} {258 0 0-781 {}}} CYCLES {}}
set a(0-772) {NAME SHIFT:i:asn#13 TYPE ASSIGN PAR 0-719 XREFS 5576 LOC {0 1.0 0 1.0 0 1.0 1 0.9725345} PREDS {{774 0 0-783 {}}} SUCCS {{259 0 0-773 {}} {130 0 0-776 {}} {256 0 0-783 {}}} CYCLES {}}
set a(0-773) {NAME SHIFT:i:slc(SHIFT:i)#2 TYPE READSLICE PAR 0-719 XREFS 5577 LOC {0 1.0 0 1.0 0 1.0 1 0.9725345} PREDS {{259 0 0-772 {}}} SUCCS {{259 0 0-774 {}} {130 0 0-776 {}}} CYCLES {}}
set a(0-774) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME SHIFT:acc#1 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-719 XREFS 5578 LOC {1 0.0 1 0.9725345 1 0.9725345 1 0.9999999520241717 1 0.9999999520241717} PREDS {{259 0 0-773 {}}} SUCCS {{259 0 0-775 {}} {130 0 0-776 {}} {258 0 0-782 {}}} CYCLES {}}
set a(0-775) {NAME SHIFT:i:slc(SHIFT:i)#3 TYPE READSLICE PAR 0-719 XREFS 5579 LOC {1 0.0274655 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0-774 {}}} SUCCS {{259 0 0-776 {}}} CYCLES {}}
set a(0-776) {NAME break(SHIFT) TYPE TERMINATE PAR 0-719 XREFS 5580 LOC {1 0.1090539 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-721 {}} {130 0 0-722 {}} {130 0 0-723 {}} {130 0 0-724 {}} {130 0 0-725 {}} {130 0 0-726 {}} {130 0 0-727 {}} {130 0 0-728 {}} {130 0 0-729 {}} {130 0 0-731 {}} {130 0 0-732 {}} {130 0 0-733 {}} {130 0 0-734 {}} {130 0 0-735 {}} {130 0 0-736 {}} {130 0 0-737 {}} {130 0 0-738 {}} {130 0 0-739 {}} {130 0 0-740 {}} {130 0 0-741 {}} {130 0 0-742 {}} {130 0 0-743 {}} {130 0 0-744 {}} {130 0 0-745 {}} {130 0 0-746 {}} {130 0 0-747 {}} {130 0 0-748 {}} {130 0 0-749 {}} {130 0 0-750 {}} {130 0 0-751 {}} {130 0 0-752 {}} {130 0 0-753 {}} {130 0 0-754 {}} {130 0 0-755 {}} {130 0 0-756 {}} {130 0 0-757 {}} {130 0 0-758 {}} {130 0 0-759 {}} {130 0 0-760 {}} {130 0 0-761 {}} {130 0 0-762 {}} {130 0 0-763 {}} {130 0 0-764 {}} {130 0 0-765 {}} {130 0 0-766 {}} {130 0 0-767 {}} {130 0 0-768 {}} {130 0 0-769 {}} {130 0 0-770 {}} {130 0 0-771 {}} {130 0 0-772 {}} {130 0 0-773 {}} {130 0 0-774 {}} {259 0 0-775 {}}} SUCCS {{129 0 0-777 {}} {128 0 0-778 {}} {128 0 0-779 {}} {128 0 0-780 {}} {128 0 0-781 {}} {128 0 0-783 {}}} CYCLES {}}
set a(0-777) {NAME SHIFT:asn(regs.regs(0).lpi#2) TYPE ASSIGN PAR 0-719 XREFS 5581 LOC {1 0.0230606 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-777 {}} {256 0 0-734 {}} {256 0 0-739 {}} {258 0 0-740 {}} {129 0 0-776 {}}} SUCCS {{774 0 0-734 {}} {774 0 0-739 {}} {772 0 0-777 {}}} CYCLES {}}
set a(0-778) {NAME SHIFT:asn(regs.regs(1).lpi#2) TYPE ASSIGN PAR 0-719 XREFS 5582 LOC {1 0.1090539 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-776 {}} {772 0 0-778 {}} {256 0 0-733 {}} {256 0 0-741 {}} {258 0 0-748 {}}} SUCCS {{774 0 0-733 {}} {774 0 0-741 {}} {772 0 0-778 {}}} CYCLES {}}
set a(0-779) {NAME SHIFT:asn(regs.regs(2).lpi#2) TYPE ASSIGN PAR 0-719 XREFS 5583 LOC {1 0.1090539 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-776 {}} {772 0 0-779 {}} {256 0 0-732 {}} {256 0 0-749 {}} {258 0 0-756 {}}} SUCCS {{774 0 0-732 {}} {774 0 0-749 {}} {772 0 0-779 {}}} CYCLES {}}
set a(0-780) {NAME SHIFT:asn(regs.regs(3).lpi#2) TYPE ASSIGN PAR 0-719 XREFS 5584 LOC {1 0.1090539 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-776 {}} {772 0 0-780 {}} {256 0 0-731 {}} {256 0 0-757 {}} {258 0 0-763 {}}} SUCCS {{774 0 0-731 {}} {774 0 0-757 {}} {772 0 0-780 {}}} CYCLES {}}
set a(0-781) {NAME SHIFT:asn(regs.regs(4).lpi#2) TYPE ASSIGN PAR 0-719 XREFS 5585 LOC {1 0.1090539 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-776 {}} {772 0 0-781 {}} {256 0 0-764 {}} {258 0 0-771 {}}} SUCCS {{774 0 0-764 {}} {772 0 0-781 {}}} CYCLES {}}
set a(0-782) {NAME SHIFT:exs#2 TYPE SIGNEXTEND PAR 0-719 XREFS 5586 LOC {1 0.0274655 1 1.0 1 1.0 1 1.0} PREDS {{258 0 0-774 {}}} SUCCS {{259 0 0-783 {}}} CYCLES {}}
set a(0-783) {NAME SHIFT:asn TYPE ASSIGN PAR 0-719 XREFS 5587 LOC {1 0.0274655 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-776 {}} {772 0 0-783 {}} {256 0 0-721 {}} {256 0 0-723 {}} {256 0 0-725 {}} {256 0 0-728 {}} {256 0 0-735 {}} {256 0 0-742 {}} {256 0 0-745 {}} {256 0 0-750 {}} {256 0 0-752 {}} {256 0 0-758 {}} {256 0 0-760 {}} {256 0 0-765 {}} {256 0 0-767 {}} {256 0 0-772 {}} {259 0 0-782 {}}} SUCCS {{774 0 0-721 {}} {774 0 0-723 {}} {774 0 0-725 {}} {774 0 0-728 {}} {774 0 0-735 {}} {774 0 0-742 {}} {774 0 0-745 {}} {774 0 0-750 {}} {774 0 0-752 {}} {774 0 0-758 {}} {774 0 0-760 {}} {774 0 0-765 {}} {774 0 0-767 {}} {774 0 0-772 {}} {772 0 0-783 {}}} CYCLES {}}
set a(0-719) {CHI {0-720 0-721 0-722 0-723 0-724 0-725 0-726 0-727 0-728 0-729 0-730 0-731 0-732 0-733 0-734 0-735 0-736 0-737 0-738 0-739 0-740 0-741 0-742 0-743 0-744 0-745 0-746 0-747 0-748 0-749 0-750 0-751 0-752 0-753 0-754 0-755 0-756 0-757 0-758 0-759 0-760 0-761 0-762 0-763 0-764 0-765 0-766 0-767 0-768 0-769 0-770 0-771 0-772 0-773 0-774 0-775 0-776 0-777 0-778 0-779 0-780 0-781 0-782 0-783} ITERATIONS 5 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 5 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME SHIFT TYPE LOOP DELAY {120.00 ns} PAR 0-688 XREFS 5588 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0-689 {}} {130 0 0-691 {}} {130 0 0-693 {}} {130 0 0-695 {}} {130 0 0-697 {}} {130 0 0-699 {}} {130 0 0-700 {}} {130 0 0-701 {}} {130 0 0-702 {}} {130 0 0-703 {}} {130 0 0-704 {}} {130 0 0-705 {}} {130 0 0-706 {}} {130 0 0-707 {}} {130 0 0-708 {}} {130 0 0-709 {}} {130 0 0-710 {}} {130 0 0-711 {}} {130 0 0-712 {}} {130 0 0-713 {}} {130 0 0-714 {}} {130 0 0-715 {}} {130 0 0-716 {}} {258 0 0-690 {}} {258 0 0-717 {}} {258 0 0-698 {}} {258 0 0-694 {}} {258 0 0-696 {}} {258 0 0-692 {}} {259 0 0-718 {}}} SUCCS {{772 0 0-690 {}} {772 0 0-692 {}} {772 0 0-694 {}} {772 0 0-696 {}} {772 0 0-698 {}} {772 0 0-718 {}} {131 0 0-784 {}} {258 0 0-785 {}} {258 0 0-1219 {}} {258 0 0-1220 {}} {258 0 0-1221 {}} {258 0 0-1222 {}} {258 0 0-1223 {}}} CYCLES {}}
set a(0-784) {NAME ACC1:asn(i#2) TYPE ASSIGN PAR 0-688 XREFS 5589 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{772 0 0-785 {}} {131 0 0-719 {}}} SUCCS {{259 0 0-785 {}}} CYCLES {}}
set a(0-786) {NAME ACC1:asn TYPE ASSIGN PAR 0-785 XREFS 5590 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-928 {}}} SUCCS {{258 0 0-794 {}} {130 0 0-927 {}} {256 0 0-928 {}}} CYCLES {}}
set a(0-787) {NAME {regs.operator[]:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5591 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-793 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-788) {NAME {regs.operator[]:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5592 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-793 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-789) {NAME {regs.operator[]:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5593 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-793 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-790) {NAME {regs.operator[]:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5594 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-793 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-791) {NAME {regs.operator[]:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5595 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-793 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-792) {NAME {regs.operator[]:asn} TYPE ASSIGN PAR 0-785 XREFS 5596 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-793 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-793) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5597 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-791 {}} {258 0 0-790 {}} {258 0 0-789 {}} {258 0 0-788 {}} {258 0 0-787 {}} {259 0 0-792 {}}} SUCCS {{259 0 0-794 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-794) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#1 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5598 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-786 {}} {259 0 0-793 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-928 {}}} CYCLES {}}
set a(0-795) {NAME ACC1:asn#2 TYPE ASSIGN PAR 0-785 XREFS 5599 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-933 {}}} SUCCS {{258 0 0-803 {}} {130 0 0-927 {}} {256 0 0-933 {}}} CYCLES {}}
set a(0-796) {NAME {regs.operator[]#1:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5600 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-802 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-797) {NAME {regs.operator[]#1:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5601 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-802 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-798) {NAME {regs.operator[]#1:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5602 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-802 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-799) {NAME {regs.operator[]#1:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5603 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-802 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-800) {NAME {regs.operator[]#1:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5604 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-802 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-801) {NAME {regs.operator[]#1:asn} TYPE ASSIGN PAR 0-785 XREFS 5605 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-802 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-802) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#1:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5606 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-800 {}} {258 0 0-799 {}} {258 0 0-798 {}} {258 0 0-797 {}} {258 0 0-796 {}} {259 0 0-801 {}}} SUCCS {{259 0 0-803 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-803) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#2 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5607 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-795 {}} {259 0 0-802 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-933 {}}} CYCLES {}}
set a(0-804) {NAME ACC1:asn#3 TYPE ASSIGN PAR 0-785 XREFS 5608 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-938 {}}} SUCCS {{258 0 0-812 {}} {130 0 0-927 {}} {256 0 0-938 {}}} CYCLES {}}
set a(0-805) {NAME {regs.operator[]#2:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5609 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-811 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-806) {NAME {regs.operator[]#2:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5610 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-811 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-807) {NAME {regs.operator[]#2:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5611 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-811 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-808) {NAME {regs.operator[]#2:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5612 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-811 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-809) {NAME {regs.operator[]#2:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5613 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-811 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-810) {NAME {regs.operator[]#2:asn} TYPE ASSIGN PAR 0-785 XREFS 5614 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-811 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-811) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#2:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5615 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-809 {}} {258 0 0-808 {}} {258 0 0-807 {}} {258 0 0-806 {}} {258 0 0-805 {}} {259 0 0-810 {}}} SUCCS {{259 0 0-812 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-812) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#3 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5616 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-804 {}} {259 0 0-811 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-938 {}}} CYCLES {}}
set a(0-813) {NAME ACC1:asn#4 TYPE ASSIGN PAR 0-785 XREFS 5617 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-929 {}}} SUCCS {{258 0 0-821 {}} {130 0 0-927 {}} {256 0 0-929 {}}} CYCLES {}}
set a(0-814) {NAME {regs.operator[]#3:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5618 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-820 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-815) {NAME {regs.operator[]#3:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5619 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-820 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-816) {NAME {regs.operator[]#3:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5620 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-820 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-817) {NAME {regs.operator[]#3:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5621 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-820 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-818) {NAME {regs.operator[]#3:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5622 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-820 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-819) {NAME {regs.operator[]#3:asn} TYPE ASSIGN PAR 0-785 XREFS 5623 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-820 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-820) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#3:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5624 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-818 {}} {258 0 0-817 {}} {258 0 0-816 {}} {258 0 0-815 {}} {258 0 0-814 {}} {259 0 0-819 {}}} SUCCS {{259 0 0-821 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-821) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#4 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5625 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-813 {}} {259 0 0-820 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-929 {}}} CYCLES {}}
set a(0-822) {NAME ACC1:asn#5 TYPE ASSIGN PAR 0-785 XREFS 5626 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-934 {}}} SUCCS {{258 0 0-830 {}} {130 0 0-927 {}} {256 0 0-934 {}}} CYCLES {}}
set a(0-823) {NAME {regs.operator[]#4:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5627 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-829 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-824) {NAME {regs.operator[]#4:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5628 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-829 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-825) {NAME {regs.operator[]#4:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5629 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-829 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-826) {NAME {regs.operator[]#4:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5630 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-829 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-827) {NAME {regs.operator[]#4:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5631 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-829 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-828) {NAME {regs.operator[]#4:asn} TYPE ASSIGN PAR 0-785 XREFS 5632 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-829 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-829) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#4:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5633 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-827 {}} {258 0 0-826 {}} {258 0 0-825 {}} {258 0 0-824 {}} {258 0 0-823 {}} {259 0 0-828 {}}} SUCCS {{259 0 0-830 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-830) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#5 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5634 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-822 {}} {259 0 0-829 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-934 {}}} CYCLES {}}
set a(0-831) {NAME ACC1:asn#6 TYPE ASSIGN PAR 0-785 XREFS 5635 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-939 {}}} SUCCS {{258 0 0-839 {}} {130 0 0-927 {}} {256 0 0-939 {}}} CYCLES {}}
set a(0-832) {NAME {regs.operator[]#5:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5636 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-838 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-833) {NAME {regs.operator[]#5:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5637 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-838 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-834) {NAME {regs.operator[]#5:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5638 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-838 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-835) {NAME {regs.operator[]#5:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5639 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-838 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-836) {NAME {regs.operator[]#5:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5640 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-838 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-837) {NAME {regs.operator[]#5:asn} TYPE ASSIGN PAR 0-785 XREFS 5641 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-838 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-838) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#5:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5642 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-836 {}} {258 0 0-835 {}} {258 0 0-834 {}} {258 0 0-833 {}} {258 0 0-832 {}} {259 0 0-837 {}}} SUCCS {{259 0 0-839 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-839) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#6 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5643 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-831 {}} {259 0 0-838 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-939 {}}} CYCLES {}}
set a(0-840) {NAME ACC1:asn#7 TYPE ASSIGN PAR 0-785 XREFS 5644 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-930 {}}} SUCCS {{258 0 0-848 {}} {130 0 0-927 {}} {256 0 0-930 {}}} CYCLES {}}
set a(0-841) {NAME {regs.operator[]#6:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5645 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-847 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-842) {NAME {regs.operator[]#6:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5646 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-847 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-843) {NAME {regs.operator[]#6:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5647 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-847 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-844) {NAME {regs.operator[]#6:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5648 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-847 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-845) {NAME {regs.operator[]#6:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5649 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-847 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-846) {NAME {regs.operator[]#6:asn} TYPE ASSIGN PAR 0-785 XREFS 5650 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-847 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-847) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#6:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5651 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-845 {}} {258 0 0-844 {}} {258 0 0-843 {}} {258 0 0-842 {}} {258 0 0-841 {}} {259 0 0-846 {}}} SUCCS {{259 0 0-848 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-848) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#7 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5652 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-840 {}} {259 0 0-847 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-930 {}}} CYCLES {}}
set a(0-849) {NAME ACC1:asn#8 TYPE ASSIGN PAR 0-785 XREFS 5653 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-935 {}}} SUCCS {{258 0 0-857 {}} {130 0 0-927 {}} {256 0 0-935 {}}} CYCLES {}}
set a(0-850) {NAME {regs.operator[]#7:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5654 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-856 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-851) {NAME {regs.operator[]#7:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5655 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-856 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-852) {NAME {regs.operator[]#7:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5656 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-856 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-853) {NAME {regs.operator[]#7:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5657 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-856 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-854) {NAME {regs.operator[]#7:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5658 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-856 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-855) {NAME {regs.operator[]#7:asn} TYPE ASSIGN PAR 0-785 XREFS 5659 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-856 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-856) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#7:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5660 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-854 {}} {258 0 0-853 {}} {258 0 0-852 {}} {258 0 0-851 {}} {258 0 0-850 {}} {259 0 0-855 {}}} SUCCS {{259 0 0-857 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-857) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#8 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5661 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-849 {}} {259 0 0-856 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-935 {}}} CYCLES {}}
set a(0-858) {NAME ACC1:asn#9 TYPE ASSIGN PAR 0-785 XREFS 5662 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-940 {}}} SUCCS {{258 0 0-866 {}} {130 0 0-927 {}} {256 0 0-940 {}}} CYCLES {}}
set a(0-859) {NAME {regs.operator[]#8:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5663 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-865 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-860) {NAME {regs.operator[]#8:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5664 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-865 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-861) {NAME {regs.operator[]#8:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5665 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-865 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-862) {NAME {regs.operator[]#8:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5666 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-865 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-863) {NAME {regs.operator[]#8:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5667 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-865 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-864) {NAME {regs.operator[]#8:asn} TYPE ASSIGN PAR 0-785 XREFS 5668 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-865 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-865) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#8:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5669 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-863 {}} {258 0 0-862 {}} {258 0 0-861 {}} {258 0 0-860 {}} {258 0 0-859 {}} {259 0 0-864 {}}} SUCCS {{259 0 0-866 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-866) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#9 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5670 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-858 {}} {259 0 0-865 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-940 {}}} CYCLES {}}
set a(0-867) {NAME ACC1:asn#10 TYPE ASSIGN PAR 0-785 XREFS 5671 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-931 {}}} SUCCS {{258 0 0-875 {}} {130 0 0-927 {}} {256 0 0-931 {}}} CYCLES {}}
set a(0-868) {NAME {regs.operator[]#9:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5672 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-874 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-869) {NAME {regs.operator[]#9:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5673 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-874 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-870) {NAME {regs.operator[]#9:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5674 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-874 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-871) {NAME {regs.operator[]#9:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5675 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-874 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-872) {NAME {regs.operator[]#9:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5676 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-874 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-873) {NAME {regs.operator[]#9:asn} TYPE ASSIGN PAR 0-785 XREFS 5677 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-874 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-874) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#9:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5678 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-872 {}} {258 0 0-871 {}} {258 0 0-870 {}} {258 0 0-869 {}} {258 0 0-868 {}} {259 0 0-873 {}}} SUCCS {{259 0 0-875 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-875) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#10 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5679 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-867 {}} {259 0 0-874 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-931 {}}} CYCLES {}}
set a(0-876) {NAME ACC1:asn#11 TYPE ASSIGN PAR 0-785 XREFS 5680 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-936 {}}} SUCCS {{258 0 0-884 {}} {130 0 0-927 {}} {256 0 0-936 {}}} CYCLES {}}
set a(0-877) {NAME {regs.operator[]#10:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5681 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-883 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-878) {NAME {regs.operator[]#10:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5682 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-883 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-879) {NAME {regs.operator[]#10:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5683 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-883 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-880) {NAME {regs.operator[]#10:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5684 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-883 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-881) {NAME {regs.operator[]#10:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5685 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-883 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-882) {NAME {regs.operator[]#10:asn} TYPE ASSIGN PAR 0-785 XREFS 5686 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-883 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-883) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#10:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5687 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-881 {}} {258 0 0-880 {}} {258 0 0-879 {}} {258 0 0-878 {}} {258 0 0-877 {}} {259 0 0-882 {}}} SUCCS {{259 0 0-884 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-884) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#11 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5688 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-876 {}} {259 0 0-883 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-936 {}}} CYCLES {}}
set a(0-885) {NAME ACC1:asn#12 TYPE ASSIGN PAR 0-785 XREFS 5689 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-941 {}}} SUCCS {{258 0 0-893 {}} {130 0 0-927 {}} {256 0 0-941 {}}} CYCLES {}}
set a(0-886) {NAME {regs.operator[]#11:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5690 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-892 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-887) {NAME {regs.operator[]#11:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5691 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-892 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-888) {NAME {regs.operator[]#11:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5692 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-892 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-889) {NAME {regs.operator[]#11:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5693 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-892 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-890) {NAME {regs.operator[]#11:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5694 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-892 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-891) {NAME {regs.operator[]#11:asn} TYPE ASSIGN PAR 0-785 XREFS 5695 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-892 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-892) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#11:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5696 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-890 {}} {258 0 0-889 {}} {258 0 0-888 {}} {258 0 0-887 {}} {258 0 0-886 {}} {259 0 0-891 {}}} SUCCS {{259 0 0-893 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-893) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#12 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5697 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-885 {}} {259 0 0-892 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-941 {}}} CYCLES {}}
set a(0-894) {NAME ACC1:asn#13 TYPE ASSIGN PAR 0-785 XREFS 5698 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-932 {}}} SUCCS {{258 0 0-902 {}} {130 0 0-927 {}} {256 0 0-932 {}}} CYCLES {}}
set a(0-895) {NAME {regs.operator[]#12:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5699 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-901 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-896) {NAME {regs.operator[]#12:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5700 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-901 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-897) {NAME {regs.operator[]#12:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5701 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-901 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-898) {NAME {regs.operator[]#12:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5702 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-901 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-899) {NAME {regs.operator[]#12:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5703 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-901 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-900) {NAME {regs.operator[]#12:asn} TYPE ASSIGN PAR 0-785 XREFS 5704 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-901 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-901) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#12:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5705 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-899 {}} {258 0 0-898 {}} {258 0 0-897 {}} {258 0 0-896 {}} {258 0 0-895 {}} {259 0 0-900 {}}} SUCCS {{259 0 0-902 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-902) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#13 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5706 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-894 {}} {259 0 0-901 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-932 {}}} CYCLES {}}
set a(0-903) {NAME ACC1:asn#14 TYPE ASSIGN PAR 0-785 XREFS 5707 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-937 {}}} SUCCS {{258 0 0-911 {}} {130 0 0-927 {}} {256 0 0-937 {}}} CYCLES {}}
set a(0-904) {NAME {regs.operator[]#13:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5708 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-910 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-905) {NAME {regs.operator[]#13:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5709 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-910 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-906) {NAME {regs.operator[]#13:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5710 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-910 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-907) {NAME {regs.operator[]#13:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5711 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-910 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-908) {NAME {regs.operator[]#13:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5712 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-910 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-909) {NAME {regs.operator[]#13:asn} TYPE ASSIGN PAR 0-785 XREFS 5713 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-910 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-910) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#13:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5714 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-908 {}} {258 0 0-907 {}} {258 0 0-906 {}} {258 0 0-905 {}} {258 0 0-904 {}} {259 0 0-909 {}}} SUCCS {{259 0 0-911 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-911) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#14 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5715 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-903 {}} {259 0 0-910 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-937 {}}} CYCLES {}}
set a(0-912) {NAME ACC1:asn#15 TYPE ASSIGN PAR 0-785 XREFS 5716 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-942 {}}} SUCCS {{258 0 0-920 {}} {130 0 0-927 {}} {256 0 0-942 {}}} CYCLES {}}
set a(0-913) {NAME {regs.operator[]#14:slc(regs.regs(4))} TYPE READSLICE PAR 0-785 XREFS 5717 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-919 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-914) {NAME {regs.operator[]#14:slc(regs.regs(3))} TYPE READSLICE PAR 0-785 XREFS 5718 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-919 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-915) {NAME {regs.operator[]#14:slc(regs.regs(2))} TYPE READSLICE PAR 0-785 XREFS 5719 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-919 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-916) {NAME {regs.operator[]#14:slc(regs.regs(1))} TYPE READSLICE PAR 0-785 XREFS 5720 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-919 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-917) {NAME {regs.operator[]#14:slc(regs.regs(0))} TYPE READSLICE PAR 0-785 XREFS 5721 LOC {0 1.0 0 1.0 0 1.0 1 0.8003952249999999} PREDS {} SUCCS {{258 0 0-919 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-918) {NAME {regs.operator[]#14:asn} TYPE ASSIGN PAR 0-785 XREFS 5722 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-919 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-919) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,3,8) AREA_SCORE 48.39 QUANTITY 15 NAME {regs.operator[]#14:mux} TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-785 XREFS 5723 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{258 0 0-917 {}} {258 0 0-916 {}} {258 0 0-915 {}} {258 0 0-914 {}} {258 0 0-913 {}} {259 0 0-918 {}}} SUCCS {{259 0 0-920 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-920) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC1:acc#15 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-785 XREFS 5724 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-912 {}} {259 0 0-919 {}}} SUCCS {{130 0 0-927 {}} {258 0 0-942 {}}} CYCLES {}}
set a(0-921) {NAME ACC1:asn#16 TYPE ASSIGN PAR 0-785 XREFS 5725 LOC {0 1.0 1 0.934245 1 0.934245 1 0.934245} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-922 {}} {130 0 0-927 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-922) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME ACC1:acc#16 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-785 XREFS 5726 LOC {1 0.0 1 0.934245 1 0.934245 1 0.9617104520241717 1 0.9617104520241717} PREDS {{259 0 0-921 {}}} SUCCS {{259 0 0-923 {}} {130 0 0-927 {}} {258 0 0-943 {}}} CYCLES {}}
set a(0-923) {NAME ACC1:asn#1 TYPE ASSIGN PAR 0-785 XREFS 5727 LOC {1 0.0274655 1 0.9617104999999999 1 0.9617104999999999 1 0.9617104999999999} PREDS {{259 0 0-922 {}}} SUCCS {{259 0 0-924 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-924) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME ACC1:acc TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-785 XREFS 5728 LOC {1 0.0274655 1 0.9617104999999999 1 0.9617104999999999 1 0.999999959496936 1 0.999999959496936} PREDS {{259 0 0-923 {}}} SUCCS {{259 0 0-925 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-925) {NAME ACC1:slc TYPE READSLICE PAR 0-785 XREFS 5729 LOC {1 0.065755 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0-924 {}}} SUCCS {{259 0 0-926 {}} {130 0 0-927 {}}} CYCLES {}}
set a(0-926) {NAME ACC1:not TYPE NOT PAR 0-785 XREFS 5730 LOC {1 0.065755 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0-925 {}}} SUCCS {{259 0 0-927 {}}} CYCLES {}}
set a(0-927) {NAME break(ACC1) TYPE TERMINATE PAR 0-785 XREFS 5731 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-786 {}} {130 0 0-787 {}} {130 0 0-788 {}} {130 0 0-789 {}} {130 0 0-790 {}} {130 0 0-791 {}} {130 0 0-792 {}} {130 0 0-793 {}} {130 0 0-794 {}} {130 0 0-795 {}} {130 0 0-796 {}} {130 0 0-797 {}} {130 0 0-798 {}} {130 0 0-799 {}} {130 0 0-800 {}} {130 0 0-801 {}} {130 0 0-802 {}} {130 0 0-803 {}} {130 0 0-804 {}} {130 0 0-805 {}} {130 0 0-806 {}} {130 0 0-807 {}} {130 0 0-808 {}} {130 0 0-809 {}} {130 0 0-810 {}} {130 0 0-811 {}} {130 0 0-812 {}} {130 0 0-813 {}} {130 0 0-814 {}} {130 0 0-815 {}} {130 0 0-816 {}} {130 0 0-817 {}} {130 0 0-818 {}} {130 0 0-819 {}} {130 0 0-820 {}} {130 0 0-821 {}} {130 0 0-822 {}} {130 0 0-823 {}} {130 0 0-824 {}} {130 0 0-825 {}} {130 0 0-826 {}} {130 0 0-827 {}} {130 0 0-828 {}} {130 0 0-829 {}} {130 0 0-830 {}} {130 0 0-831 {}} {130 0 0-832 {}} {130 0 0-833 {}} {130 0 0-834 {}} {130 0 0-835 {}} {130 0 0-836 {}} {130 0 0-837 {}} {130 0 0-838 {}} {130 0 0-839 {}} {130 0 0-840 {}} {130 0 0-841 {}} {130 0 0-842 {}} {130 0 0-843 {}} {130 0 0-844 {}} {130 0 0-845 {}} {130 0 0-846 {}} {130 0 0-847 {}} {130 0 0-848 {}} {130 0 0-849 {}} {130 0 0-850 {}} {130 0 0-851 {}} {130 0 0-852 {}} {130 0 0-853 {}} {130 0 0-854 {}} {130 0 0-855 {}} {130 0 0-856 {}} {130 0 0-857 {}} {130 0 0-858 {}} {130 0 0-859 {}} {130 0 0-860 {}} {130 0 0-861 {}} {130 0 0-862 {}} {130 0 0-863 {}} {130 0 0-864 {}} {130 0 0-865 {}} {130 0 0-866 {}} {130 0 0-867 {}} {130 0 0-868 {}} {130 0 0-869 {}} {130 0 0-870 {}} {130 0 0-871 {}} {130 0 0-872 {}} {130 0 0-873 {}} {130 0 0-874 {}} {130 0 0-875 {}} {130 0 0-876 {}} {130 0 0-877 {}} {130 0 0-878 {}} {130 0 0-879 {}} {130 0 0-880 {}} {130 0 0-881 {}} {130 0 0-882 {}} {130 0 0-883 {}} {130 0 0-884 {}} {130 0 0-885 {}} {130 0 0-886 {}} {130 0 0-887 {}} {130 0 0-888 {}} {130 0 0-889 {}} {130 0 0-890 {}} {130 0 0-891 {}} {130 0 0-892 {}} {130 0 0-893 {}} {130 0 0-894 {}} {130 0 0-895 {}} {130 0 0-896 {}} {130 0 0-897 {}} {130 0 0-898 {}} {130 0 0-899 {}} {130 0 0-900 {}} {130 0 0-901 {}} {130 0 0-902 {}} {130 0 0-903 {}} {130 0 0-904 {}} {130 0 0-905 {}} {130 0 0-906 {}} {130 0 0-907 {}} {130 0 0-908 {}} {130 0 0-909 {}} {130 0 0-910 {}} {130 0 0-911 {}} {130 0 0-912 {}} {130 0 0-913 {}} {130 0 0-914 {}} {130 0 0-915 {}} {130 0 0-916 {}} {130 0 0-917 {}} {130 0 0-918 {}} {130 0 0-919 {}} {130 0 0-920 {}} {130 0 0-921 {}} {130 0 0-922 {}} {130 0 0-923 {}} {130 0 0-924 {}} {130 0 0-925 {}} {259 0 0-926 {}}} SUCCS {{129 0 0-928 {}} {128 0 0-929 {}} {128 0 0-930 {}} {128 0 0-931 {}} {128 0 0-932 {}} {128 0 0-933 {}} {128 0 0-934 {}} {128 0 0-935 {}} {128 0 0-936 {}} {128 0 0-937 {}} {128 0 0-938 {}} {128 0 0-939 {}} {128 0 0-940 {}} {128 0 0-941 {}} {128 0 0-942 {}} {128 0 0-943 {}}} CYCLES {}}
set a(0-928) {NAME ACC1:asn(r(0).sva) TYPE ASSIGN PAR 0-785 XREFS 5732 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-928 {}} {256 0 0-786 {}} {258 0 0-794 {}} {129 0 0-927 {}}} SUCCS {{774 0 0-786 {}} {772 0 0-928 {}}} CYCLES {}}
set a(0-929) {NAME ACC1:asn(r(1).sva) TYPE ASSIGN PAR 0-785 XREFS 5733 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-929 {}} {256 0 0-813 {}} {258 0 0-821 {}}} SUCCS {{774 0 0-813 {}} {772 0 0-929 {}}} CYCLES {}}
set a(0-930) {NAME ACC1:asn(r(2).sva) TYPE ASSIGN PAR 0-785 XREFS 5734 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-930 {}} {256 0 0-840 {}} {258 0 0-848 {}}} SUCCS {{774 0 0-840 {}} {772 0 0-930 {}}} CYCLES {}}
set a(0-931) {NAME ACC1:asn(r(3).sva) TYPE ASSIGN PAR 0-785 XREFS 5735 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-931 {}} {256 0 0-867 {}} {258 0 0-875 {}}} SUCCS {{774 0 0-867 {}} {772 0 0-931 {}}} CYCLES {}}
set a(0-932) {NAME ACC1:asn(r(4).sva) TYPE ASSIGN PAR 0-785 XREFS 5736 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-932 {}} {256 0 0-894 {}} {258 0 0-902 {}}} SUCCS {{774 0 0-894 {}} {772 0 0-932 {}}} CYCLES {}}
set a(0-933) {NAME ACC1:asn(g(0).sva) TYPE ASSIGN PAR 0-785 XREFS 5737 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-933 {}} {256 0 0-795 {}} {258 0 0-803 {}}} SUCCS {{774 0 0-795 {}} {772 0 0-933 {}}} CYCLES {}}
set a(0-934) {NAME ACC1:asn(g(1).sva) TYPE ASSIGN PAR 0-785 XREFS 5738 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-934 {}} {256 0 0-822 {}} {258 0 0-830 {}}} SUCCS {{774 0 0-822 {}} {772 0 0-934 {}}} CYCLES {}}
set a(0-935) {NAME ACC1:asn(g(2).sva) TYPE ASSIGN PAR 0-785 XREFS 5739 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-935 {}} {256 0 0-849 {}} {258 0 0-857 {}}} SUCCS {{774 0 0-849 {}} {772 0 0-935 {}}} CYCLES {}}
set a(0-936) {NAME ACC1:asn(g(3).sva) TYPE ASSIGN PAR 0-785 XREFS 5740 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-936 {}} {256 0 0-876 {}} {258 0 0-884 {}}} SUCCS {{774 0 0-876 {}} {772 0 0-936 {}}} CYCLES {}}
set a(0-937) {NAME ACC1:asn(g(4).sva) TYPE ASSIGN PAR 0-785 XREFS 5741 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-937 {}} {256 0 0-903 {}} {258 0 0-911 {}}} SUCCS {{774 0 0-903 {}} {772 0 0-937 {}}} CYCLES {}}
set a(0-938) {NAME ACC1:asn(b(0).sva) TYPE ASSIGN PAR 0-785 XREFS 5742 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-938 {}} {256 0 0-804 {}} {258 0 0-812 {}}} SUCCS {{774 0 0-804 {}} {772 0 0-938 {}}} CYCLES {}}
set a(0-939) {NAME ACC1:asn(b(1).sva) TYPE ASSIGN PAR 0-785 XREFS 5743 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-939 {}} {256 0 0-831 {}} {258 0 0-839 {}}} SUCCS {{774 0 0-831 {}} {772 0 0-939 {}}} CYCLES {}}
set a(0-940) {NAME ACC1:asn(b(2).sva) TYPE ASSIGN PAR 0-785 XREFS 5744 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-940 {}} {256 0 0-858 {}} {258 0 0-866 {}}} SUCCS {{774 0 0-858 {}} {772 0 0-940 {}}} CYCLES {}}
set a(0-941) {NAME ACC1:asn(b(3).sva) TYPE ASSIGN PAR 0-785 XREFS 5745 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-941 {}} {256 0 0-885 {}} {258 0 0-893 {}}} SUCCS {{774 0 0-885 {}} {772 0 0-941 {}}} CYCLES {}}
set a(0-942) {NAME ACC1:asn(b(4).sva) TYPE ASSIGN PAR 0-785 XREFS 5746 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-942 {}} {256 0 0-912 {}} {258 0 0-920 {}}} SUCCS {{774 0 0-912 {}} {772 0 0-942 {}}} CYCLES {}}
set a(0-943) {NAME ACC1:asn(i#4.sva) TYPE ASSIGN PAR 0-785 XREFS 5747 LOC {1 0.0274655 1 0.9617104999999999 1 0.9617104999999999 1 1.0} PREDS {{128 0 0-927 {}} {772 0 0-943 {}} {256 0 0-792 {}} {256 0 0-801 {}} {256 0 0-810 {}} {256 0 0-819 {}} {256 0 0-828 {}} {256 0 0-837 {}} {256 0 0-846 {}} {256 0 0-855 {}} {256 0 0-864 {}} {256 0 0-873 {}} {256 0 0-882 {}} {256 0 0-891 {}} {256 0 0-900 {}} {256 0 0-909 {}} {256 0 0-918 {}} {256 0 0-921 {}} {258 0 0-922 {}}} SUCCS {{774 0 0-792 {}} {774 0 0-801 {}} {774 0 0-810 {}} {774 0 0-819 {}} {774 0 0-828 {}} {774 0 0-837 {}} {774 0 0-846 {}} {774 0 0-855 {}} {774 0 0-864 {}} {774 0 0-873 {}} {774 0 0-882 {}} {774 0 0-891 {}} {774 0 0-900 {}} {774 0 0-909 {}} {774 0 0-918 {}} {774 0 0-921 {}} {772 0 0-943 {}}} CYCLES {}}
set a(0-785) {CHI {0-786 0-787 0-788 0-789 0-790 0-791 0-792 0-793 0-794 0-795 0-796 0-797 0-798 0-799 0-800 0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943} ITERATIONS 5 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 5 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME ACC1 TYPE LOOP DELAY {120.00 ns} PAR 0-688 XREFS 5748 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{258 0 0-706 {}} {258 0 0-711 {}} {258 0 0-716 {}} {258 0 0-704 {}} {258 0 0-709 {}} {258 0 0-714 {}} {258 0 0-702 {}} {258 0 0-707 {}} {258 0 0-712 {}} {258 0 0-703 {}} {258 0 0-708 {}} {258 0 0-713 {}} {258 0 0-705 {}} {258 0 0-710 {}} {258 0 0-715 {}} {258 0 0-719 {}} {259 0 0-784 {}}} SUCCS {{772 0 0-702 {}} {772 0 0-703 {}} {772 0 0-704 {}} {772 0 0-705 {}} {772 0 0-706 {}} {772 0 0-707 {}} {772 0 0-708 {}} {772 0 0-709 {}} {772 0 0-710 {}} {772 0 0-711 {}} {772 0 0-712 {}} {772 0 0-713 {}} {772 0 0-714 {}} {772 0 0-715 {}} {772 0 0-716 {}} {772 0 0-784 {}} {131 0 0-944 {}} {258 0 0-945 {}}} CYCLES {}}
set a(0-944) {NAME ACC2:asn(i) TYPE ASSIGN PAR 0-688 XREFS 5749 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{772 0 0-945 {}} {131 0 0-785 {}}} SUCCS {{259 0 0-945 {}}} CYCLES {}}
set a(0-946) {NAME ACC2:asn TYPE ASSIGN PAR 0-945 XREFS 5750 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-965 {}}} SUCCS {{258 0 0-949 {}} {130 0 0-964 {}} {256 0 0-965 {}}} CYCLES {}}
set a(0-947) {NAME ACC2:asn#5 TYPE ASSIGN PAR 0-945 XREFS 5751 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-968 {}}} SUCCS {{259 0 0-948 {}} {130 0 0-964 {}} {256 0 0-968 {}}} CYCLES {}}
set a(0-948) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(16,3,8) AREA_SCORE 77.42 QUANTITY 3 NAME ACC2:mux TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-945 XREFS 5752 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{259 0 0-947 {}}} SUCCS {{259 0 0-949 {}} {130 0 0-964 {}}} CYCLES {}}
set a(0-949) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC2:acc#1 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-945 XREFS 5753 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-946 {}} {259 0 0-948 {}}} SUCCS {{130 0 0-964 {}} {258 0 0-965 {}}} CYCLES {}}
set a(0-950) {NAME ACC2:asn#6 TYPE ASSIGN PAR 0-945 XREFS 5754 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-966 {}}} SUCCS {{258 0 0-953 {}} {130 0 0-964 {}} {256 0 0-966 {}}} CYCLES {}}
set a(0-951) {NAME ACC2:asn#7 TYPE ASSIGN PAR 0-945 XREFS 5755 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-968 {}}} SUCCS {{259 0 0-952 {}} {130 0 0-964 {}} {256 0 0-968 {}}} CYCLES {}}
set a(0-952) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(16,3,8) AREA_SCORE 77.42 QUANTITY 3 NAME ACC2:mux#1 TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-945 XREFS 5756 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{259 0 0-951 {}}} SUCCS {{259 0 0-953 {}} {130 0 0-964 {}}} CYCLES {}}
set a(0-953) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC2:acc#2 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-945 XREFS 5757 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-950 {}} {259 0 0-952 {}}} SUCCS {{130 0 0-964 {}} {258 0 0-966 {}}} CYCLES {}}
set a(0-954) {NAME ACC2:asn#8 TYPE ASSIGN PAR 0-945 XREFS 5758 LOC {0 1.0 1 0.894390225 1 0.894390225 1 0.894390225} PREDS {{774 0 0-967 {}}} SUCCS {{258 0 0-957 {}} {130 0 0-964 {}} {256 0 0-967 {}}} CYCLES {}}
set a(0-955) {NAME ACC2:asn#9 TYPE ASSIGN PAR 0-945 XREFS 5759 LOC {0 1.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8003952249999999} PREDS {{774 0 0-968 {}}} SUCCS {{259 0 0-956 {}} {130 0 0-964 {}} {256 0 0-968 {}}} CYCLES {}}
set a(0-956) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(16,3,8) AREA_SCORE 77.42 QUANTITY 3 NAME ACC2:mux#2 TYPE MUX DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-945 XREFS 5760 LOC {1 0.0 1 0.8003952249999999 1 0.8003952249999999 1 0.8943901624999999 1 0.8943901624999999} PREDS {{259 0 0-955 {}}} SUCCS {{259 0 0-957 {}} {130 0 0-964 {}}} CYCLES {}}
set a(0-957) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(16,0,16,0,16) AREA_SCORE 17.19 QUANTITY 15 NAME ACC2:acc#3 TYPE ACCU DELAY {1.69 ns} LIBRARY_DELAY {1.69 ns} PAR 0-945 XREFS 5761 LOC {1 0.093995 1 0.894390225 1 0.894390225 1 0.999999955357901 1 0.999999955357901} PREDS {{258 0 0-954 {}} {259 0 0-956 {}}} SUCCS {{130 0 0-964 {}} {258 0 0-967 {}}} CYCLES {}}
set a(0-958) {NAME ACC2:asn#10 TYPE ASSIGN PAR 0-945 XREFS 5762 LOC {0 1.0 1 0.934245 1 0.934245 1 0.934245} PREDS {{774 0 0-968 {}}} SUCCS {{259 0 0-959 {}} {130 0 0-964 {}} {256 0 0-968 {}}} CYCLES {}}
set a(0-959) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME ACC2:acc#4 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-945 XREFS 5763 LOC {1 0.0 1 0.934245 1 0.934245 1 0.9617104520241717 1 0.9617104520241717} PREDS {{259 0 0-958 {}}} SUCCS {{259 0 0-960 {}} {130 0 0-964 {}} {258 0 0-968 {}}} CYCLES {}}
set a(0-960) {NAME ACC2:asn#4 TYPE ASSIGN PAR 0-945 XREFS 5764 LOC {1 0.0274655 1 0.9617104999999999 1 0.9617104999999999 1 0.9617104999999999} PREDS {{259 0 0-959 {}}} SUCCS {{259 0 0-961 {}} {130 0 0-964 {}}} CYCLES {}}
set a(0-961) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME ACC2:acc TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-945 XREFS 5765 LOC {1 0.0274655 1 0.9617104999999999 1 0.9617104999999999 1 0.999999959496936 1 0.999999959496936} PREDS {{259 0 0-960 {}}} SUCCS {{259 0 0-962 {}} {130 0 0-964 {}}} CYCLES {}}
set a(0-962) {NAME ACC2:slc TYPE READSLICE PAR 0-945 XREFS 5766 LOC {1 0.065755 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0-961 {}}} SUCCS {{259 0 0-963 {}} {130 0 0-964 {}}} CYCLES {}}
set a(0-963) {NAME ACC2:not TYPE NOT PAR 0-945 XREFS 5767 LOC {1 0.065755 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0-962 {}}} SUCCS {{259 0 0-964 {}}} CYCLES {}}
set a(0-964) {NAME break(ACC2) TYPE TERMINATE PAR 0-945 XREFS 5768 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-946 {}} {130 0 0-947 {}} {130 0 0-948 {}} {130 0 0-949 {}} {130 0 0-950 {}} {130 0 0-951 {}} {130 0 0-952 {}} {130 0 0-953 {}} {130 0 0-954 {}} {130 0 0-955 {}} {130 0 0-956 {}} {130 0 0-957 {}} {130 0 0-958 {}} {130 0 0-959 {}} {130 0 0-960 {}} {130 0 0-961 {}} {130 0 0-962 {}} {259 0 0-963 {}}} SUCCS {{129 0 0-965 {}} {128 0 0-966 {}} {128 0 0-967 {}} {128 0 0-968 {}}} CYCLES {}}
set a(0-965) {NAME ACC2:asn(red#1.sva) TYPE ASSIGN PAR 0-945 XREFS 5769 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-965 {}} {256 0 0-946 {}} {258 0 0-949 {}} {129 0 0-964 {}}} SUCCS {{774 0 0-946 {}} {772 0 0-965 {}}} CYCLES {}}
set a(0-966) {NAME ACC2:asn(green#1.sva) TYPE ASSIGN PAR 0-945 XREFS 5770 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-964 {}} {772 0 0-966 {}} {256 0 0-950 {}} {258 0 0-953 {}}} SUCCS {{774 0 0-950 {}} {772 0 0-966 {}}} CYCLES {}}
set a(0-967) {NAME ACC2:asn(blue#1.sva) TYPE ASSIGN PAR 0-945 XREFS 5771 LOC {1 0.19960477499999998 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0-964 {}} {772 0 0-967 {}} {256 0 0-954 {}} {258 0 0-957 {}}} SUCCS {{774 0 0-954 {}} {772 0 0-967 {}}} CYCLES {}}
set a(0-968) {NAME ACC2:asn(i#3.sva) TYPE ASSIGN PAR 0-945 XREFS 5772 LOC {1 0.0274655 1 0.9617104999999999 1 0.9617104999999999 1 1.0} PREDS {{128 0 0-964 {}} {772 0 0-968 {}} {256 0 0-947 {}} {256 0 0-951 {}} {256 0 0-955 {}} {256 0 0-958 {}} {258 0 0-959 {}}} SUCCS {{774 0 0-947 {}} {774 0 0-951 {}} {774 0 0-955 {}} {774 0 0-958 {}} {772 0 0-968 {}}} CYCLES {}}
set a(0-945) {CHI {0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968} ITERATIONS 5 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 5 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME ACC2 TYPE LOOP DELAY {120.00 ns} PAR 0-688 XREFS 5773 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{258 0 0-701 {}} {258 0 0-700 {}} {258 0 0-699 {}} {258 0 0-785 {}} {259 0 0-944 {}}} SUCCS {{772 0 0-699 {}} {772 0 0-700 {}} {772 0 0-701 {}} {772 0 0-944 {}} {259 0 0-969 {}} {130 0 0-970 {}} {258 0 0-971 {}} {130 0 0-972 {}} {130 0 0-973 {}} {258 0 0-974 {}} {258 0 0-975 {}} {130 0 0-976 {}} {130 0 0-977 {}} {258 0 0-978 {}} {258 0 0-979 {}} {130 0 0-980 {}} {258 0 0-981 {}} {130 0 0-982 {}} {258 0 0-983 {}} {130 0 0-984 {}} {130 0 0-985 {}} {130 0 0-986 {}} {130 0 0-987 {}} {130 0 0-988 {}} {258 0 0-989 {}} {258 0 0-990 {}} {258 0 0-991 {}} {130 0 0-992 {}} {258 0 0-993 {}} {130 0 0-994 {}} {258 0 0-995 {}} {130 0 0-996 {}} {258 0 0-997 {}} {258 0 0-998 {}} {130 0 0-999 {}} {130 0 0-1000 {}} {130 0 0-1001 {}} {130 0 0-1002 {}} {258 0 0-1003 {}} {130 0 0-1004 {}} {258 0 0-1005 {}} {130 0 0-1006 {}} {130 0 0-1007 {}} {258 0 0-1008 {}} {258 0 0-1009 {}} {130 0 0-1010 {}} {130 0 0-1011 {}} {258 0 0-1012 {}} {258 0 0-1013 {}} {130 0 0-1014 {}} {258 0 0-1015 {}} {130 0 0-1016 {}} {258 0 0-1017 {}} {130 0 0-1018 {}} {130 0 0-1019 {}} {130 0 0-1020 {}} {130 0 0-1021 {}} {130 0 0-1022 {}} {258 0 0-1023 {}} {258 0 0-1024 {}} {258 0 0-1025 {}} {130 0 0-1026 {}} {258 0 0-1027 {}} {130 0 0-1028 {}} {258 0 0-1029 {}} {130 0 0-1030 {}} {258 0 0-1031 {}} {258 0 0-1032 {}} {130 0 0-1033 {}} {130 0 0-1034 {}} {130 0 0-1035 {}} {130 0 0-1036 {}} {258 0 0-1037 {}} {258 0 0-1038 {}} {258 0 0-1039 {}} {130 0 0-1040 {}} {130 0 0-1041 {}} {258 0 0-1042 {}} {258 0 0-1043 {}} {258 0 0-1044 {}} {130 0 0-1045 {}} {130 0 0-1046 {}} {130 0 0-1047 {}} {258 0 0-1048 {}} {130 0 0-1049 {}} {258 0 0-1050 {}} {258 0 0-1051 {}} {130 0 0-1052 {}} {258 0 0-1053 {}} {130 0 0-1054 {}} {130 0 0-1055 {}} {130 0 0-1056 {}} {130 0 0-1057 {}} {130 0 0-1058 {}} {258 0 0-1059 {}} {130 0 0-1060 {}} {130 0 0-1061 {}} {130 0 0-1062 {}} {130 0 0-1063 {}} {130 0 0-1064 {}} {130 0 0-1065 {}} {130 0 0-1066 {}} {130 0 0-1067 {}} {130 0 0-1068 {}} {130 0 0-1069 {}} {130 0 0-1070 {}} {130 0 0-1071 {}} {130 0 0-1072 {}} {130 0 0-1073 {}} {130 0 0-1074 {}} {130 0 0-1075 {}} {130 0 0-1076 {}} {258 0 0-1077 {}} {130 0 0-1078 {}} {130 0 0-1079 {}} {130 0 0-1080 {}} {130 0 0-1081 {}} {130 0 0-1082 {}} {258 0 0-1083 {}} {130 0 0-1084 {}} {258 0 0-1085 {}} {130 0 0-1086 {}} {130 0 0-1087 {}} {258 0 0-1088 {}} {258 0 0-1089 {}} {130 0 0-1090 {}} {130 0 0-1091 {}} {258 0 0-1092 {}} {258 0 0-1093 {}} {130 0 0-1094 {}} {258 0 0-1095 {}} {130 0 0-1096 {}} {258 0 0-1097 {}} {130 0 0-1098 {}} {130 0 0-1099 {}} {130 0 0-1100 {}} {130 0 0-1101 {}} {130 0 0-1102 {}} {258 0 0-1103 {}} {258 0 0-1104 {}} {258 0 0-1105 {}} {130 0 0-1106 {}} {258 0 0-1107 {}} {130 0 0-1108 {}} {258 0 0-1109 {}} {130 0 0-1110 {}} {258 0 0-1111 {}} {258 0 0-1112 {}} {130 0 0-1113 {}} {130 0 0-1114 {}} {130 0 0-1115 {}} {130 0 0-1116 {}} {258 0 0-1117 {}} {258 0 0-1118 {}} {258 0 0-1119 {}} {130 0 0-1120 {}} {130 0 0-1121 {}} {258 0 0-1122 {}} {258 0 0-1123 {}} {258 0 0-1124 {}} {130 0 0-1125 {}} {130 0 0-1126 {}} {130 0 0-1127 {}} {258 0 0-1128 {}} {130 0 0-1129 {}} {258 0 0-1130 {}} {258 0 0-1131 {}} {130 0 0-1132 {}} {258 0 0-1133 {}} {130 0 0-1134 {}} {130 0 0-1135 {}} {130 0 0-1136 {}} {130 0 0-1137 {}} {130 0 0-1138 {}} {258 0 0-1139 {}} {130 0 0-1140 {}} {130 0 0-1141 {}} {130 0 0-1142 {}} {130 0 0-1143 {}} {130 0 0-1144 {}} {130 0 0-1145 {}} {130 0 0-1146 {}} {130 0 0-1147 {}} {130 0 0-1148 {}} {130 0 0-1149 {}} {130 0 0-1150 {}} {130 0 0-1151 {}} {130 0 0-1152 {}} {130 0 0-1153 {}} {130 0 0-1154 {}} {130 0 0-1155 {}} {130 0 0-1156 {}} {258 0 0-1157 {}} {130 0 0-1158 {}} {130 0 0-1159 {}} {130 0 0-1160 {}} {130 0 0-1161 {}} {130 0 0-1162 {}} {258 0 0-1163 {}} {258 0 0-1164 {}} {258 0 0-1165 {}} {130 0 0-1166 {}} {130 0 0-1167 {}} {258 0 0-1168 {}} {130 0 0-1169 {}} {130 0 0-1170 {}} {258 0 0-1171 {}} {258 0 0-1172 {}} {130 0 0-1173 {}} {130 0 0-1174 {}} {258 0 0-1175 {}} {258 0 0-1176 {}} {130 0 0-1177 {}} {258 0 0-1178 {}} {130 0 0-1179 {}} {130 0 0-1180 {}} {130 0 0-1181 {}} {130 0 0-1182 {}} {130 0 0-1183 {}} {258 0 0-1184 {}} {130 0 0-1185 {}} {130 0 0-1186 {}} {130 0 0-1187 {}} {130 0 0-1188 {}} {130 0 0-1189 {}} {130 0 0-1190 {}} {130 0 0-1191 {}} {130 0 0-1192 {}} {130 0 0-1193 {}} {130 0 0-1194 {}} {130 0 0-1195 {}} {130 0 0-1196 {}} {130 0 0-1197 {}} {130 0 0-1198 {}} {130 0 0-1199 {}} {130 0 0-1200 {}} {130 0 0-1201 {}} {258 0 0-1202 {}} {130 0 0-1203 {}} {130 0 0-1204 {}} {130 0 0-1205 {}} {130 0 0-1206 {}} {130 0 0-1207 {}} {130 0 0-1208 {}} {130 0 0-1209 {}} {130 0 0-1210 {}} {130 0 0-1211 {}} {130 0 0-1212 {}} {130 0 0-1213 {}} {130 0 0-1214 {}} {130 0 0-1215 {}} {130 0 0-1216 {}} {130 0 0-1217 {}} {130 0 0-1218 {}} {130 0 0-1219 {}} {130 0 0-1220 {}} {130 0 0-1221 {}} {130 0 0-1222 {}} {130 0 0-1223 {}}} CYCLES {}}
set a(0-969) {NAME FRAME:slc(red)#4 TYPE READSLICE PAR 0-688 XREFS 5774 LOC {1 1.0 1 1.0 1 1.0 4 0.31326624999999997} PREDS {{259 0 0-945 {}}} SUCCS {{259 0 0-970 {}}} CYCLES {}}
set a(0-970) {NAME FRAME:not#2 TYPE NOT PAR 0-688 XREFS 5775 LOC {1 1.0 2 0.330008725 2 0.330008725 4 0.31326624999999997} PREDS {{130 0 0-945 {}} {259 0 0-969 {}}} SUCCS {{258 0 0-973 {}}} CYCLES {}}
set a(0-971) {NAME FRAME:slc(red)#5 TYPE READSLICE PAR 0-688 XREFS 5776 LOC {1 1.0 1 1.0 1 1.0 4 0.31326624999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-972 {}}} CYCLES {}}
set a(0-972) {NAME FRAME:not#3 TYPE NOT PAR 0-688 XREFS 5777 LOC {1 1.0 2 0.330008725 2 0.330008725 4 0.31326624999999997} PREDS {{130 0 0-945 {}} {259 0 0-971 {}}} SUCCS {{259 0 0-973 {}}} CYCLES {}}
set a(0-973) {NAME FRAME:conc#2 TYPE CONCATENATE PAR 0-688 XREFS 5778 LOC {1 1.0 2 0.330008725 2 0.330008725 4 0.31326624999999997} PREDS {{130 0 0-945 {}} {258 0 0-970 {}} {259 0 0-972 {}}} SUCCS {{258 0 0-977 {}}} CYCLES {}}
set a(0-974) {NAME FRAME:slc(red)#6 TYPE READSLICE PAR 0-688 XREFS 5779 LOC {1 1.0 1 1.0 1 1.0 4 0.31326624999999997} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-976 {}}} CYCLES {}}
set a(0-975) {NAME FRAME:slc(red)#7 TYPE READSLICE PAR 0-688 XREFS 5780 LOC {1 1.0 1 1.0 1 1.0 4 0.31326624999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-976 {}}} CYCLES {}}
set a(0-976) {NAME FRAME:conc#3 TYPE CONCATENATE PAR 0-688 XREFS 5781 LOC {1 1.0 2 0.330008725 2 0.330008725 4 0.31326624999999997} PREDS {{130 0 0-945 {}} {258 0 0-974 {}} {259 0 0-975 {}}} SUCCS {{259 0 0-977 {}}} CYCLES {}}
set a(0-977) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 9 NAME FRAME:acc#7 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-688 XREFS 5782 LOC {2 0.0 2 0.330008725 2 0.330008725 2 0.3833557451789505 4 0.36661327017895046} PREDS {{130 0 0-945 {}} {258 0 0-973 {}} {259 0 0-976 {}}} SUCCS {{258 0 0-987 {}}} CYCLES {}}
set a(0-978) {NAME FRAME:slc(red)#8 TYPE READSLICE PAR 0-688 XREFS 5783 LOC {1 1.0 1 1.0 1 1.0 4 0.31326624999999997} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-980 {}}} CYCLES {}}
set a(0-979) {NAME FRAME:slc(red)#9 TYPE READSLICE PAR 0-688 XREFS 5784 LOC {1 1.0 1 1.0 1 1.0 4 0.31326624999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-980 {}}} CYCLES {}}
set a(0-980) {NAME FRAME:conc#4 TYPE CONCATENATE PAR 0-688 XREFS 5785 LOC {1 1.0 2 0.330008725 2 0.330008725 4 0.31326624999999997} PREDS {{130 0 0-945 {}} {258 0 0-978 {}} {259 0 0-979 {}}} SUCCS {{258 0 0-986 {}}} CYCLES {}}
set a(0-981) {NAME FRAME:slc(red)#10 TYPE READSLICE PAR 0-688 XREFS 5786 LOC {1 1.0 1 1.0 1 1.0 4 0.31326624999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-982 {}}} CYCLES {}}
set a(0-982) {NAME FRAME:not#4 TYPE NOT PAR 0-688 XREFS 5787 LOC {1 1.0 2 0.330008725 2 0.330008725 4 0.31326624999999997} PREDS {{130 0 0-945 {}} {259 0 0-981 {}}} SUCCS {{258 0 0-985 {}}} CYCLES {}}
set a(0-983) {NAME FRAME:slc(red)#11 TYPE READSLICE PAR 0-688 XREFS 5788 LOC {1 1.0 1 1.0 1 1.0 4 0.31326624999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-984 {}}} CYCLES {}}
set a(0-984) {NAME FRAME:not#5 TYPE NOT PAR 0-688 XREFS 5789 LOC {1 1.0 2 0.330008725 2 0.330008725 4 0.31326624999999997} PREDS {{130 0 0-945 {}} {259 0 0-983 {}}} SUCCS {{259 0 0-985 {}}} CYCLES {}}
set a(0-985) {NAME FRAME:conc#5 TYPE CONCATENATE PAR 0-688 XREFS 5790 LOC {1 1.0 2 0.330008725 2 0.330008725 4 0.31326624999999997} PREDS {{130 0 0-945 {}} {258 0 0-982 {}} {259 0 0-984 {}}} SUCCS {{259 0 0-986 {}}} CYCLES {}}
set a(0-986) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 9 NAME FRAME:acc#10 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-688 XREFS 5791 LOC {2 0.0 2 0.330008725 2 0.330008725 2 0.3833557451789505 4 0.36661327017895046} PREDS {{130 0 0-945 {}} {258 0 0-980 {}} {259 0 0-985 {}}} SUCCS {{259 0 0-987 {}}} CYCLES {}}
set a(0-987) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 3 NAME FRAME:acc#12 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-688 XREFS 5792 LOC {2 0.053347075 2 0.38335579999999997 2 0.38335579999999997 2 0.441955509496936 4 0.42521303449693604} PREDS {{130 0 0-945 {}} {258 0 0-977 {}} {259 0 0-986 {}}} SUCCS {{259 0 0-988 {}}} CYCLES {}}
set a(0-988) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,7) AREA_SCORE 8.00 QUANTITY 9 NAME FRAME:acc TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-688 XREFS 5793 LOC {2 0.111946825 2 0.44195555 2 0.44195555 2 0.5102728373898489 4 0.49353036238984893} PREDS {{130 0 0-945 {}} {259 0 0-987 {}}} SUCCS {{258 0 0-1002 {}}} CYCLES {}}
set a(0-989) {NAME slc(red)#3 TYPE READSLICE PAR 0-688 XREFS 5794 LOC {1 1.0 1 1.0 1 1.0 4 0.41695139999999997} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-992 {}}} CYCLES {}}
set a(0-990) {NAME slc(red)#4 TYPE READSLICE PAR 0-688 XREFS 5795 LOC {1 1.0 1 1.0 1 1.0 4 0.41695139999999997} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-992 {}}} CYCLES {}}
set a(0-991) {NAME slc(red) TYPE READSLICE PAR 0-688 XREFS 5796 LOC {1 1.0 1 1.0 1 1.0 4 0.41695139999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-992 {}}} CYCLES {}}
set a(0-992) {NAME FRAME:conc TYPE CONCATENATE PAR 0-688 XREFS 5797 LOC {1 1.0 2 0.433693875 2 0.433693875 4 0.41695139999999997} PREDS {{130 0 0-945 {}} {258 0 0-990 {}} {258 0 0-989 {}} {259 0 0-991 {}}} SUCCS {{258 0 0-994 {}}} CYCLES {}}
set a(0-993) {NAME FRAME:slc(red) TYPE READSLICE PAR 0-688 XREFS 5798 LOC {1 1.0 1 1.0 1 1.0 4 0.41695139999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-994 {}}} CYCLES {}}
set a(0-994) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#9 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5799 LOC {2 0.0 2 0.433693875 2 0.433693875 2 0.4719833344969361 4 0.45524085949693605} PREDS {{130 0 0-945 {}} {258 0 0-992 {}} {259 0 0-993 {}}} SUCCS {{258 0 0-1001 {}}} CYCLES {}}
set a(0-995) {NAME FRAME:slc(red)#1 TYPE READSLICE PAR 0-688 XREFS 5800 LOC {1 1.0 1 1.0 1 1.0 4 0.401893825} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-996 {}}} CYCLES {}}
set a(0-996) {NAME FRAME:not#1 TYPE NOT PAR 0-688 XREFS 5801 LOC {1 1.0 2 0.41863629999999996 2 0.41863629999999996 4 0.401893825} PREDS {{130 0 0-945 {}} {259 0 0-995 {}}} SUCCS {{258 0 0-1000 {}}} CYCLES {}}
set a(0-997) {NAME FRAME:slc(red)#2 TYPE READSLICE PAR 0-688 XREFS 5802 LOC {1 1.0 1 1.0 1 1.0 4 0.401893825} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-998) {NAME FRAME:slc(red)#3 TYPE READSLICE PAR 0-688 XREFS 5803 LOC {1 1.0 1 1.0 1 1.0 4 0.401893825} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-999 {}}} CYCLES {}}
set a(0-999) {NAME FRAME:conc#1 TYPE CONCATENATE PAR 0-688 XREFS 5804 LOC {1 1.0 2 0.41863629999999996 2 0.41863629999999996 4 0.401893825} PREDS {{130 0 0-945 {}} {258 0 0-997 {}} {259 0 0-998 {}}} SUCCS {{259 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 9 NAME FRAME:acc#8 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-688 XREFS 5805 LOC {2 0.0 2 0.41863629999999996 2 0.41863629999999996 2 0.47198332017895045 4 0.45524084517895047} PREDS {{130 0 0-945 {}} {258 0 0-996 {}} {259 0 0-999 {}}} SUCCS {{259 0 0-1001 {}}} CYCLES {}}
set a(0-1001) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#11 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5806 LOC {2 0.053347075 2 0.471983375 2 0.471983375 2 0.5102728344969361 4 0.4935303594969361} PREDS {{130 0 0-945 {}} {258 0 0-994 {}} {259 0 0-1000 {}}} SUCCS {{259 0 0-1002 {}}} CYCLES {}}
set a(0-1002) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,7) AREA_SCORE 8.00 QUANTITY 9 NAME acc TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-688 XREFS 5807 LOC {2 0.18026414999999998 2 0.510272875 2 0.510272875 2 0.5785901623898488 4 0.5618476873898489} PREDS {{130 0 0-945 {}} {258 0 0-988 {}} {259 0 0-1001 {}}} SUCCS {{258 0 0-1179 {}} {258 0 0-1181 {}} {258 0 0-1185 {}} {258 0 0-1187 {}} {258 0 0-1189 {}} {258 0 0-1192 {}} {258 0 0-1196 {}}} CYCLES {}}
set a(0-1003) {NAME FRAME:slc(green)#4 TYPE READSLICE PAR 0-688 XREFS 5808 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1004 {}}} CYCLES {}}
set a(0-1004) {NAME FRAME:not#11 TYPE NOT PAR 0-688 XREFS 5809 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {259 0 0-1003 {}}} SUCCS {{258 0 0-1007 {}}} CYCLES {}}
set a(0-1005) {NAME FRAME:slc(green)#5 TYPE READSLICE PAR 0-688 XREFS 5810 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1006 {}}} CYCLES {}}
set a(0-1006) {NAME FRAME:not#12 TYPE NOT PAR 0-688 XREFS 5811 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {259 0 0-1005 {}}} SUCCS {{259 0 0-1007 {}}} CYCLES {}}
set a(0-1007) {NAME FRAME:conc#13 TYPE CONCATENATE PAR 0-688 XREFS 5812 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {258 0 0-1004 {}} {259 0 0-1006 {}}} SUCCS {{258 0 0-1011 {}}} CYCLES {}}
set a(0-1008) {NAME FRAME:slc(green)#6 TYPE READSLICE PAR 0-688 XREFS 5813 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1010 {}}} CYCLES {}}
set a(0-1009) {NAME FRAME:slc(green)#7 TYPE READSLICE PAR 0-688 XREFS 5814 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1010 {}}} CYCLES {}}
set a(0-1010) {NAME FRAME:conc#14 TYPE CONCATENATE PAR 0-688 XREFS 5815 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {258 0 0-1008 {}} {259 0 0-1009 {}}} SUCCS {{259 0 0-1011 {}}} CYCLES {}}
set a(0-1011) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 9 NAME FRAME:acc#14 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-688 XREFS 5816 LOC {2 0.0 2 0.478496875 2 0.478496875 2 0.5318438951789505 4 0.3682010951789505} PREDS {{130 0 0-945 {}} {258 0 0-1007 {}} {259 0 0-1010 {}}} SUCCS {{258 0 0-1021 {}}} CYCLES {}}
set a(0-1012) {NAME FRAME:slc(green)#8 TYPE READSLICE PAR 0-688 XREFS 5817 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1014 {}}} CYCLES {}}
set a(0-1013) {NAME FRAME:slc(green)#9 TYPE READSLICE PAR 0-688 XREFS 5818 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1014 {}}} CYCLES {}}
set a(0-1014) {NAME FRAME:conc#15 TYPE CONCATENATE PAR 0-688 XREFS 5819 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {258 0 0-1012 {}} {259 0 0-1013 {}}} SUCCS {{258 0 0-1020 {}}} CYCLES {}}
set a(0-1015) {NAME FRAME:slc(green)#10 TYPE READSLICE PAR 0-688 XREFS 5820 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1016 {}}} CYCLES {}}
set a(0-1016) {NAME FRAME:not#13 TYPE NOT PAR 0-688 XREFS 5821 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {259 0 0-1015 {}}} SUCCS {{258 0 0-1019 {}}} CYCLES {}}
set a(0-1017) {NAME FRAME:slc(green)#11 TYPE READSLICE PAR 0-688 XREFS 5822 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1018 {}}} CYCLES {}}
set a(0-1018) {NAME FRAME:not#14 TYPE NOT PAR 0-688 XREFS 5823 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {259 0 0-1017 {}}} SUCCS {{259 0 0-1019 {}}} CYCLES {}}
set a(0-1019) {NAME FRAME:conc#16 TYPE CONCATENATE PAR 0-688 XREFS 5824 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {258 0 0-1016 {}} {259 0 0-1018 {}}} SUCCS {{259 0 0-1020 {}}} CYCLES {}}
set a(0-1020) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 9 NAME FRAME:acc#13 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-688 XREFS 5825 LOC {2 0.0 2 0.478496875 2 0.478496875 2 0.5318438951789505 4 0.3682010951789505} PREDS {{130 0 0-945 {}} {258 0 0-1014 {}} {259 0 0-1019 {}}} SUCCS {{259 0 0-1021 {}}} CYCLES {}}
set a(0-1021) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 3 NAME FRAME:acc#17 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-688 XREFS 5826 LOC {2 0.053347075 2 0.53184395 2 0.53184395 2 0.590443659496936 4 0.426800859496936} PREDS {{130 0 0-945 {}} {258 0 0-1011 {}} {259 0 0-1020 {}}} SUCCS {{259 0 0-1022 {}}} CYCLES {}}
set a(0-1022) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,7) AREA_SCORE 8.00 QUANTITY 9 NAME FRAME:acc#19 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-688 XREFS 5827 LOC {2 0.111946825 2 0.5904437 2 0.5904437 2 0.6587609873898489 4 0.4951181873898489} PREDS {{130 0 0-945 {}} {259 0 0-1021 {}}} SUCCS {{258 0 0-1036 {}}} CYCLES {}}
set a(0-1023) {NAME slc(green)#3 TYPE READSLICE PAR 0-688 XREFS 5828 LOC {1 1.0 1 1.0 1 1.0 4 0.41853922499999996} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1026 {}}} CYCLES {}}
set a(0-1024) {NAME slc(green)#4 TYPE READSLICE PAR 0-688 XREFS 5829 LOC {1 1.0 1 1.0 1 1.0 4 0.41853922499999996} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1026 {}}} CYCLES {}}
set a(0-1025) {NAME slc(green) TYPE READSLICE PAR 0-688 XREFS 5830 LOC {1 1.0 1 1.0 1 1.0 4 0.41853922499999996} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1026 {}}} CYCLES {}}
set a(0-1026) {NAME FRAME:conc#11 TYPE CONCATENATE PAR 0-688 XREFS 5831 LOC {1 1.0 2 0.5821820249999999 2 0.5821820249999999 4 0.41853922499999996} PREDS {{130 0 0-945 {}} {258 0 0-1024 {}} {258 0 0-1023 {}} {259 0 0-1025 {}}} SUCCS {{258 0 0-1028 {}}} CYCLES {}}
set a(0-1027) {NAME FRAME:slc(green) TYPE READSLICE PAR 0-688 XREFS 5832 LOC {1 1.0 1 1.0 1 1.0 4 0.41853922499999996} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1028 {}}} CYCLES {}}
set a(0-1028) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#16 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5833 LOC {2 0.0 2 0.5821820249999999 2 0.5821820249999999 2 0.620471484496936 4 0.45682868449693603} PREDS {{130 0 0-945 {}} {258 0 0-1026 {}} {259 0 0-1027 {}}} SUCCS {{258 0 0-1035 {}}} CYCLES {}}
set a(0-1029) {NAME FRAME:slc(green)#1 TYPE READSLICE PAR 0-688 XREFS 5834 LOC {1 1.0 1 1.0 1 1.0 4 0.40348164999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1030 {}}} CYCLES {}}
set a(0-1030) {NAME FRAME:not#10 TYPE NOT PAR 0-688 XREFS 5835 LOC {1 1.0 2 0.56712445 2 0.56712445 4 0.40348164999999997} PREDS {{130 0 0-945 {}} {259 0 0-1029 {}}} SUCCS {{258 0 0-1034 {}}} CYCLES {}}
set a(0-1031) {NAME FRAME:slc(green)#2 TYPE READSLICE PAR 0-688 XREFS 5836 LOC {1 1.0 1 1.0 1 1.0 4 0.40348164999999997} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1033 {}}} CYCLES {}}
set a(0-1032) {NAME FRAME:slc(green)#3 TYPE READSLICE PAR 0-688 XREFS 5837 LOC {1 1.0 1 1.0 1 1.0 4 0.40348164999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1033 {}}} CYCLES {}}
set a(0-1033) {NAME FRAME:conc#12 TYPE CONCATENATE PAR 0-688 XREFS 5838 LOC {1 1.0 2 0.56712445 2 0.56712445 4 0.40348164999999997} PREDS {{130 0 0-945 {}} {258 0 0-1031 {}} {259 0 0-1032 {}}} SUCCS {{259 0 0-1034 {}}} CYCLES {}}
set a(0-1034) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 9 NAME FRAME:acc#15 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-688 XREFS 5839 LOC {2 0.0 2 0.56712445 2 0.56712445 2 0.6204714701789504 4 0.45682867017895046} PREDS {{130 0 0-945 {}} {258 0 0-1030 {}} {259 0 0-1033 {}}} SUCCS {{259 0 0-1035 {}}} CYCLES {}}
set a(0-1035) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#18 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5840 LOC {2 0.053347075 2 0.620471525 2 0.620471525 2 0.6587609844969361 4 0.49511818449693606} PREDS {{130 0 0-945 {}} {258 0 0-1028 {}} {259 0 0-1034 {}}} SUCCS {{259 0 0-1036 {}}} CYCLES {}}
set a(0-1036) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,7) AREA_SCORE 8.00 QUANTITY 9 NAME acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-688 XREFS 5841 LOC {2 0.18026414999999998 2 0.658761025 2 0.658761025 2 0.7270783123898489 4 0.5634355123898489} PREDS {{130 0 0-945 {}} {258 0 0-1022 {}} {259 0 0-1035 {}}} SUCCS {{258 0 0-1054 {}} {258 0 0-1056 {}} {258 0 0-1060 {}} {258 0 0-1062 {}} {258 0 0-1064 {}} {258 0 0-1067 {}} {258 0 0-1071 {}}} CYCLES {}}
set a(0-1037) {NAME slc(green)#7 TYPE READSLICE PAR 0-688 XREFS 5842 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1041 {}}} CYCLES {}}
set a(0-1038) {NAME slc(green)#8 TYPE READSLICE PAR 0-688 XREFS 5843 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1041 {}}} CYCLES {}}
set a(0-1039) {NAME slc(green)#2 TYPE READSLICE PAR 0-688 XREFS 5844 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1040 {}}} CYCLES {}}
set a(0-1040) {NAME FRAME:exs#3 TYPE SIGNEXTEND PAR 0-688 XREFS 5845 LOC {1 1.0 2 0.9246291999999999 2 0.9246291999999999 4 0.8325159249999999} PREDS {{130 0 0-945 {}} {259 0 0-1039 {}}} SUCCS {{259 0 0-1041 {}}} CYCLES {}}
set a(0-1041) {NAME FRAME:conc#20 TYPE CONCATENATE PAR 0-688 XREFS 5846 LOC {1 1.0 2 0.9246291999999999 2 0.9246291999999999 4 0.8325159249999999} PREDS {{130 0 0-945 {}} {258 0 0-1038 {}} {258 0 0-1037 {}} {259 0 0-1040 {}}} SUCCS {{258 0 0-1047 {}}} CYCLES {}}
set a(0-1042) {NAME slc(green)#5 TYPE READSLICE PAR 0-688 XREFS 5847 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1046 {}}} CYCLES {}}
set a(0-1043) {NAME slc(green)#6 TYPE READSLICE PAR 0-688 XREFS 5848 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1046 {}}} CYCLES {}}
set a(0-1044) {NAME slc(green)#1 TYPE READSLICE PAR 0-688 XREFS 5849 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1045 {}}} CYCLES {}}
set a(0-1045) {NAME FRAME:exs#2 TYPE SIGNEXTEND PAR 0-688 XREFS 5850 LOC {1 1.0 2 0.9246291999999999 2 0.9246291999999999 4 0.8325159249999999} PREDS {{130 0 0-945 {}} {259 0 0-1044 {}}} SUCCS {{259 0 0-1046 {}}} CYCLES {}}
set a(0-1046) {NAME FRAME:conc#19 TYPE CONCATENATE PAR 0-688 XREFS 5851 LOC {1 1.0 2 0.9246291999999999 2 0.9246291999999999 4 0.8325159249999999} PREDS {{130 0 0-945 {}} {258 0 0-1043 {}} {258 0 0-1042 {}} {259 0 0-1045 {}}} SUCCS {{259 0 0-1047 {}}} CYCLES {}}
set a(0-1047) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,1,12) AREA_SCORE 12.00 QUANTITY 4 NAME FRAME:acc#27 TYPE ACCU DELAY {1.21 ns} LIBRARY_DELAY {1.21 ns} PAR 0-688 XREFS 5852 LOC {2 0.0 2 0.9246291999999999 2 0.9246291999999999 2 0.9999999563734283 4 0.9078866813734283} PREDS {{130 0 0-945 {}} {258 0 0-1041 {}} {259 0 0-1046 {}}} SUCCS {{258 0 0-1082 {}}} CYCLES {}}
set a(0-1048) {NAME FRAME:slc(green)#15 TYPE READSLICE PAR 0-688 XREFS 5853 LOC {1 1.0 1 1.0 1 1.0 4 0.66338065} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mul(4,0,6,0,10) AREA_SCORE 330.25 QUANTITY 1 NAME FRAME:mul#1 TYPE MUL DELAY {2.77 ns} LIBRARY_DELAY {2.77 ns} PAR 0-688 XREFS 5854 LOC {2 0.0 4 0.66338065 4 0.66338065 4 0.8363571578423629 4 0.8363571578423629} PREDS {{130 0 0-945 {}} {259 0 0-1048 {}}} SUCCS {{258 0 0-1081 {}}} CYCLES {}}
set a(0-1050) {NAME FRAME:slc(green)#16 TYPE READSLICE PAR 0-688 XREFS 5855 LOC {1 1.0 1 1.0 1 1.0 4 0.729750375} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1052 {}}} CYCLES {}}
set a(0-1051) {NAME FRAME:slc(green)#17 TYPE READSLICE PAR 0-688 XREFS 5856 LOC {1 1.0 1 1.0 1 1.0 4 0.729750375} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1052 {}}} CYCLES {}}
set a(0-1052) {NAME FRAME:conc#21 TYPE CONCATENATE PAR 0-688 XREFS 5857 LOC {1 1.0 2 0.8933931749999999 2 0.8933931749999999 4 0.729750375} PREDS {{130 0 0-945 {}} {258 0 0-1050 {}} {259 0 0-1051 {}}} SUCCS {{258 0 0-1058 {}}} CYCLES {}}
set a(0-1053) {NAME FRAME:slc(green)#13 TYPE READSLICE PAR 0-688 XREFS 5858 LOC {1 1.0 1 1.0 1 1.0 4 0.667511575} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1055 {}}} CYCLES {}}
set a(0-1054) {NAME FRAME:slc(acc.imod#2)#5 TYPE READSLICE PAR 0-688 XREFS 5859 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.667511575} PREDS {{130 0 0-945 {}} {258 0 0-1036 {}}} SUCCS {{259 0 0-1055 {}}} CYCLES {}}
set a(0-1055) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 3 NAME FRAME:acc#20 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-688 XREFS 5860 LOC {2 0.248581475 2 0.831154375 2 0.831154375 2 0.8627652112499999 4 0.6991224112500001} PREDS {{130 0 0-945 {}} {258 0 0-1053 {}} {259 0 0-1054 {}}} SUCCS {{258 0 0-1057 {}}} CYCLES {}}
set a(0-1056) {NAME FRAME:slc(acc.imod#2)#6 TYPE READSLICE PAR 0-688 XREFS 5861 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.69912245} PREDS {{130 0 0-945 {}} {258 0 0-1036 {}}} SUCCS {{259 0 0-1057 {}}} CYCLES {}}
set a(0-1057) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,1,3) AREA_SCORE 3.00 QUANTITY 3 NAME FRAME:acc#22 TYPE ACCU DELAY {0.49 ns} LIBRARY_DELAY {0.49 ns} PAR 0-688 XREFS 5862 LOC {2 0.28019235 2 0.8627652499999999 2 0.8627652499999999 2 0.8933931350894752 4 0.7297503350894752} PREDS {{130 0 0-945 {}} {258 0 0-1055 {}} {259 0 0-1056 {}}} SUCCS {{259 0 0-1058 {}}} CYCLES {}}
set a(0-1058) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#24 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5863 LOC {2 0.310820275 2 0.8933931749999999 2 0.8933931749999999 2 0.931682634496936 4 0.768039834496936} PREDS {{130 0 0-945 {}} {258 0 0-1052 {}} {259 0 0-1057 {}}} SUCCS {{258 0 0-1080 {}}} CYCLES {}}
set a(0-1059) {NAME FRAME:slc(green)#14 TYPE READSLICE PAR 0-688 XREFS 5864 LOC {1 1.0 1 1.0 1 1.0 4 0.740574375} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1079 {}}} CYCLES {}}
set a(0-1060) {NAME FRAME:slc(acc.imod#2)#4 TYPE READSLICE PAR 0-688 XREFS 5865 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.61717885} PREDS {{130 0 0-945 {}} {258 0 0-1036 {}}} SUCCS {{259 0 0-1061 {}}} CYCLES {}}
set a(0-1061) {NAME FRAME:conc#18 TYPE CONCATENATE PAR 0-688 XREFS 5866 LOC {2 0.248581475 2 0.7808216499999999 2 0.7808216499999999 4 0.61717885} PREDS {{130 0 0-945 {}} {259 0 0-1060 {}}} SUCCS {{258 0 0-1070 {}}} CYCLES {}}
set a(0-1062) {NAME FRAME:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-688 XREFS 5867 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {258 0 0-1036 {}}} SUCCS {{259 0 0-1063 {}}} CYCLES {}}
set a(0-1063) {NAME FRAME:not#16 TYPE NOT PAR 0-688 XREFS 5868 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {259 0 0-1062 {}}} SUCCS {{258 0 0-1066 {}}} CYCLES {}}
set a(0-1064) {NAME FRAME:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-688 XREFS 5869 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {258 0 0-1036 {}}} SUCCS {{259 0 0-1065 {}}} CYCLES {}}
set a(0-1065) {NAME FRAME:not#17 TYPE NOT PAR 0-688 XREFS 5870 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {259 0 0-1064 {}}} SUCCS {{259 0 0-1066 {}}} CYCLES {}}
set a(0-1066) {NAME FRAME:conc#17 TYPE CONCATENATE PAR 0-688 XREFS 5871 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {258 0 0-1063 {}} {259 0 0-1065 {}}} SUCCS {{258 0 0-1069 {}}} CYCLES {}}
set a(0-1067) {NAME FRAME:slc(acc.imod#2) TYPE READSLICE PAR 0-688 XREFS 5872 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {258 0 0-1036 {}}} SUCCS {{259 0 0-1068 {}}} CYCLES {}}
set a(0-1068) {NAME FRAME:not#15 TYPE NOT PAR 0-688 XREFS 5873 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {259 0 0-1067 {}}} SUCCS {{259 0 0-1069 {}}} CYCLES {}}
set a(0-1069) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME FRAME:acc#28 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-688 XREFS 5874 LOC {2 0.248581475 2 0.72707835 2 0.72707835 2 0.7808215898622739 4 0.6171787898622738} PREDS {{130 0 0-945 {}} {258 0 0-1066 {}} {259 0 0-1068 {}}} SUCCS {{259 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#29 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5875 LOC {2 0.302324775 2 0.7808216499999999 2 0.7808216499999999 2 0.819111109496936 4 0.655468309496936} PREDS {{130 0 0-945 {}} {258 0 0-1061 {}} {259 0 0-1069 {}}} SUCCS {{258 0 0-1073 {}}} CYCLES {}}
set a(0-1071) {NAME FRAME:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-688 XREFS 5876 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.6554683499999999} PREDS {{130 0 0-945 {}} {258 0 0-1036 {}}} SUCCS {{259 0 0-1072 {}}} CYCLES {}}
set a(0-1072) {NAME FRAME:conc#41 TYPE CONCATENATE PAR 0-688 XREFS 5877 LOC {2 0.248581475 2 0.81911115 2 0.81911115 4 0.6554683499999999} PREDS {{130 0 0-945 {}} {259 0 0-1071 {}}} SUCCS {{259 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,1,6) AREA_SCORE 7.00 QUANTITY 3 NAME acc#3 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-688 XREFS 5878 LOC {2 0.34061427499999997 2 0.81911115 2 0.81911115 2 0.8827613657468815 4 0.7191185657468814} PREDS {{130 0 0-945 {}} {258 0 0-1070 {}} {259 0 0-1072 {}}} SUCCS {{259 0 0-1074 {}}} CYCLES {}}
set a(0-1074) {NAME FRAME:slc#4 TYPE READSLICE PAR 0-688 XREFS 5879 LOC {2 0.40426455 2 0.882761425 2 0.882761425 4 0.719118625} PREDS {{130 0 0-945 {}} {259 0 0-1073 {}}} SUCCS {{259 0 0-1075 {}}} CYCLES {}}
set a(0-1075) {NAME FRAME:not#18 TYPE NOT PAR 0-688 XREFS 5880 LOC {2 0.40426455 2 0.882761425 2 0.882761425 4 0.719118625} PREDS {{130 0 0-945 {}} {259 0 0-1074 {}}} SUCCS {{259 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {NAME FRAME:xor TYPE XOR PAR 0-688 XREFS 5881 LOC {2 0.40426455 2 0.882761425 2 0.882761425 4 0.719118625} PREDS {{130 0 0-945 {}} {259 0 0-1075 {}}} SUCCS {{258 0 0-1078 {}}} CYCLES {}}
set a(0-1077) {NAME FRAME:slc(green)#12 TYPE READSLICE PAR 0-688 XREFS 5882 LOC {1 1.0 1 1.0 1 1.0 4 0.719118625} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1078 {}}} CYCLES {}}
set a(0-1078) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 3 NAME FRAME:acc#21 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-688 XREFS 5883 LOC {2 0.40426455 2 0.882761425 2 0.882761425 2 0.90421713625 4 0.74057433625} PREDS {{130 0 0-945 {}} {258 0 0-1076 {}} {259 0 0-1077 {}}} SUCCS {{259 0 0-1079 {}}} CYCLES {}}
set a(0-1079) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME FRAME:acc#23 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-688 XREFS 5884 LOC {2 0.4257203 2 0.904217175 2 0.904217175 2 0.9316826270241717 4 0.7680398270241717} PREDS {{130 0 0-945 {}} {258 0 0-1059 {}} {259 0 0-1078 {}}} SUCCS {{259 0 0-1080 {}}} CYCLES {}}
set a(0-1080) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,7) AREA_SCORE 8.00 QUANTITY 9 NAME FRAME:acc#25 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-688 XREFS 5885 LOC {2 0.45318579999999997 2 0.9316826749999999 2 0.9316826749999999 2 0.9999999623898488 4 0.8363571623898488} PREDS {{130 0 0-945 {}} {258 0 0-1058 {}} {259 0 0-1079 {}}} SUCCS {{259 0 0-1081 {}}} CYCLES {}}
set a(0-1081) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,7,1,11) AREA_SCORE 11.00 QUANTITY 2 NAME FRAME:acc#26 TYPE ACCU DELAY {1.14 ns} LIBRARY_DELAY {1.14 ns} PAR 0-688 XREFS 5886 LOC {2 0.521503125 4 0.8363571999999999 4 0.8363571999999999 4 0.9078866724762746 4 0.9078866724762746} PREDS {{130 0 0-945 {}} {258 0 0-1049 {}} {259 0 0-1080 {}}} SUCCS {{259 0 0-1082 {}}} CYCLES {}}
set a(0-1082) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,1,12) AREA_SCORE 12.00 QUANTITY 4 NAME FRAME:acc#3 TYPE ACCU DELAY {1.21 ns} LIBRARY_DELAY {1.21 ns} PAR 0-688 XREFS 5887 LOC {2 0.5930326499999999 4 0.907886725 4 0.907886725 4 0.9832574813734284 4 0.9832574813734284} PREDS {{130 0 0-945 {}} {258 0 0-1047 {}} {259 0 0-1081 {}}} SUCCS {{258 0 0-1208 {}} {258 0 0-1211 {}} {258 0 0-1212 {}}} CYCLES {}}
set a(0-1083) {NAME FRAME:slc(blue)#4 TYPE READSLICE PAR 0-688 XREFS 5888 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1084 {}}} CYCLES {}}
set a(0-1084) {NAME FRAME:not#20 TYPE NOT PAR 0-688 XREFS 5889 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {259 0 0-1083 {}}} SUCCS {{258 0 0-1087 {}}} CYCLES {}}
set a(0-1085) {NAME FRAME:slc(blue)#5 TYPE READSLICE PAR 0-688 XREFS 5890 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {NAME FRAME:not#21 TYPE NOT PAR 0-688 XREFS 5891 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {259 0 0-1085 {}}} SUCCS {{259 0 0-1087 {}}} CYCLES {}}
set a(0-1087) {NAME FRAME:conc#24 TYPE CONCATENATE PAR 0-688 XREFS 5892 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {258 0 0-1084 {}} {259 0 0-1086 {}}} SUCCS {{258 0 0-1091 {}}} CYCLES {}}
set a(0-1088) {NAME FRAME:slc(blue)#6 TYPE READSLICE PAR 0-688 XREFS 5893 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1090 {}}} CYCLES {}}
set a(0-1089) {NAME FRAME:slc(blue)#7 TYPE READSLICE PAR 0-688 XREFS 5894 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1090 {}}} CYCLES {}}
set a(0-1090) {NAME FRAME:conc#25 TYPE CONCATENATE PAR 0-688 XREFS 5895 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {258 0 0-1088 {}} {259 0 0-1089 {}}} SUCCS {{259 0 0-1091 {}}} CYCLES {}}
set a(0-1091) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 9 NAME FRAME:acc#31 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-688 XREFS 5896 LOC {2 0.0 2 0.478496875 2 0.478496875 2 0.5318438951789505 4 0.3682010951789505} PREDS {{130 0 0-945 {}} {258 0 0-1087 {}} {259 0 0-1090 {}}} SUCCS {{258 0 0-1101 {}}} CYCLES {}}
set a(0-1092) {NAME FRAME:slc(blue)#8 TYPE READSLICE PAR 0-688 XREFS 5897 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1093) {NAME FRAME:slc(blue)#9 TYPE READSLICE PAR 0-688 XREFS 5898 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1094 {}}} CYCLES {}}
set a(0-1094) {NAME FRAME:conc#26 TYPE CONCATENATE PAR 0-688 XREFS 5899 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {258 0 0-1092 {}} {259 0 0-1093 {}}} SUCCS {{258 0 0-1100 {}}} CYCLES {}}
set a(0-1095) {NAME FRAME:slc(blue)#10 TYPE READSLICE PAR 0-688 XREFS 5900 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1096 {}}} CYCLES {}}
set a(0-1096) {NAME FRAME:not#22 TYPE NOT PAR 0-688 XREFS 5901 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {259 0 0-1095 {}}} SUCCS {{258 0 0-1099 {}}} CYCLES {}}
set a(0-1097) {NAME FRAME:slc(blue)#11 TYPE READSLICE PAR 0-688 XREFS 5902 LOC {1 1.0 1 1.0 1 1.0 4 0.314854075} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1098 {}}} CYCLES {}}
set a(0-1098) {NAME FRAME:not#23 TYPE NOT PAR 0-688 XREFS 5903 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {259 0 0-1097 {}}} SUCCS {{259 0 0-1099 {}}} CYCLES {}}
set a(0-1099) {NAME FRAME:conc#27 TYPE CONCATENATE PAR 0-688 XREFS 5904 LOC {1 1.0 2 0.478496875 2 0.478496875 4 0.314854075} PREDS {{130 0 0-945 {}} {258 0 0-1096 {}} {259 0 0-1098 {}}} SUCCS {{259 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 9 NAME FRAME:acc#30 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-688 XREFS 5905 LOC {2 0.0 2 0.478496875 2 0.478496875 2 0.5318438951789505 4 0.3682010951789505} PREDS {{130 0 0-945 {}} {258 0 0-1094 {}} {259 0 0-1099 {}}} SUCCS {{259 0 0-1101 {}}} CYCLES {}}
set a(0-1101) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 3 NAME FRAME:acc#34 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-688 XREFS 5906 LOC {2 0.053347075 2 0.53184395 2 0.53184395 2 0.590443659496936 4 0.426800859496936} PREDS {{130 0 0-945 {}} {258 0 0-1091 {}} {259 0 0-1100 {}}} SUCCS {{259 0 0-1102 {}}} CYCLES {}}
set a(0-1102) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,7) AREA_SCORE 8.00 QUANTITY 9 NAME FRAME:acc#36 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-688 XREFS 5907 LOC {2 0.111946825 2 0.5904437 2 0.5904437 2 0.6587609873898489 4 0.4951181873898489} PREDS {{130 0 0-945 {}} {259 0 0-1101 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1103) {NAME slc(blue)#3 TYPE READSLICE PAR 0-688 XREFS 5908 LOC {1 1.0 1 1.0 1 1.0 4 0.41853922499999996} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1106 {}}} CYCLES {}}
set a(0-1104) {NAME slc(blue)#4 TYPE READSLICE PAR 0-688 XREFS 5909 LOC {1 1.0 1 1.0 1 1.0 4 0.41853922499999996} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1106 {}}} CYCLES {}}
set a(0-1105) {NAME slc(blue) TYPE READSLICE PAR 0-688 XREFS 5910 LOC {1 1.0 1 1.0 1 1.0 4 0.41853922499999996} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1106 {}}} CYCLES {}}
set a(0-1106) {NAME FRAME:conc#22 TYPE CONCATENATE PAR 0-688 XREFS 5911 LOC {1 1.0 2 0.5821820249999999 2 0.5821820249999999 4 0.41853922499999996} PREDS {{130 0 0-945 {}} {258 0 0-1104 {}} {258 0 0-1103 {}} {259 0 0-1105 {}}} SUCCS {{258 0 0-1108 {}}} CYCLES {}}
set a(0-1107) {NAME FRAME:slc(blue) TYPE READSLICE PAR 0-688 XREFS 5912 LOC {1 1.0 1 1.0 1 1.0 4 0.41853922499999996} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1108 {}}} CYCLES {}}
set a(0-1108) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#33 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5913 LOC {2 0.0 2 0.5821820249999999 2 0.5821820249999999 2 0.620471484496936 4 0.45682868449693603} PREDS {{130 0 0-945 {}} {258 0 0-1106 {}} {259 0 0-1107 {}}} SUCCS {{258 0 0-1115 {}}} CYCLES {}}
set a(0-1109) {NAME FRAME:slc(blue)#1 TYPE READSLICE PAR 0-688 XREFS 5914 LOC {1 1.0 1 1.0 1 1.0 4 0.40348164999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1110 {}}} CYCLES {}}
set a(0-1110) {NAME FRAME:not#19 TYPE NOT PAR 0-688 XREFS 5915 LOC {1 1.0 2 0.56712445 2 0.56712445 4 0.40348164999999997} PREDS {{130 0 0-945 {}} {259 0 0-1109 {}}} SUCCS {{258 0 0-1114 {}}} CYCLES {}}
set a(0-1111) {NAME FRAME:slc(blue)#2 TYPE READSLICE PAR 0-688 XREFS 5916 LOC {1 1.0 1 1.0 1 1.0 4 0.40348164999999997} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1113 {}}} CYCLES {}}
set a(0-1112) {NAME FRAME:slc(blue)#3 TYPE READSLICE PAR 0-688 XREFS 5917 LOC {1 1.0 1 1.0 1 1.0 4 0.40348164999999997} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1113 {}}} CYCLES {}}
set a(0-1113) {NAME FRAME:conc#23 TYPE CONCATENATE PAR 0-688 XREFS 5918 LOC {1 1.0 2 0.56712445 2 0.56712445 4 0.40348164999999997} PREDS {{130 0 0-945 {}} {258 0 0-1111 {}} {259 0 0-1112 {}}} SUCCS {{259 0 0-1114 {}}} CYCLES {}}
set a(0-1114) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 9 NAME FRAME:acc#32 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-688 XREFS 5919 LOC {2 0.0 2 0.56712445 2 0.56712445 2 0.6204714701789504 4 0.45682867017895046} PREDS {{130 0 0-945 {}} {258 0 0-1110 {}} {259 0 0-1113 {}}} SUCCS {{259 0 0-1115 {}}} CYCLES {}}
set a(0-1115) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#35 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5920 LOC {2 0.053347075 2 0.620471525 2 0.620471525 2 0.6587609844969361 4 0.49511818449693606} PREDS {{130 0 0-945 {}} {258 0 0-1108 {}} {259 0 0-1114 {}}} SUCCS {{259 0 0-1116 {}}} CYCLES {}}
set a(0-1116) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,7) AREA_SCORE 8.00 QUANTITY 9 NAME acc#4 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-688 XREFS 5921 LOC {2 0.18026414999999998 2 0.658761025 2 0.658761025 2 0.7270783123898489 4 0.5634355123898489} PREDS {{130 0 0-945 {}} {258 0 0-1102 {}} {259 0 0-1115 {}}} SUCCS {{258 0 0-1134 {}} {258 0 0-1136 {}} {258 0 0-1140 {}} {258 0 0-1142 {}} {258 0 0-1144 {}} {258 0 0-1147 {}} {258 0 0-1151 {}}} CYCLES {}}
set a(0-1117) {NAME slc(blue)#7 TYPE READSLICE PAR 0-688 XREFS 5922 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1121 {}}} CYCLES {}}
set a(0-1118) {NAME slc(blue)#8 TYPE READSLICE PAR 0-688 XREFS 5923 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1121 {}}} CYCLES {}}
set a(0-1119) {NAME slc(blue)#2 TYPE READSLICE PAR 0-688 XREFS 5924 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1120 {}}} CYCLES {}}
set a(0-1120) {NAME FRAME:exs#5 TYPE SIGNEXTEND PAR 0-688 XREFS 5925 LOC {1 1.0 2 0.9246291999999999 2 0.9246291999999999 4 0.8325159249999999} PREDS {{130 0 0-945 {}} {259 0 0-1119 {}}} SUCCS {{259 0 0-1121 {}}} CYCLES {}}
set a(0-1121) {NAME FRAME:conc#31 TYPE CONCATENATE PAR 0-688 XREFS 5926 LOC {1 1.0 2 0.9246291999999999 2 0.9246291999999999 4 0.8325159249999999} PREDS {{130 0 0-945 {}} {258 0 0-1118 {}} {258 0 0-1117 {}} {259 0 0-1120 {}}} SUCCS {{258 0 0-1127 {}}} CYCLES {}}
set a(0-1122) {NAME slc(blue)#5 TYPE READSLICE PAR 0-688 XREFS 5927 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1126 {}}} CYCLES {}}
set a(0-1123) {NAME slc(blue)#6 TYPE READSLICE PAR 0-688 XREFS 5928 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1126 {}}} CYCLES {}}
set a(0-1124) {NAME slc(blue)#1 TYPE READSLICE PAR 0-688 XREFS 5929 LOC {1 1.0 1 1.0 1 1.0 4 0.8325159249999999} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1125 {}}} CYCLES {}}
set a(0-1125) {NAME FRAME:exs#4 TYPE SIGNEXTEND PAR 0-688 XREFS 5930 LOC {1 1.0 2 0.9246291999999999 2 0.9246291999999999 4 0.8325159249999999} PREDS {{130 0 0-945 {}} {259 0 0-1124 {}}} SUCCS {{259 0 0-1126 {}}} CYCLES {}}
set a(0-1126) {NAME FRAME:conc#30 TYPE CONCATENATE PAR 0-688 XREFS 5931 LOC {1 1.0 2 0.9246291999999999 2 0.9246291999999999 4 0.8325159249999999} PREDS {{130 0 0-945 {}} {258 0 0-1123 {}} {258 0 0-1122 {}} {259 0 0-1125 {}}} SUCCS {{259 0 0-1127 {}}} CYCLES {}}
set a(0-1127) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,1,12) AREA_SCORE 12.00 QUANTITY 4 NAME FRAME:acc#44 TYPE ACCU DELAY {1.21 ns} LIBRARY_DELAY {1.21 ns} PAR 0-688 XREFS 5932 LOC {2 0.0 2 0.9246291999999999 2 0.9246291999999999 2 0.9999999563734283 4 0.9078866813734283} PREDS {{130 0 0-945 {}} {258 0 0-1121 {}} {259 0 0-1126 {}}} SUCCS {{258 0 0-1162 {}}} CYCLES {}}
set a(0-1128) {NAME FRAME:slc(blue)#15 TYPE READSLICE PAR 0-688 XREFS 5933 LOC {1 1.0 1 1.0 1 1.0 4 0.66338065} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1129 {}}} CYCLES {}}
set a(0-1129) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mul(4,0,6,0,10) AREA_SCORE 330.25 QUANTITY 1 NAME FRAME:mul#2 TYPE MUL DELAY {2.77 ns} LIBRARY_DELAY {2.77 ns} PAR 0-688 XREFS 5934 LOC {2 0.0 3 0.6801231249999999 3 0.6801231249999999 3 0.8530996328423628 4 0.8363571578423629} PREDS {{130 0 0-945 {}} {259 0 0-1128 {}}} SUCCS {{258 0 0-1161 {}}} CYCLES {}}
set a(0-1130) {NAME FRAME:slc(blue)#16 TYPE READSLICE PAR 0-688 XREFS 5935 LOC {1 1.0 1 1.0 1 1.0 4 0.729750375} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1132 {}}} CYCLES {}}
set a(0-1131) {NAME FRAME:slc(blue)#17 TYPE READSLICE PAR 0-688 XREFS 5936 LOC {1 1.0 1 1.0 1 1.0 4 0.729750375} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1132 {}}} CYCLES {}}
set a(0-1132) {NAME FRAME:conc#32 TYPE CONCATENATE PAR 0-688 XREFS 5937 LOC {1 1.0 2 0.8933931749999999 2 0.8933931749999999 4 0.729750375} PREDS {{130 0 0-945 {}} {258 0 0-1130 {}} {259 0 0-1131 {}}} SUCCS {{258 0 0-1138 {}}} CYCLES {}}
set a(0-1133) {NAME FRAME:slc(blue)#13 TYPE READSLICE PAR 0-688 XREFS 5938 LOC {1 1.0 1 1.0 1 1.0 4 0.667511575} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1135 {}}} CYCLES {}}
set a(0-1134) {NAME FRAME:slc(acc.imod#4)#5 TYPE READSLICE PAR 0-688 XREFS 5939 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.667511575} PREDS {{130 0 0-945 {}} {258 0 0-1116 {}}} SUCCS {{259 0 0-1135 {}}} CYCLES {}}
set a(0-1135) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 3 NAME FRAME:acc#37 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-688 XREFS 5940 LOC {2 0.248581475 2 0.831154375 2 0.831154375 2 0.8627652112499999 4 0.6991224112500001} PREDS {{130 0 0-945 {}} {258 0 0-1133 {}} {259 0 0-1134 {}}} SUCCS {{258 0 0-1137 {}}} CYCLES {}}
set a(0-1136) {NAME FRAME:slc(acc.imod#4)#6 TYPE READSLICE PAR 0-688 XREFS 5941 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.69912245} PREDS {{130 0 0-945 {}} {258 0 0-1116 {}}} SUCCS {{259 0 0-1137 {}}} CYCLES {}}
set a(0-1137) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,1,3) AREA_SCORE 3.00 QUANTITY 3 NAME FRAME:acc#39 TYPE ACCU DELAY {0.49 ns} LIBRARY_DELAY {0.49 ns} PAR 0-688 XREFS 5942 LOC {2 0.28019235 2 0.8627652499999999 2 0.8627652499999999 2 0.8933931350894752 4 0.7297503350894752} PREDS {{130 0 0-945 {}} {258 0 0-1135 {}} {259 0 0-1136 {}}} SUCCS {{259 0 0-1138 {}}} CYCLES {}}
set a(0-1138) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#41 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5943 LOC {2 0.310820275 2 0.8933931749999999 2 0.8933931749999999 2 0.931682634496936 4 0.768039834496936} PREDS {{130 0 0-945 {}} {258 0 0-1132 {}} {259 0 0-1137 {}}} SUCCS {{258 0 0-1160 {}}} CYCLES {}}
set a(0-1139) {NAME FRAME:slc(blue)#14 TYPE READSLICE PAR 0-688 XREFS 5944 LOC {1 1.0 1 1.0 1 1.0 4 0.740574375} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1159 {}}} CYCLES {}}
set a(0-1140) {NAME FRAME:slc(acc.imod#4)#4 TYPE READSLICE PAR 0-688 XREFS 5945 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.61717885} PREDS {{130 0 0-945 {}} {258 0 0-1116 {}}} SUCCS {{259 0 0-1141 {}}} CYCLES {}}
set a(0-1141) {NAME FRAME:conc#29 TYPE CONCATENATE PAR 0-688 XREFS 5946 LOC {2 0.248581475 2 0.7808216499999999 2 0.7808216499999999 4 0.61717885} PREDS {{130 0 0-945 {}} {259 0 0-1140 {}}} SUCCS {{258 0 0-1150 {}}} CYCLES {}}
set a(0-1142) {NAME FRAME:slc(acc.imod#4)#2 TYPE READSLICE PAR 0-688 XREFS 5947 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {258 0 0-1116 {}}} SUCCS {{259 0 0-1143 {}}} CYCLES {}}
set a(0-1143) {NAME FRAME:not#25 TYPE NOT PAR 0-688 XREFS 5948 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {259 0 0-1142 {}}} SUCCS {{258 0 0-1146 {}}} CYCLES {}}
set a(0-1144) {NAME FRAME:slc(acc.imod#4)#3 TYPE READSLICE PAR 0-688 XREFS 5949 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {258 0 0-1116 {}}} SUCCS {{259 0 0-1145 {}}} CYCLES {}}
set a(0-1145) {NAME FRAME:not#26 TYPE NOT PAR 0-688 XREFS 5950 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {259 0 0-1144 {}}} SUCCS {{259 0 0-1146 {}}} CYCLES {}}
set a(0-1146) {NAME FRAME:conc#28 TYPE CONCATENATE PAR 0-688 XREFS 5951 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {258 0 0-1143 {}} {259 0 0-1145 {}}} SUCCS {{258 0 0-1149 {}}} CYCLES {}}
set a(0-1147) {NAME FRAME:slc(acc.imod#4) TYPE READSLICE PAR 0-688 XREFS 5952 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {258 0 0-1116 {}}} SUCCS {{259 0 0-1148 {}}} CYCLES {}}
set a(0-1148) {NAME FRAME:not#24 TYPE NOT PAR 0-688 XREFS 5953 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.56343555} PREDS {{130 0 0-945 {}} {259 0 0-1147 {}}} SUCCS {{259 0 0-1149 {}}} CYCLES {}}
set a(0-1149) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME FRAME:acc#45 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-688 XREFS 5954 LOC {2 0.248581475 2 0.72707835 2 0.72707835 2 0.7808215898622739 4 0.6171787898622738} PREDS {{130 0 0-945 {}} {258 0 0-1146 {}} {259 0 0-1148 {}}} SUCCS {{259 0 0-1150 {}}} CYCLES {}}
set a(0-1150) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#46 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5955 LOC {2 0.302324775 2 0.7808216499999999 2 0.7808216499999999 2 0.819111109496936 4 0.655468309496936} PREDS {{130 0 0-945 {}} {258 0 0-1141 {}} {259 0 0-1149 {}}} SUCCS {{258 0 0-1153 {}}} CYCLES {}}
set a(0-1151) {NAME FRAME:slc(acc.imod#4)#1 TYPE READSLICE PAR 0-688 XREFS 5956 LOC {2 0.248581475 2 0.72707835 2 0.72707835 4 0.6554683499999999} PREDS {{130 0 0-945 {}} {258 0 0-1116 {}}} SUCCS {{259 0 0-1152 {}}} CYCLES {}}
set a(0-1152) {NAME FRAME:conc#42 TYPE CONCATENATE PAR 0-688 XREFS 5957 LOC {2 0.248581475 2 0.81911115 2 0.81911115 4 0.6554683499999999} PREDS {{130 0 0-945 {}} {259 0 0-1151 {}}} SUCCS {{259 0 0-1153 {}}} CYCLES {}}
set a(0-1153) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,1,6) AREA_SCORE 7.00 QUANTITY 3 NAME acc#5 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-688 XREFS 5958 LOC {2 0.34061427499999997 2 0.81911115 2 0.81911115 2 0.8827613657468815 4 0.7191185657468814} PREDS {{130 0 0-945 {}} {258 0 0-1150 {}} {259 0 0-1152 {}}} SUCCS {{259 0 0-1154 {}}} CYCLES {}}
set a(0-1154) {NAME FRAME:slc#5 TYPE READSLICE PAR 0-688 XREFS 5959 LOC {2 0.40426455 2 0.882761425 2 0.882761425 4 0.719118625} PREDS {{130 0 0-945 {}} {259 0 0-1153 {}}} SUCCS {{259 0 0-1155 {}}} CYCLES {}}
set a(0-1155) {NAME FRAME:not#27 TYPE NOT PAR 0-688 XREFS 5960 LOC {2 0.40426455 2 0.882761425 2 0.882761425 4 0.719118625} PREDS {{130 0 0-945 {}} {259 0 0-1154 {}}} SUCCS {{259 0 0-1156 {}}} CYCLES {}}
set a(0-1156) {NAME FRAME:xor#1 TYPE XOR PAR 0-688 XREFS 5961 LOC {2 0.40426455 2 0.882761425 2 0.882761425 4 0.719118625} PREDS {{130 0 0-945 {}} {259 0 0-1155 {}}} SUCCS {{258 0 0-1158 {}}} CYCLES {}}
set a(0-1157) {NAME FRAME:slc(blue)#12 TYPE READSLICE PAR 0-688 XREFS 5962 LOC {1 1.0 1 1.0 1 1.0 4 0.719118625} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1158 {}}} CYCLES {}}
set a(0-1158) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 3 NAME FRAME:acc#38 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-688 XREFS 5963 LOC {2 0.40426455 2 0.882761425 2 0.882761425 2 0.90421713625 4 0.74057433625} PREDS {{130 0 0-945 {}} {258 0 0-1156 {}} {259 0 0-1157 {}}} SUCCS {{259 0 0-1159 {}}} CYCLES {}}
set a(0-1159) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME FRAME:acc#40 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-688 XREFS 5964 LOC {2 0.4257203 2 0.904217175 2 0.904217175 2 0.9316826270241717 4 0.7680398270241717} PREDS {{130 0 0-945 {}} {258 0 0-1139 {}} {259 0 0-1158 {}}} SUCCS {{259 0 0-1160 {}}} CYCLES {}}
set a(0-1160) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,7) AREA_SCORE 8.00 QUANTITY 9 NAME FRAME:acc#42 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-688 XREFS 5965 LOC {2 0.45318579999999997 2 0.9316826749999999 2 0.9316826749999999 2 0.9999999623898488 4 0.8363571623898488} PREDS {{130 0 0-945 {}} {258 0 0-1138 {}} {259 0 0-1159 {}}} SUCCS {{259 0 0-1161 {}}} CYCLES {}}
set a(0-1161) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,7,1,11) AREA_SCORE 11.00 QUANTITY 2 NAME FRAME:acc#43 TYPE ACCU DELAY {1.14 ns} LIBRARY_DELAY {1.14 ns} PAR 0-688 XREFS 5966 LOC {2 0.521503125 3 0.853099675 3 0.853099675 3 0.9246291474762747 4 0.9078866724762746} PREDS {{130 0 0-945 {}} {258 0 0-1129 {}} {259 0 0-1160 {}}} SUCCS {{259 0 0-1162 {}}} CYCLES {}}
set a(0-1162) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,1,12) AREA_SCORE 12.00 QUANTITY 4 NAME FRAME:acc#4 TYPE ACCU DELAY {1.21 ns} LIBRARY_DELAY {1.21 ns} PAR 0-688 XREFS 5967 LOC {2 0.5930326499999999 3 0.9246291999999999 3 0.9246291999999999 3 0.9999999563734283 4 0.9832574813734284} PREDS {{130 0 0-945 {}} {258 0 0-1127 {}} {259 0 0-1161 {}}} SUCCS {{258 0 0-1213 {}} {258 0 0-1216 {}}} CYCLES {}}
set a(0-1163) {NAME slc(red)#5 TYPE READSLICE PAR 0-688 XREFS 5968 LOC {1 1.0 1 1.0 1 1.0 4 0.820578975} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1164) {NAME slc(red)#6 TYPE READSLICE PAR 0-688 XREFS 5969 LOC {1 1.0 1 1.0 1 1.0 4 0.820578975} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1165) {NAME slc(red)#1 TYPE READSLICE PAR 0-688 XREFS 5970 LOC {1 1.0 1 1.0 1 1.0 4 0.820578975} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1166 {}}} CYCLES {}}
set a(0-1166) {NAME FRAME:exs TYPE SIGNEXTEND PAR 0-688 XREFS 5971 LOC {1 1.0 2 0.8373214499999999 2 0.8373214499999999 4 0.820578975} PREDS {{130 0 0-945 {}} {259 0 0-1165 {}}} SUCCS {{259 0 0-1167 {}}} CYCLES {}}
set a(0-1167) {NAME FRAME:conc#8 TYPE CONCATENATE PAR 0-688 XREFS 5972 LOC {1 1.0 2 0.8373214499999999 2 0.8373214499999999 4 0.820578975} PREDS {{130 0 0-945 {}} {258 0 0-1164 {}} {258 0 0-1163 {}} {259 0 0-1166 {}}} SUCCS {{258 0 0-1170 {}}} CYCLES {}}
set a(0-1168) {NAME FRAME:slc(red)#15 TYPE READSLICE PAR 0-688 XREFS 5973 LOC {1 1.0 1 1.0 1 1.0 4 0.647602425} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1169 {}}} CYCLES {}}
set a(0-1169) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mul(4,0,6,0,10) AREA_SCORE 330.25 QUANTITY 1 NAME FRAME:mul TYPE MUL DELAY {2.77 ns} LIBRARY_DELAY {2.77 ns} PAR 0-688 XREFS 5974 LOC {2 0.0 2 0.6643449 2 0.6643449 2 0.8373214078423629 4 0.8205789328423628} PREDS {{130 0 0-945 {}} {259 0 0-1168 {}}} SUCCS {{259 0 0-1170 {}}} CYCLES {}}
set a(0-1170) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,10) AREA_SCORE 11.24 QUANTITY 2 NAME FRAME:acc#54 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-688 XREFS 5975 LOC {2 0.17297654999999998 2 0.8373214499999999 2 0.8373214499999999 2 0.9186606783364112 4 0.9019182033364113} PREDS {{130 0 0-945 {}} {258 0 0-1167 {}} {259 0 0-1169 {}}} SUCCS {{258 0 0-1207 {}}} CYCLES {}}
set a(0-1171) {NAME slc(red)#8 TYPE READSLICE PAR 0-688 XREFS 5976 LOC {1 1.0 1 1.0 1 1.0 4 0.8347693749999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1174 {}}} CYCLES {}}
set a(0-1172) {NAME slc(red)#2 TYPE READSLICE PAR 0-688 XREFS 5977 LOC {1 1.0 1 1.0 1 1.0 4 0.8347693749999999} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1173 {}}} CYCLES {}}
set a(0-1173) {NAME FRAME:exs#1 TYPE SIGNEXTEND PAR 0-688 XREFS 5978 LOC {1 1.0 2 0.85151185 2 0.85151185 4 0.8347693749999999} PREDS {{130 0 0-945 {}} {259 0 0-1172 {}}} SUCCS {{259 0 0-1174 {}}} CYCLES {}}
set a(0-1174) {NAME FRAME:conc#9 TYPE CONCATENATE PAR 0-688 XREFS 5979 LOC {1 1.0 2 0.85151185 2 0.85151185 4 0.8347693749999999} PREDS {{130 0 0-945 {}} {258 0 0-1171 {}} {259 0 0-1173 {}}} SUCCS {{258 0 0-1206 {}}} CYCLES {}}
set a(0-1175) {NAME FRAME:slc(red)#16 TYPE READSLICE PAR 0-688 XREFS 5980 LOC {1 1.0 1 1.0 1 1.0 4 0.72816255} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1177 {}}} CYCLES {}}
set a(0-1176) {NAME FRAME:slc(red)#17 TYPE READSLICE PAR 0-688 XREFS 5981 LOC {1 1.0 1 1.0 1 1.0 4 0.72816255} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1177 {}}} CYCLES {}}
set a(0-1177) {NAME FRAME:conc#10 TYPE CONCATENATE PAR 0-688 XREFS 5982 LOC {1 1.0 2 0.744905025 2 0.744905025 4 0.72816255} PREDS {{130 0 0-945 {}} {258 0 0-1175 {}} {259 0 0-1176 {}}} SUCCS {{258 0 0-1183 {}}} CYCLES {}}
set a(0-1178) {NAME FRAME:slc(red)#13 TYPE READSLICE PAR 0-688 XREFS 5983 LOC {1 1.0 1 1.0 1 1.0 4 0.6659237499999999} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1180 {}}} CYCLES {}}
set a(0-1179) {NAME FRAME:slc(acc.imod)#5 TYPE READSLICE PAR 0-688 XREFS 5984 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.6659237499999999} PREDS {{130 0 0-945 {}} {258 0 0-1002 {}}} SUCCS {{259 0 0-1180 {}}} CYCLES {}}
set a(0-1180) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 3 NAME FRAME:acc#47 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-688 XREFS 5985 LOC {2 0.248581475 2 0.682666225 2 0.682666225 2 0.71427706125 4 0.69753458625} PREDS {{130 0 0-945 {}} {258 0 0-1178 {}} {259 0 0-1179 {}}} SUCCS {{258 0 0-1182 {}}} CYCLES {}}
set a(0-1181) {NAME FRAME:slc(acc.imod)#6 TYPE READSLICE PAR 0-688 XREFS 5986 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.697534625} PREDS {{130 0 0-945 {}} {258 0 0-1002 {}}} SUCCS {{259 0 0-1182 {}}} CYCLES {}}
set a(0-1182) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,1,3) AREA_SCORE 3.00 QUANTITY 3 NAME FRAME:acc#49 TYPE ACCU DELAY {0.49 ns} LIBRARY_DELAY {0.49 ns} PAR 0-688 XREFS 5987 LOC {2 0.28019235 2 0.7142771 2 0.7142771 2 0.7449049850894752 4 0.7281625100894752} PREDS {{130 0 0-945 {}} {258 0 0-1180 {}} {259 0 0-1181 {}}} SUCCS {{259 0 0-1183 {}}} CYCLES {}}
set a(0-1183) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#51 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 5988 LOC {2 0.310820275 2 0.744905025 2 0.744905025 2 0.7831944844969361 4 0.766452009496936} PREDS {{130 0 0-945 {}} {258 0 0-1177 {}} {259 0 0-1182 {}}} SUCCS {{258 0 0-1205 {}}} CYCLES {}}
set a(0-1184) {NAME FRAME:slc(red)#14 TYPE READSLICE PAR 0-688 XREFS 5989 LOC {1 1.0 1 1.0 1 1.0 4 0.73898655} PREDS {{258 0 0-945 {}}} SUCCS {{258 0 0-1204 {}}} CYCLES {}}
set a(0-1185) {NAME FRAME:slc(acc.imod)#4 TYPE READSLICE PAR 0-688 XREFS 5990 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.615591025} PREDS {{130 0 0-945 {}} {258 0 0-1002 {}}} SUCCS {{259 0 0-1186 {}}} CYCLES {}}
set a(0-1186) {NAME FRAME:conc#7 TYPE CONCATENATE PAR 0-688 XREFS 5991 LOC {2 0.248581475 2 0.6323335 2 0.6323335 4 0.615591025} PREDS {{130 0 0-945 {}} {259 0 0-1185 {}}} SUCCS {{258 0 0-1195 {}}} CYCLES {}}
set a(0-1187) {NAME FRAME:slc(acc.imod)#2 TYPE READSLICE PAR 0-688 XREFS 5992 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.561847725} PREDS {{130 0 0-945 {}} {258 0 0-1002 {}}} SUCCS {{259 0 0-1188 {}}} CYCLES {}}
set a(0-1188) {NAME FRAME:not#7 TYPE NOT PAR 0-688 XREFS 5993 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.561847725} PREDS {{130 0 0-945 {}} {259 0 0-1187 {}}} SUCCS {{258 0 0-1191 {}}} CYCLES {}}
set a(0-1189) {NAME FRAME:slc(acc.imod)#3 TYPE READSLICE PAR 0-688 XREFS 5994 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.561847725} PREDS {{130 0 0-945 {}} {258 0 0-1002 {}}} SUCCS {{259 0 0-1190 {}}} CYCLES {}}
set a(0-1190) {NAME FRAME:not#8 TYPE NOT PAR 0-688 XREFS 5995 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.561847725} PREDS {{130 0 0-945 {}} {259 0 0-1189 {}}} SUCCS {{259 0 0-1191 {}}} CYCLES {}}
set a(0-1191) {NAME FRAME:conc#6 TYPE CONCATENATE PAR 0-688 XREFS 5996 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.561847725} PREDS {{130 0 0-945 {}} {258 0 0-1188 {}} {259 0 0-1190 {}}} SUCCS {{258 0 0-1194 {}}} CYCLES {}}
set a(0-1192) {NAME FRAME:slc(acc.imod) TYPE READSLICE PAR 0-688 XREFS 5997 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.561847725} PREDS {{130 0 0-945 {}} {258 0 0-1002 {}}} SUCCS {{259 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {NAME FRAME:not#6 TYPE NOT PAR 0-688 XREFS 5998 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.561847725} PREDS {{130 0 0-945 {}} {259 0 0-1192 {}}} SUCCS {{259 0 0-1194 {}}} CYCLES {}}
set a(0-1194) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME FRAME:acc#55 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-688 XREFS 5999 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 2 0.6323334398622737 4 0.6155909648622739} PREDS {{130 0 0-945 {}} {258 0 0-1191 {}} {259 0 0-1193 {}}} SUCCS {{259 0 0-1195 {}}} CYCLES {}}
set a(0-1195) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,7) AREA_SCORE 6.00 QUANTITY 12 NAME FRAME:acc#56 TYPE ACCU DELAY {0.61 ns} LIBRARY_DELAY {0.61 ns} PAR 0-688 XREFS 6000 LOC {2 0.302324775 2 0.6323335 2 0.6323335 2 0.6706229594969361 4 0.653880484496936} PREDS {{130 0 0-945 {}} {258 0 0-1186 {}} {259 0 0-1194 {}}} SUCCS {{258 0 0-1198 {}}} CYCLES {}}
set a(0-1196) {NAME FRAME:slc(acc.imod)#1 TYPE READSLICE PAR 0-688 XREFS 6001 LOC {2 0.248581475 2 0.5785901999999999 2 0.5785901999999999 4 0.6538805249999999} PREDS {{130 0 0-945 {}} {258 0 0-1002 {}}} SUCCS {{259 0 0-1197 {}}} CYCLES {}}
set a(0-1197) {NAME FRAME:conc#43 TYPE CONCATENATE PAR 0-688 XREFS 6002 LOC {2 0.248581475 2 0.670623 2 0.670623 4 0.6538805249999999} PREDS {{130 0 0-945 {}} {259 0 0-1196 {}}} SUCCS {{259 0 0-1198 {}}} CYCLES {}}
set a(0-1198) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,1,6) AREA_SCORE 7.00 QUANTITY 3 NAME acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-688 XREFS 6003 LOC {2 0.34061427499999997 2 0.670623 2 0.670623 2 0.7342732157468814 4 0.7175307407468814} PREDS {{130 0 0-945 {}} {258 0 0-1195 {}} {259 0 0-1197 {}}} SUCCS {{259 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {NAME FRAME:slc#3 TYPE READSLICE PAR 0-688 XREFS 6004 LOC {2 0.40426455 2 0.734273275 2 0.734273275 4 0.7175307999999999} PREDS {{130 0 0-945 {}} {259 0 0-1198 {}}} SUCCS {{259 0 0-1200 {}}} CYCLES {}}
set a(0-1200) {NAME FRAME:not#9 TYPE NOT PAR 0-688 XREFS 6005 LOC {2 0.40426455 2 0.734273275 2 0.734273275 4 0.7175307999999999} PREDS {{130 0 0-945 {}} {259 0 0-1199 {}}} SUCCS {{259 0 0-1201 {}}} CYCLES {}}
set a(0-1201) {NAME FRAME:xor#2 TYPE XOR PAR 0-688 XREFS 6006 LOC {2 0.40426455 2 0.734273275 2 0.734273275 4 0.7175307999999999} PREDS {{130 0 0-945 {}} {259 0 0-1200 {}}} SUCCS {{258 0 0-1203 {}}} CYCLES {}}
set a(0-1202) {NAME FRAME:slc(red)#12 TYPE READSLICE PAR 0-688 XREFS 6007 LOC {1 1.0 1 1.0 1 1.0 4 0.7175307999999999} PREDS {{258 0 0-945 {}}} SUCCS {{259 0 0-1203 {}}} CYCLES {}}
set a(0-1203) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 3 NAME FRAME:acc#48 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-688 XREFS 6008 LOC {2 0.40426455 2 0.734273275 2 0.734273275 2 0.75572898625 4 0.7389865112499999} PREDS {{130 0 0-945 {}} {258 0 0-1201 {}} {259 0 0-1202 {}}} SUCCS {{259 0 0-1204 {}}} CYCLES {}}
set a(0-1204) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,5) AREA_SCORE 4.00 QUANTITY 3 NAME FRAME:acc#50 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-688 XREFS 6009 LOC {2 0.4257203 2 0.7557290249999999 2 0.7557290249999999 2 0.7831944770241717 4 0.7664520020241717} PREDS {{130 0 0-945 {}} {258 0 0-1184 {}} {259 0 0-1203 {}}} SUCCS {{259 0 0-1205 {}}} CYCLES {}}
set a(0-1205) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,7) AREA_SCORE 8.00 QUANTITY 9 NAME FRAME:acc#52 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-688 XREFS 6010 LOC {2 0.45318579999999997 2 0.783194525 2 0.783194525 2 0.8515118123898489 4 0.8347693373898488} PREDS {{130 0 0-945 {}} {258 0 0-1183 {}} {259 0 0-1204 {}}} SUCCS {{259 0 0-1206 {}}} CYCLES {}}
set a(0-1206) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,7,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME FRAME:acc#53 TYPE ACCU DELAY {1.07 ns} LIBRARY_DELAY {1.07 ns} PAR 0-688 XREFS 6011 LOC {2 0.521503125 2 0.85151185 2 0.85151185 2 0.9186606658881178 4 0.9019181908881178} PREDS {{130 0 0-945 {}} {258 0 0-1174 {}} {259 0 0-1205 {}}} SUCCS {{259 0 0-1207 {}}} CYCLES {}}
set a(0-1207) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,10) AREA_SCORE 11.24 QUANTITY 2 NAME FRAME:acc#2 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-688 XREFS 6012 LOC {2 0.588652 2 0.918660725 2 0.918660725 2 0.9999999533364112 4 0.9832574783364112} PREDS {{130 0 0-945 {}} {258 0 0-1170 {}} {259 0 0-1206 {}}} SUCCS {{258 0 0-1210 {}}} CYCLES {}}
set a(0-1208) {NAME green:slc(green) TYPE READSLICE PAR 0-688 XREFS 6013 LOC {2 0.66840345 4 0.983257525 4 0.983257525 4 0.983257525} PREDS {{130 0 0-945 {}} {258 0 0-1082 {}}} SUCCS {{259 0 0-1209 {}}} CYCLES {}}
set a(0-1209) {NAME FRAME:exu#6 TYPE PADZEROES PAR 0-688 XREFS 6014 LOC {2 0.66840345 4 0.983257525 4 0.983257525 4 0.983257525} PREDS {{130 0 0-945 {}} {259 0 0-1208 {}}} SUCCS {{259 0 0-1210 {}}} CYCLES {}}
set a(0-1210) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_or(10,2) AREA_SCORE 7.30 QUANTITY 1 NAME FRAME:or TYPE OR DELAY {0.27 ns} LIBRARY_DELAY {0.27 ns} PAR 0-688 XREFS 6015 LOC {2 0.669991275 4 0.983257525 4 0.983257525 4 0.9999999561077388 4 0.9999999561077388} PREDS {{130 0 0-945 {}} {258 0 0-1207 {}} {259 0 0-1209 {}}} SUCCS {{258 0 0-1217 {}}} CYCLES {}}
set a(0-1211) {NAME green:slc(green)#1 TYPE READSLICE PAR 0-688 XREFS 6016 LOC {2 0.66840345 4 0.983257525 4 0.983257525 4 1.0} PREDS {{130 0 0-945 {}} {258 0 0-1082 {}}} SUCCS {{258 0 0-1217 {}}} CYCLES {}}
set a(0-1212) {NAME green:slc(green)#2 TYPE READSLICE PAR 0-688 XREFS 6017 LOC {2 0.66840345 4 0.983257525 4 0.983257525 4 0.983257525} PREDS {{130 0 0-945 {}} {258 0 0-1082 {}}} SUCCS {{258 0 0-1215 {}}} CYCLES {}}
set a(0-1213) {NAME blue:slc(blue) TYPE READSLICE PAR 0-688 XREFS 6018 LOC {2 0.66840345 3 1.0 3 1.0 4 0.983257525} PREDS {{130 0 0-945 {}} {258 0 0-1162 {}}} SUCCS {{259 0 0-1214 {}}} CYCLES {}}
set a(0-1214) {NAME FRAME:exu#8 TYPE PADZEROES PAR 0-688 XREFS 6019 LOC {2 0.66840345 4 0.983257525 4 0.983257525 4 0.983257525} PREDS {{130 0 0-945 {}} {259 0 0-1213 {}}} SUCCS {{259 0 0-1215 {}}} CYCLES {}}
set a(0-1215) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_or(6,2) AREA_SCORE 4.38 QUANTITY 1 NAME FRAME:or#3 TYPE OR DELAY {0.27 ns} LIBRARY_DELAY {0.27 ns} PAR 0-688 XREFS 6020 LOC {2 0.66840345 4 0.983257525 4 0.983257525 4 0.9999999561077388 4 0.9999999561077388} PREDS {{130 0 0-945 {}} {258 0 0-1212 {}} {259 0 0-1214 {}}} SUCCS {{258 0 0-1217 {}}} CYCLES {}}
set a(0-1216) {NAME blue:slc(blue)#1 TYPE READSLICE PAR 0-688 XREFS 6021 LOC {2 0.66840345 3 1.0 3 1.0 4 1.0} PREDS {{130 0 0-945 {}} {258 0 0-1162 {}}} SUCCS {{259 0 0-1217 {}}} CYCLES {}}
set a(0-1217) {NAME FRAME:conc#39 TYPE CONCATENATE PAR 0-688 XREFS 6022 LOC {2 0.6867337499999999 4 1.0 4 1.0 4 1.0} PREDS {{130 0 0-945 {}} {258 0 0-1215 {}} {258 0 0-1211 {}} {258 0 0-1210 {}} {259 0 0-1216 {}}} SUCCS {{259 0 0-1218 {}}} CYCLES {}}
set a(0-1218) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME FRAME:io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-688 XREFS 6023 LOC {2 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{130 0 0-945 {}} {772 0 0-1218 {}} {259 0 0-1217 {}}} SUCCS {{772 0 0-1218 {}}} CYCLES {}}
set a(0-1219) {NAME vin:asn(regs.regs(0).sva) TYPE ASSIGN PAR 0-688 XREFS 6024 LOC {1 1.0 1 1.0 1 1.0 5 1.0} PREDS {{130 0 0-945 {}} {772 0 0-1219 {}} {256 0 0-697 {}} {258 0 0-719 {}}} SUCCS {{774 0 0-697 {}} {772 0 0-1219 {}}} CYCLES {}}
set a(0-1220) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-688 XREFS 6025 LOC {1 1.0 1 1.0 1 1.0 5 1.0} PREDS {{130 0 0-945 {}} {772 0 0-1220 {}} {256 0 0-693 {}} {258 0 0-719 {}}} SUCCS {{774 0 0-693 {}} {772 0 0-1220 {}}} CYCLES {}}
set a(0-1221) {NAME vin:asn(regs.regs(2).sva) TYPE ASSIGN PAR 0-688 XREFS 6026 LOC {1 1.0 1 1.0 1 1.0 5 1.0} PREDS {{130 0 0-945 {}} {772 0 0-1221 {}} {256 0 0-695 {}} {258 0 0-719 {}}} SUCCS {{774 0 0-695 {}} {772 0 0-1221 {}}} CYCLES {}}
set a(0-1222) {NAME vin:asn(regs.regs(3).sva) TYPE ASSIGN PAR 0-688 XREFS 6027 LOC {1 1.0 1 1.0 1 1.0 5 1.0} PREDS {{130 0 0-945 {}} {772 0 0-1222 {}} {256 0 0-691 {}} {258 0 0-719 {}}} SUCCS {{774 0 0-691 {}} {772 0 0-1222 {}}} CYCLES {}}
set a(0-1223) {NAME vin:asn(regs.regs(4).sva) TYPE ASSIGN PAR 0-688 XREFS 6028 LOC {1 1.0 1 1.0 1 1.0 5 1.0} PREDS {{130 0 0-945 {}} {772 0 0-1223 {}} {256 0 0-689 {}} {258 0 0-719 {}}} SUCCS {{774 0 0-689 {}} {772 0 0-1223 {}}} CYCLES {}}
set a(0-688) {CHI {0-689 0-690 0-691 0-692 0-693 0-694 0-695 0-696 0-697 0-698 0-699 0-700 0-701 0-702 0-703 0-704 0-705 0-706 0-707 0-708 0-709 0-710 0-711 0-712 0-713 0-714 0-715 0-716 0-717 0-718 0-719 0-784 0-785 0-944 0-945 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223} ITERATIONS Infinite LATENCY 19 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 20 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 15 TOTAL_CYCLES 20 NAME main TYPE LOOP DELAY {420.00 ns} PAR 0-682 XREFS 6029 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-686 {}} {258 0 0-683 {}} {258 0 0-684 {}} {258 0 0-685 {}} {259 0 0-687 {}}} SUCCS {{772 0 0-683 {}} {772 0 0-684 {}} {772 0 0-685 {}} {772 0 0-686 {}} {772 0 0-687 {}}} CYCLES {}}
set a(0-682) {CHI {0-683 0-684 0-685 0-686 0-687 0-688} ITERATIONS Infinite LATENCY 19 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 20 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 20 TOTAL_CYCLES 20 NAME core:rlp TYPE LOOP DELAY {420.00 ns} PAR {} XREFS 6030 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-682-TOTALCYCLES) {20}
set a(0-682-QMOD) {mgc_ioport.mgc_in_wire(1,150) 0-717 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,5) {0-737 0-774 0-922 0-959 0-1079 0-1159 0-1204} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(150,2,4) 0-738 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(150,1,2) {0-740 0-748 0-756 0-763 0-771} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,3,8) {0-793 0-802 0-811 0-820 0-829 0-838 0-847 0-856 0-865 0-874 0-883 0-892 0-901 0-910 0-919} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16) {0-794 0-803 0-812 0-821 0-830 0-839 0-848 0-857 0-866 0-875 0-884 0-893 0-902 0-911 0-920 0-949 0-953 0-957} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) {0-924 0-961 0-994 0-1001 0-1028 0-1035 0-1058 0-1070 0-1108 0-1115 0-1138 0-1150 0-1183 0-1195} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,3,8) {0-948 0-952 0-956} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-977 0-986 0-1000 0-1011 0-1020 0-1034 0-1091 0-1100 0-1114} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) {0-987 0-1021 0-1101} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,7) {0-988 0-1002 0-1022 0-1036 0-1080 0-1102 0-1116 0-1160 0-1205} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,12) {0-1047 0-1082 0-1127 0-1162} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(4,0,6,0,10) {0-1049 0-1129 0-1169} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2) {0-1055 0-1135 0-1180} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,3) {0-1057 0-1137 0-1182} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-1069 0-1149 0-1194} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,1,6) {0-1073 0-1153 0-1198} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) {0-1078 0-1158 0-1203} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,7,1,11) {0-1081 0-1161} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,10) {0-1170 0-1207} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,7,1,10) 0-1206 mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2) 0-1210 mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(6,2) 0-1215 mgc_ioport.mgc_out_stdreg(2,30) 0-1218}
set a(0-682-PROC_NAME) {core}
set a(0-682-HIER_NAME) {/mean_vga/core}
set a(TOP) {0-682}

