Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Jul 20 17:19:00 2017
| Host         : LAPTOP-L1N8U9P6 running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file top_clock_utilization_routed.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y2
8. Cell Type Counts per Global Clock: Region X1Y2
9. Cell Type Counts per Global Clock: Region X0Y3
10. Cell Type Counts per Global Clock: Region X1Y3
11. Load Cell Placement Summary for Global Clock g0
12. Load Cell Placement Summary for Global Clock g1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    0 |         6 |   0 |            0 |      0 |
| PLL      |    0 |         6 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin           | Net           |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |                 4 |        1572 |               0 |              |       | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |                 2 |         672 |               0 |              |       | w_reg[1][31]_i_1/O   | h             |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------+-------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site          | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin              | Net                     |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------+-------------------------+
| src0      | g0        | IBUF/O          | IOB_X1Y126 | IOB_X1Y126    | X1Y2         |           1 |               0 |                     |              | clk_IBUF_inst/O         | clk_IBUF                |
| src1      | g1        | LUT2/O          | None       | SLICE_X72Y133 | X1Y2         |           1 |               0 |                     |              | SHA1/w_reg[1][31]_i_2/O | SHA1/tx_buff_reg[19][3] |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------+-------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+--------------------------------------+-----------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                           | Net                                     |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+--------------------------------------+-----------------------------------------+
| 0        | FDCE/Q          | None       | SLICE_X73Y133/CFF | X1Y2         |        2048 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[3]/Q  | SHA1/w                                  |
| 1        | FDCE/Q          | None       | SLICE_X8Y189/BFF  | X0Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[11]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[11] |
| 2        | FDCE/Q          | None       | SLICE_X11Y183/AFF | X0Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[12]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[12] |
| 3        | FDCE/Q          | None       | SLICE_X11Y169/AFF | X0Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[14]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[14] |
| 4        | FDCE/Q          | None       | SLICE_X15Y161/AFF | X0Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[15]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[15] |
| 5        | FDCE/Q          | None       | SLICE_X32Y147/BFF | X0Y2         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[17]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[17] |
| 6        | FDCE/Q          | None       | SLICE_X32Y149/AFF | X0Y2         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[18]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[18] |
| 7        | FDCE/Q          | None       | SLICE_X33Y144/AFF | X0Y2         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[20]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[20] |
| 8        | FDCE/Q          | None       | SLICE_X35Y144/AFF | X0Y2         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[21]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[21] |
| 9        | FDCE/Q          | None       | SLICE_X73Y155/AFF | X1Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[23]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[23] |
| 10       | FDCE/Q          | None       | SLICE_X74Y140/AFF | X1Y2         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[24]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[24] |
| 11       | FDCE/Q          | None       | SLICE_X77Y153/AFF | X1Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[26]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[26] |
| 12       | FDCE/Q          | None       | SLICE_X73Y173/BFF | X1Y3         |         160 |               1 |              |       | SHA1/FSM_onehot_curr_state_reg[29]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[29] |
| 13       | FDCE/Q          | None       | SLICE_X60Y198/AFF | X1Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[4]/Q  | SHA1/FSM_onehot_curr_state_reg_n_0_[4]  |
| 14       | FDCE/Q          | None       | SLICE_X33Y195/AFF | X0Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[5]/Q  | SHA1/FSM_onehot_curr_state_reg_n_0_[5]  |
| 15       | FDCE/Q          | None       | SLICE_X33Y195/BFF | X0Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[7]/Q  | SHA1/FSM_onehot_curr_state_reg_n_0_[7]  |
| 16       | FDCE/Q          | None       | SLICE_X27Y196/AFF | X0Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[8]/Q  | SHA1/FSM_onehot_curr_state_reg_n_0_[8]  |
| 17       | FDCE/Q          | None       | SLICE_X77Y153/BFF | X1Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[27]/Q | SHA1/a                                  |
| 18       | FDCE/Q          | None       | SLICE_X73Y173/AFF | X1Y3         |         160 |               2 |              |       | SHA1/FSM_onehot_curr_state_reg[28]/Q | SHA1/hash                               |
| 19       | FDCE/Q          | None       | SLICE_X73Y133/BFF | X1Y2         |           8 |               3 |              |       | SHA1/FSM_onehot_curr_state_reg[30]/Q | SHA1/FSM_onehot_curr_state_reg_n_0_[30] |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+--------------------------------------+-----------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1500 |    0 |   550 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2000 |    0 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1900 |    0 |   650 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    6 |  2000 |  104 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    6 |  1900 |  349 |   650 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  716 |  2600 |  866 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |  842 |  1350 |  692 |   500 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  2 |  2 |
| Y2 |  1 |  1 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Cell Type Counts per Global Clock: Region X0Y2
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |           6 |               0 |  6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


8. Cell Type Counts per Global Clock: Region X1Y2
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |           6 |               0 |  6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Cell Type Counts per Global Clock: Region X0Y3
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |         716 |               0 | 716 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
| g1        | n/a   | BUFG/O          | None       |         388 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | h             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Cell Type Counts per Global Clock: Region X1Y3
--------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |         843 |               0 | 842 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
| g1        | n/a   | BUFG/O          | None       |         284 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | h             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
| g0        | BUFG/O          | n/a               |       |             |               |          |        1571 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+
|    | X0   | X1   |
+----+------+------+
| Y3 |  716 |  843 |
| Y2 |    6 |    6 |
| Y1 |    0 |    0 |
| Y0 |    0 |    0 |
+----+------+------+


12. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----+
| g1        | BUFG/O          | n/a               |       |             |               |          |         672 |        0 |              0 |        0 | h   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+
|    | X0   | X1   |
+----+------+------+
| Y3 |  388 |  284 |
| Y2 |    0 |    0 |
| Y1 |    0 |    0 |
| Y0 |    0 |    0 |
+----+------+------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells w_reg[1][31]_i_1]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "h" driven by instance "w_reg[1][31]_i_1" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_h}
add_cells_to_pblock [get_pblocks  {CLKAG_h}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="h"}]]]
resize_pblock [get_pblocks {CLKAG_h}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
