
---------- Begin Simulation Statistics ----------
final_tick                                83999478500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 261464                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691640                       # Number of bytes of host memory used
host_op_rate                                   261977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   382.46                       # Real time elapsed on the host
host_tick_rate                              219628216                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196365                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083999                       # Number of seconds simulated
sim_ticks                                 83999478500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695260                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095386                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101791                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727644                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             806                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              515                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477708                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65332                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196365                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.679990                       # CPI: cycles per instruction
system.cpu.discardedOps                        190629                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609978                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402237                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001385                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35297902                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.595242                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167998957                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531422     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693587     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950618     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196365                       # Class of committed instruction
system.cpu.tickCycles                       132701055                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368942                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       711177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            426                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64884                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111103                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56839                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136116                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64884                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19974528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19974528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201000                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201000    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201000                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082725000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           854811500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       746777                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          486                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286382                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286381                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           873                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425332                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2136348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86232768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86319744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168368                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7110592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           880955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000623                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 880406     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    549      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             880955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1348041000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067571496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1309999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               511391                       # number of demand (read+write) hits
system.l2.demand_hits::total                   511583                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 192                       # number of overall hits
system.l2.overall_hits::.cpu.data              511391                       # number of overall hits
system.l2.overall_hits::total                  511583                       # number of overall hits
system.l2.demand_misses::.cpu.inst                681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200323                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201004                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               681                       # number of overall misses
system.l2.overall_misses::.cpu.data            200323                       # number of overall misses
system.l2.overall_misses::total                201004                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16956567500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17010257500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53690000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16956567500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17010257500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711714                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712587                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711714                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712587                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.780069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282076                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.780069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282076                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78839.941263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84646.133994                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84626.462657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78839.941263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84646.133994                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84626.462657                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111103                       # number of writebacks
system.l2.writebacks::total                    111103                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201000                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201000                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46880000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14953139500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15000019500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46880000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14953139500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15000019500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.780069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.780069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282071                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68839.941263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74646.636115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74626.962687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68839.941263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74646.636115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74626.962687                       # average overall mshr miss latency
system.l2.replacements                         168368                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       635674                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           635674                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       635674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       635674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          467                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              467                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          467                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          467                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150266                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136116                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11839600500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11839600500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86981.695759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86981.695759                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10478450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10478450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76981.769226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76981.769226                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.780069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78839.941263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78839.941263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46880000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46880000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.780069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68839.941263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68839.941263                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        361125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            361125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5116967000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5116967000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79694.846356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79694.846356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4474689000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4474689000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69695.948787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69695.948787                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31900.875748                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423636                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.077977                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.859520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        90.668999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31765.347228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973537                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15628                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11590264                       # Number of tag accesses
system.l2.tags.data_accesses                 11590264                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12820352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7110592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7110592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            518860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         152624186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             153143046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       518860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           518860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84650430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84650430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84650430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           518860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        152624186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237793476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002999640500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6649                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6649                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524739                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201000                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111103                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6969                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2938831250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6706943750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14623.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33373.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137912                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69640                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201000                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.138123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.286758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.940255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69262     66.29%     66.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14282     13.67%     79.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2426      2.32%     82.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1307      1.25%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9605      9.19%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          864      0.83%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          559      0.54%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          519      0.50%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5655      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104479                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.223342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.754125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.300968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6484     97.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.51%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.93%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.705820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.676766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4382     65.90%     65.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.54%     66.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2050     30.83%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.56%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6649                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7108928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12864000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7110592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    153.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83999445000                       # Total gap between requests
system.mem_ctrls.avgGap                     269140.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12818240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7108928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 518860.364115236735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152599042.623818188906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84630620.653198450804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111103                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18958250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6687985500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1995983106250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27838.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33386.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17965159.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            371451360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            197408310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716905980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287799480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6630736320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21429594030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14209825920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43843721400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.952305                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36721285250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2804880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44473313250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            374614380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199089495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           717991260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292022460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6630736320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21752948760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13937527200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43904929875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.680982                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36010321250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2804880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45184277250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83999478500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662465                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662465                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662465                       # number of overall hits
system.cpu.icache.overall_hits::total         9662465                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          873                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            873                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          873                       # number of overall misses
system.cpu.icache.overall_misses::total           873                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57910500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57910500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57910500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57910500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663338                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66335.051546                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66335.051546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66335.051546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66335.051546                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          486                       # number of writebacks
system.cpu.icache.writebacks::total               486                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          873                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          873                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          873                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          873                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57037500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57037500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65335.051546                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65335.051546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65335.051546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65335.051546                       # average overall mshr miss latency
system.cpu.icache.replacements                    486                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662465                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662465                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          873                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           873                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57910500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57910500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66335.051546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66335.051546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57037500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57037500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65335.051546                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65335.051546                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           311.646178                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663338                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11069.115693                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   311.646178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664211                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664211                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51305644                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51305644                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51306153                       # number of overall hits
system.cpu.dcache.overall_hits::total        51306153                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762846                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762846                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770756                       # number of overall misses
system.cpu.dcache.overall_misses::total        770756                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25042461493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25042461493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25042461493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25042461493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076909                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014651                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014651                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32827.676219                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32827.676219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32490.777228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32490.777228                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       204561                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3292                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.138821                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       635674                       # number of writebacks
system.cpu.dcache.writebacks::total            635674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59037                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59037                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59037                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59037                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711714                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711714                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22725794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22725794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23398533499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23398533499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013517                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32289.717807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32289.717807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32876.314782                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32876.314782                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710689                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40700379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40700379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9318487500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9318487500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22292.179008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22292.179008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8877159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8877159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21266.375917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21266.375917                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605265                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605265                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15723973993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15723973993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45599.205385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45599.205385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13848634500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13848634500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48357.209950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48357.209950                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    672739499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    672739499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85103.035927                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85103.035927                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.049892                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52017942                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711713                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.088368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.049892                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104865683                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104865683                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83999478500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
