{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 16:32:19 2017 " "Info: Processing started: Sun Dec 10 16:32:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off donedone -c donedone " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off donedone -c donedone" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "donedone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file donedone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 donedone-FinalProject " "Info: Found design unit 1: donedone-FinalProject" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 donedone " "Info: Found entity 1: donedone" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "donedone " "Info: Elaborating entity \"donedone\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key1 0 " "Warning: Ignored assignment(s) for \"key1\[0\]\" because \"key1\" is not a bus or array" {  } { { "donedone.vhd" "key1" { Text "c:/altera/91sp2/quartus/donedone.vhd" 10 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key1 1 " "Warning: Ignored assignment(s) for \"key1\[1\]\" because \"key1\" is not a bus or array" {  } { { "donedone.vhd" "key1" { Text "c:/altera/91sp2/quartus/donedone.vhd" 10 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "key1 2 " "Warning: Ignored assignment(s) for \"key1\[2\]\" because \"key1\" is not a bus or array" {  } { { "donedone.vhd" "key1" { Text "c:/altera/91sp2/quartus/donedone.vhd" 10 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 17 -1 0 } } { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 366 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[0\] " "Warning: Node \"data_bus_reg\[0\]\"" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[1\] " "Warning: Node \"data_bus_reg\[1\]\"" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[2\] " "Warning: Node \"data_bus_reg\[2\]\"" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[3\] " "Warning: Node \"data_bus_reg\[3\]\"" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[4\] " "Warning: Node \"data_bus_reg\[4\]\"" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[5\] " "Warning: Node \"data_bus_reg\[5\]\"" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[6\] " "Warning: Node \"data_bus_reg\[6\]\"" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "data_bus_reg\[7\] " "Warning: Node \"data_bus_reg\[7\]\"" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "onlcd VCC " "Warning (13410): Pin \"onlcd\" is stuck at VCC" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "readwrite GND " "Warning (13410): Pin \"readwrite\" is stuck at GND" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "blon VCC " "Warning (13410): Pin \"blon\" is stuck at VCC" {  } { { "donedone.vhd" "" { Text "c:/altera/91sp2/quartus/donedone.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Info: Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "300 " "Info: Implemented 300 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 16:32:23 2017 " "Info: Processing ended: Sun Dec 10 16:32:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
