#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun  5 21:36:33 2025
# Process ID         : 14520
# Current directory  : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent22292 C:\Users\Lenovo\Desktop\Frodo\prj\Frodo_top\Frodo_top.xpr
# Log file           : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/vivado.log
# Journal file       : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top\vivado.jou
# Running On         : DESKTOP-HI4D3F5
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14894 MB
# Swap memory        : 23622 MB
# Total Virtual      : 38516 MB
# Available Virtual  : 15261 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 1665.934 ; gain = 436.855
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_inst_trans' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
WARNING: [VRFC 10-3380] identifier 'out_d' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 707 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:734]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 706 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:770]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 705 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:772]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:947]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:26]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:218]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:220]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:258]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o31_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:277]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:480]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:482]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:483]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:485]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:486]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:488]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:489]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:491]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:492]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:494]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:495]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:497]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:498]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:500]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:501]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:503]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:504]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:506]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:507]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:509]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:510]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:512]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:513]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:518]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:520]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:521]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:523]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:524]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:526]
WARNING: [VRFC 10-3380] identifier 'data_o31_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:527]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:529]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:530]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:532]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:533]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:535]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:538]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:539]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:541]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:542]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:544]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:545]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:547]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:548]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:550]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:551]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:677]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:678]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:680]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:683]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:685]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:686]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:689]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:690]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:691]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:774]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:775]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:776]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:777]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:778]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1720.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1720.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_inst_trans_behav -key {Behavioral:sim_1:Functional:tb_inst_trans} -tclbatch {tb_inst_trans.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_inst_trans.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_inst_trans_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1722.172 ; gain = 4.016
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_inst_trans' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
WARNING: [VRFC 10-3380] identifier 'out_d' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 707 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:734]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 706 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:770]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 705 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:772]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:947]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:26]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:218]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:220]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:258]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o31_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:277]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:480]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:482]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:483]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:485]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:486]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:488]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:489]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:491]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:492]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:494]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:495]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:497]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:498]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:500]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:501]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:503]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:504]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:506]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:507]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:509]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:510]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:512]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:513]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:518]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:520]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:521]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:523]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:524]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:526]
WARNING: [VRFC 10-3380] identifier 'data_o31_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:527]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:529]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:530]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:532]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:533]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:535]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:538]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:539]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:541]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:542]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:544]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:545]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:547]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:548]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:550]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:551]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:677]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:678]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:680]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:683]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:685]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:686]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:689]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:690]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:691]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:774]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:775]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:776]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:777]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:778]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2711.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2711.945 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2711.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2711.945 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2711.945 ; gain = 0.000
run all
$finish called at time : 1000000065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 134
run: Time (s): cpu = 03:36:38 ; elapsed = 03:42:32 . Memory (MB): peak = 2711.945 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 40908 KB (Peak: 40908 KB), Simulation CPU Usage: 5687796 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
WARNING: [VRFC 10-3380] identifier 'out_d' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 707 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:734]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 706 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:770]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 705 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:772]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:947]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:26]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:218]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:220]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:258]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o31_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:277]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:480]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:482]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:483]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:485]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:486]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:488]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:489]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:491]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:492]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:494]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:495]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:497]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:498]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:500]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:501]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:503]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:504]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:506]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:507]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:509]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:510]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:512]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:513]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:518]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:520]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:521]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:523]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:524]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:526]
WARNING: [VRFC 10-3380] identifier 'data_o31_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:527]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:529]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:530]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:532]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:533]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:535]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:538]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:539]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:541]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:542]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:544]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:545]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:547]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:548]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:550]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:551]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:677]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:678]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:680]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:683]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:685]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:686]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:689]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:690]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:691]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:774]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:775]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:776]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:777]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:778]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.449 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2791.449 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
WARNING: [VRFC 10-3380] identifier 'out_d' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 707 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:734]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 706 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:770]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 705 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:772]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:947]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:26]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:218]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:220]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:258]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o31_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:277]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:480]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:482]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:483]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:485]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:486]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:488]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:489]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:491]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:492]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:494]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:495]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:497]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:498]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:500]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:501]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:503]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:504]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:506]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:507]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:509]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:510]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:512]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:513]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:518]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:520]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:521]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:523]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:524]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:526]
WARNING: [VRFC 10-3380] identifier 'data_o31_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:527]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:529]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:530]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:532]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:533]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:535]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:538]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:539]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:541]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:542]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:544]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:545]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:547]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:548]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:550]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:551]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:677]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:678]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:680]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:683]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:685]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:686]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:689]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:690]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:691]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:774]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:775]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:776]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:777]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:778]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2791.449 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2791.449 ; gain = 0.000
run all
run: Time (s): cpu = 00:03:50 ; elapsed = 00:03:45 . Memory (MB): peak = 2791.449 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 40896 KB (Peak: 40896 KB), Simulation CPU Usage: 63874 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:989]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.449 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2791.449 ; gain = 0.000
run all
run: Time (s): cpu = 00:32:01 ; elapsed = 00:32:07 . Memory (MB): peak = 2791.449 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 40940 KB (Peak: 40940 KB), Simulation CPU Usage: 492436 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v:989]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.449 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.449 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2791.449 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2791.449 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2791.449 ; gain = 0.000
run all
run: Time (s): cpu = 01:05:41 ; elapsed = 01:06:31 . Memory (MB): peak = 2791.449 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 40916 KB (Peak: 40916 KB), Simulation CPU Usage: 936890 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.449 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.449 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2791.449 ; gain = 0.000
run all
run: Time (s): cpu = 02:08:31 ; elapsed = 02:10:07 . Memory (MB): peak = 2791.449 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 40620 KB (Peak: 40620 KB), Simulation CPU Usage: 1889327 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
ERROR: [VRFC 10-5010] illegal character '2' in binary number 2'b02 [C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v:69]
ERROR: [VRFC 10-8530] module 'tb_inst_trans' is ignored due to previous errors [C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.449 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.449 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2791.449 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 2851.418 ; gain = 59.969
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 40832 KB (Peak: 40832 KB), Simulation CPU Usage: 13983 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2851.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2851.418 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2851.418 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2857.840 ; gain = 6.422
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 40888 KB (Peak: 40888 KB), Simulation CPU Usage: 12374 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2857.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2857.840 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2857.840 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2857.840 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'dout' [C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.dual_port_ram(TIME=100000000,STO...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=9,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol(UINST_WIDTH=36)
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.AGU_hash
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.HALF_ADDER
Compiling module xil_defaultlib.FULL_ADDER
Compiling module xil_defaultlib.NC_ADDER
Compiling module xil_defaultlib.ADDER_FRODO_default
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.sample
Compiling module xil_defaultlib.Top(TIME=100000000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2857.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2857.840 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2857.840 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2857.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property part xczu7ev-ffvc1156-2-i [current_project]
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z020clg400-2', does not match run part, 'xczu7ev-ffvc1156-2-i', for run 'synth_1'.
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z020clg400-2', does not match run part, 'xczu7ev-ffvc1156-2-i', for run 'synth_1_copy_1'.
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z020clg400-2', does not match run part, 'xczu7ev-ffvc1156-2-i', for run 'synth_1_copy_2'.
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
WARNING: [IP_Flow 19-2162] IP 'DRAM1' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'DRAM1' do not match.
WARNING: [IP_Flow 19-2162] IP 'DRAM2' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'DRAM2' do not match.
WARNING: [IP_Flow 19-2162] IP 'DRAM3' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'DRAM3' do not match.
WARNING: [IP_Flow 19-2162] IP 'DRAM4' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'DRAM4' do not match.
WARNING: [IP_Flow 19-2162] IP 'DRAM5' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'DRAM5' do not match.
WARNING: [IP_Flow 19-2162] IP 'DRAM6' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'DRAM6' do not match.
WARNING: [IP_Flow 19-2162] IP 'DRAM7' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'DRAM7' do not match.
WARNING: [IP_Flow 19-2162] IP 'DRAM8' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'DRAM8' do not match.
WARNING: [IP_Flow 19-2162] IP 'dual_ram' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'dual_ram' do not match.
WARNING: [IP_Flow 19-2162] IP 'rom' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'rom' do not match.
WARNING: [IP_Flow 19-2162] IP 'uinst_rom' is locked:
* Current project part 'xczu7ev-ffvc1156-2-i' and the part 'xc7z020clg400-2' used to customize the IP 'uinst_rom' do not match.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run DRAM1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM1_synth_1

reset_run DRAM2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM2_synth_1

reset_run DRAM3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM3_synth_1

reset_run DRAM4_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM4_synth_1

reset_run DRAM5_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM5_synth_1

reset_run DRAM6_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM6_synth_1

reset_run DRAM7_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM7_synth_1

reset_run DRAM8_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM8_synth_1

reset_run dual_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/dual_ram_synth_1

reset_run rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/rom_synth_1

reset_run uinst_rom_synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/uinst_rom_synth_1

INFO: [Common 17-344] 'reset_runs' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [Project 1-577] IP run DRAM1_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run DRAM2_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run DRAM3_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run DRAM4_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run DRAM5_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run DRAM6_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run DRAM7_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run DRAM8_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run dual_ram_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run rom_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run uinst_rom_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM1/DRAM1.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM2/DRAM2.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM3/DRAM3.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM4/DRAM4.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM5/DRAM5.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM6/DRAM6.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM7/DRAM7.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM8/DRAM8.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/dual_ram/dual_ram.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/rom/rom.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/uinst_rom/uinst_rom.xci

WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM1/DRAM1.xci' in run DRAM1_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM2/DRAM2.xci' in run DRAM2_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM3/DRAM3.xci' in run DRAM3_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM4/DRAM4.xci' in run DRAM4_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM5/DRAM5.xci' in run DRAM5_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM6/DRAM6.xci' in run DRAM6_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM7/DRAM7.xci' in run DRAM7_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/DRAM8/DRAM8.xci' in run DRAM8_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/dual_ram/dual_ram.xci' in run dual_ram_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/rom/rom.xci' in run rom_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/uinst_rom/uinst_rom.xci' in run uinst_rom_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Fri Jun  6 14:49:01 2025] Launched DRAM1_synth_1, DRAM2_synth_1, DRAM3_synth_1, DRAM4_synth_1, DRAM5_synth_1, DRAM6_synth_1, DRAM7_synth_1, DRAM8_synth_1, dual_ram_synth_1, rom_synth_1, uinst_rom_synth_1...
Run output will be captured here:
DRAM1_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM1_synth_1/runme.log
DRAM2_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM2_synth_1/runme.log
DRAM3_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM3_synth_1/runme.log
DRAM4_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM4_synth_1/runme.log
DRAM5_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM5_synth_1/runme.log
DRAM6_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM6_synth_1/runme.log
DRAM7_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM7_synth_1/runme.log
DRAM8_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/DRAM8_synth_1/runme.log
dual_ram_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/dual_ram_synth_1/runme.log
rom_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/rom_synth_1/runme.log
uinst_rom_synth_1: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/uinst_rom_synth_1/runme.log
[Fri Jun  6 14:49:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-i
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram.dcp' for cell 'ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/rom/rom.dcp' for cell 'u_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/uinst_rom/uinst_rom.dcp' for cell 'u_control/rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/DRAM8.dcp' for cell 'u_keccak/lane00_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/DRAM4.dcp' for cell 'u_keccak/lane01_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/DRAM5.dcp' for cell 'u_keccak/lane02_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/DRAM3.dcp' for cell 'u_keccak/lane02_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/DRAM2.dcp' for cell 'u_keccak/lane04_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/DRAM6.dcp' for cell 'u_keccak/lane04_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/DRAM7.dcp' for cell 'u_keccak/lane20_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/DRAM1.dcp' for cell 'u_keccak/lane20_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2993.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/constrs_1/new/clk.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/constrs_1/new/clk.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_control/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3380.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAMB18E1 => RAMB18E2: 2 instances
  RAMB36E1 => RAMB36E2: 16 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 4247.898 ; gain = 1390.059
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
update_compile_order -fileset sources_1
close_design
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/Top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Jun  6 15:09:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram.dcp' for cell 'ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/rom/rom.dcp' for cell 'u_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/uinst_rom/uinst_rom.dcp' for cell 'u_control/rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/DRAM8.dcp' for cell 'u_keccak/lane00_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/DRAM4.dcp' for cell 'u_keccak/lane01_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/DRAM5.dcp' for cell 'u_keccak/lane02_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/DRAM3.dcp' for cell 'u_keccak/lane02_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/DRAM2.dcp' for cell 'u_keccak/lane04_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/DRAM6.dcp' for cell 'u_keccak/lane04_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/DRAM7.dcp' for cell 'u_keccak/lane20_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/DRAM1.dcp' for cell 'u_keccak/lane20_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 5444.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/constrs_1/new/clk.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/constrs_1/new/clk.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_control/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5444.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAMB18E1 => RAMB18E2: 2 instances
  RAMB36E1 => RAMB36E2: 16 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 5444.422 ; gain = 0.000
report_utilization -name utilization_1
