C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_2/rtl/lab2/controller.sv {1 {vlog -work work -sv -stats=none C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_2/rtl/lab2/controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module controller

Top level modules:
	controller

} {} {}} C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_2/rtl/lab2/tb_controller.sv {1 {vlog -work work -sv -stats=none C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_2/rtl/lab2/tb_controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_controller

Top level modules:
	tb_controller

} {} {}} C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_2/rtl/lab2/audio_player.sv {1 {vlog -work work -sv -stats=none {C:\Users\Admin\Documents\GitHub\CPEN-311\James_Park_70315379_Lab_2\rtl\lab2\audio_player.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module audio_player

Top level modules:
	audio_player

} {} {}} C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_2/rtl/lab2/tb_audio_player.sv {1 {vlog -work work -sv -stats=none C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_2/rtl/lab2/tb_audio_player.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_audio_player

Top level modules:
	tb_audio_player

} {} {}}
