# vsim -voptargs="+acc" tb_top -c -do "run -all; exit" 
# Start time: 12:53:54 on Sep 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.sfr_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.sfr_if(fast__2)
# Loading work.design_sfr(fast)
# Loading C:/questasim64_2024.1/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# tb_top  is my display
# 
# 65811
# UVM_INFO @ 0: reporter [RNTST] Running test reg_test...
# include_coverage not located
#   did you mean recording_detail?
# include_coverage not located
#   did you mean recording_detail?
# include_coverage not located
#   did you mean recording_detail?
# include_coverage not located
#   did you mean recording_detail?
# --------------------------------------------------------------------------------
# Name                 Type              Size  Value                              
# --------------------------------------------------------------------------------
# reg_model            RegModel_SFR      -     @515                               
#   mod_reg            module_reg        -     @518                               
#     debug_reg        ral_debug_reg     -     @544                               
#       w_axi_resp     uvm_reg_field     ...    RW debug_reg[0:0]=1'h0            
#       r_axi_resp     uvm_reg_field     ...    RW debug_reg[1:1]=1'h0            
#       rsvd           uvm_reg_field     ...    RW debug_reg[31:2]=30'h00000000   
#     intr_msk_reg     ral_intr_msk_reg  -     @538                               
#       w_axi_err_msk  uvm_reg_field     ...    RW intr_msk_reg[0:0]=1'h0         
#       r_axi_err_msk  uvm_reg_field     ...    RW intr_msk_reg[1:1]=1'h0         
#       rsvd           uvm_reg_field     ...    RW intr_msk_reg[31:2]=30'h00000000
#     intr_sts_reg     ral_intr_sts_reg  -     @532                               
#       w_axi_err      uvm_reg_field     ...    RW intr_sts_reg[0:0]=1'h0         
#       r_axi_err      uvm_reg_field     ...    RW intr_sts_reg[1:1]=1'h0         
#       rsvd           uvm_reg_field     ...    RW intr_sts_reg[31:2]=30'h00000000
#     control_reg      ral_control_reg   -     @525                               
#       mod_en         uvm_reg_field     ...    RW control_reg[0:0]=1'h0          
#       dbg_en         uvm_reg_field     ...    RW control_reg[1:1]=1'h0          
#       parity_en      uvm_reg_field     ...    RW control_reg[2:2]=1'h0          
#       rsvd           uvm_reg_field     ...    RW control_reg[31:3]=29'h00000000 
#     uvm_reg_map      uvm_reg_map       -     @549                               
#       endian                           ...   UVM_LITTLE_ENDIAN                  
#       debug_reg      ral_debug_reg     ...   @544 +'hc                          
#       intr_msk_reg   ral_intr_msk_reg  ...   @538 +'h8                          
#       intr_sts_reg   ral_intr_sts_reg  ...   @532 +'h4                          
#       control_reg    ral_control_reg   ...   @525 +'h0                          
#   axi_map            uvm_reg_map       -     @517                               
#     endian                             ...   UVM_LITTLE_ENDIAN                  
#     uvm_reg_map      uvm_reg_map       -     @549                               
#       endian                           ...   UVM_LITTLE_ENDIAN                  
#       debug_reg      ral_debug_reg     ...   @544 +'hc                          
#       intr_msk_reg   ral_intr_msk_reg  ...   @538 +'h8                          
#       intr_sts_reg   ral_intr_sts_reg  ...   @532 +'h4                          
#       control_reg    ral_control_reg   ...   @525 +'h0                          
# --------------------------------------------------------------------------------
# pkg.env.build_phase is my  uvm root result65811
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               reg_test                -     @473 
#   env_o                    env                     -     @480 
#     agt                    agent                   -     @491 
#       drv                  driver                  -     @556 
#         rsp_port           uvm_analysis_port       -     @571 
#         seq_item_port      uvm_seq_item_pull_port  -     @563 
#       mon                  monitor                 -     @688 
#         item_collect_port  uvm_analysis_port       -     @695 
#       seqr                 seqcr                   -     @579 
#         rsp_export         uvm_analysis_export     -     @586 
#         seq_item_export    uvm_seq_item_pull_imp   -     @680 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     agt1                   agent                   -     @498 
#       drv                  driver                  -     @715 
#         rsp_port           uvm_analysis_port       -     @730 
#         seq_item_port      uvm_seq_item_pull_port  -     @722 
#       mon                  monitor                 -     @847 
#         item_collect_port  uvm_analysis_port       -     @854 
#       seqr                 seqcr                   -     @738 
#         rsp_export         uvm_analysis_export     -     @745 
#         seq_item_export    uvm_seq_item_pull_imp   -     @839 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# env_o of address is : 65916
# UVM_INFO ..\env/base_seq.sv(42) @ 0: reporter@@rseq [reg_seq] Reg seq: Inside Body
# UVM_INFO @ 0: reporter [TEST] 
# 
#  --------------------------FROM_ADEPTER---------------------------
#  |                                                                     |
#  |    DATA    |    ADDR   |   RD or WR  |
#  -----------------------------------------------------------------------
#  | 11111111      |  0       |  0         |
#  -----------------------------------------------------------------------
# UVM_INFO @ 6: uvm_test_top.env_o.agt.drv [TEST] 
# 
#  --------------------------FROM_DRIVER(1)---------------------------
#  |                                                                     |
#  |    DATA     |     ADDR    |   RD or WR  |
#  -----------------------------------------------------------------------
#  |  11111111    |  0       |  0         |
#  -----------------------------------------------------------------------
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# UVM_INFO @ 6: reporter [TEST] 
# 
#  --------------------------FROM_ADEPTER---------------------------
#  |                                                                     |
#  |    DATA    |    ADDR   |   RD or WR  |
#  -----------------------------------------------------------------------
#  | 22222222      |  4       |  0         |
#  -----------------------------------------------------------------------
# UVM_INFO @ 10: uvm_test_top.env_o.agt.drv [TEST] 
# 
#  --------------------------FROM_DRIVER(1)---------------------------
#  |                                                                     |
#  |    DATA     |     ADDR    |   RD or WR  |
#  -----------------------------------------------------------------------
#  |  22222222    |  4       |  0         |
#  -----------------------------------------------------------------------
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# UVM_INFO @ 10: reporter [TEST] 
# 
#  --------------------------FROM_ADEPTER---------------------------
#  |                                                                     |
#  |    DATA    |    ADDR   |   RD or WR  |
#  -----------------------------------------------------------------------
#  | 33333333      |  8       |  0         |
#  -----------------------------------------------------------------------
# UVM_INFO @ 14: uvm_test_top.env_o.agt.drv [TEST] 
# 
#  --------------------------FROM_DRIVER(1)---------------------------
#  |                                                                     |
#  |    DATA     |     ADDR    |   RD or WR  |
#  -----------------------------------------------------------------------
#  |  33333333    |  8       |  0         |
#  -----------------------------------------------------------------------
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# UVM_INFO @ 14: reporter [TEST] 
# 
#  --------------------------FROM_ADEPTER---------------------------
#  |                                                                     |
#  |    DATA    |    ADDR   |   RD or WR  |
#  -----------------------------------------------------------------------
#  | 44444444      |  c       |  0         |
#  -----------------------------------------------------------------------
# UVM_INFO @ 18: uvm_test_top.env_o.agt.drv [TEST] 
# 
#  --------------------------FROM_DRIVER(1)---------------------------
#  |                                                                     |
#  |    DATA     |     ADDR    |   RD or WR  |
#  -----------------------------------------------------------------------
#  |  44444444    |  c       |  0         |
#  -----------------------------------------------------------------------
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# UVM_INFO @ 18: reporter [TEST] 
# 
#  --------------------------FROM_ADEPTER---------------------------
#  |                                                                     |
#  |    DATA    |    ADDR   |   RD or WR  |
#  -----------------------------------------------------------------------
#  | b1111111      |  0       |  0         |
#  -----------------------------------------------------------------------
# UVM_INFO @ 26: uvm_test_top.env_o.agt1.drv [TEST] 
# 
#  --------------------------FROM_DRIVER(2)---------------------------
#  |                                                                     |
#  |    DATA     |     ADDR    |   RD or WR  |
#  -----------------------------------------------------------------------
#  |  b1111111    |  0       |  0         |
#  -----------------------------------------------------------------------
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# UVM_INFO @ 26: reporter [TEST] 
# 
#  --------------------------FROM_ADEPTER---------------------------
#  |                                                                     |
#  |    DATA    |    ADDR   |   RD or WR  |
#  -----------------------------------------------------------------------
#  | b2222222      |  4       |  0         |
#  -----------------------------------------------------------------------
# UVM_INFO @ 30: uvm_test_top.env_o.agt1.drv [TEST] 
# 
#  --------------------------FROM_DRIVER(2)---------------------------
#  |                                                                     |
#  |    DATA     |     ADDR    |   RD or WR  |
#  -----------------------------------------------------------------------
#  |  b2222222    |  4       |  0         |
#  -----------------------------------------------------------------------
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# UVM_INFO @ 30: reporter [TEST] 
# 
#  --------------------------FROM_ADEPTER---------------------------
#  |                                                                     |
#  |    DATA    |    ADDR   |   RD or WR  |
#  -----------------------------------------------------------------------
#  | b3333333      |  8       |  0         |
#  -----------------------------------------------------------------------
# UVM_INFO @ 34: uvm_test_top.env_o.agt1.drv [TEST] 
# 
#  --------------------------FROM_DRIVER(2)---------------------------
#  |                                                                     |
#  |    DATA     |     ADDR    |   RD or WR  |
#  -----------------------------------------------------------------------
#  |  b3333333    |  8       |  0         |
#  -----------------------------------------------------------------------
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# UVM_INFO @ 34: reporter [TEST] 
# 
#  --------------------------FROM_ADEPTER---------------------------
#  |                                                                     |
#  |    DATA    |    ADDR   |   RD or WR  |
#  -----------------------------------------------------------------------
#  | b4444444      |  c       |  0         |
#  -----------------------------------------------------------------------
# UVM_INFO @ 38: uvm_test_top.env_o.agt1.drv [TEST] 
# 
#  --------------------------FROM_DRIVER(2)---------------------------
#  |                                                                     |
#  |    DATA     |     ADDR    |   RD or WR  |
#  -----------------------------------------------------------------------
#  |  b4444444    |  c       |  0         |
#  -----------------------------------------------------------------------
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 368: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   22
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST]    16
# [TEST_DONE]     1
# [UVMTOP]     1
# [reg_seq]     1
# ** Note: $finish    : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 368 ns  Iteration: 54  Instance: /tb_top
# End time: 12:53:58 on Sep 11,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
