{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743635499942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743635499942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 02 16:11:39 2025 " "Processing started: Wed Apr 02 16:11:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743635499942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635499942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off camera -c camera " "Command: quartus_map --read_settings_files=on --write_settings_files=off camera -c camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635499942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743635500267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743635500267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504914 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(104) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(104): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 104 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635504916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743635504917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "E:/EEC181_workspace/senior design/camera/V/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504921 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "camera.v(106) " "Verilog HDL Module Instantiation warning at camera.v(106): ignored dangling comma in List of Port Connections" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1743635504922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "camera.v(267) " "Verilog HDL Module Instantiation warning at camera.v(267): ignored dangling comma in List of Port Connections" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 267 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1743635504923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.v 1 1 " "Found 1 design units, including 1 entities, in source file camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2_125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_125 " "Found entity 1: pll2_125" {  } { { "pll2_125.v" "" { Text "E:/EEC181_workspace/senior design/camera/pll2_125.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2_125/pll2_125_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2_125/pll2_125_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_125_0002 " "Found entity 1: pll2_125_0002" {  } { { "pll2_125/pll2_125_0002.v" "" { Text "E:/EEC181_workspace/senior design/camera/pll2_125/pll2_125_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_25mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_25mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25mhz " "Found entity 1: pll_25mhz" {  } { { "pll_25mhz.v" "" { Text "E:/EEC181_workspace/senior design/camera/pll_25mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_25mhz/pll_25mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_25mhz/pll_25mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25mhz_0002 " "Found entity 1: pll_25mhz_0002" {  } { { "pll_25mhz/pll_25mhz_0002.v" "" { Text "E:/EEC181_workspace/senior design/camera/pll_25mhz/pll_25mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635504925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635504925 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CCD_PIXCLK camera.v(116) " "Verilog HDL Implicit Net warning at camera.v(116): created implicit net for \"CCD_PIXCLK\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635504925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "camera " "Elaborating entity \"camera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743635504953 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY camera.v(142) " "Verilog HDL Always Construct warning at camera.v(142): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743635504954 "|camera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red_c camera.v(152) " "Verilog HDL Always Construct warning at camera.v(152): variable \"red_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743635504954 "|camera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green_c camera.v(153) " "Verilog HDL Always Construct warning at camera.v(153): variable \"green_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743635504954 "|camera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue_c camera.v(154) " "Verilog HDL Always Construct warning at camera.v(154): variable \"blue_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743635504954 "|camera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WR1_addr_c camera.v(155) " "Verilog HDL Always Construct warning at camera.v(155): variable \"WR1_addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743635504954 "|camera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WR2_addr_c camera.v(156) " "Verilog HDL Always Construct warning at camera.v(156): variable \"WR2_addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743635504954 "|camera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD1_addr_c camera.v(157) " "Verilog HDL Always Construct warning at camera.v(157): variable \"RD1_addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743635504954 "|camera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD2_addr_c camera.v(158) " "Verilog HDL Always Construct warning at camera.v(158): variable \"RD2_addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743635504954 "|camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 camera.v(166) " "Verilog HDL assignment warning at camera.v(166): truncated value with size 32 to match size of target (23)" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635504954 "|camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 camera.v(167) " "Verilog HDL assignment warning at camera.v(167): truncated value with size 32 to match size of target (23)" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635504955 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 camera.v(46) " "Output port \"HEX0\" at camera.v(46) has no driver" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743635504956 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 camera.v(47) " "Output port \"HEX1\" at camera.v(47) has no driver" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743635504956 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 camera.v(48) " "Output port \"HEX2\" at camera.v(48) has no driver" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743635504956 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 camera.v(49) " "Output port \"HEX3\" at camera.v(49) has no driver" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743635504956 "|camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR camera.v(51) " "Output port \"LEDR\" at camera.v(51) has no driver" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743635504956 "|camera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u1 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u1\"" {  } { { "camera.v" "u1" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635504967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_125 pll2_125:u2 " "Elaborating entity \"pll2_125\" for hierarchy \"pll2_125:u2\"" {  } { { "camera.v" "u2" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635504967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_125_0002 pll2_125:u2\|pll2_125_0002:pll2_125_inst " "Elaborating entity \"pll2_125_0002\" for hierarchy \"pll2_125:u2\|pll2_125_0002:pll2_125_inst\"" {  } { { "pll2_125.v" "pll2_125_inst" { Text "E:/EEC181_workspace/senior design/camera/pll2_125.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635504970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2_125/pll2_125_0002.v" "altera_pll_i" { Text "E:/EEC181_workspace/senior design/camera/pll2_125/pll2_125_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635504989 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1743635504991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2_125/pll2_125_0002.v" "" { Text "E:/EEC181_workspace/senior design/camera/pll2_125/pll2_125_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635504991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 125.000000 MHz " "Parameter \"output_clock_frequency1\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635504992 ""}  } { { "pll2_125/pll2_125_0002.v" "" { Text "E:/EEC181_workspace/senior design/camera/pll2_125/pll2_125_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743635504992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25mhz pll_25mhz:u3 " "Elaborating entity \"pll_25mhz\" for hierarchy \"pll_25mhz:u3\"" {  } { { "camera.v" "u3" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635504993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25mhz_0002 pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst " "Elaborating entity \"pll_25mhz_0002\" for hierarchy \"pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\"" {  } { { "pll_25mhz.v" "pll_25mhz_inst" { Text "E:/EEC181_workspace/senior design/camera/pll_25mhz.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635504997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_25mhz/pll_25mhz_0002.v" "altera_pll_i" { Text "E:/EEC181_workspace/senior design/camera/pll_25mhz/pll_25mhz_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505001 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1743635505003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_25mhz/pll_25mhz_0002.v" "" { Text "E:/EEC181_workspace/senior design/camera/pll_25mhz/pll_25mhz_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505003 ""}  } { { "pll_25mhz/pll_25mhz_0002.v" "" { Text "E:/EEC181_workspace/senior design/camera/pll_25mhz/pll_25mhz_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743635505003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u4 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u4\"" {  } { { "camera.v" "u4" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(411) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(411): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(457) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(457): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(458) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(458): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(459) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(459): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(460) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(449) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(449): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(449) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(449): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(449) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(449): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(449) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(449): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505006 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505007 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(449) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(449)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 "|camera|Sdram_Control_4Port:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u4\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u4\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505009 "|camera|Sdram_Control_4Port:u4|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505009 "|camera|Sdram_Control_4Port:u4|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505009 "|camera|Sdram_Control_4Port:u4|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u4\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u4\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505009 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743635505010 "|camera|Sdram_Control_4Port:u4|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743635505010 "|camera|Sdram_Control_4Port:u4|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743635505010 "|camera|Sdram_Control_4Port:u4|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u4\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u4\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505011 "|camera|Sdram_Control_4Port:u4|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743635505161 ""}  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743635505161 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 162 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505186 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 165 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_odu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_odu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_odu1 " "Found entity 1: dcfifo_odu1" {  } { { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_odu1 Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated " "Elaborating entity \"dcfifo_odu1\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/a_gray2bin_oab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_odu1.tdf" "rdptr_g_gray2bin" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_odu1.tdf" "rdptr_g1p" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_odu1.tdf" "wrptr_g1p" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02f1 " "Found entity 1: altsyncram_02f1" {  } { { "db/altsyncram_02f1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_02f1 Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram " "Elaborating entity \"altsyncram_02f1\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\"" {  } { { "db/dcfifo_odu1.tdf" "fifo_ram" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_odu1.tdf" "rs_brp" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_odu1.tdf" "rs_dgwp" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_odu1.tdf" "ws_dgrp" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635505333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control_4Port:u4\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_odu1.tdf" "rdempty_eq_comp" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "vga_controller.v" "" { Text "E:/EEC181_workspace/senior design/camera/vga_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743635505757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743635505757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_control " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_control\"" {  } { { "camera.v" "vga_control" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635505757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(111) " "Verilog HDL assignment warning at vga_controller.v(111): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/EEC181_workspace/senior design/camera/vga_controller.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505758 "|camera|VGA_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(114) " "Verilog HDL assignment warning at vga_controller.v(114): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/EEC181_workspace/senior design/camera/vga_controller.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505758 "|camera|VGA_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(117) " "Verilog HDL assignment warning at vga_controller.v(117): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/EEC181_workspace/senior design/camera/vga_controller.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505758 "|camera|VGA_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(123) " "Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "E:/EEC181_workspace/senior design/camera/vga_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505758 "|camera|VGA_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(124) " "Verilog HDL assignment warning at vga_controller.v(124): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "E:/EEC181_workspace/senior design/camera/vga_controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505758 "|camera|VGA_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(181) " "Verilog HDL assignment warning at vga_controller.v(181): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "E:/EEC181_workspace/senior design/camera/vga_controller.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505758 "|camera|VGA_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(207) " "Verilog HDL assignment warning at vga_controller.v(207): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "E:/EEC181_workspace/senior design/camera/vga_controller.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743635505758 "|camera|VGA_controller:vga_control"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_02f1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf" 42 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 345 0 0 } } { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635505900 "|camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_02f1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf" 74 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 345 0 0 } } { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635505900 "|camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_02f1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf" 106 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 345 0 0 } } { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635505900 "|camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_02f1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf" 138 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 345 0 0 } } { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635505900 "|camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_02f1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf" 170 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 345 0 0 } } { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635505900 "|camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_02f1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf" 202 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 345 0 0 } } { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635505900 "|camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_02f1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf" 234 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 345 0 0 } } { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635505900 "|camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u4\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_02f1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_02f1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf" 266 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v" 97 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 345 0 0 } } { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635505900 "|camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ram_block11a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1743635505900 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1743635505900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743635506296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743635506495 "|camera|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743635506495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743635506571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743635506843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 4 0 0 " "Adding 10 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743635507043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743635507043 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1743635507089 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1743635507089 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1743635507094 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1743635507094 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll2_125:u2\|pll2_125_0002:pll2_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1743635507099 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1743635507099 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_25mhz:u3\|pll_25mhz_0002:pll_25mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1743635507105 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1743635507105 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "camera.v" "" { Text "E:/EEC181_workspace/senior design/camera/camera.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743635507155 "|camera|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743635507155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1406 " "Implemented 1406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743635507157 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743635507157 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743635507157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1226 " "Implemented 1226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743635507157 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743635507157 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1743635507157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743635507157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743635507176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 02 16:11:47 2025 " "Processing ended: Wed Apr 02 16:11:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743635507176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743635507176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743635507176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743635507176 ""}
