// Seed: 2277705933
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  time id_5;
  assign id_4 = id_2 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  id_6(
      .id_0(), .id_1(1'h0 && id_3), .id_2(id_3), .id_3(1 && id_1)
  );
  tri id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  supply1 id_21;
  assign id_18 = id_12;
  assign (highz1, strong0) id_21 = 1;
  wire id_22;
  assign id_18 = 1;
  module_0(
      id_20, id_11, id_20, id_4
  );
endmodule
