
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (2 6)  (44 279)  (44 279)  IO control bit: IOUP_REN_0

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (2 6)  (98 279)  (98 279)  IO control bit: IOUP_REN_0

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (2 6)  (152 279)  (152 279)  IO control bit: IOUP_REN_0

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 1)  (361 273)  (361 273)  IO control bit: GIOUP0_REN_1

 (2 6)  (360 279)  (360 279)  IO control bit: GIOUP0_REN_0

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 1)  (415 273)  (415 273)  IO control bit: BIOUP_REN_1

 (2 6)  (414 279)  (414 279)  IO control bit: BIOUP_REN_0

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 1)  (469 273)  (469 273)  IO control bit: IOUP_REN_1

 (2 6)  (468 279)  (468 279)  IO control bit: IOUP_REN_0

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 1)  (523 273)  (523 273)  IO control bit: IOUP_REN_1

 (2 6)  (522 279)  (522 279)  IO control bit: IOUP_REN_0

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 1)  (565 273)  (565 273)  IO control bit: IOUP_REN_1

 (2 6)  (564 279)  (564 279)  IO control bit: IOUP_REN_0

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 1)  (619 273)  (619 273)  IO control bit: IOUP_REN_1

 (2 6)  (618 279)  (618 279)  IO control bit: IOUP_REN_0

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 1)  (649 257)  (649 257)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 262)  (648 262)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 1)  (649 241)  (649 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 246)  (648 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 1)  (649 225)  (649 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 230)  (648 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 1)  (649 209)  (649 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 214)  (648 214)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (14 4)  (3 148)  (3 148)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 149)  (2 149)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 150)  (12 150)  routing T_0_9.span4_horz_31 <X> T_0_9.lc_trk_g0_7
 (6 6)  (11 150)  (11 150)  routing T_0_9.span4_horz_31 <X> T_0_9.lc_trk_g0_7
 (7 6)  (10 150)  (10 150)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 151)  (9 151)  routing T_0_9.span4_horz_31 <X> T_0_9.lc_trk_g0_7
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



LogicTile_2_9

 (8 10)  (80 154)  (80 154)  routing T_2_9.sp4_h_r_7 <X> T_2_9.sp4_h_l_42


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_6_9

 (10 10)  (286 154)  (286 154)  routing T_6_9.sp4_v_b_2 <X> T_6_9.sp4_h_l_42


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (2 6)  (648 150)  (648 150)  IO control bit: GIORIGHT0_REN_0

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (1 11)  (16 139)  (16 139)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_2
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_6_8

 (19 2)  (295 130)  (295 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_13_8

 (3 1)  (649 129)  (649 129)  IO control bit: GIORIGHT1_REN_1

 (2 6)  (648 134)  (648 134)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_2_7

 (14 0)  (86 112)  (86 112)  routing T_2_7.wire_logic_cluster/lc_0/out <X> T_2_7.lc_trk_g0_0
 (27 0)  (99 112)  (99 112)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 112)  (101 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 112)  (104 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (109 112)  (109 112)  LC_0 Logic Functioning bit
 (42 0)  (114 112)  (114 112)  LC_0 Logic Functioning bit
 (45 0)  (117 112)  (117 112)  LC_0 Logic Functioning bit
 (17 1)  (89 113)  (89 113)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (99 113)  (99 113)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 113)  (100 113)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 113)  (101 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 113)  (102 113)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 113)  (104 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (109 113)  (109 113)  LC_0 Logic Functioning bit
 (38 1)  (110 113)  (110 113)  LC_0 Logic Functioning bit
 (42 1)  (114 113)  (114 113)  LC_0 Logic Functioning bit
 (43 1)  (115 113)  (115 113)  LC_0 Logic Functioning bit
 (47 1)  (119 113)  (119 113)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (121 113)  (121 113)  Carry_In_Mux bit 

 (0 2)  (72 114)  (72 114)  routing T_2_7.glb_netwk_3 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 115)  (72 115)  routing T_2_7.glb_netwk_3 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (25 4)  (97 116)  (97 116)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g1_2
 (22 5)  (94 117)  (94 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 117)  (95 117)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g1_2
 (24 5)  (96 117)  (96 117)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g1_2
 (25 5)  (97 117)  (97 117)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g1_2
 (15 12)  (87 124)  (87 124)  routing T_2_7.sp4_h_r_25 <X> T_2_7.lc_trk_g3_1
 (16 12)  (88 124)  (88 124)  routing T_2_7.sp4_h_r_25 <X> T_2_7.lc_trk_g3_1
 (17 12)  (89 124)  (89 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (90 125)  (90 125)  routing T_2_7.sp4_h_r_25 <X> T_2_7.lc_trk_g3_1


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_7

 (9 2)  (177 114)  (177 114)  routing T_4_7.sp4_v_b_1 <X> T_4_7.sp4_h_l_36
 (13 8)  (181 120)  (181 120)  routing T_4_7.sp4_h_l_45 <X> T_4_7.sp4_v_b_8
 (12 9)  (180 121)  (180 121)  routing T_4_7.sp4_h_l_45 <X> T_4_7.sp4_v_b_8


LogicTile_5_7

 (10 10)  (232 122)  (232 122)  routing T_5_7.sp4_v_b_2 <X> T_5_7.sp4_h_l_42


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 1)  (649 113)  (649 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 118)  (648 118)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_1_6

 (44 0)  (62 96)  (62 96)  LC_0 Logic Functioning bit
 (32 1)  (50 97)  (50 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (51 97)  (51 97)  routing T_1_6.lc_trk_g2_0 <X> T_1_6.input_2_0
 (50 1)  (68 97)  (68 97)  Carry_In_Mux bit 

 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 98)  (54 98)  LC_1 Logic Functioning bit
 (37 2)  (55 98)  (55 98)  LC_1 Logic Functioning bit
 (38 2)  (56 98)  (56 98)  LC_1 Logic Functioning bit
 (39 2)  (57 98)  (57 98)  LC_1 Logic Functioning bit
 (36 3)  (54 99)  (54 99)  LC_1 Logic Functioning bit
 (37 3)  (55 99)  (55 99)  LC_1 Logic Functioning bit
 (38 3)  (56 99)  (56 99)  LC_1 Logic Functioning bit
 (39 3)  (57 99)  (57 99)  LC_1 Logic Functioning bit
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 102)  (51 102)  routing T_1_6.lc_trk_g2_0 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (40 6)  (58 102)  (58 102)  LC_3 Logic Functioning bit
 (41 6)  (59 102)  (59 102)  LC_3 Logic Functioning bit
 (42 6)  (60 102)  (60 102)  LC_3 Logic Functioning bit
 (43 6)  (61 102)  (61 102)  LC_3 Logic Functioning bit
 (40 7)  (58 103)  (58 103)  LC_3 Logic Functioning bit
 (41 7)  (59 103)  (59 103)  LC_3 Logic Functioning bit
 (42 7)  (60 103)  (60 103)  LC_3 Logic Functioning bit
 (43 7)  (61 103)  (61 103)  LC_3 Logic Functioning bit
 (15 9)  (33 105)  (33 105)  routing T_1_6.tnr_op_0 <X> T_1_6.lc_trk_g2_0
 (17 9)  (35 105)  (35 105)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0


LogicTile_2_6

 (27 0)  (99 96)  (99 96)  routing T_2_6.lc_trk_g1_2 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 96)  (101 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 96)  (104 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 96)  (106 96)  routing T_2_6.lc_trk_g1_0 <X> T_2_6.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 96)  (107 96)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.input_2_0
 (42 0)  (114 96)  (114 96)  LC_0 Logic Functioning bit
 (43 0)  (115 96)  (115 96)  LC_0 Logic Functioning bit
 (44 0)  (116 96)  (116 96)  LC_0 Logic Functioning bit
 (51 0)  (123 96)  (123 96)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (86 97)  (86 97)  routing T_2_6.sp4_h_r_0 <X> T_2_6.lc_trk_g0_0
 (15 1)  (87 97)  (87 97)  routing T_2_6.sp4_h_r_0 <X> T_2_6.lc_trk_g0_0
 (16 1)  (88 97)  (88 97)  routing T_2_6.sp4_h_r_0 <X> T_2_6.lc_trk_g0_0
 (17 1)  (89 97)  (89 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (94 97)  (94 97)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (95 97)  (95 97)  routing T_2_6.sp12_h_l_17 <X> T_2_6.lc_trk_g0_2
 (25 1)  (97 97)  (97 97)  routing T_2_6.sp12_h_l_17 <X> T_2_6.lc_trk_g0_2
 (30 1)  (102 97)  (102 97)  routing T_2_6.lc_trk_g1_2 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 97)  (104 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (107 97)  (107 97)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.input_2_0
 (42 1)  (114 97)  (114 97)  LC_0 Logic Functioning bit
 (43 1)  (115 97)  (115 97)  LC_0 Logic Functioning bit
 (0 2)  (72 98)  (72 98)  routing T_2_6.glb_netwk_3 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 98)  (87 98)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g0_5
 (16 2)  (88 98)  (88 98)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g0_5
 (17 2)  (89 98)  (89 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (90 98)  (90 98)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g0_5
 (25 2)  (97 98)  (97 98)  routing T_2_6.sp12_h_l_5 <X> T_2_6.lc_trk_g0_6
 (29 2)  (101 98)  (101 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 98)  (104 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 98)  (108 98)  LC_1 Logic Functioning bit
 (37 2)  (109 98)  (109 98)  LC_1 Logic Functioning bit
 (38 2)  (110 98)  (110 98)  LC_1 Logic Functioning bit
 (39 2)  (111 98)  (111 98)  LC_1 Logic Functioning bit
 (44 2)  (116 98)  (116 98)  LC_1 Logic Functioning bit
 (46 2)  (118 98)  (118 98)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (72 99)  (72 99)  routing T_2_6.glb_netwk_3 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (18 3)  (90 99)  (90 99)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g0_5
 (22 3)  (94 99)  (94 99)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (96 99)  (96 99)  routing T_2_6.sp12_h_l_5 <X> T_2_6.lc_trk_g0_6
 (25 3)  (97 99)  (97 99)  routing T_2_6.sp12_h_l_5 <X> T_2_6.lc_trk_g0_6
 (36 3)  (108 99)  (108 99)  LC_1 Logic Functioning bit
 (37 3)  (109 99)  (109 99)  LC_1 Logic Functioning bit
 (38 3)  (110 99)  (110 99)  LC_1 Logic Functioning bit
 (39 3)  (111 99)  (111 99)  LC_1 Logic Functioning bit
 (11 4)  (83 100)  (83 100)  routing T_2_6.sp4_h_r_0 <X> T_2_6.sp4_v_b_5
 (21 4)  (93 100)  (93 100)  routing T_2_6.wire_logic_cluster/lc_3/out <X> T_2_6.lc_trk_g1_3
 (22 4)  (94 100)  (94 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 100)  (97 100)  routing T_2_6.sp12_h_r_2 <X> T_2_6.lc_trk_g1_2
 (27 4)  (99 100)  (99 100)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 100)  (101 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 100)  (102 100)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 100)  (104 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 100)  (108 100)  LC_2 Logic Functioning bit
 (37 4)  (109 100)  (109 100)  LC_2 Logic Functioning bit
 (38 4)  (110 100)  (110 100)  LC_2 Logic Functioning bit
 (39 4)  (111 100)  (111 100)  LC_2 Logic Functioning bit
 (44 4)  (116 100)  (116 100)  LC_2 Logic Functioning bit
 (47 4)  (119 100)  (119 100)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (86 101)  (86 101)  routing T_2_6.sp4_h_r_0 <X> T_2_6.lc_trk_g1_0
 (15 5)  (87 101)  (87 101)  routing T_2_6.sp4_h_r_0 <X> T_2_6.lc_trk_g1_0
 (16 5)  (88 101)  (88 101)  routing T_2_6.sp4_h_r_0 <X> T_2_6.lc_trk_g1_0
 (17 5)  (89 101)  (89 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (94 101)  (94 101)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (96 101)  (96 101)  routing T_2_6.sp12_h_r_2 <X> T_2_6.lc_trk_g1_2
 (25 5)  (97 101)  (97 101)  routing T_2_6.sp12_h_r_2 <X> T_2_6.lc_trk_g1_2
 (36 5)  (108 101)  (108 101)  LC_2 Logic Functioning bit
 (37 5)  (109 101)  (109 101)  LC_2 Logic Functioning bit
 (38 5)  (110 101)  (110 101)  LC_2 Logic Functioning bit
 (39 5)  (111 101)  (111 101)  LC_2 Logic Functioning bit
 (14 6)  (86 102)  (86 102)  routing T_2_6.sp12_h_l_3 <X> T_2_6.lc_trk_g1_4
 (17 6)  (89 102)  (89 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 102)  (90 102)  routing T_2_6.wire_logic_cluster/lc_5/out <X> T_2_6.lc_trk_g1_5
 (25 6)  (97 102)  (97 102)  routing T_2_6.wire_logic_cluster/lc_6/out <X> T_2_6.lc_trk_g1_6
 (26 6)  (98 102)  (98 102)  routing T_2_6.lc_trk_g0_5 <X> T_2_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 102)  (99 102)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 102)  (101 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 102)  (104 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (113 102)  (113 102)  LC_3 Logic Functioning bit
 (43 6)  (115 102)  (115 102)  LC_3 Logic Functioning bit
 (44 6)  (116 102)  (116 102)  LC_3 Logic Functioning bit
 (45 6)  (117 102)  (117 102)  LC_3 Logic Functioning bit
 (46 6)  (118 102)  (118 102)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (120 102)  (120 102)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (86 103)  (86 103)  routing T_2_6.sp12_h_l_3 <X> T_2_6.lc_trk_g1_4
 (15 7)  (87 103)  (87 103)  routing T_2_6.sp12_h_l_3 <X> T_2_6.lc_trk_g1_4
 (17 7)  (89 103)  (89 103)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (94 103)  (94 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (101 103)  (101 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 103)  (102 103)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 103)  (108 103)  LC_3 Logic Functioning bit
 (37 7)  (109 103)  (109 103)  LC_3 Logic Functioning bit
 (38 7)  (110 103)  (110 103)  LC_3 Logic Functioning bit
 (39 7)  (111 103)  (111 103)  LC_3 Logic Functioning bit
 (41 7)  (113 103)  (113 103)  LC_3 Logic Functioning bit
 (43 7)  (115 103)  (115 103)  LC_3 Logic Functioning bit
 (51 7)  (123 103)  (123 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (99 104)  (99 104)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 104)  (100 104)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 104)  (101 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 104)  (102 104)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (113 104)  (113 104)  LC_4 Logic Functioning bit
 (43 8)  (115 104)  (115 104)  LC_4 Logic Functioning bit
 (44 8)  (116 104)  (116 104)  LC_4 Logic Functioning bit
 (45 8)  (117 104)  (117 104)  LC_4 Logic Functioning bit
 (51 8)  (123 104)  (123 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (98 105)  (98 105)  routing T_2_6.lc_trk_g0_2 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 105)  (101 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 105)  (108 105)  LC_4 Logic Functioning bit
 (37 9)  (109 105)  (109 105)  LC_4 Logic Functioning bit
 (38 9)  (110 105)  (110 105)  LC_4 Logic Functioning bit
 (39 9)  (111 105)  (111 105)  LC_4 Logic Functioning bit
 (41 9)  (113 105)  (113 105)  LC_4 Logic Functioning bit
 (43 9)  (115 105)  (115 105)  LC_4 Logic Functioning bit
 (46 9)  (118 105)  (118 105)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (120 105)  (120 105)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (2 10)  (74 106)  (74 106)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (26 10)  (98 106)  (98 106)  routing T_2_6.lc_trk_g0_5 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 106)  (99 106)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 106)  (101 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 106)  (102 106)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 106)  (104 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (113 106)  (113 106)  LC_5 Logic Functioning bit
 (43 10)  (115 106)  (115 106)  LC_5 Logic Functioning bit
 (44 10)  (116 106)  (116 106)  LC_5 Logic Functioning bit
 (45 10)  (117 106)  (117 106)  LC_5 Logic Functioning bit
 (51 10)  (123 106)  (123 106)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (101 107)  (101 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 107)  (108 107)  LC_5 Logic Functioning bit
 (37 11)  (109 107)  (109 107)  LC_5 Logic Functioning bit
 (38 11)  (110 107)  (110 107)  LC_5 Logic Functioning bit
 (39 11)  (111 107)  (111 107)  LC_5 Logic Functioning bit
 (41 11)  (113 107)  (113 107)  LC_5 Logic Functioning bit
 (43 11)  (115 107)  (115 107)  LC_5 Logic Functioning bit
 (46 11)  (118 107)  (118 107)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (120 107)  (120 107)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (99 108)  (99 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 108)  (101 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 108)  (102 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (113 108)  (113 108)  LC_6 Logic Functioning bit
 (43 12)  (115 108)  (115 108)  LC_6 Logic Functioning bit
 (44 12)  (116 108)  (116 108)  LC_6 Logic Functioning bit
 (45 12)  (117 108)  (117 108)  LC_6 Logic Functioning bit
 (51 12)  (123 108)  (123 108)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (98 109)  (98 109)  routing T_2_6.lc_trk_g0_2 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 109)  (101 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 109)  (102 109)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 109)  (108 109)  LC_6 Logic Functioning bit
 (37 13)  (109 109)  (109 109)  LC_6 Logic Functioning bit
 (38 13)  (110 109)  (110 109)  LC_6 Logic Functioning bit
 (39 13)  (111 109)  (111 109)  LC_6 Logic Functioning bit
 (41 13)  (113 109)  (113 109)  LC_6 Logic Functioning bit
 (43 13)  (115 109)  (115 109)  LC_6 Logic Functioning bit
 (46 13)  (118 109)  (118 109)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (86 110)  (86 110)  routing T_2_6.wire_logic_cluster/lc_4/out <X> T_2_6.lc_trk_g3_4
 (21 14)  (93 110)  (93 110)  routing T_2_6.wire_logic_cluster/lc_7/out <X> T_2_6.lc_trk_g3_7
 (22 14)  (94 110)  (94 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (98 110)  (98 110)  routing T_2_6.lc_trk_g0_5 <X> T_2_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 110)  (99 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 110)  (100 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 110)  (101 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 110)  (102 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 110)  (104 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (113 110)  (113 110)  LC_7 Logic Functioning bit
 (43 14)  (115 110)  (115 110)  LC_7 Logic Functioning bit
 (44 14)  (116 110)  (116 110)  LC_7 Logic Functioning bit
 (45 14)  (117 110)  (117 110)  LC_7 Logic Functioning bit
 (17 15)  (89 111)  (89 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (101 111)  (101 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 111)  (102 111)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (36 15)  (108 111)  (108 111)  LC_7 Logic Functioning bit
 (37 15)  (109 111)  (109 111)  LC_7 Logic Functioning bit
 (38 15)  (110 111)  (110 111)  LC_7 Logic Functioning bit
 (39 15)  (111 111)  (111 111)  LC_7 Logic Functioning bit
 (41 15)  (113 111)  (113 111)  LC_7 Logic Functioning bit
 (43 15)  (115 111)  (115 111)  LC_7 Logic Functioning bit
 (46 15)  (118 111)  (118 111)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_6

 (14 0)  (182 96)  (182 96)  routing T_4_6.wire_logic_cluster/lc_0/out <X> T_4_6.lc_trk_g0_0
 (17 0)  (185 96)  (185 96)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (186 96)  (186 96)  routing T_4_6.wire_logic_cluster/lc_1/out <X> T_4_6.lc_trk_g0_1
 (26 0)  (194 96)  (194 96)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 96)  (195 96)  routing T_4_6.lc_trk_g1_0 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 96)  (197 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 96)  (199 96)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 96)  (200 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 96)  (202 96)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 96)  (205 96)  LC_0 Logic Functioning bit
 (41 0)  (209 96)  (209 96)  LC_0 Logic Functioning bit
 (42 0)  (210 96)  (210 96)  LC_0 Logic Functioning bit
 (45 0)  (213 96)  (213 96)  LC_0 Logic Functioning bit
 (47 0)  (215 96)  (215 96)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (185 97)  (185 97)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (194 97)  (194 97)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 97)  (195 97)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 97)  (196 97)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 97)  (197 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 97)  (199 97)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 97)  (200 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (204 97)  (204 97)  LC_0 Logic Functioning bit
 (42 1)  (210 97)  (210 97)  LC_0 Logic Functioning bit
 (43 1)  (211 97)  (211 97)  LC_0 Logic Functioning bit
 (52 1)  (220 97)  (220 97)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (168 98)  (168 98)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (2 2)  (170 98)  (170 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (195 98)  (195 98)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 98)  (196 98)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 98)  (197 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 98)  (198 98)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 98)  (199 98)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 98)  (202 98)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (41 2)  (209 98)  (209 98)  LC_1 Logic Functioning bit
 (43 2)  (211 98)  (211 98)  LC_1 Logic Functioning bit
 (45 2)  (213 98)  (213 98)  LC_1 Logic Functioning bit
 (47 2)  (215 98)  (215 98)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (168 99)  (168 99)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (29 3)  (197 99)  (197 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 99)  (198 99)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 99)  (199 99)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 99)  (204 99)  LC_1 Logic Functioning bit
 (37 3)  (205 99)  (205 99)  LC_1 Logic Functioning bit
 (38 3)  (206 99)  (206 99)  LC_1 Logic Functioning bit
 (39 3)  (207 99)  (207 99)  LC_1 Logic Functioning bit
 (40 3)  (208 99)  (208 99)  LC_1 Logic Functioning bit
 (42 3)  (210 99)  (210 99)  LC_1 Logic Functioning bit
 (48 3)  (216 99)  (216 99)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (25 4)  (193 100)  (193 100)  routing T_4_6.wire_logic_cluster/lc_2/out <X> T_4_6.lc_trk_g1_2
 (27 4)  (195 100)  (195 100)  routing T_4_6.lc_trk_g3_0 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 100)  (196 100)  routing T_4_6.lc_trk_g3_0 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 100)  (197 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 100)  (200 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 100)  (201 100)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 100)  (202 100)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 100)  (203 100)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.input_2_2
 (40 4)  (208 100)  (208 100)  LC_2 Logic Functioning bit
 (14 5)  (182 101)  (182 101)  routing T_4_6.sp12_h_r_16 <X> T_4_6.lc_trk_g1_0
 (16 5)  (184 101)  (184 101)  routing T_4_6.sp12_h_r_16 <X> T_4_6.lc_trk_g1_0
 (17 5)  (185 101)  (185 101)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (190 101)  (190 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (195 101)  (195 101)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 101)  (196 101)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 101)  (197 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 101)  (199 101)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 101)  (200 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (202 101)  (202 101)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.input_2_2
 (35 5)  (203 101)  (203 101)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.input_2_2
 (14 6)  (182 102)  (182 102)  routing T_4_6.wire_logic_cluster/lc_4/out <X> T_4_6.lc_trk_g1_4
 (15 6)  (183 102)  (183 102)  routing T_4_6.sp4_v_b_21 <X> T_4_6.lc_trk_g1_5
 (16 6)  (184 102)  (184 102)  routing T_4_6.sp4_v_b_21 <X> T_4_6.lc_trk_g1_5
 (17 6)  (185 102)  (185 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (189 102)  (189 102)  routing T_4_6.wire_logic_cluster/lc_7/out <X> T_4_6.lc_trk_g1_7
 (22 6)  (190 102)  (190 102)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (193 102)  (193 102)  routing T_4_6.wire_logic_cluster/lc_6/out <X> T_4_6.lc_trk_g1_6
 (28 6)  (196 102)  (196 102)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 102)  (197 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 102)  (198 102)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (199 102)  (199 102)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 102)  (200 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 102)  (202 102)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (40 6)  (208 102)  (208 102)  LC_3 Logic Functioning bit
 (42 6)  (210 102)  (210 102)  LC_3 Logic Functioning bit
 (17 7)  (185 103)  (185 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (190 103)  (190 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (197 103)  (197 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 103)  (198 103)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (25 8)  (193 104)  (193 104)  routing T_4_6.sp4_h_r_42 <X> T_4_6.lc_trk_g2_2
 (26 8)  (194 104)  (194 104)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 104)  (195 104)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 104)  (197 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 104)  (198 104)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (199 104)  (199 104)  routing T_4_6.lc_trk_g1_4 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 104)  (200 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 104)  (202 104)  routing T_4_6.lc_trk_g1_4 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (37 8)  (205 104)  (205 104)  LC_4 Logic Functioning bit
 (39 8)  (207 104)  (207 104)  LC_4 Logic Functioning bit
 (45 8)  (213 104)  (213 104)  LC_4 Logic Functioning bit
 (46 8)  (214 104)  (214 104)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (190 105)  (190 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (191 105)  (191 105)  routing T_4_6.sp4_h_r_42 <X> T_4_6.lc_trk_g2_2
 (24 9)  (192 105)  (192 105)  routing T_4_6.sp4_h_r_42 <X> T_4_6.lc_trk_g2_2
 (25 9)  (193 105)  (193 105)  routing T_4_6.sp4_h_r_42 <X> T_4_6.lc_trk_g2_2
 (26 9)  (194 105)  (194 105)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 105)  (195 105)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 105)  (196 105)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 105)  (197 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 105)  (198 105)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (32 9)  (200 105)  (200 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (201 105)  (201 105)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.input_2_4
 (35 9)  (203 105)  (203 105)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.input_2_4
 (36 9)  (204 105)  (204 105)  LC_4 Logic Functioning bit
 (38 9)  (206 105)  (206 105)  LC_4 Logic Functioning bit
 (39 9)  (207 105)  (207 105)  LC_4 Logic Functioning bit
 (42 9)  (210 105)  (210 105)  LC_4 Logic Functioning bit
 (48 9)  (216 105)  (216 105)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (193 106)  (193 106)  routing T_4_6.sp4_h_r_38 <X> T_4_6.lc_trk_g2_6
 (26 10)  (194 106)  (194 106)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (29 10)  (197 106)  (197 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 106)  (199 106)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 106)  (200 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 106)  (202 106)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (35 10)  (203 106)  (203 106)  routing T_4_6.lc_trk_g1_4 <X> T_4_6.input_2_5
 (22 11)  (190 107)  (190 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (191 107)  (191 107)  routing T_4_6.sp4_h_r_38 <X> T_4_6.lc_trk_g2_6
 (24 11)  (192 107)  (192 107)  routing T_4_6.sp4_h_r_38 <X> T_4_6.lc_trk_g2_6
 (26 11)  (194 107)  (194 107)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 107)  (195 107)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 107)  (196 107)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 107)  (197 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (200 107)  (200 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (202 107)  (202 107)  routing T_4_6.lc_trk_g1_4 <X> T_4_6.input_2_5
 (36 11)  (204 107)  (204 107)  LC_5 Logic Functioning bit
 (14 12)  (182 108)  (182 108)  routing T_4_6.sp4_h_l_21 <X> T_4_6.lc_trk_g3_0
 (17 12)  (185 108)  (185 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 108)  (186 108)  routing T_4_6.wire_logic_cluster/lc_1/out <X> T_4_6.lc_trk_g3_1
 (25 12)  (193 108)  (193 108)  routing T_4_6.sp4_h_r_34 <X> T_4_6.lc_trk_g3_2
 (26 12)  (194 108)  (194 108)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 108)  (195 108)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 108)  (197 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 108)  (199 108)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 108)  (200 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 108)  (201 108)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 108)  (202 108)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (50 12)  (218 108)  (218 108)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (183 109)  (183 109)  routing T_4_6.sp4_h_l_21 <X> T_4_6.lc_trk_g3_0
 (16 13)  (184 109)  (184 109)  routing T_4_6.sp4_h_l_21 <X> T_4_6.lc_trk_g3_0
 (17 13)  (185 109)  (185 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (190 109)  (190 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (191 109)  (191 109)  routing T_4_6.sp4_h_r_34 <X> T_4_6.lc_trk_g3_2
 (24 13)  (192 109)  (192 109)  routing T_4_6.sp4_h_r_34 <X> T_4_6.lc_trk_g3_2
 (26 13)  (194 109)  (194 109)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 109)  (196 109)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 109)  (197 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 109)  (198 109)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (43 13)  (211 109)  (211 109)  LC_6 Logic Functioning bit
 (48 13)  (216 109)  (216 109)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (182 110)  (182 110)  routing T_4_6.sp4_h_r_36 <X> T_4_6.lc_trk_g3_4
 (22 14)  (190 110)  (190 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (193 110)  (193 110)  routing T_4_6.sp4_h_r_46 <X> T_4_6.lc_trk_g3_6
 (27 14)  (195 110)  (195 110)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 110)  (197 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 110)  (198 110)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 110)  (199 110)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 110)  (200 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 110)  (201 110)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (202 110)  (202 110)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (39 14)  (207 110)  (207 110)  LC_7 Logic Functioning bit
 (41 14)  (209 110)  (209 110)  LC_7 Logic Functioning bit
 (43 14)  (211 110)  (211 110)  LC_7 Logic Functioning bit
 (45 14)  (213 110)  (213 110)  LC_7 Logic Functioning bit
 (47 14)  (215 110)  (215 110)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (218 110)  (218 110)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (183 111)  (183 111)  routing T_4_6.sp4_h_r_36 <X> T_4_6.lc_trk_g3_4
 (16 15)  (184 111)  (184 111)  routing T_4_6.sp4_h_r_36 <X> T_4_6.lc_trk_g3_4
 (17 15)  (185 111)  (185 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (190 111)  (190 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (191 111)  (191 111)  routing T_4_6.sp4_h_r_46 <X> T_4_6.lc_trk_g3_6
 (24 15)  (192 111)  (192 111)  routing T_4_6.sp4_h_r_46 <X> T_4_6.lc_trk_g3_6
 (25 15)  (193 111)  (193 111)  routing T_4_6.sp4_h_r_46 <X> T_4_6.lc_trk_g3_6
 (30 15)  (198 111)  (198 111)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (199 111)  (199 111)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (39 15)  (207 111)  (207 111)  LC_7 Logic Functioning bit
 (41 15)  (209 111)  (209 111)  LC_7 Logic Functioning bit
 (43 15)  (211 111)  (211 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (3 11)  (225 107)  (225 107)  routing T_5_6.sp12_v_b_1 <X> T_5_6.sp12_h_l_22


IO_Tile_13_6

 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 102)  (648 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (2 0)  (15 80)  (15 80)  PLL config bit: CLOCK_T_0_5_IOLEFT_cf_bit_1

 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (3 2)  (14 82)  (14 82)  PLL config bit: CLOCK_T_0_5_IOLEFT_cf_bit_5

 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (21 0)  (39 80)  (39 80)  routing T_1_5.wire_logic_cluster/lc_3/out <X> T_1_5.lc_trk_g0_3
 (22 0)  (40 80)  (40 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (46 80)  (46 80)  routing T_1_5.lc_trk_g2_7 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 80)  (47 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 80)  (48 80)  routing T_1_5.lc_trk_g2_7 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (44 0)  (62 80)  (62 80)  LC_0 Logic Functioning bit
 (30 1)  (48 81)  (48 81)  routing T_1_5.lc_trk_g2_7 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (50 1)  (68 81)  (68 81)  Carry_In_Mux bit 

 (27 2)  (45 82)  (45 82)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 82)  (47 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 82)  (54 82)  LC_1 Logic Functioning bit
 (39 2)  (57 82)  (57 82)  LC_1 Logic Functioning bit
 (41 2)  (59 82)  (59 82)  LC_1 Logic Functioning bit
 (42 2)  (60 82)  (60 82)  LC_1 Logic Functioning bit
 (44 2)  (62 82)  (62 82)  LC_1 Logic Functioning bit
 (30 3)  (48 83)  (48 83)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 83)  (50 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 83)  (51 83)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.input_2_1
 (36 3)  (54 83)  (54 83)  LC_1 Logic Functioning bit
 (39 3)  (57 83)  (57 83)  LC_1 Logic Functioning bit
 (41 3)  (59 83)  (59 83)  LC_1 Logic Functioning bit
 (42 3)  (60 83)  (60 83)  LC_1 Logic Functioning bit
 (15 4)  (33 84)  (33 84)  routing T_1_5.top_op_1 <X> T_1_5.lc_trk_g1_1
 (17 4)  (35 84)  (35 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (40 84)  (40 84)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 84)  (42 84)  routing T_1_5.top_op_3 <X> T_1_5.lc_trk_g1_3
 (28 4)  (46 84)  (46 84)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 84)  (47 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 84)  (50 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 84)  (54 84)  LC_2 Logic Functioning bit
 (39 4)  (57 84)  (57 84)  LC_2 Logic Functioning bit
 (41 4)  (59 84)  (59 84)  LC_2 Logic Functioning bit
 (42 4)  (60 84)  (60 84)  LC_2 Logic Functioning bit
 (44 4)  (62 84)  (62 84)  LC_2 Logic Functioning bit
 (18 5)  (36 85)  (36 85)  routing T_1_5.top_op_1 <X> T_1_5.lc_trk_g1_1
 (21 5)  (39 85)  (39 85)  routing T_1_5.top_op_3 <X> T_1_5.lc_trk_g1_3
 (32 5)  (50 85)  (50 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (52 85)  (52 85)  routing T_1_5.lc_trk_g1_1 <X> T_1_5.input_2_2
 (36 5)  (54 85)  (54 85)  LC_2 Logic Functioning bit
 (39 5)  (57 85)  (57 85)  LC_2 Logic Functioning bit
 (41 5)  (59 85)  (59 85)  LC_2 Logic Functioning bit
 (42 5)  (60 85)  (60 85)  LC_2 Logic Functioning bit
 (32 6)  (50 86)  (50 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 86)  (54 86)  LC_3 Logic Functioning bit
 (39 6)  (57 86)  (57 86)  LC_3 Logic Functioning bit
 (41 6)  (59 86)  (59 86)  LC_3 Logic Functioning bit
 (42 6)  (60 86)  (60 86)  LC_3 Logic Functioning bit
 (44 6)  (62 86)  (62 86)  LC_3 Logic Functioning bit
 (32 7)  (50 87)  (50 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (51 87)  (51 87)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.input_2_3
 (37 7)  (55 87)  (55 87)  LC_3 Logic Functioning bit
 (38 7)  (56 87)  (56 87)  LC_3 Logic Functioning bit
 (40 7)  (58 87)  (58 87)  LC_3 Logic Functioning bit
 (43 7)  (61 87)  (61 87)  LC_3 Logic Functioning bit
 (15 8)  (33 88)  (33 88)  routing T_1_5.sp4_h_r_41 <X> T_1_5.lc_trk_g2_1
 (16 8)  (34 88)  (34 88)  routing T_1_5.sp4_h_r_41 <X> T_1_5.lc_trk_g2_1
 (17 8)  (35 88)  (35 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (36 88)  (36 88)  routing T_1_5.sp4_h_r_41 <X> T_1_5.lc_trk_g2_1
 (32 8)  (50 88)  (50 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (53 88)  (53 88)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.input_2_4
 (38 8)  (56 88)  (56 88)  LC_4 Logic Functioning bit
 (39 8)  (57 88)  (57 88)  LC_4 Logic Functioning bit
 (42 8)  (60 88)  (60 88)  LC_4 Logic Functioning bit
 (43 8)  (61 88)  (61 88)  LC_4 Logic Functioning bit
 (18 9)  (36 89)  (36 89)  routing T_1_5.sp4_h_r_41 <X> T_1_5.lc_trk_g2_1
 (32 9)  (50 89)  (50 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (51 89)  (51 89)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.input_2_4
 (34 9)  (52 89)  (52 89)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.input_2_4
 (38 9)  (56 89)  (56 89)  LC_4 Logic Functioning bit
 (39 9)  (57 89)  (57 89)  LC_4 Logic Functioning bit
 (42 9)  (60 89)  (60 89)  LC_4 Logic Functioning bit
 (43 9)  (61 89)  (61 89)  LC_4 Logic Functioning bit
 (22 10)  (40 90)  (40 90)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (42 90)  (42 90)  routing T_1_5.tnr_op_7 <X> T_1_5.lc_trk_g2_7
 (38 10)  (56 90)  (56 90)  LC_5 Logic Functioning bit
 (39 10)  (57 90)  (57 90)  LC_5 Logic Functioning bit
 (40 10)  (58 90)  (58 90)  LC_5 Logic Functioning bit
 (41 10)  (59 90)  (59 90)  LC_5 Logic Functioning bit
 (50 10)  (68 90)  (68 90)  Cascade bit: LH_LC05_inmux02_5

 (38 11)  (56 91)  (56 91)  LC_5 Logic Functioning bit
 (39 11)  (57 91)  (57 91)  LC_5 Logic Functioning bit
 (40 11)  (58 91)  (58 91)  LC_5 Logic Functioning bit
 (41 11)  (59 91)  (59 91)  LC_5 Logic Functioning bit
 (21 12)  (39 92)  (39 92)  routing T_1_5.wire_logic_cluster/lc_3/out <X> T_1_5.lc_trk_g3_3
 (22 12)  (40 92)  (40 92)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (47 92)  (47 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (26 13)  (44 93)  (44 93)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 93)  (45 93)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 93)  (46 93)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 93)  (47 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 93)  (48 93)  routing T_1_5.lc_trk_g0_3 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (36 13)  (54 93)  (54 93)  LC_6 Logic Functioning bit
 (37 13)  (55 93)  (55 93)  LC_6 Logic Functioning bit
 (38 13)  (56 93)  (56 93)  LC_6 Logic Functioning bit
 (39 13)  (57 93)  (57 93)  LC_6 Logic Functioning bit
 (40 13)  (58 93)  (58 93)  LC_6 Logic Functioning bit
 (41 13)  (59 93)  (59 93)  LC_6 Logic Functioning bit
 (42 13)  (60 93)  (60 93)  LC_6 Logic Functioning bit
 (43 13)  (61 93)  (61 93)  LC_6 Logic Functioning bit
 (15 14)  (33 94)  (33 94)  routing T_1_5.rgt_op_5 <X> T_1_5.lc_trk_g3_5
 (17 14)  (35 94)  (35 94)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 94)  (36 94)  routing T_1_5.rgt_op_5 <X> T_1_5.lc_trk_g3_5


LogicTile_2_5

 (14 0)  (86 80)  (86 80)  routing T_2_5.sp4_h_r_8 <X> T_2_5.lc_trk_g0_0
 (15 0)  (87 80)  (87 80)  routing T_2_5.lft_op_1 <X> T_2_5.lc_trk_g0_1
 (17 0)  (89 80)  (89 80)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 80)  (90 80)  routing T_2_5.lft_op_1 <X> T_2_5.lc_trk_g0_1
 (21 0)  (93 80)  (93 80)  routing T_2_5.lft_op_3 <X> T_2_5.lc_trk_g0_3
 (22 0)  (94 80)  (94 80)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 80)  (96 80)  routing T_2_5.lft_op_3 <X> T_2_5.lc_trk_g0_3
 (25 0)  (97 80)  (97 80)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g0_2
 (27 0)  (99 80)  (99 80)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 80)  (102 80)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (44 0)  (116 80)  (116 80)  LC_0 Logic Functioning bit
 (4 1)  (76 81)  (76 81)  routing T_2_5.sp4_v_t_42 <X> T_2_5.sp4_h_r_0
 (10 1)  (82 81)  (82 81)  routing T_2_5.sp4_h_r_8 <X> T_2_5.sp4_v_b_1
 (15 1)  (87 81)  (87 81)  routing T_2_5.sp4_h_r_8 <X> T_2_5.lc_trk_g0_0
 (16 1)  (88 81)  (88 81)  routing T_2_5.sp4_h_r_8 <X> T_2_5.lc_trk_g0_0
 (17 1)  (89 81)  (89 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (94 81)  (94 81)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 81)  (96 81)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g0_2
 (30 1)  (102 81)  (102 81)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (50 1)  (122 81)  (122 81)  Carry_In_Mux bit 

 (14 2)  (86 82)  (86 82)  routing T_2_5.lft_op_4 <X> T_2_5.lc_trk_g0_4
 (22 2)  (94 82)  (94 82)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (96 82)  (96 82)  routing T_2_5.top_op_7 <X> T_2_5.lc_trk_g0_7
 (25 2)  (97 82)  (97 82)  routing T_2_5.lft_op_6 <X> T_2_5.lc_trk_g0_6
 (28 2)  (100 82)  (100 82)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 82)  (102 82)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 82)  (108 82)  LC_1 Logic Functioning bit
 (39 2)  (111 82)  (111 82)  LC_1 Logic Functioning bit
 (41 2)  (113 82)  (113 82)  LC_1 Logic Functioning bit
 (42 2)  (114 82)  (114 82)  LC_1 Logic Functioning bit
 (44 2)  (116 82)  (116 82)  LC_1 Logic Functioning bit
 (15 3)  (87 83)  (87 83)  routing T_2_5.lft_op_4 <X> T_2_5.lc_trk_g0_4
 (17 3)  (89 83)  (89 83)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (93 83)  (93 83)  routing T_2_5.top_op_7 <X> T_2_5.lc_trk_g0_7
 (22 3)  (94 83)  (94 83)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 83)  (96 83)  routing T_2_5.lft_op_6 <X> T_2_5.lc_trk_g0_6
 (30 3)  (102 83)  (102 83)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 83)  (104 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (106 83)  (106 83)  routing T_2_5.lc_trk_g1_0 <X> T_2_5.input_2_1
 (36 3)  (108 83)  (108 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (41 3)  (113 83)  (113 83)  LC_1 Logic Functioning bit
 (42 3)  (114 83)  (114 83)  LC_1 Logic Functioning bit
 (5 4)  (77 84)  (77 84)  routing T_2_5.sp4_v_t_38 <X> T_2_5.sp4_h_r_3
 (14 4)  (86 84)  (86 84)  routing T_2_5.sp4_h_r_8 <X> T_2_5.lc_trk_g1_0
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 84)  (108 84)  LC_2 Logic Functioning bit
 (39 4)  (111 84)  (111 84)  LC_2 Logic Functioning bit
 (41 4)  (113 84)  (113 84)  LC_2 Logic Functioning bit
 (42 4)  (114 84)  (114 84)  LC_2 Logic Functioning bit
 (44 4)  (116 84)  (116 84)  LC_2 Logic Functioning bit
 (15 5)  (87 85)  (87 85)  routing T_2_5.sp4_h_r_8 <X> T_2_5.lc_trk_g1_0
 (16 5)  (88 85)  (88 85)  routing T_2_5.sp4_h_r_8 <X> T_2_5.lc_trk_g1_0
 (17 5)  (89 85)  (89 85)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (32 5)  (104 85)  (104 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (108 85)  (108 85)  LC_2 Logic Functioning bit
 (39 5)  (111 85)  (111 85)  LC_2 Logic Functioning bit
 (41 5)  (113 85)  (113 85)  LC_2 Logic Functioning bit
 (42 5)  (114 85)  (114 85)  LC_2 Logic Functioning bit
 (8 6)  (80 86)  (80 86)  routing T_2_5.sp4_h_r_8 <X> T_2_5.sp4_h_l_41
 (10 6)  (82 86)  (82 86)  routing T_2_5.sp4_h_r_8 <X> T_2_5.sp4_h_l_41
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 86)  (108 86)  LC_3 Logic Functioning bit
 (39 6)  (111 86)  (111 86)  LC_3 Logic Functioning bit
 (41 6)  (113 86)  (113 86)  LC_3 Logic Functioning bit
 (42 6)  (114 86)  (114 86)  LC_3 Logic Functioning bit
 (44 6)  (116 86)  (116 86)  LC_3 Logic Functioning bit
 (2 7)  (74 87)  (74 87)  Column buffer control bit: LH_colbuf_cntl_3

 (22 7)  (94 87)  (94 87)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 87)  (96 87)  routing T_2_5.top_op_6 <X> T_2_5.lc_trk_g1_6
 (25 7)  (97 87)  (97 87)  routing T_2_5.top_op_6 <X> T_2_5.lc_trk_g1_6
 (30 7)  (102 87)  (102 87)  routing T_2_5.lc_trk_g0_2 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 87)  (104 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (106 87)  (106 87)  routing T_2_5.lc_trk_g1_0 <X> T_2_5.input_2_3
 (36 7)  (108 87)  (108 87)  LC_3 Logic Functioning bit
 (39 7)  (111 87)  (111 87)  LC_3 Logic Functioning bit
 (41 7)  (113 87)  (113 87)  LC_3 Logic Functioning bit
 (42 7)  (114 87)  (114 87)  LC_3 Logic Functioning bit
 (26 8)  (98 88)  (98 88)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 88)  (101 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (107 88)  (107 88)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.input_2_4
 (36 8)  (108 88)  (108 88)  LC_4 Logic Functioning bit
 (37 8)  (109 88)  (109 88)  LC_4 Logic Functioning bit
 (40 8)  (112 88)  (112 88)  LC_4 Logic Functioning bit
 (41 8)  (113 88)  (113 88)  LC_4 Logic Functioning bit
 (44 8)  (116 88)  (116 88)  LC_4 Logic Functioning bit
 (29 9)  (101 89)  (101 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 89)  (102 89)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 89)  (104 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (107 89)  (107 89)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.input_2_4
 (38 9)  (110 89)  (110 89)  LC_4 Logic Functioning bit
 (39 9)  (111 89)  (111 89)  LC_4 Logic Functioning bit
 (42 9)  (114 89)  (114 89)  LC_4 Logic Functioning bit
 (43 9)  (115 89)  (115 89)  LC_4 Logic Functioning bit
 (25 10)  (97 90)  (97 90)  routing T_2_5.wire_logic_cluster/lc_6/out <X> T_2_5.lc_trk_g2_6
 (32 10)  (104 90)  (104 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 90)  (108 90)  LC_5 Logic Functioning bit
 (37 10)  (109 90)  (109 90)  LC_5 Logic Functioning bit
 (38 10)  (110 90)  (110 90)  LC_5 Logic Functioning bit
 (39 10)  (111 90)  (111 90)  LC_5 Logic Functioning bit
 (22 11)  (94 91)  (94 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (108 91)  (108 91)  LC_5 Logic Functioning bit
 (37 11)  (109 91)  (109 91)  LC_5 Logic Functioning bit
 (38 11)  (110 91)  (110 91)  LC_5 Logic Functioning bit
 (39 11)  (111 91)  (111 91)  LC_5 Logic Functioning bit
 (5 12)  (77 92)  (77 92)  routing T_2_5.sp4_v_t_44 <X> T_2_5.sp4_h_r_9
 (10 12)  (82 92)  (82 92)  routing T_2_5.sp4_v_t_40 <X> T_2_5.sp4_h_r_10
 (31 12)  (103 92)  (103 92)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 92)  (104 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (112 92)  (112 92)  LC_6 Logic Functioning bit
 (41 12)  (113 92)  (113 92)  LC_6 Logic Functioning bit
 (42 12)  (114 92)  (114 92)  LC_6 Logic Functioning bit
 (43 12)  (115 92)  (115 92)  LC_6 Logic Functioning bit
 (31 13)  (103 93)  (103 93)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (40 13)  (112 93)  (112 93)  LC_6 Logic Functioning bit
 (41 13)  (113 93)  (113 93)  LC_6 Logic Functioning bit
 (42 13)  (114 93)  (114 93)  LC_6 Logic Functioning bit
 (43 13)  (115 93)  (115 93)  LC_6 Logic Functioning bit
 (26 14)  (98 94)  (98 94)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (37 14)  (109 94)  (109 94)  LC_7 Logic Functioning bit
 (39 14)  (111 94)  (111 94)  LC_7 Logic Functioning bit
 (40 14)  (112 94)  (112 94)  LC_7 Logic Functioning bit
 (42 14)  (114 94)  (114 94)  LC_7 Logic Functioning bit
 (26 15)  (98 95)  (98 95)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 95)  (99 95)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 95)  (101 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 95)  (108 95)  LC_7 Logic Functioning bit
 (38 15)  (110 95)  (110 95)  LC_7 Logic Functioning bit
 (41 15)  (113 95)  (113 95)  LC_7 Logic Functioning bit
 (43 15)  (115 95)  (115 95)  LC_7 Logic Functioning bit


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (22 0)  (190 80)  (190 80)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (192 80)  (192 80)  routing T_4_5.top_op_3 <X> T_4_5.lc_trk_g0_3
 (36 0)  (204 80)  (204 80)  LC_0 Logic Functioning bit
 (37 0)  (205 80)  (205 80)  LC_0 Logic Functioning bit
 (38 0)  (206 80)  (206 80)  LC_0 Logic Functioning bit
 (39 0)  (207 80)  (207 80)  LC_0 Logic Functioning bit
 (40 0)  (208 80)  (208 80)  LC_0 Logic Functioning bit
 (41 0)  (209 80)  (209 80)  LC_0 Logic Functioning bit
 (42 0)  (210 80)  (210 80)  LC_0 Logic Functioning bit
 (43 0)  (211 80)  (211 80)  LC_0 Logic Functioning bit
 (53 0)  (221 80)  (221 80)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (182 81)  (182 81)  routing T_4_5.top_op_0 <X> T_4_5.lc_trk_g0_0
 (15 1)  (183 81)  (183 81)  routing T_4_5.top_op_0 <X> T_4_5.lc_trk_g0_0
 (17 1)  (185 81)  (185 81)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (189 81)  (189 81)  routing T_4_5.top_op_3 <X> T_4_5.lc_trk_g0_3
 (36 1)  (204 81)  (204 81)  LC_0 Logic Functioning bit
 (37 1)  (205 81)  (205 81)  LC_0 Logic Functioning bit
 (38 1)  (206 81)  (206 81)  LC_0 Logic Functioning bit
 (39 1)  (207 81)  (207 81)  LC_0 Logic Functioning bit
 (40 1)  (208 81)  (208 81)  LC_0 Logic Functioning bit
 (41 1)  (209 81)  (209 81)  LC_0 Logic Functioning bit
 (42 1)  (210 81)  (210 81)  LC_0 Logic Functioning bit
 (43 1)  (211 81)  (211 81)  LC_0 Logic Functioning bit
 (47 1)  (215 81)  (215 81)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 3)  (182 83)  (182 83)  routing T_4_5.top_op_4 <X> T_4_5.lc_trk_g0_4
 (15 3)  (183 83)  (183 83)  routing T_4_5.top_op_4 <X> T_4_5.lc_trk_g0_4
 (17 3)  (185 83)  (185 83)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 4)  (195 84)  (195 84)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 84)  (196 84)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 84)  (197 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 84)  (200 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 84)  (201 84)  routing T_4_5.lc_trk_g2_1 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (40 4)  (208 84)  (208 84)  LC_2 Logic Functioning bit
 (26 5)  (194 85)  (194 85)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 85)  (196 85)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 85)  (197 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (200 85)  (200 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (201 85)  (201 85)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.input_2_2
 (34 5)  (202 85)  (202 85)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.input_2_2
 (35 5)  (203 85)  (203 85)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.input_2_2
 (29 6)  (197 86)  (197 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 86)  (199 86)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 86)  (200 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (48 6)  (216 86)  (216 86)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (218 86)  (218 86)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (170 87)  (170 87)  Column buffer control bit: LH_colbuf_cntl_3

 (26 7)  (194 87)  (194 87)  routing T_4_5.lc_trk_g0_3 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 87)  (197 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (42 7)  (210 87)  (210 87)  LC_3 Logic Functioning bit
 (48 7)  (216 87)  (216 87)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (183 88)  (183 88)  routing T_4_5.sp4_h_r_33 <X> T_4_5.lc_trk_g2_1
 (16 8)  (184 88)  (184 88)  routing T_4_5.sp4_h_r_33 <X> T_4_5.lc_trk_g2_1
 (17 8)  (185 88)  (185 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (186 88)  (186 88)  routing T_4_5.sp4_h_r_33 <X> T_4_5.lc_trk_g2_1
 (25 8)  (193 88)  (193 88)  routing T_4_5.sp4_h_r_34 <X> T_4_5.lc_trk_g2_2
 (22 9)  (190 89)  (190 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (191 89)  (191 89)  routing T_4_5.sp4_h_r_34 <X> T_4_5.lc_trk_g2_2
 (24 9)  (192 89)  (192 89)  routing T_4_5.sp4_h_r_34 <X> T_4_5.lc_trk_g2_2
 (22 12)  (190 92)  (190 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (191 92)  (191 92)  routing T_4_5.sp4_h_r_27 <X> T_4_5.lc_trk_g3_3
 (24 12)  (192 92)  (192 92)  routing T_4_5.sp4_h_r_27 <X> T_4_5.lc_trk_g3_3
 (14 13)  (182 93)  (182 93)  routing T_4_5.sp4_h_r_24 <X> T_4_5.lc_trk_g3_0
 (15 13)  (183 93)  (183 93)  routing T_4_5.sp4_h_r_24 <X> T_4_5.lc_trk_g3_0
 (16 13)  (184 93)  (184 93)  routing T_4_5.sp4_h_r_24 <X> T_4_5.lc_trk_g3_0
 (17 13)  (185 93)  (185 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (189 93)  (189 93)  routing T_4_5.sp4_h_r_27 <X> T_4_5.lc_trk_g3_3


LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 1)  (649 81)  (649 81)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 86)  (648 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (14 7)  (3 71)  (3 71)  routing T_0_4.span4_vert_t_14 <X> T_0_4.span4_vert_b_2
 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4

 (22 0)  (40 64)  (40 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (47 64)  (47 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (62 64)  (62 64)  LC_0 Logic Functioning bit
 (21 1)  (39 65)  (39 65)  routing T_1_4.sp4_r_v_b_32 <X> T_1_4.lc_trk_g0_3
 (30 1)  (48 65)  (48 65)  routing T_1_4.lc_trk_g0_3 <X> T_1_4.wire_logic_cluster/lc_0/in_1
 (50 1)  (68 65)  (68 65)  Carry_In_Mux bit 

 (27 2)  (45 66)  (45 66)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 66)  (46 66)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 66)  (47 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 66)  (48 66)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 66)  (50 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (53 66)  (53 66)  routing T_1_4.lc_trk_g2_7 <X> T_1_4.input_2_1
 (36 2)  (54 66)  (54 66)  LC_1 Logic Functioning bit
 (39 2)  (57 66)  (57 66)  LC_1 Logic Functioning bit
 (41 2)  (59 66)  (59 66)  LC_1 Logic Functioning bit
 (42 2)  (60 66)  (60 66)  LC_1 Logic Functioning bit
 (44 2)  (62 66)  (62 66)  LC_1 Logic Functioning bit
 (32 3)  (50 67)  (50 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (51 67)  (51 67)  routing T_1_4.lc_trk_g2_7 <X> T_1_4.input_2_1
 (35 3)  (53 67)  (53 67)  routing T_1_4.lc_trk_g2_7 <X> T_1_4.input_2_1
 (36 3)  (54 67)  (54 67)  LC_1 Logic Functioning bit
 (39 3)  (57 67)  (57 67)  LC_1 Logic Functioning bit
 (41 3)  (59 67)  (59 67)  LC_1 Logic Functioning bit
 (42 3)  (60 67)  (60 67)  LC_1 Logic Functioning bit
 (28 4)  (46 68)  (46 68)  routing T_1_4.lc_trk_g2_1 <X> T_1_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 68)  (47 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 68)  (50 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (53 68)  (53 68)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.input_2_2
 (36 4)  (54 68)  (54 68)  LC_2 Logic Functioning bit
 (39 4)  (57 68)  (57 68)  LC_2 Logic Functioning bit
 (41 4)  (59 68)  (59 68)  LC_2 Logic Functioning bit
 (42 4)  (60 68)  (60 68)  LC_2 Logic Functioning bit
 (44 4)  (62 68)  (62 68)  LC_2 Logic Functioning bit
 (32 5)  (50 69)  (50 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (51 69)  (51 69)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.input_2_2
 (34 5)  (52 69)  (52 69)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.input_2_2
 (36 5)  (54 69)  (54 69)  LC_2 Logic Functioning bit
 (39 5)  (57 69)  (57 69)  LC_2 Logic Functioning bit
 (41 5)  (59 69)  (59 69)  LC_2 Logic Functioning bit
 (42 5)  (60 69)  (60 69)  LC_2 Logic Functioning bit
 (17 6)  (35 70)  (35 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 70)  (36 70)  routing T_1_4.wire_logic_cluster/lc_5/out <X> T_1_4.lc_trk_g1_5
 (27 6)  (45 70)  (45 70)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 70)  (46 70)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 70)  (47 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 70)  (48 70)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 70)  (50 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 70)  (54 70)  LC_3 Logic Functioning bit
 (39 6)  (57 70)  (57 70)  LC_3 Logic Functioning bit
 (41 6)  (59 70)  (59 70)  LC_3 Logic Functioning bit
 (42 6)  (60 70)  (60 70)  LC_3 Logic Functioning bit
 (44 6)  (62 70)  (62 70)  LC_3 Logic Functioning bit
 (32 7)  (50 71)  (50 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (51 71)  (51 71)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.input_2_3
 (34 7)  (52 71)  (52 71)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.input_2_3
 (35 7)  (53 71)  (53 71)  routing T_1_4.lc_trk_g3_2 <X> T_1_4.input_2_3
 (36 7)  (54 71)  (54 71)  LC_3 Logic Functioning bit
 (39 7)  (57 71)  (57 71)  LC_3 Logic Functioning bit
 (41 7)  (59 71)  (59 71)  LC_3 Logic Functioning bit
 (42 7)  (60 71)  (60 71)  LC_3 Logic Functioning bit
 (15 8)  (33 72)  (33 72)  routing T_1_4.rgt_op_1 <X> T_1_4.lc_trk_g2_1
 (17 8)  (35 72)  (35 72)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 72)  (36 72)  routing T_1_4.rgt_op_1 <X> T_1_4.lc_trk_g2_1
 (21 8)  (39 72)  (39 72)  routing T_1_4.rgt_op_3 <X> T_1_4.lc_trk_g2_3
 (22 8)  (40 72)  (40 72)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 72)  (42 72)  routing T_1_4.rgt_op_3 <X> T_1_4.lc_trk_g2_3
 (26 8)  (44 72)  (44 72)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 72)  (46 72)  routing T_1_4.lc_trk_g2_3 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 72)  (47 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 72)  (50 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (53 72)  (53 72)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.input_2_4
 (36 8)  (54 72)  (54 72)  LC_4 Logic Functioning bit
 (37 8)  (55 72)  (55 72)  LC_4 Logic Functioning bit
 (40 8)  (58 72)  (58 72)  LC_4 Logic Functioning bit
 (41 8)  (59 72)  (59 72)  LC_4 Logic Functioning bit
 (44 8)  (62 72)  (62 72)  LC_4 Logic Functioning bit
 (27 9)  (45 73)  (45 73)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 73)  (47 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 73)  (48 73)  routing T_1_4.lc_trk_g2_3 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 73)  (50 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (51 73)  (51 73)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.input_2_4
 (35 9)  (53 73)  (53 73)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.input_2_4
 (38 9)  (56 73)  (56 73)  LC_4 Logic Functioning bit
 (39 9)  (57 73)  (57 73)  LC_4 Logic Functioning bit
 (42 9)  (60 73)  (60 73)  LC_4 Logic Functioning bit
 (43 9)  (61 73)  (61 73)  LC_4 Logic Functioning bit
 (14 10)  (32 74)  (32 74)  routing T_1_4.rgt_op_4 <X> T_1_4.lc_trk_g2_4
 (21 10)  (39 74)  (39 74)  routing T_1_4.rgt_op_7 <X> T_1_4.lc_trk_g2_7
 (22 10)  (40 74)  (40 74)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 74)  (42 74)  routing T_1_4.rgt_op_7 <X> T_1_4.lc_trk_g2_7
 (25 10)  (43 74)  (43 74)  routing T_1_4.rgt_op_6 <X> T_1_4.lc_trk_g2_6
 (28 10)  (46 74)  (46 74)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 74)  (47 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 74)  (48 74)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 74)  (50 74)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (55 74)  (55 74)  LC_5 Logic Functioning bit
 (39 10)  (57 74)  (57 74)  LC_5 Logic Functioning bit
 (41 10)  (59 74)  (59 74)  LC_5 Logic Functioning bit
 (43 10)  (61 74)  (61 74)  LC_5 Logic Functioning bit
 (15 11)  (33 75)  (33 75)  routing T_1_4.rgt_op_4 <X> T_1_4.lc_trk_g2_4
 (17 11)  (35 75)  (35 75)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (40 75)  (40 75)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 75)  (42 75)  routing T_1_4.rgt_op_6 <X> T_1_4.lc_trk_g2_6
 (37 11)  (55 75)  (55 75)  LC_5 Logic Functioning bit
 (39 11)  (57 75)  (57 75)  LC_5 Logic Functioning bit
 (41 11)  (59 75)  (59 75)  LC_5 Logic Functioning bit
 (43 11)  (61 75)  (61 75)  LC_5 Logic Functioning bit
 (25 12)  (43 76)  (43 76)  routing T_1_4.rgt_op_2 <X> T_1_4.lc_trk_g3_2
 (38 12)  (56 76)  (56 76)  LC_6 Logic Functioning bit
 (39 12)  (57 76)  (57 76)  LC_6 Logic Functioning bit
 (40 12)  (58 76)  (58 76)  LC_6 Logic Functioning bit
 (41 12)  (59 76)  (59 76)  LC_6 Logic Functioning bit
 (50 12)  (68 76)  (68 76)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (40 77)  (40 77)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 77)  (42 77)  routing T_1_4.rgt_op_2 <X> T_1_4.lc_trk_g3_2
 (38 13)  (56 77)  (56 77)  LC_6 Logic Functioning bit
 (39 13)  (57 77)  (57 77)  LC_6 Logic Functioning bit
 (40 13)  (58 77)  (58 77)  LC_6 Logic Functioning bit
 (41 13)  (59 77)  (59 77)  LC_6 Logic Functioning bit
 (15 14)  (33 78)  (33 78)  routing T_1_4.rgt_op_5 <X> T_1_4.lc_trk_g3_5
 (17 14)  (35 78)  (35 78)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 78)  (36 78)  routing T_1_4.rgt_op_5 <X> T_1_4.lc_trk_g3_5
 (37 14)  (55 78)  (55 78)  LC_7 Logic Functioning bit
 (39 14)  (57 78)  (57 78)  LC_7 Logic Functioning bit
 (40 14)  (58 78)  (58 78)  LC_7 Logic Functioning bit
 (42 14)  (60 78)  (60 78)  LC_7 Logic Functioning bit
 (26 15)  (44 79)  (44 79)  routing T_1_4.lc_trk_g0_3 <X> T_1_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 79)  (47 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (54 79)  (54 79)  LC_7 Logic Functioning bit
 (38 15)  (56 79)  (56 79)  LC_7 Logic Functioning bit
 (41 15)  (59 79)  (59 79)  LC_7 Logic Functioning bit
 (43 15)  (61 79)  (61 79)  LC_7 Logic Functioning bit


LogicTile_2_4

 (15 0)  (87 64)  (87 64)  routing T_2_4.top_op_1 <X> T_2_4.lc_trk_g0_1
 (17 0)  (89 64)  (89 64)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (94 64)  (94 64)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 64)  (96 64)  routing T_2_4.top_op_3 <X> T_2_4.lc_trk_g0_3
 (27 0)  (99 64)  (99 64)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 64)  (100 64)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 64)  (101 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (116 64)  (116 64)  LC_0 Logic Functioning bit
 (18 1)  (90 65)  (90 65)  routing T_2_4.top_op_1 <X> T_2_4.lc_trk_g0_1
 (21 1)  (93 65)  (93 65)  routing T_2_4.top_op_3 <X> T_2_4.lc_trk_g0_3
 (30 1)  (102 65)  (102 65)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (50 1)  (122 65)  (122 65)  Carry_In_Mux bit 

 (22 2)  (94 66)  (94 66)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (96 66)  (96 66)  routing T_2_4.top_op_7 <X> T_2_4.lc_trk_g0_7
 (28 2)  (100 66)  (100 66)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 66)  (101 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 66)  (102 66)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 66)  (104 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (107 66)  (107 66)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.input_2_1
 (36 2)  (108 66)  (108 66)  LC_1 Logic Functioning bit
 (39 2)  (111 66)  (111 66)  LC_1 Logic Functioning bit
 (41 2)  (113 66)  (113 66)  LC_1 Logic Functioning bit
 (42 2)  (114 66)  (114 66)  LC_1 Logic Functioning bit
 (44 2)  (116 66)  (116 66)  LC_1 Logic Functioning bit
 (14 3)  (86 67)  (86 67)  routing T_2_4.top_op_4 <X> T_2_4.lc_trk_g0_4
 (15 3)  (87 67)  (87 67)  routing T_2_4.top_op_4 <X> T_2_4.lc_trk_g0_4
 (17 3)  (89 67)  (89 67)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (93 67)  (93 67)  routing T_2_4.top_op_7 <X> T_2_4.lc_trk_g0_7
 (32 3)  (104 67)  (104 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (107 67)  (107 67)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.input_2_1
 (36 3)  (108 67)  (108 67)  LC_1 Logic Functioning bit
 (39 3)  (111 67)  (111 67)  LC_1 Logic Functioning bit
 (41 3)  (113 67)  (113 67)  LC_1 Logic Functioning bit
 (42 3)  (114 67)  (114 67)  LC_1 Logic Functioning bit
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (107 68)  (107 68)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.input_2_2
 (36 4)  (108 68)  (108 68)  LC_2 Logic Functioning bit
 (39 4)  (111 68)  (111 68)  LC_2 Logic Functioning bit
 (41 4)  (113 68)  (113 68)  LC_2 Logic Functioning bit
 (42 4)  (114 68)  (114 68)  LC_2 Logic Functioning bit
 (44 4)  (116 68)  (116 68)  LC_2 Logic Functioning bit
 (22 5)  (94 69)  (94 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (96 69)  (96 69)  routing T_2_4.top_op_2 <X> T_2_4.lc_trk_g1_2
 (25 5)  (97 69)  (97 69)  routing T_2_4.top_op_2 <X> T_2_4.lc_trk_g1_2
 (32 5)  (104 69)  (104 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (105 69)  (105 69)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.input_2_2
 (36 5)  (108 69)  (108 69)  LC_2 Logic Functioning bit
 (39 5)  (111 69)  (111 69)  LC_2 Logic Functioning bit
 (41 5)  (113 69)  (113 69)  LC_2 Logic Functioning bit
 (42 5)  (114 69)  (114 69)  LC_2 Logic Functioning bit
 (17 6)  (89 70)  (89 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 70)  (90 70)  routing T_2_4.wire_logic_cluster/lc_5/out <X> T_2_4.lc_trk_g1_5
 (28 6)  (100 70)  (100 70)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 70)  (101 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 70)  (102 70)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 70)  (108 70)  LC_3 Logic Functioning bit
 (39 6)  (111 70)  (111 70)  LC_3 Logic Functioning bit
 (41 6)  (113 70)  (113 70)  LC_3 Logic Functioning bit
 (42 6)  (114 70)  (114 70)  LC_3 Logic Functioning bit
 (44 6)  (116 70)  (116 70)  LC_3 Logic Functioning bit
 (2 7)  (74 71)  (74 71)  Column buffer control bit: LH_colbuf_cntl_3

 (32 7)  (104 71)  (104 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (106 71)  (106 71)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.input_2_3
 (35 7)  (107 71)  (107 71)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.input_2_3
 (36 7)  (108 71)  (108 71)  LC_3 Logic Functioning bit
 (39 7)  (111 71)  (111 71)  LC_3 Logic Functioning bit
 (41 7)  (113 71)  (113 71)  LC_3 Logic Functioning bit
 (42 7)  (114 71)  (114 71)  LC_3 Logic Functioning bit
 (26 8)  (98 72)  (98 72)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 72)  (101 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 72)  (104 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (107 72)  (107 72)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.input_2_4
 (36 8)  (108 72)  (108 72)  LC_4 Logic Functioning bit
 (37 8)  (109 72)  (109 72)  LC_4 Logic Functioning bit
 (40 8)  (112 72)  (112 72)  LC_4 Logic Functioning bit
 (41 8)  (113 72)  (113 72)  LC_4 Logic Functioning bit
 (44 8)  (116 72)  (116 72)  LC_4 Logic Functioning bit
 (27 9)  (99 73)  (99 73)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 73)  (101 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 73)  (102 73)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 73)  (104 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (105 73)  (105 73)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.input_2_4
 (34 9)  (106 73)  (106 73)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.input_2_4
 (38 9)  (110 73)  (110 73)  LC_4 Logic Functioning bit
 (39 9)  (111 73)  (111 73)  LC_4 Logic Functioning bit
 (42 9)  (114 73)  (114 73)  LC_4 Logic Functioning bit
 (43 9)  (115 73)  (115 73)  LC_4 Logic Functioning bit
 (29 10)  (101 74)  (101 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 74)  (102 74)  routing T_2_4.lc_trk_g0_4 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 74)  (104 74)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (109 74)  (109 74)  LC_5 Logic Functioning bit
 (39 10)  (111 74)  (111 74)  LC_5 Logic Functioning bit
 (41 10)  (113 74)  (113 74)  LC_5 Logic Functioning bit
 (43 10)  (115 74)  (115 74)  LC_5 Logic Functioning bit
 (14 11)  (86 75)  (86 75)  routing T_2_4.tnl_op_4 <X> T_2_4.lc_trk_g2_4
 (15 11)  (87 75)  (87 75)  routing T_2_4.tnl_op_4 <X> T_2_4.lc_trk_g2_4
 (17 11)  (89 75)  (89 75)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (37 11)  (109 75)  (109 75)  LC_5 Logic Functioning bit
 (39 11)  (111 75)  (111 75)  LC_5 Logic Functioning bit
 (41 11)  (113 75)  (113 75)  LC_5 Logic Functioning bit
 (43 11)  (115 75)  (115 75)  LC_5 Logic Functioning bit
 (25 12)  (97 76)  (97 76)  routing T_2_4.sp4_v_t_23 <X> T_2_4.lc_trk_g3_2
 (38 12)  (110 76)  (110 76)  LC_6 Logic Functioning bit
 (39 12)  (111 76)  (111 76)  LC_6 Logic Functioning bit
 (40 12)  (112 76)  (112 76)  LC_6 Logic Functioning bit
 (41 12)  (113 76)  (113 76)  LC_6 Logic Functioning bit
 (50 12)  (122 76)  (122 76)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (94 77)  (94 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 77)  (95 77)  routing T_2_4.sp4_v_t_23 <X> T_2_4.lc_trk_g3_2
 (25 13)  (97 77)  (97 77)  routing T_2_4.sp4_v_t_23 <X> T_2_4.lc_trk_g3_2
 (38 13)  (110 77)  (110 77)  LC_6 Logic Functioning bit
 (39 13)  (111 77)  (111 77)  LC_6 Logic Functioning bit
 (40 13)  (112 77)  (112 77)  LC_6 Logic Functioning bit
 (41 13)  (113 77)  (113 77)  LC_6 Logic Functioning bit
 (15 14)  (87 78)  (87 78)  routing T_2_4.tnl_op_5 <X> T_2_4.lc_trk_g3_5
 (17 14)  (89 78)  (89 78)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (37 14)  (109 78)  (109 78)  LC_7 Logic Functioning bit
 (39 14)  (111 78)  (111 78)  LC_7 Logic Functioning bit
 (40 14)  (112 78)  (112 78)  LC_7 Logic Functioning bit
 (42 14)  (114 78)  (114 78)  LC_7 Logic Functioning bit
 (18 15)  (90 79)  (90 79)  routing T_2_4.tnl_op_5 <X> T_2_4.lc_trk_g3_5
 (26 15)  (98 79)  (98 79)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 79)  (99 79)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 79)  (100 79)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 79)  (101 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 79)  (108 79)  LC_7 Logic Functioning bit
 (38 15)  (110 79)  (110 79)  LC_7 Logic Functioning bit
 (41 15)  (113 79)  (113 79)  LC_7 Logic Functioning bit
 (43 15)  (115 79)  (115 79)  LC_7 Logic Functioning bit


RAM_Tile_3_4



LogicTile_4_4

 (2 7)  (170 71)  (170 71)  Column buffer control bit: LH_colbuf_cntl_3

 (8 8)  (176 72)  (176 72)  routing T_4_4.sp4_v_b_7 <X> T_4_4.sp4_h_r_7
 (9 8)  (177 72)  (177 72)  routing T_4_4.sp4_v_b_7 <X> T_4_4.sp4_h_r_7


LogicTile_5_4

 (27 0)  (249 64)  (249 64)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 64)  (251 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 64)  (252 64)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (44 0)  (266 64)  (266 64)  LC_0 Logic Functioning bit
 (50 1)  (272 65)  (272 65)  Carry_In_Mux bit 

 (27 2)  (249 66)  (249 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 66)  (250 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 66)  (251 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 66)  (252 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 66)  (254 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (257 66)  (257 66)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.input_2_1
 (36 2)  (258 66)  (258 66)  LC_1 Logic Functioning bit
 (39 2)  (261 66)  (261 66)  LC_1 Logic Functioning bit
 (41 2)  (263 66)  (263 66)  LC_1 Logic Functioning bit
 (42 2)  (264 66)  (264 66)  LC_1 Logic Functioning bit
 (44 2)  (266 66)  (266 66)  LC_1 Logic Functioning bit
 (32 3)  (254 67)  (254 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (256 67)  (256 67)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.input_2_1
 (35 3)  (257 67)  (257 67)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.input_2_1
 (36 3)  (258 67)  (258 67)  LC_1 Logic Functioning bit
 (39 3)  (261 67)  (261 67)  LC_1 Logic Functioning bit
 (41 3)  (263 67)  (263 67)  LC_1 Logic Functioning bit
 (42 3)  (264 67)  (264 67)  LC_1 Logic Functioning bit
 (25 4)  (247 68)  (247 68)  routing T_5_4.sp4_h_l_7 <X> T_5_4.lc_trk_g1_2
 (27 4)  (249 68)  (249 68)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 68)  (250 68)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 68)  (251 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 68)  (252 68)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 68)  (254 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (258 68)  (258 68)  LC_2 Logic Functioning bit
 (39 4)  (261 68)  (261 68)  LC_2 Logic Functioning bit
 (41 4)  (263 68)  (263 68)  LC_2 Logic Functioning bit
 (42 4)  (264 68)  (264 68)  LC_2 Logic Functioning bit
 (44 4)  (266 68)  (266 68)  LC_2 Logic Functioning bit
 (22 5)  (244 69)  (244 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (245 69)  (245 69)  routing T_5_4.sp4_h_l_7 <X> T_5_4.lc_trk_g1_2
 (24 5)  (246 69)  (246 69)  routing T_5_4.sp4_h_l_7 <X> T_5_4.lc_trk_g1_2
 (25 5)  (247 69)  (247 69)  routing T_5_4.sp4_h_l_7 <X> T_5_4.lc_trk_g1_2
 (32 5)  (254 69)  (254 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (255 69)  (255 69)  routing T_5_4.lc_trk_g3_1 <X> T_5_4.input_2_2
 (34 5)  (256 69)  (256 69)  routing T_5_4.lc_trk_g3_1 <X> T_5_4.input_2_2
 (36 5)  (258 69)  (258 69)  LC_2 Logic Functioning bit
 (39 5)  (261 69)  (261 69)  LC_2 Logic Functioning bit
 (41 5)  (263 69)  (263 69)  LC_2 Logic Functioning bit
 (42 5)  (264 69)  (264 69)  LC_2 Logic Functioning bit
 (14 6)  (236 70)  (236 70)  routing T_5_4.sp4_v_b_4 <X> T_5_4.lc_trk_g1_4
 (25 6)  (247 70)  (247 70)  routing T_5_4.wire_logic_cluster/lc_6/out <X> T_5_4.lc_trk_g1_6
 (27 6)  (249 70)  (249 70)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 70)  (250 70)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 70)  (251 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 70)  (252 70)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 70)  (254 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (258 70)  (258 70)  LC_3 Logic Functioning bit
 (37 6)  (259 70)  (259 70)  LC_3 Logic Functioning bit
 (40 6)  (262 70)  (262 70)  LC_3 Logic Functioning bit
 (41 6)  (263 70)  (263 70)  LC_3 Logic Functioning bit
 (44 6)  (266 70)  (266 70)  LC_3 Logic Functioning bit
 (2 7)  (224 71)  (224 71)  Column buffer control bit: LH_colbuf_cntl_3

 (16 7)  (238 71)  (238 71)  routing T_5_4.sp4_v_b_4 <X> T_5_4.lc_trk_g1_4
 (17 7)  (239 71)  (239 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (244 71)  (244 71)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (249 71)  (249 71)  routing T_5_4.lc_trk_g3_0 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 71)  (250 71)  routing T_5_4.lc_trk_g3_0 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 71)  (251 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 71)  (254 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (255 71)  (255 71)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.input_2_3
 (34 7)  (256 71)  (256 71)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.input_2_3
 (35 7)  (257 71)  (257 71)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.input_2_3
 (38 7)  (260 71)  (260 71)  LC_3 Logic Functioning bit
 (39 7)  (261 71)  (261 71)  LC_3 Logic Functioning bit
 (42 7)  (264 71)  (264 71)  LC_3 Logic Functioning bit
 (43 7)  (265 71)  (265 71)  LC_3 Logic Functioning bit
 (21 8)  (243 72)  (243 72)  routing T_5_4.rgt_op_3 <X> T_5_4.lc_trk_g2_3
 (22 8)  (244 72)  (244 72)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (246 72)  (246 72)  routing T_5_4.rgt_op_3 <X> T_5_4.lc_trk_g2_3
 (28 8)  (250 72)  (250 72)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 72)  (251 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (254 72)  (254 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (259 72)  (259 72)  LC_4 Logic Functioning bit
 (39 8)  (261 72)  (261 72)  LC_4 Logic Functioning bit
 (41 8)  (263 72)  (263 72)  LC_4 Logic Functioning bit
 (43 8)  (265 72)  (265 72)  LC_4 Logic Functioning bit
 (51 8)  (273 72)  (273 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (252 73)  (252 73)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (37 9)  (259 73)  (259 73)  LC_4 Logic Functioning bit
 (39 9)  (261 73)  (261 73)  LC_4 Logic Functioning bit
 (41 9)  (263 73)  (263 73)  LC_4 Logic Functioning bit
 (43 9)  (265 73)  (265 73)  LC_4 Logic Functioning bit
 (15 12)  (237 76)  (237 76)  routing T_5_4.rgt_op_1 <X> T_5_4.lc_trk_g3_1
 (17 12)  (239 76)  (239 76)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 76)  (240 76)  routing T_5_4.rgt_op_1 <X> T_5_4.lc_trk_g3_1
 (25 12)  (247 76)  (247 76)  routing T_5_4.rgt_op_2 <X> T_5_4.lc_trk_g3_2
 (32 12)  (254 76)  (254 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 76)  (256 76)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (40 12)  (262 76)  (262 76)  LC_6 Logic Functioning bit
 (41 12)  (263 76)  (263 76)  LC_6 Logic Functioning bit
 (42 12)  (264 76)  (264 76)  LC_6 Logic Functioning bit
 (43 12)  (265 76)  (265 76)  LC_6 Logic Functioning bit
 (15 13)  (237 77)  (237 77)  routing T_5_4.sp4_v_t_29 <X> T_5_4.lc_trk_g3_0
 (16 13)  (238 77)  (238 77)  routing T_5_4.sp4_v_t_29 <X> T_5_4.lc_trk_g3_0
 (17 13)  (239 77)  (239 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (244 77)  (244 77)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (246 77)  (246 77)  routing T_5_4.rgt_op_2 <X> T_5_4.lc_trk_g3_2
 (31 13)  (253 77)  (253 77)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (40 13)  (262 77)  (262 77)  LC_6 Logic Functioning bit
 (41 13)  (263 77)  (263 77)  LC_6 Logic Functioning bit
 (42 13)  (264 77)  (264 77)  LC_6 Logic Functioning bit
 (43 13)  (265 77)  (265 77)  LC_6 Logic Functioning bit
 (14 14)  (236 78)  (236 78)  routing T_5_4.rgt_op_4 <X> T_5_4.lc_trk_g3_4
 (15 14)  (237 78)  (237 78)  routing T_5_4.rgt_op_5 <X> T_5_4.lc_trk_g3_5
 (17 14)  (239 78)  (239 78)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (240 78)  (240 78)  routing T_5_4.rgt_op_5 <X> T_5_4.lc_trk_g3_5
 (15 15)  (237 79)  (237 79)  routing T_5_4.rgt_op_4 <X> T_5_4.lc_trk_g3_4
 (17 15)  (239 79)  (239 79)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_6_4

 (22 0)  (298 64)  (298 64)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (300 64)  (300 64)  routing T_6_4.bot_op_3 <X> T_6_4.lc_trk_g0_3
 (28 0)  (304 64)  (304 64)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 64)  (305 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 64)  (306 64)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (44 0)  (320 64)  (320 64)  LC_0 Logic Functioning bit
 (30 1)  (306 65)  (306 65)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (50 1)  (326 65)  (326 65)  Carry_In_Mux bit 

 (27 2)  (303 66)  (303 66)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 66)  (305 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 66)  (306 66)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 66)  (308 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (311 66)  (311 66)  routing T_6_4.lc_trk_g1_6 <X> T_6_4.input_2_1
 (36 2)  (312 66)  (312 66)  LC_1 Logic Functioning bit
 (39 2)  (315 66)  (315 66)  LC_1 Logic Functioning bit
 (41 2)  (317 66)  (317 66)  LC_1 Logic Functioning bit
 (42 2)  (318 66)  (318 66)  LC_1 Logic Functioning bit
 (44 2)  (320 66)  (320 66)  LC_1 Logic Functioning bit
 (32 3)  (308 67)  (308 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (310 67)  (310 67)  routing T_6_4.lc_trk_g1_6 <X> T_6_4.input_2_1
 (35 3)  (311 67)  (311 67)  routing T_6_4.lc_trk_g1_6 <X> T_6_4.input_2_1
 (36 3)  (312 67)  (312 67)  LC_1 Logic Functioning bit
 (39 3)  (315 67)  (315 67)  LC_1 Logic Functioning bit
 (41 3)  (317 67)  (317 67)  LC_1 Logic Functioning bit
 (42 3)  (318 67)  (318 67)  LC_1 Logic Functioning bit
 (15 4)  (291 68)  (291 68)  routing T_6_4.bot_op_1 <X> T_6_4.lc_trk_g1_1
 (17 4)  (293 68)  (293 68)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (303 68)  (303 68)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 68)  (305 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 68)  (306 68)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 68)  (308 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (312 68)  (312 68)  LC_2 Logic Functioning bit
 (39 4)  (315 68)  (315 68)  LC_2 Logic Functioning bit
 (41 4)  (317 68)  (317 68)  LC_2 Logic Functioning bit
 (42 4)  (318 68)  (318 68)  LC_2 Logic Functioning bit
 (44 4)  (320 68)  (320 68)  LC_2 Logic Functioning bit
 (22 5)  (298 69)  (298 69)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (300 69)  (300 69)  routing T_6_4.bot_op_2 <X> T_6_4.lc_trk_g1_2
 (32 5)  (308 69)  (308 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (310 69)  (310 69)  routing T_6_4.lc_trk_g1_1 <X> T_6_4.input_2_2
 (36 5)  (312 69)  (312 69)  LC_2 Logic Functioning bit
 (39 5)  (315 69)  (315 69)  LC_2 Logic Functioning bit
 (41 5)  (317 69)  (317 69)  LC_2 Logic Functioning bit
 (42 5)  (318 69)  (318 69)  LC_2 Logic Functioning bit
 (15 6)  (291 70)  (291 70)  routing T_6_4.bot_op_5 <X> T_6_4.lc_trk_g1_5
 (17 6)  (293 70)  (293 70)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (302 70)  (302 70)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 70)  (303 70)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 70)  (305 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 70)  (306 70)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 70)  (308 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (312 70)  (312 70)  LC_3 Logic Functioning bit
 (37 6)  (313 70)  (313 70)  LC_3 Logic Functioning bit
 (40 6)  (316 70)  (316 70)  LC_3 Logic Functioning bit
 (41 6)  (317 70)  (317 70)  LC_3 Logic Functioning bit
 (44 6)  (320 70)  (320 70)  LC_3 Logic Functioning bit
 (2 7)  (278 71)  (278 71)  Column buffer control bit: LH_colbuf_cntl_3

 (15 7)  (291 71)  (291 71)  routing T_6_4.bot_op_4 <X> T_6_4.lc_trk_g1_4
 (17 7)  (293 71)  (293 71)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (298 71)  (298 71)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (300 71)  (300 71)  routing T_6_4.bot_op_6 <X> T_6_4.lc_trk_g1_6
 (27 7)  (303 71)  (303 71)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 71)  (304 71)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 71)  (305 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 71)  (308 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (310 71)  (310 71)  routing T_6_4.lc_trk_g1_2 <X> T_6_4.input_2_3
 (35 7)  (311 71)  (311 71)  routing T_6_4.lc_trk_g1_2 <X> T_6_4.input_2_3
 (38 7)  (314 71)  (314 71)  LC_3 Logic Functioning bit
 (39 7)  (315 71)  (315 71)  LC_3 Logic Functioning bit
 (42 7)  (318 71)  (318 71)  LC_3 Logic Functioning bit
 (43 7)  (319 71)  (319 71)  LC_3 Logic Functioning bit
 (29 8)  (305 72)  (305 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 72)  (308 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (313 72)  (313 72)  LC_4 Logic Functioning bit
 (39 8)  (315 72)  (315 72)  LC_4 Logic Functioning bit
 (41 8)  (317 72)  (317 72)  LC_4 Logic Functioning bit
 (43 8)  (319 72)  (319 72)  LC_4 Logic Functioning bit
 (30 9)  (306 73)  (306 73)  routing T_6_4.lc_trk_g0_3 <X> T_6_4.wire_logic_cluster/lc_4/in_1
 (37 9)  (313 73)  (313 73)  LC_4 Logic Functioning bit
 (39 9)  (315 73)  (315 73)  LC_4 Logic Functioning bit
 (41 9)  (317 73)  (317 73)  LC_4 Logic Functioning bit
 (43 9)  (319 73)  (319 73)  LC_4 Logic Functioning bit
 (22 10)  (298 74)  (298 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (299 74)  (299 74)  routing T_6_4.sp4_h_r_31 <X> T_6_4.lc_trk_g2_7
 (24 10)  (300 74)  (300 74)  routing T_6_4.sp4_h_r_31 <X> T_6_4.lc_trk_g2_7
 (38 10)  (314 74)  (314 74)  LC_5 Logic Functioning bit
 (39 10)  (315 74)  (315 74)  LC_5 Logic Functioning bit
 (40 10)  (316 74)  (316 74)  LC_5 Logic Functioning bit
 (41 10)  (317 74)  (317 74)  LC_5 Logic Functioning bit
 (50 10)  (326 74)  (326 74)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (297 75)  (297 75)  routing T_6_4.sp4_h_r_31 <X> T_6_4.lc_trk_g2_7
 (38 11)  (314 75)  (314 75)  LC_5 Logic Functioning bit
 (39 11)  (315 75)  (315 75)  LC_5 Logic Functioning bit
 (40 11)  (316 75)  (316 75)  LC_5 Logic Functioning bit
 (41 11)  (317 75)  (317 75)  LC_5 Logic Functioning bit
 (14 14)  (290 78)  (290 78)  routing T_6_4.wire_logic_cluster/lc_4/out <X> T_6_4.lc_trk_g3_4
 (17 15)  (293 79)  (293 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 70)  (648 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (3 2)  (14 50)  (14 50)  PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_5

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



LogicTile_1_3

 (15 0)  (33 48)  (33 48)  routing T_1_3.top_op_1 <X> T_1_3.lc_trk_g0_1
 (17 0)  (35 48)  (35 48)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (40 48)  (40 48)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 48)  (42 48)  routing T_1_3.top_op_3 <X> T_1_3.lc_trk_g0_3
 (44 0)  (62 48)  (62 48)  LC_0 Logic Functioning bit
 (18 1)  (36 49)  (36 49)  routing T_1_3.top_op_1 <X> T_1_3.lc_trk_g0_1
 (21 1)  (39 49)  (39 49)  routing T_1_3.top_op_3 <X> T_1_3.lc_trk_g0_3
 (32 1)  (50 49)  (50 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (51 49)  (51 49)  routing T_1_3.lc_trk_g3_3 <X> T_1_3.input_2_0
 (34 1)  (52 49)  (52 49)  routing T_1_3.lc_trk_g3_3 <X> T_1_3.input_2_0
 (35 1)  (53 49)  (53 49)  routing T_1_3.lc_trk_g3_3 <X> T_1_3.input_2_0
 (50 1)  (68 49)  (68 49)  Carry_In_Mux bit 

 (22 2)  (40 50)  (40 50)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (42 50)  (42 50)  routing T_1_3.top_op_7 <X> T_1_3.lc_trk_g0_7
 (27 2)  (45 50)  (45 50)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 50)  (47 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 50)  (48 50)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 50)  (50 50)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (53 50)  (53 50)  routing T_1_3.lc_trk_g0_7 <X> T_1_3.input_2_1
 (36 2)  (54 50)  (54 50)  LC_1 Logic Functioning bit
 (39 2)  (57 50)  (57 50)  LC_1 Logic Functioning bit
 (41 2)  (59 50)  (59 50)  LC_1 Logic Functioning bit
 (42 2)  (60 50)  (60 50)  LC_1 Logic Functioning bit
 (44 2)  (62 50)  (62 50)  LC_1 Logic Functioning bit
 (14 3)  (32 51)  (32 51)  routing T_1_3.top_op_4 <X> T_1_3.lc_trk_g0_4
 (15 3)  (33 51)  (33 51)  routing T_1_3.top_op_4 <X> T_1_3.lc_trk_g0_4
 (17 3)  (35 51)  (35 51)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (39 51)  (39 51)  routing T_1_3.top_op_7 <X> T_1_3.lc_trk_g0_7
 (22 3)  (40 51)  (40 51)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 51)  (42 51)  routing T_1_3.top_op_6 <X> T_1_3.lc_trk_g0_6
 (25 3)  (43 51)  (43 51)  routing T_1_3.top_op_6 <X> T_1_3.lc_trk_g0_6
 (32 3)  (50 51)  (50 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (53 51)  (53 51)  routing T_1_3.lc_trk_g0_7 <X> T_1_3.input_2_1
 (36 3)  (54 51)  (54 51)  LC_1 Logic Functioning bit
 (39 3)  (57 51)  (57 51)  LC_1 Logic Functioning bit
 (41 3)  (59 51)  (59 51)  LC_1 Logic Functioning bit
 (42 3)  (60 51)  (60 51)  LC_1 Logic Functioning bit
 (29 4)  (47 52)  (47 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 52)  (50 52)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (53 52)  (53 52)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.input_2_2
 (36 4)  (54 52)  (54 52)  LC_2 Logic Functioning bit
 (39 4)  (57 52)  (57 52)  LC_2 Logic Functioning bit
 (41 4)  (59 52)  (59 52)  LC_2 Logic Functioning bit
 (42 4)  (60 52)  (60 52)  LC_2 Logic Functioning bit
 (44 4)  (62 52)  (62 52)  LC_2 Logic Functioning bit
 (22 5)  (40 53)  (40 53)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 53)  (42 53)  routing T_1_3.top_op_2 <X> T_1_3.lc_trk_g1_2
 (25 5)  (43 53)  (43 53)  routing T_1_3.top_op_2 <X> T_1_3.lc_trk_g1_2
 (32 5)  (50 53)  (50 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (52 53)  (52 53)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.input_2_2
 (36 5)  (54 53)  (54 53)  LC_2 Logic Functioning bit
 (39 5)  (57 53)  (57 53)  LC_2 Logic Functioning bit
 (41 5)  (59 53)  (59 53)  LC_2 Logic Functioning bit
 (42 5)  (60 53)  (60 53)  LC_2 Logic Functioning bit
 (15 6)  (33 54)  (33 54)  routing T_1_3.top_op_5 <X> T_1_3.lc_trk_g1_5
 (17 6)  (35 54)  (35 54)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (45 54)  (45 54)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 54)  (47 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 54)  (48 54)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 54)  (50 54)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 54)  (54 54)  LC_3 Logic Functioning bit
 (39 6)  (57 54)  (57 54)  LC_3 Logic Functioning bit
 (41 6)  (59 54)  (59 54)  LC_3 Logic Functioning bit
 (42 6)  (60 54)  (60 54)  LC_3 Logic Functioning bit
 (44 6)  (62 54)  (62 54)  LC_3 Logic Functioning bit
 (18 7)  (36 55)  (36 55)  routing T_1_3.top_op_5 <X> T_1_3.lc_trk_g1_5
 (32 7)  (50 55)  (50 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (52 55)  (52 55)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.input_2_3
 (35 7)  (53 55)  (53 55)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.input_2_3
 (36 7)  (54 55)  (54 55)  LC_3 Logic Functioning bit
 (39 7)  (57 55)  (57 55)  LC_3 Logic Functioning bit
 (41 7)  (59 55)  (59 55)  LC_3 Logic Functioning bit
 (42 7)  (60 55)  (60 55)  LC_3 Logic Functioning bit
 (26 8)  (44 56)  (44 56)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 56)  (47 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 56)  (50 56)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (53 56)  (53 56)  routing T_1_3.lc_trk_g0_6 <X> T_1_3.input_2_4
 (36 8)  (54 56)  (54 56)  LC_4 Logic Functioning bit
 (37 8)  (55 56)  (55 56)  LC_4 Logic Functioning bit
 (40 8)  (58 56)  (58 56)  LC_4 Logic Functioning bit
 (41 8)  (59 56)  (59 56)  LC_4 Logic Functioning bit
 (44 8)  (62 56)  (62 56)  LC_4 Logic Functioning bit
 (27 9)  (45 57)  (45 57)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 57)  (46 57)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 57)  (47 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 57)  (48 57)  routing T_1_3.lc_trk_g0_3 <X> T_1_3.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 57)  (50 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (53 57)  (53 57)  routing T_1_3.lc_trk_g0_6 <X> T_1_3.input_2_4
 (38 9)  (56 57)  (56 57)  LC_4 Logic Functioning bit
 (39 9)  (57 57)  (57 57)  LC_4 Logic Functioning bit
 (42 9)  (60 57)  (60 57)  LC_4 Logic Functioning bit
 (43 9)  (61 57)  (61 57)  LC_4 Logic Functioning bit
 (29 10)  (47 58)  (47 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 58)  (48 58)  routing T_1_3.lc_trk_g0_4 <X> T_1_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 58)  (50 58)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (55 58)  (55 58)  LC_5 Logic Functioning bit
 (39 10)  (57 58)  (57 58)  LC_5 Logic Functioning bit
 (41 10)  (59 58)  (59 58)  LC_5 Logic Functioning bit
 (43 10)  (61 58)  (61 58)  LC_5 Logic Functioning bit
 (37 11)  (55 59)  (55 59)  LC_5 Logic Functioning bit
 (39 11)  (57 59)  (57 59)  LC_5 Logic Functioning bit
 (41 11)  (59 59)  (59 59)  LC_5 Logic Functioning bit
 (43 11)  (61 59)  (61 59)  LC_5 Logic Functioning bit
 (22 12)  (40 60)  (40 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (38 12)  (56 60)  (56 60)  LC_6 Logic Functioning bit
 (39 12)  (57 60)  (57 60)  LC_6 Logic Functioning bit
 (40 12)  (58 60)  (58 60)  LC_6 Logic Functioning bit
 (41 12)  (59 60)  (59 60)  LC_6 Logic Functioning bit
 (50 12)  (68 60)  (68 60)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (39 61)  (39 61)  routing T_1_3.sp4_r_v_b_43 <X> T_1_3.lc_trk_g3_3
 (38 13)  (56 61)  (56 61)  LC_6 Logic Functioning bit
 (39 13)  (57 61)  (57 61)  LC_6 Logic Functioning bit
 (40 13)  (58 61)  (58 61)  LC_6 Logic Functioning bit
 (41 13)  (59 61)  (59 61)  LC_6 Logic Functioning bit
 (17 14)  (35 62)  (35 62)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 62)  (36 62)  routing T_1_3.wire_logic_cluster/lc_5/out <X> T_1_3.lc_trk_g3_5


LogicTile_2_3

 (15 0)  (87 48)  (87 48)  routing T_2_3.bot_op_1 <X> T_2_3.lc_trk_g0_1
 (17 0)  (89 48)  (89 48)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (94 48)  (94 48)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 48)  (96 48)  routing T_2_3.bot_op_3 <X> T_2_3.lc_trk_g0_3
 (22 1)  (94 49)  (94 49)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 49)  (96 49)  routing T_2_3.bot_op_2 <X> T_2_3.lc_trk_g0_2
 (0 2)  (72 50)  (72 50)  routing T_2_3.glb_netwk_3 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (2 2)  (74 50)  (74 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 51)  (72 51)  routing T_2_3.glb_netwk_3 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (22 3)  (94 51)  (94 51)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (95 51)  (95 51)  routing T_2_3.sp12_h_r_14 <X> T_2_3.lc_trk_g0_6
 (25 4)  (97 52)  (97 52)  routing T_2_3.sp12_h_r_2 <X> T_2_3.lc_trk_g1_2
 (22 5)  (94 53)  (94 53)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (96 53)  (96 53)  routing T_2_3.sp12_h_r_2 <X> T_2_3.lc_trk_g1_2
 (25 5)  (97 53)  (97 53)  routing T_2_3.sp12_h_r_2 <X> T_2_3.lc_trk_g1_2
 (15 6)  (87 54)  (87 54)  routing T_2_3.bot_op_5 <X> T_2_3.lc_trk_g1_5
 (17 6)  (89 54)  (89 54)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (101 54)  (101 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 54)  (103 54)  routing T_2_3.lc_trk_g1_5 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 54)  (104 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 54)  (106 54)  routing T_2_3.lc_trk_g1_5 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 54)  (108 54)  LC_3 Logic Functioning bit
 (38 6)  (110 54)  (110 54)  LC_3 Logic Functioning bit
 (39 6)  (111 54)  (111 54)  LC_3 Logic Functioning bit
 (40 6)  (112 54)  (112 54)  LC_3 Logic Functioning bit
 (41 6)  (113 54)  (113 54)  LC_3 Logic Functioning bit
 (42 6)  (114 54)  (114 54)  LC_3 Logic Functioning bit
 (43 6)  (115 54)  (115 54)  LC_3 Logic Functioning bit
 (22 7)  (94 55)  (94 55)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 55)  (96 55)  routing T_2_3.bot_op_6 <X> T_2_3.lc_trk_g1_6
 (29 7)  (101 55)  (101 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 55)  (102 55)  routing T_2_3.lc_trk_g0_2 <X> T_2_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 55)  (104 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (105 55)  (105 55)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.input_2_3
 (34 7)  (106 55)  (106 55)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.input_2_3
 (36 7)  (108 55)  (108 55)  LC_3 Logic Functioning bit
 (37 7)  (109 55)  (109 55)  LC_3 Logic Functioning bit
 (38 7)  (110 55)  (110 55)  LC_3 Logic Functioning bit
 (39 7)  (111 55)  (111 55)  LC_3 Logic Functioning bit
 (40 7)  (112 55)  (112 55)  LC_3 Logic Functioning bit
 (41 7)  (113 55)  (113 55)  LC_3 Logic Functioning bit
 (42 7)  (114 55)  (114 55)  LC_3 Logic Functioning bit
 (43 7)  (115 55)  (115 55)  LC_3 Logic Functioning bit
 (26 8)  (98 56)  (98 56)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 56)  (101 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 56)  (103 56)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 56)  (104 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 56)  (106 56)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (42 8)  (114 56)  (114 56)  LC_4 Logic Functioning bit
 (50 8)  (122 56)  (122 56)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (98 57)  (98 57)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 57)  (99 57)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 57)  (100 57)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 57)  (101 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 57)  (102 57)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 57)  (103 57)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (41 9)  (113 57)  (113 57)  LC_4 Logic Functioning bit
 (42 9)  (114 57)  (114 57)  LC_4 Logic Functioning bit
 (27 10)  (99 58)  (99 58)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 58)  (100 58)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 58)  (101 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 58)  (103 58)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 58)  (104 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 58)  (108 58)  LC_5 Logic Functioning bit
 (43 10)  (115 58)  (115 58)  LC_5 Logic Functioning bit
 (45 10)  (117 58)  (117 58)  LC_5 Logic Functioning bit
 (50 10)  (122 58)  (122 58)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (123 58)  (123 58)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (98 59)  (98 59)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 59)  (99 59)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 59)  (101 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 59)  (102 59)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 59)  (103 59)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 59)  (108 59)  LC_5 Logic Functioning bit
 (41 11)  (113 59)  (113 59)  LC_5 Logic Functioning bit
 (22 12)  (94 60)  (94 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (95 60)  (95 60)  routing T_2_3.sp4_h_r_27 <X> T_2_3.lc_trk_g3_3
 (24 12)  (96 60)  (96 60)  routing T_2_3.sp4_h_r_27 <X> T_2_3.lc_trk_g3_3
 (15 13)  (87 61)  (87 61)  routing T_2_3.sp4_v_t_29 <X> T_2_3.lc_trk_g3_0
 (16 13)  (88 61)  (88 61)  routing T_2_3.sp4_v_t_29 <X> T_2_3.lc_trk_g3_0
 (17 13)  (89 61)  (89 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (93 61)  (93 61)  routing T_2_3.sp4_h_r_27 <X> T_2_3.lc_trk_g3_3
 (22 14)  (94 62)  (94 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (95 62)  (95 62)  routing T_2_3.sp4_h_r_31 <X> T_2_3.lc_trk_g3_7
 (24 14)  (96 62)  (96 62)  routing T_2_3.sp4_h_r_31 <X> T_2_3.lc_trk_g3_7
 (21 15)  (93 63)  (93 63)  routing T_2_3.sp4_h_r_31 <X> T_2_3.lc_trk_g3_7


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_3

 (28 0)  (196 48)  (196 48)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 48)  (197 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 48)  (198 48)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (44 0)  (212 48)  (212 48)  LC_0 Logic Functioning bit
 (30 1)  (198 49)  (198 49)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (50 1)  (218 49)  (218 49)  Carry_In_Mux bit 

 (14 2)  (182 50)  (182 50)  routing T_4_3.wire_logic_cluster/lc_4/out <X> T_4_3.lc_trk_g0_4
 (27 2)  (195 50)  (195 50)  routing T_4_3.lc_trk_g1_3 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 50)  (197 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 50)  (200 50)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (203 50)  (203 50)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.input_2_1
 (36 2)  (204 50)  (204 50)  LC_1 Logic Functioning bit
 (39 2)  (207 50)  (207 50)  LC_1 Logic Functioning bit
 (41 2)  (209 50)  (209 50)  LC_1 Logic Functioning bit
 (42 2)  (210 50)  (210 50)  LC_1 Logic Functioning bit
 (44 2)  (212 50)  (212 50)  LC_1 Logic Functioning bit
 (17 3)  (185 51)  (185 51)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (198 51)  (198 51)  routing T_4_3.lc_trk_g1_3 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (32 3)  (200 51)  (200 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (202 51)  (202 51)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.input_2_1
 (35 3)  (203 51)  (203 51)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.input_2_1
 (36 3)  (204 51)  (204 51)  LC_1 Logic Functioning bit
 (39 3)  (207 51)  (207 51)  LC_1 Logic Functioning bit
 (41 3)  (209 51)  (209 51)  LC_1 Logic Functioning bit
 (42 3)  (210 51)  (210 51)  LC_1 Logic Functioning bit
 (14 4)  (182 52)  (182 52)  routing T_4_3.sp4_v_b_0 <X> T_4_3.lc_trk_g1_0
 (21 4)  (189 52)  (189 52)  routing T_4_3.wire_logic_cluster/lc_3/out <X> T_4_3.lc_trk_g1_3
 (22 4)  (190 52)  (190 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (196 52)  (196 52)  routing T_4_3.lc_trk_g2_1 <X> T_4_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 52)  (197 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 52)  (200 52)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (203 52)  (203 52)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.input_2_2
 (36 4)  (204 52)  (204 52)  LC_2 Logic Functioning bit
 (39 4)  (207 52)  (207 52)  LC_2 Logic Functioning bit
 (41 4)  (209 52)  (209 52)  LC_2 Logic Functioning bit
 (42 4)  (210 52)  (210 52)  LC_2 Logic Functioning bit
 (44 4)  (212 52)  (212 52)  LC_2 Logic Functioning bit
 (16 5)  (184 53)  (184 53)  routing T_4_3.sp4_v_b_0 <X> T_4_3.lc_trk_g1_0
 (17 5)  (185 53)  (185 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (32 5)  (200 53)  (200 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (201 53)  (201 53)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.input_2_2
 (36 5)  (204 53)  (204 53)  LC_2 Logic Functioning bit
 (39 5)  (207 53)  (207 53)  LC_2 Logic Functioning bit
 (41 5)  (209 53)  (209 53)  LC_2 Logic Functioning bit
 (42 5)  (210 53)  (210 53)  LC_2 Logic Functioning bit
 (5 6)  (173 54)  (173 54)  routing T_4_3.sp4_v_b_3 <X> T_4_3.sp4_h_l_38
 (14 6)  (182 54)  (182 54)  routing T_4_3.sp4_v_t_1 <X> T_4_3.lc_trk_g1_4
 (25 6)  (193 54)  (193 54)  routing T_4_3.wire_logic_cluster/lc_6/out <X> T_4_3.lc_trk_g1_6
 (27 6)  (195 54)  (195 54)  routing T_4_3.lc_trk_g1_3 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 54)  (197 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 54)  (199 54)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 54)  (200 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 54)  (201 54)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (40 6)  (208 54)  (208 54)  LC_3 Logic Functioning bit
 (41 6)  (209 54)  (209 54)  LC_3 Logic Functioning bit
 (42 6)  (210 54)  (210 54)  LC_3 Logic Functioning bit
 (43 6)  (211 54)  (211 54)  LC_3 Logic Functioning bit
 (44 6)  (212 54)  (212 54)  LC_3 Logic Functioning bit
 (14 7)  (182 55)  (182 55)  routing T_4_3.sp4_v_t_1 <X> T_4_3.lc_trk_g1_4
 (16 7)  (184 55)  (184 55)  routing T_4_3.sp4_v_t_1 <X> T_4_3.lc_trk_g1_4
 (17 7)  (185 55)  (185 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (190 55)  (190 55)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (198 55)  (198 55)  routing T_4_3.lc_trk_g1_3 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (200 55)  (200 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (201 55)  (201 55)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.input_2_3
 (34 7)  (202 55)  (202 55)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.input_2_3
 (35 7)  (203 55)  (203 55)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.input_2_3
 (40 7)  (208 55)  (208 55)  LC_3 Logic Functioning bit
 (41 7)  (209 55)  (209 55)  LC_3 Logic Functioning bit
 (42 7)  (210 55)  (210 55)  LC_3 Logic Functioning bit
 (43 7)  (211 55)  (211 55)  LC_3 Logic Functioning bit
 (5 8)  (173 56)  (173 56)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_h_r_6
 (15 8)  (183 56)  (183 56)  routing T_4_3.tnr_op_1 <X> T_4_3.lc_trk_g2_1
 (17 8)  (185 56)  (185 56)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (190 56)  (190 56)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (192 56)  (192 56)  routing T_4_3.tnr_op_3 <X> T_4_3.lc_trk_g2_3
 (25 8)  (193 56)  (193 56)  routing T_4_3.wire_logic_cluster/lc_2/out <X> T_4_3.lc_trk_g2_2
 (28 8)  (196 56)  (196 56)  routing T_4_3.lc_trk_g2_3 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 56)  (197 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 56)  (200 56)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (205 56)  (205 56)  LC_4 Logic Functioning bit
 (39 8)  (207 56)  (207 56)  LC_4 Logic Functioning bit
 (41 8)  (209 56)  (209 56)  LC_4 Logic Functioning bit
 (43 8)  (211 56)  (211 56)  LC_4 Logic Functioning bit
 (4 9)  (172 57)  (172 57)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_h_r_6
 (6 9)  (174 57)  (174 57)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_h_r_6
 (22 9)  (190 57)  (190 57)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (198 57)  (198 57)  routing T_4_3.lc_trk_g2_3 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (37 9)  (205 57)  (205 57)  LC_4 Logic Functioning bit
 (39 9)  (207 57)  (207 57)  LC_4 Logic Functioning bit
 (41 9)  (209 57)  (209 57)  LC_4 Logic Functioning bit
 (43 9)  (211 57)  (211 57)  LC_4 Logic Functioning bit
 (8 10)  (176 58)  (176 58)  routing T_4_3.sp4_v_t_42 <X> T_4_3.sp4_h_l_42
 (9 10)  (177 58)  (177 58)  routing T_4_3.sp4_v_t_42 <X> T_4_3.sp4_h_l_42
 (22 10)  (190 58)  (190 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (194 58)  (194 58)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_5/in_0
 (27 10)  (195 58)  (195 58)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 58)  (196 58)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 58)  (197 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 58)  (200 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 58)  (201 58)  routing T_4_3.lc_trk_g2_2 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (38 10)  (206 58)  (206 58)  LC_5 Logic Functioning bit
 (39 10)  (207 58)  (207 58)  LC_5 Logic Functioning bit
 (42 10)  (210 58)  (210 58)  LC_5 Logic Functioning bit
 (43 10)  (211 58)  (211 58)  LC_5 Logic Functioning bit
 (48 10)  (216 58)  (216 58)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (218 58)  (218 58)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (183 59)  (183 59)  routing T_4_3.tnr_op_4 <X> T_4_3.lc_trk_g2_4
 (17 11)  (185 59)  (185 59)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (194 59)  (194 59)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 59)  (196 59)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 59)  (197 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (199 59)  (199 59)  routing T_4_3.lc_trk_g2_2 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (36 11)  (204 59)  (204 59)  LC_5 Logic Functioning bit
 (38 11)  (206 59)  (206 59)  LC_5 Logic Functioning bit
 (39 11)  (207 59)  (207 59)  LC_5 Logic Functioning bit
 (42 11)  (210 59)  (210 59)  LC_5 Logic Functioning bit
 (8 12)  (176 60)  (176 60)  routing T_4_3.sp4_v_b_4 <X> T_4_3.sp4_h_r_10
 (9 12)  (177 60)  (177 60)  routing T_4_3.sp4_v_b_4 <X> T_4_3.sp4_h_r_10
 (10 12)  (178 60)  (178 60)  routing T_4_3.sp4_v_b_4 <X> T_4_3.sp4_h_r_10
 (17 12)  (185 60)  (185 60)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 60)  (186 60)  routing T_4_3.wire_logic_cluster/lc_1/out <X> T_4_3.lc_trk_g3_1
 (32 12)  (200 60)  (200 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 60)  (202 60)  routing T_4_3.lc_trk_g1_0 <X> T_4_3.wire_logic_cluster/lc_6/in_3
 (40 12)  (208 60)  (208 60)  LC_6 Logic Functioning bit
 (41 12)  (209 60)  (209 60)  LC_6 Logic Functioning bit
 (42 12)  (210 60)  (210 60)  LC_6 Logic Functioning bit
 (43 12)  (211 60)  (211 60)  LC_6 Logic Functioning bit
 (22 13)  (190 61)  (190 61)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (192 61)  (192 61)  routing T_4_3.tnr_op_2 <X> T_4_3.lc_trk_g3_2
 (40 13)  (208 61)  (208 61)  LC_6 Logic Functioning bit
 (41 13)  (209 61)  (209 61)  LC_6 Logic Functioning bit
 (42 13)  (210 61)  (210 61)  LC_6 Logic Functioning bit
 (43 13)  (211 61)  (211 61)  LC_6 Logic Functioning bit
 (26 14)  (194 62)  (194 62)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 62)  (195 62)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 62)  (196 62)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 62)  (197 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 62)  (199 62)  routing T_4_3.lc_trk_g0_4 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 62)  (200 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (203 62)  (203 62)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.input_2_7
 (36 14)  (204 62)  (204 62)  LC_7 Logic Functioning bit
 (41 14)  (209 62)  (209 62)  LC_7 Logic Functioning bit
 (43 14)  (211 62)  (211 62)  LC_7 Logic Functioning bit
 (47 14)  (215 62)  (215 62)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (195 63)  (195 63)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 63)  (197 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (200 63)  (200 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (201 63)  (201 63)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.input_2_7
 (35 15)  (203 63)  (203 63)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.input_2_7
 (36 15)  (204 63)  (204 63)  LC_7 Logic Functioning bit
 (39 15)  (207 63)  (207 63)  LC_7 Logic Functioning bit
 (41 15)  (209 63)  (209 63)  LC_7 Logic Functioning bit


LogicTile_5_3

 (15 0)  (237 48)  (237 48)  routing T_5_3.bot_op_1 <X> T_5_3.lc_trk_g0_1
 (17 0)  (239 48)  (239 48)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (31 0)  (253 48)  (253 48)  routing T_5_3.lc_trk_g0_5 <X> T_5_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 48)  (254 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (257 48)  (257 48)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.input_2_0
 (40 0)  (262 48)  (262 48)  LC_0 Logic Functioning bit
 (41 0)  (263 48)  (263 48)  LC_0 Logic Functioning bit
 (44 0)  (266 48)  (266 48)  LC_0 Logic Functioning bit
 (32 1)  (254 49)  (254 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (256 49)  (256 49)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.input_2_0
 (35 1)  (257 49)  (257 49)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.input_2_0
 (40 1)  (262 49)  (262 49)  LC_0 Logic Functioning bit
 (41 1)  (263 49)  (263 49)  LC_0 Logic Functioning bit
 (50 1)  (272 49)  (272 49)  Carry_In_Mux bit 

 (13 2)  (235 50)  (235 50)  routing T_5_3.sp4_v_b_2 <X> T_5_3.sp4_v_t_39
 (16 2)  (238 50)  (238 50)  routing T_5_3.sp4_v_b_5 <X> T_5_3.lc_trk_g0_5
 (17 2)  (239 50)  (239 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (240 50)  (240 50)  routing T_5_3.sp4_v_b_5 <X> T_5_3.lc_trk_g0_5
 (22 2)  (244 50)  (244 50)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (245 50)  (245 50)  routing T_5_3.sp4_v_b_23 <X> T_5_3.lc_trk_g0_7
 (24 2)  (246 50)  (246 50)  routing T_5_3.sp4_v_b_23 <X> T_5_3.lc_trk_g0_7
 (25 2)  (247 50)  (247 50)  routing T_5_3.wire_logic_cluster/lc_6/out <X> T_5_3.lc_trk_g0_6
 (27 2)  (249 50)  (249 50)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 50)  (251 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 50)  (252 50)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 50)  (254 50)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (258 50)  (258 50)  LC_1 Logic Functioning bit
 (37 2)  (259 50)  (259 50)  LC_1 Logic Functioning bit
 (38 2)  (260 50)  (260 50)  LC_1 Logic Functioning bit
 (39 2)  (261 50)  (261 50)  LC_1 Logic Functioning bit
 (44 2)  (266 50)  (266 50)  LC_1 Logic Functioning bit
 (22 3)  (244 51)  (244 51)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (40 3)  (262 51)  (262 51)  LC_1 Logic Functioning bit
 (41 3)  (263 51)  (263 51)  LC_1 Logic Functioning bit
 (42 3)  (264 51)  (264 51)  LC_1 Logic Functioning bit
 (43 3)  (265 51)  (265 51)  LC_1 Logic Functioning bit
 (27 4)  (249 52)  (249 52)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 52)  (251 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 52)  (254 52)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (258 52)  (258 52)  LC_2 Logic Functioning bit
 (39 4)  (261 52)  (261 52)  LC_2 Logic Functioning bit
 (41 4)  (263 52)  (263 52)  LC_2 Logic Functioning bit
 (42 4)  (264 52)  (264 52)  LC_2 Logic Functioning bit
 (44 4)  (266 52)  (266 52)  LC_2 Logic Functioning bit
 (22 5)  (244 53)  (244 53)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (246 53)  (246 53)  routing T_5_3.bot_op_2 <X> T_5_3.lc_trk_g1_2
 (30 5)  (252 53)  (252 53)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 53)  (254 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (255 53)  (255 53)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.input_2_2
 (34 5)  (256 53)  (256 53)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.input_2_2
 (36 5)  (258 53)  (258 53)  LC_2 Logic Functioning bit
 (39 5)  (261 53)  (261 53)  LC_2 Logic Functioning bit
 (41 5)  (263 53)  (263 53)  LC_2 Logic Functioning bit
 (42 5)  (264 53)  (264 53)  LC_2 Logic Functioning bit
 (15 6)  (237 54)  (237 54)  routing T_5_3.bot_op_5 <X> T_5_3.lc_trk_g1_5
 (17 6)  (239 54)  (239 54)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (243 54)  (243 54)  routing T_5_3.sp4_v_b_7 <X> T_5_3.lc_trk_g1_7
 (22 6)  (244 54)  (244 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (245 54)  (245 54)  routing T_5_3.sp4_v_b_7 <X> T_5_3.lc_trk_g1_7
 (26 6)  (248 54)  (248 54)  routing T_5_3.lc_trk_g3_4 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (29 6)  (251 54)  (251 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 54)  (252 54)  routing T_5_3.lc_trk_g0_6 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 54)  (254 54)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (257 54)  (257 54)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.input_2_3
 (36 6)  (258 54)  (258 54)  LC_3 Logic Functioning bit
 (37 6)  (259 54)  (259 54)  LC_3 Logic Functioning bit
 (40 6)  (262 54)  (262 54)  LC_3 Logic Functioning bit
 (41 6)  (263 54)  (263 54)  LC_3 Logic Functioning bit
 (44 6)  (266 54)  (266 54)  LC_3 Logic Functioning bit
 (27 7)  (249 55)  (249 55)  routing T_5_3.lc_trk_g3_4 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 55)  (250 55)  routing T_5_3.lc_trk_g3_4 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 55)  (251 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 55)  (252 55)  routing T_5_3.lc_trk_g0_6 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 55)  (254 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (257 55)  (257 55)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.input_2_3
 (38 7)  (260 55)  (260 55)  LC_3 Logic Functioning bit
 (39 7)  (261 55)  (261 55)  LC_3 Logic Functioning bit
 (42 7)  (264 55)  (264 55)  LC_3 Logic Functioning bit
 (43 7)  (265 55)  (265 55)  LC_3 Logic Functioning bit
 (32 8)  (254 56)  (254 56)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (40 8)  (262 56)  (262 56)  LC_4 Logic Functioning bit
 (41 8)  (263 56)  (263 56)  LC_4 Logic Functioning bit
 (42 8)  (264 56)  (264 56)  LC_4 Logic Functioning bit
 (43 8)  (265 56)  (265 56)  LC_4 Logic Functioning bit
 (40 9)  (262 57)  (262 57)  LC_4 Logic Functioning bit
 (41 9)  (263 57)  (263 57)  LC_4 Logic Functioning bit
 (42 9)  (264 57)  (264 57)  LC_4 Logic Functioning bit
 (43 9)  (265 57)  (265 57)  LC_4 Logic Functioning bit
 (38 10)  (260 58)  (260 58)  LC_5 Logic Functioning bit
 (39 10)  (261 58)  (261 58)  LC_5 Logic Functioning bit
 (40 10)  (262 58)  (262 58)  LC_5 Logic Functioning bit
 (41 10)  (263 58)  (263 58)  LC_5 Logic Functioning bit
 (50 10)  (272 58)  (272 58)  Cascade bit: LH_LC05_inmux02_5

 (38 11)  (260 59)  (260 59)  LC_5 Logic Functioning bit
 (39 11)  (261 59)  (261 59)  LC_5 Logic Functioning bit
 (40 11)  (262 59)  (262 59)  LC_5 Logic Functioning bit
 (41 11)  (263 59)  (263 59)  LC_5 Logic Functioning bit
 (15 12)  (237 60)  (237 60)  routing T_5_3.sp4_v_t_28 <X> T_5_3.lc_trk_g3_1
 (16 12)  (238 60)  (238 60)  routing T_5_3.sp4_v_t_28 <X> T_5_3.lc_trk_g3_1
 (17 12)  (239 60)  (239 60)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (29 12)  (251 60)  (251 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 60)  (253 60)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 60)  (254 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (259 60)  (259 60)  LC_6 Logic Functioning bit
 (39 12)  (261 60)  (261 60)  LC_6 Logic Functioning bit
 (41 12)  (263 60)  (263 60)  LC_6 Logic Functioning bit
 (43 12)  (265 60)  (265 60)  LC_6 Logic Functioning bit
 (31 13)  (253 61)  (253 61)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (37 13)  (259 61)  (259 61)  LC_6 Logic Functioning bit
 (39 13)  (261 61)  (261 61)  LC_6 Logic Functioning bit
 (41 13)  (263 61)  (263 61)  LC_6 Logic Functioning bit
 (43 13)  (265 61)  (265 61)  LC_6 Logic Functioning bit
 (14 14)  (236 62)  (236 62)  routing T_5_3.wire_logic_cluster/lc_4/out <X> T_5_3.lc_trk_g3_4
 (9 15)  (231 63)  (231 63)  routing T_5_3.sp4_v_b_2 <X> T_5_3.sp4_v_t_47
 (10 15)  (232 63)  (232 63)  routing T_5_3.sp4_v_b_2 <X> T_5_3.sp4_v_t_47
 (17 15)  (239 63)  (239 63)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_6_3

 (21 0)  (297 48)  (297 48)  routing T_6_3.lft_op_3 <X> T_6_3.lc_trk_g0_3
 (22 0)  (298 48)  (298 48)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (300 48)  (300 48)  routing T_6_3.lft_op_3 <X> T_6_3.lc_trk_g0_3
 (27 0)  (303 48)  (303 48)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 48)  (304 48)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 48)  (305 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 48)  (307 48)  routing T_6_3.lc_trk_g3_6 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 48)  (308 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 48)  (309 48)  routing T_6_3.lc_trk_g3_6 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 48)  (310 48)  routing T_6_3.lc_trk_g3_6 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (40 0)  (316 48)  (316 48)  LC_0 Logic Functioning bit
 (42 0)  (318 48)  (318 48)  LC_0 Logic Functioning bit
 (44 0)  (320 48)  (320 48)  LC_0 Logic Functioning bit
 (48 0)  (324 48)  (324 48)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (30 1)  (306 49)  (306 49)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (31 1)  (307 49)  (307 49)  routing T_6_3.lc_trk_g3_6 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (40 1)  (316 49)  (316 49)  LC_0 Logic Functioning bit
 (42 1)  (318 49)  (318 49)  LC_0 Logic Functioning bit
 (50 1)  (326 49)  (326 49)  Carry_In_Mux bit 

 (15 2)  (291 50)  (291 50)  routing T_6_3.lft_op_5 <X> T_6_3.lc_trk_g0_5
 (17 2)  (293 50)  (293 50)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (294 50)  (294 50)  routing T_6_3.lft_op_5 <X> T_6_3.lc_trk_g0_5
 (28 2)  (304 50)  (304 50)  routing T_6_3.lc_trk_g2_4 <X> T_6_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 50)  (305 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 50)  (306 50)  routing T_6_3.lc_trk_g2_4 <X> T_6_3.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 50)  (308 50)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (311 50)  (311 50)  routing T_6_3.lc_trk_g0_5 <X> T_6_3.input_2_1
 (36 2)  (312 50)  (312 50)  LC_1 Logic Functioning bit
 (39 2)  (315 50)  (315 50)  LC_1 Logic Functioning bit
 (41 2)  (317 50)  (317 50)  LC_1 Logic Functioning bit
 (42 2)  (318 50)  (318 50)  LC_1 Logic Functioning bit
 (44 2)  (320 50)  (320 50)  LC_1 Logic Functioning bit
 (32 3)  (308 51)  (308 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (312 51)  (312 51)  LC_1 Logic Functioning bit
 (39 3)  (315 51)  (315 51)  LC_1 Logic Functioning bit
 (41 3)  (317 51)  (317 51)  LC_1 Logic Functioning bit
 (42 3)  (318 51)  (318 51)  LC_1 Logic Functioning bit
 (15 4)  (291 52)  (291 52)  routing T_6_3.lft_op_1 <X> T_6_3.lc_trk_g1_1
 (17 4)  (293 52)  (293 52)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (294 52)  (294 52)  routing T_6_3.lft_op_1 <X> T_6_3.lc_trk_g1_1
 (25 4)  (301 52)  (301 52)  routing T_6_3.lft_op_2 <X> T_6_3.lc_trk_g1_2
 (27 4)  (303 52)  (303 52)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 52)  (305 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 52)  (306 52)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 52)  (308 52)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (312 52)  (312 52)  LC_2 Logic Functioning bit
 (39 4)  (315 52)  (315 52)  LC_2 Logic Functioning bit
 (41 4)  (317 52)  (317 52)  LC_2 Logic Functioning bit
 (42 4)  (318 52)  (318 52)  LC_2 Logic Functioning bit
 (44 4)  (320 52)  (320 52)  LC_2 Logic Functioning bit
 (22 5)  (298 53)  (298 53)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (300 53)  (300 53)  routing T_6_3.lft_op_2 <X> T_6_3.lc_trk_g1_2
 (32 5)  (308 53)  (308 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (310 53)  (310 53)  routing T_6_3.lc_trk_g1_1 <X> T_6_3.input_2_2
 (36 5)  (312 53)  (312 53)  LC_2 Logic Functioning bit
 (39 5)  (315 53)  (315 53)  LC_2 Logic Functioning bit
 (41 5)  (317 53)  (317 53)  LC_2 Logic Functioning bit
 (42 5)  (318 53)  (318 53)  LC_2 Logic Functioning bit
 (14 6)  (290 54)  (290 54)  routing T_6_3.lft_op_4 <X> T_6_3.lc_trk_g1_4
 (15 6)  (291 54)  (291 54)  routing T_6_3.lft_op_5 <X> T_6_3.lc_trk_g1_5
 (17 6)  (293 54)  (293 54)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (294 54)  (294 54)  routing T_6_3.lft_op_5 <X> T_6_3.lc_trk_g1_5
 (26 6)  (302 54)  (302 54)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 54)  (303 54)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 54)  (305 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 54)  (306 54)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 54)  (308 54)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (312 54)  (312 54)  LC_3 Logic Functioning bit
 (37 6)  (313 54)  (313 54)  LC_3 Logic Functioning bit
 (40 6)  (316 54)  (316 54)  LC_3 Logic Functioning bit
 (41 6)  (317 54)  (317 54)  LC_3 Logic Functioning bit
 (44 6)  (320 54)  (320 54)  LC_3 Logic Functioning bit
 (15 7)  (291 55)  (291 55)  routing T_6_3.lft_op_4 <X> T_6_3.lc_trk_g1_4
 (17 7)  (293 55)  (293 55)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (303 55)  (303 55)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 55)  (304 55)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 55)  (305 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 55)  (308 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (310 55)  (310 55)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.input_2_3
 (35 7)  (311 55)  (311 55)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.input_2_3
 (38 7)  (314 55)  (314 55)  LC_3 Logic Functioning bit
 (39 7)  (315 55)  (315 55)  LC_3 Logic Functioning bit
 (42 7)  (318 55)  (318 55)  LC_3 Logic Functioning bit
 (43 7)  (319 55)  (319 55)  LC_3 Logic Functioning bit
 (29 8)  (305 56)  (305 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 56)  (308 56)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (313 56)  (313 56)  LC_4 Logic Functioning bit
 (39 8)  (315 56)  (315 56)  LC_4 Logic Functioning bit
 (41 8)  (317 56)  (317 56)  LC_4 Logic Functioning bit
 (43 8)  (319 56)  (319 56)  LC_4 Logic Functioning bit
 (30 9)  (306 57)  (306 57)  routing T_6_3.lc_trk_g0_3 <X> T_6_3.wire_logic_cluster/lc_4/in_1
 (37 9)  (313 57)  (313 57)  LC_4 Logic Functioning bit
 (39 9)  (315 57)  (315 57)  LC_4 Logic Functioning bit
 (41 9)  (317 57)  (317 57)  LC_4 Logic Functioning bit
 (43 9)  (319 57)  (319 57)  LC_4 Logic Functioning bit
 (14 10)  (290 58)  (290 58)  routing T_6_3.bnl_op_4 <X> T_6_3.lc_trk_g2_4
 (38 10)  (314 58)  (314 58)  LC_5 Logic Functioning bit
 (39 10)  (315 58)  (315 58)  LC_5 Logic Functioning bit
 (40 10)  (316 58)  (316 58)  LC_5 Logic Functioning bit
 (41 10)  (317 58)  (317 58)  LC_5 Logic Functioning bit
 (50 10)  (326 58)  (326 58)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (290 59)  (290 59)  routing T_6_3.bnl_op_4 <X> T_6_3.lc_trk_g2_4
 (17 11)  (293 59)  (293 59)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (38 11)  (314 59)  (314 59)  LC_5 Logic Functioning bit
 (39 11)  (315 59)  (315 59)  LC_5 Logic Functioning bit
 (40 11)  (316 59)  (316 59)  LC_5 Logic Functioning bit
 (41 11)  (317 59)  (317 59)  LC_5 Logic Functioning bit
 (25 12)  (301 60)  (301 60)  routing T_6_3.sp4_h_r_34 <X> T_6_3.lc_trk_g3_2
 (32 12)  (308 60)  (308 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 60)  (309 60)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 60)  (310 60)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_6/in_3
 (40 12)  (316 60)  (316 60)  LC_6 Logic Functioning bit
 (41 12)  (317 60)  (317 60)  LC_6 Logic Functioning bit
 (42 12)  (318 60)  (318 60)  LC_6 Logic Functioning bit
 (43 12)  (319 60)  (319 60)  LC_6 Logic Functioning bit
 (22 13)  (298 61)  (298 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (299 61)  (299 61)  routing T_6_3.sp4_h_r_34 <X> T_6_3.lc_trk_g3_2
 (24 13)  (300 61)  (300 61)  routing T_6_3.sp4_h_r_34 <X> T_6_3.lc_trk_g3_2
 (31 13)  (307 61)  (307 61)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_6/in_3
 (40 13)  (316 61)  (316 61)  LC_6 Logic Functioning bit
 (41 13)  (317 61)  (317 61)  LC_6 Logic Functioning bit
 (42 13)  (318 61)  (318 61)  LC_6 Logic Functioning bit
 (43 13)  (319 61)  (319 61)  LC_6 Logic Functioning bit
 (14 14)  (290 62)  (290 62)  routing T_6_3.wire_logic_cluster/lc_4/out <X> T_6_3.lc_trk_g3_4
 (17 15)  (293 63)  (293 63)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (298 63)  (298 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (299 63)  (299 63)  routing T_6_3.sp4_h_r_30 <X> T_6_3.lc_trk_g3_6
 (24 15)  (300 63)  (300 63)  routing T_6_3.sp4_h_r_30 <X> T_6_3.lc_trk_g3_6
 (25 15)  (301 63)  (301 63)  routing T_6_3.sp4_h_r_30 <X> T_6_3.lc_trk_g3_6


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 1)  (649 49)  (649 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 54)  (648 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 0)  (14 32)  (14 32)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_2

 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (3 2)  (14 34)  (14 34)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_5

 (3 5)  (14 37)  (14 37)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_6

 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



LogicTile_1_2

 (15 0)  (33 32)  (33 32)  routing T_1_2.top_op_1 <X> T_1_2.lc_trk_g0_1
 (17 0)  (35 32)  (35 32)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (40 32)  (40 32)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 32)  (42 32)  routing T_1_2.top_op_3 <X> T_1_2.lc_trk_g0_3
 (29 0)  (47 32)  (47 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 32)  (48 32)  routing T_1_2.lc_trk_g0_7 <X> T_1_2.wire_logic_cluster/lc_0/in_1
 (44 0)  (62 32)  (62 32)  LC_0 Logic Functioning bit
 (18 1)  (36 33)  (36 33)  routing T_1_2.top_op_1 <X> T_1_2.lc_trk_g0_1
 (21 1)  (39 33)  (39 33)  routing T_1_2.top_op_3 <X> T_1_2.lc_trk_g0_3
 (30 1)  (48 33)  (48 33)  routing T_1_2.lc_trk_g0_7 <X> T_1_2.wire_logic_cluster/lc_0/in_1
 (50 1)  (68 33)  (68 33)  Carry_In_Mux bit 

 (22 2)  (40 34)  (40 34)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (41 34)  (41 34)  routing T_1_2.sp4_h_r_7 <X> T_1_2.lc_trk_g0_7
 (24 2)  (42 34)  (42 34)  routing T_1_2.sp4_h_r_7 <X> T_1_2.lc_trk_g0_7
 (27 2)  (45 34)  (45 34)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 34)  (47 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 34)  (48 34)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 34)  (50 34)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (53 34)  (53 34)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.input_2_1
 (36 2)  (54 34)  (54 34)  LC_1 Logic Functioning bit
 (39 2)  (57 34)  (57 34)  LC_1 Logic Functioning bit
 (41 2)  (59 34)  (59 34)  LC_1 Logic Functioning bit
 (42 2)  (60 34)  (60 34)  LC_1 Logic Functioning bit
 (44 2)  (62 34)  (62 34)  LC_1 Logic Functioning bit
 (14 3)  (32 35)  (32 35)  routing T_1_2.top_op_4 <X> T_1_2.lc_trk_g0_4
 (15 3)  (33 35)  (33 35)  routing T_1_2.top_op_4 <X> T_1_2.lc_trk_g0_4
 (17 3)  (35 35)  (35 35)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (39 35)  (39 35)  routing T_1_2.sp4_h_r_7 <X> T_1_2.lc_trk_g0_7
 (22 3)  (40 35)  (40 35)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 35)  (42 35)  routing T_1_2.top_op_6 <X> T_1_2.lc_trk_g0_6
 (25 3)  (43 35)  (43 35)  routing T_1_2.top_op_6 <X> T_1_2.lc_trk_g0_6
 (32 3)  (50 35)  (50 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (52 35)  (52 35)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.input_2_1
 (35 3)  (53 35)  (53 35)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.input_2_1
 (36 3)  (54 35)  (54 35)  LC_1 Logic Functioning bit
 (39 3)  (57 35)  (57 35)  LC_1 Logic Functioning bit
 (41 3)  (59 35)  (59 35)  LC_1 Logic Functioning bit
 (42 3)  (60 35)  (60 35)  LC_1 Logic Functioning bit
 (29 4)  (47 36)  (47 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 36)  (50 36)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (53 36)  (53 36)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.input_2_2
 (36 4)  (54 36)  (54 36)  LC_2 Logic Functioning bit
 (39 4)  (57 36)  (57 36)  LC_2 Logic Functioning bit
 (41 4)  (59 36)  (59 36)  LC_2 Logic Functioning bit
 (42 4)  (60 36)  (60 36)  LC_2 Logic Functioning bit
 (44 4)  (62 36)  (62 36)  LC_2 Logic Functioning bit
 (22 5)  (40 37)  (40 37)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 37)  (42 37)  routing T_1_2.top_op_2 <X> T_1_2.lc_trk_g1_2
 (25 5)  (43 37)  (43 37)  routing T_1_2.top_op_2 <X> T_1_2.lc_trk_g1_2
 (32 5)  (50 37)  (50 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (52 37)  (52 37)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.input_2_2
 (36 5)  (54 37)  (54 37)  LC_2 Logic Functioning bit
 (39 5)  (57 37)  (57 37)  LC_2 Logic Functioning bit
 (41 5)  (59 37)  (59 37)  LC_2 Logic Functioning bit
 (42 5)  (60 37)  (60 37)  LC_2 Logic Functioning bit
 (15 6)  (33 38)  (33 38)  routing T_1_2.top_op_5 <X> T_1_2.lc_trk_g1_5
 (17 6)  (35 38)  (35 38)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (43 38)  (43 38)  routing T_1_2.wire_logic_cluster/lc_6/out <X> T_1_2.lc_trk_g1_6
 (27 6)  (45 38)  (45 38)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 38)  (47 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 38)  (48 38)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 38)  (50 38)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 38)  (54 38)  LC_3 Logic Functioning bit
 (39 6)  (57 38)  (57 38)  LC_3 Logic Functioning bit
 (41 6)  (59 38)  (59 38)  LC_3 Logic Functioning bit
 (42 6)  (60 38)  (60 38)  LC_3 Logic Functioning bit
 (44 6)  (62 38)  (62 38)  LC_3 Logic Functioning bit
 (18 7)  (36 39)  (36 39)  routing T_1_2.top_op_5 <X> T_1_2.lc_trk_g1_5
 (22 7)  (40 39)  (40 39)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (50 39)  (50 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (52 39)  (52 39)  routing T_1_2.lc_trk_g1_2 <X> T_1_2.input_2_3
 (35 7)  (53 39)  (53 39)  routing T_1_2.lc_trk_g1_2 <X> T_1_2.input_2_3
 (36 7)  (54 39)  (54 39)  LC_3 Logic Functioning bit
 (39 7)  (57 39)  (57 39)  LC_3 Logic Functioning bit
 (41 7)  (59 39)  (59 39)  LC_3 Logic Functioning bit
 (42 7)  (60 39)  (60 39)  LC_3 Logic Functioning bit
 (26 8)  (44 40)  (44 40)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 40)  (47 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 40)  (50 40)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (53 40)  (53 40)  routing T_1_2.lc_trk_g0_6 <X> T_1_2.input_2_4
 (36 8)  (54 40)  (54 40)  LC_4 Logic Functioning bit
 (37 8)  (55 40)  (55 40)  LC_4 Logic Functioning bit
 (40 8)  (58 40)  (58 40)  LC_4 Logic Functioning bit
 (41 8)  (59 40)  (59 40)  LC_4 Logic Functioning bit
 (44 8)  (62 40)  (62 40)  LC_4 Logic Functioning bit
 (27 9)  (45 41)  (45 41)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 41)  (46 41)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 41)  (47 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 41)  (48 41)  routing T_1_2.lc_trk_g0_3 <X> T_1_2.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 41)  (50 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (53 41)  (53 41)  routing T_1_2.lc_trk_g0_6 <X> T_1_2.input_2_4
 (38 9)  (56 41)  (56 41)  LC_4 Logic Functioning bit
 (39 9)  (57 41)  (57 41)  LC_4 Logic Functioning bit
 (42 9)  (60 41)  (60 41)  LC_4 Logic Functioning bit
 (43 9)  (61 41)  (61 41)  LC_4 Logic Functioning bit
 (15 10)  (33 42)  (33 42)  routing T_1_2.sp4_h_l_24 <X> T_1_2.lc_trk_g2_5
 (16 10)  (34 42)  (34 42)  routing T_1_2.sp4_h_l_24 <X> T_1_2.lc_trk_g2_5
 (17 10)  (35 42)  (35 42)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (36 42)  (36 42)  routing T_1_2.sp4_h_l_24 <X> T_1_2.lc_trk_g2_5
 (29 10)  (47 42)  (47 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 42)  (48 42)  routing T_1_2.lc_trk_g0_4 <X> T_1_2.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 42)  (50 42)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (55 42)  (55 42)  LC_5 Logic Functioning bit
 (39 10)  (57 42)  (57 42)  LC_5 Logic Functioning bit
 (41 10)  (59 42)  (59 42)  LC_5 Logic Functioning bit
 (43 10)  (61 42)  (61 42)  LC_5 Logic Functioning bit
 (37 11)  (55 43)  (55 43)  LC_5 Logic Functioning bit
 (39 11)  (57 43)  (57 43)  LC_5 Logic Functioning bit
 (41 11)  (59 43)  (59 43)  LC_5 Logic Functioning bit
 (43 11)  (61 43)  (61 43)  LC_5 Logic Functioning bit
 (31 12)  (49 44)  (49 44)  routing T_1_2.lc_trk_g2_5 <X> T_1_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 44)  (50 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 44)  (51 44)  routing T_1_2.lc_trk_g2_5 <X> T_1_2.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 44)  (58 44)  LC_6 Logic Functioning bit
 (41 12)  (59 44)  (59 44)  LC_6 Logic Functioning bit
 (42 12)  (60 44)  (60 44)  LC_6 Logic Functioning bit
 (43 12)  (61 44)  (61 44)  LC_6 Logic Functioning bit
 (40 13)  (58 45)  (58 45)  LC_6 Logic Functioning bit
 (41 13)  (59 45)  (59 45)  LC_6 Logic Functioning bit
 (42 13)  (60 45)  (60 45)  LC_6 Logic Functioning bit
 (43 13)  (61 45)  (61 45)  LC_6 Logic Functioning bit
 (17 14)  (35 46)  (35 46)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 46)  (36 46)  routing T_1_2.wire_logic_cluster/lc_5/out <X> T_1_2.lc_trk_g3_5


LogicTile_2_2

 (21 0)  (93 32)  (93 32)  routing T_2_2.lft_op_3 <X> T_2_2.lc_trk_g0_3
 (22 0)  (94 32)  (94 32)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 32)  (96 32)  routing T_2_2.lft_op_3 <X> T_2_2.lc_trk_g0_3
 (25 0)  (97 32)  (97 32)  routing T_2_2.lft_op_2 <X> T_2_2.lc_trk_g0_2
 (27 0)  (99 32)  (99 32)  routing T_2_2.lc_trk_g3_0 <X> T_2_2.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 32)  (100 32)  routing T_2_2.lc_trk_g3_0 <X> T_2_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 32)  (101 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (116 32)  (116 32)  LC_0 Logic Functioning bit
 (4 1)  (76 33)  (76 33)  routing T_2_2.sp4_v_t_42 <X> T_2_2.sp4_h_r_0
 (22 1)  (94 33)  (94 33)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 33)  (96 33)  routing T_2_2.lft_op_2 <X> T_2_2.lc_trk_g0_2
 (50 1)  (122 33)  (122 33)  Carry_In_Mux bit 

 (5 2)  (77 34)  (77 34)  routing T_2_2.sp4_v_t_43 <X> T_2_2.sp4_h_l_37
 (14 2)  (86 34)  (86 34)  routing T_2_2.lft_op_4 <X> T_2_2.lc_trk_g0_4
 (15 2)  (87 34)  (87 34)  routing T_2_2.lft_op_5 <X> T_2_2.lc_trk_g0_5
 (17 2)  (89 34)  (89 34)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (90 34)  (90 34)  routing T_2_2.lft_op_5 <X> T_2_2.lc_trk_g0_5
 (27 2)  (99 34)  (99 34)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 34)  (101 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 34)  (102 34)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 34)  (104 34)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (107 34)  (107 34)  routing T_2_2.lc_trk_g0_5 <X> T_2_2.input_2_1
 (36 2)  (108 34)  (108 34)  LC_1 Logic Functioning bit
 (39 2)  (111 34)  (111 34)  LC_1 Logic Functioning bit
 (41 2)  (113 34)  (113 34)  LC_1 Logic Functioning bit
 (42 2)  (114 34)  (114 34)  LC_1 Logic Functioning bit
 (44 2)  (116 34)  (116 34)  LC_1 Logic Functioning bit
 (4 3)  (76 35)  (76 35)  routing T_2_2.sp4_v_t_43 <X> T_2_2.sp4_h_l_37
 (6 3)  (78 35)  (78 35)  routing T_2_2.sp4_v_t_43 <X> T_2_2.sp4_h_l_37
 (15 3)  (87 35)  (87 35)  routing T_2_2.lft_op_4 <X> T_2_2.lc_trk_g0_4
 (17 3)  (89 35)  (89 35)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (30 3)  (102 35)  (102 35)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 35)  (104 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (108 35)  (108 35)  LC_1 Logic Functioning bit
 (39 3)  (111 35)  (111 35)  LC_1 Logic Functioning bit
 (41 3)  (113 35)  (113 35)  LC_1 Logic Functioning bit
 (42 3)  (114 35)  (114 35)  LC_1 Logic Functioning bit
 (15 4)  (87 36)  (87 36)  routing T_2_2.lft_op_1 <X> T_2_2.lc_trk_g1_1
 (17 4)  (89 36)  (89 36)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 36)  (90 36)  routing T_2_2.lft_op_1 <X> T_2_2.lc_trk_g1_1
 (25 4)  (97 36)  (97 36)  routing T_2_2.sp4_h_l_7 <X> T_2_2.lc_trk_g1_2
 (29 4)  (101 36)  (101 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 36)  (102 36)  routing T_2_2.lc_trk_g0_5 <X> T_2_2.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 36)  (104 36)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 36)  (108 36)  LC_2 Logic Functioning bit
 (39 4)  (111 36)  (111 36)  LC_2 Logic Functioning bit
 (41 4)  (113 36)  (113 36)  LC_2 Logic Functioning bit
 (42 4)  (114 36)  (114 36)  LC_2 Logic Functioning bit
 (44 4)  (116 36)  (116 36)  LC_2 Logic Functioning bit
 (22 5)  (94 37)  (94 37)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 37)  (95 37)  routing T_2_2.sp4_h_l_7 <X> T_2_2.lc_trk_g1_2
 (24 5)  (96 37)  (96 37)  routing T_2_2.sp4_h_l_7 <X> T_2_2.lc_trk_g1_2
 (25 5)  (97 37)  (97 37)  routing T_2_2.sp4_h_l_7 <X> T_2_2.lc_trk_g1_2
 (32 5)  (104 37)  (104 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (106 37)  (106 37)  routing T_2_2.lc_trk_g1_1 <X> T_2_2.input_2_2
 (36 5)  (108 37)  (108 37)  LC_2 Logic Functioning bit
 (39 5)  (111 37)  (111 37)  LC_2 Logic Functioning bit
 (41 5)  (113 37)  (113 37)  LC_2 Logic Functioning bit
 (42 5)  (114 37)  (114 37)  LC_2 Logic Functioning bit
 (21 6)  (93 38)  (93 38)  routing T_2_2.wire_logic_cluster/lc_7/out <X> T_2_2.lc_trk_g1_7
 (22 6)  (94 38)  (94 38)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (101 38)  (101 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 38)  (104 38)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (107 38)  (107 38)  routing T_2_2.lc_trk_g0_5 <X> T_2_2.input_2_3
 (36 6)  (108 38)  (108 38)  LC_3 Logic Functioning bit
 (39 6)  (111 38)  (111 38)  LC_3 Logic Functioning bit
 (41 6)  (113 38)  (113 38)  LC_3 Logic Functioning bit
 (42 6)  (114 38)  (114 38)  LC_3 Logic Functioning bit
 (44 6)  (116 38)  (116 38)  LC_3 Logic Functioning bit
 (30 7)  (102 39)  (102 39)  routing T_2_2.lc_trk_g0_2 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 39)  (104 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (108 39)  (108 39)  LC_3 Logic Functioning bit
 (39 7)  (111 39)  (111 39)  LC_3 Logic Functioning bit
 (41 7)  (113 39)  (113 39)  LC_3 Logic Functioning bit
 (42 7)  (114 39)  (114 39)  LC_3 Logic Functioning bit
 (17 8)  (89 40)  (89 40)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 40)  (90 40)  routing T_2_2.wire_logic_cluster/lc_1/out <X> T_2_2.lc_trk_g2_1
 (29 8)  (101 40)  (101 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 40)  (103 40)  routing T_2_2.lc_trk_g0_5 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 40)  (104 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 40)  (107 40)  routing T_2_2.lc_trk_g2_4 <X> T_2_2.input_2_4
 (40 8)  (112 40)  (112 40)  LC_4 Logic Functioning bit
 (41 8)  (113 40)  (113 40)  LC_4 Logic Functioning bit
 (42 8)  (114 40)  (114 40)  LC_4 Logic Functioning bit
 (43 8)  (115 40)  (115 40)  LC_4 Logic Functioning bit
 (44 8)  (116 40)  (116 40)  LC_4 Logic Functioning bit
 (16 9)  (88 41)  (88 41)  routing T_2_2.sp12_v_b_8 <X> T_2_2.lc_trk_g2_0
 (17 9)  (89 41)  (89 41)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (30 9)  (102 41)  (102 41)  routing T_2_2.lc_trk_g0_3 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 41)  (104 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (105 41)  (105 41)  routing T_2_2.lc_trk_g2_4 <X> T_2_2.input_2_4
 (40 9)  (112 41)  (112 41)  LC_4 Logic Functioning bit
 (41 9)  (113 41)  (113 41)  LC_4 Logic Functioning bit
 (42 9)  (114 41)  (114 41)  LC_4 Logic Functioning bit
 (43 9)  (115 41)  (115 41)  LC_4 Logic Functioning bit
 (14 10)  (86 42)  (86 42)  routing T_2_2.wire_logic_cluster/lc_4/out <X> T_2_2.lc_trk_g2_4
 (29 10)  (101 42)  (101 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 42)  (102 42)  routing T_2_2.lc_trk_g0_4 <X> T_2_2.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 42)  (104 42)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (109 42)  (109 42)  LC_5 Logic Functioning bit
 (39 10)  (111 42)  (111 42)  LC_5 Logic Functioning bit
 (41 10)  (113 42)  (113 42)  LC_5 Logic Functioning bit
 (43 10)  (115 42)  (115 42)  LC_5 Logic Functioning bit
 (17 11)  (89 43)  (89 43)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (37 11)  (109 43)  (109 43)  LC_5 Logic Functioning bit
 (39 11)  (111 43)  (111 43)  LC_5 Logic Functioning bit
 (41 11)  (113 43)  (113 43)  LC_5 Logic Functioning bit
 (43 11)  (115 43)  (115 43)  LC_5 Logic Functioning bit
 (14 12)  (86 44)  (86 44)  routing T_2_2.sp4_h_l_21 <X> T_2_2.lc_trk_g3_0
 (25 12)  (97 44)  (97 44)  routing T_2_2.wire_logic_cluster/lc_2/out <X> T_2_2.lc_trk_g3_2
 (28 12)  (100 44)  (100 44)  routing T_2_2.lc_trk_g2_1 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 44)  (101 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 44)  (104 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 44)  (105 44)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 44)  (106 44)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (38 12)  (110 44)  (110 44)  LC_6 Logic Functioning bit
 (50 12)  (122 44)  (122 44)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (87 45)  (87 45)  routing T_2_2.sp4_h_l_21 <X> T_2_2.lc_trk_g3_0
 (16 13)  (88 45)  (88 45)  routing T_2_2.sp4_h_l_21 <X> T_2_2.lc_trk_g3_0
 (17 13)  (89 45)  (89 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (94 45)  (94 45)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (100 45)  (100 45)  routing T_2_2.lc_trk_g2_0 <X> T_2_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 45)  (101 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 45)  (103 45)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (37 14)  (109 46)  (109 46)  LC_7 Logic Functioning bit
 (39 14)  (111 46)  (111 46)  LC_7 Logic Functioning bit
 (40 14)  (112 46)  (112 46)  LC_7 Logic Functioning bit
 (42 14)  (114 46)  (114 46)  LC_7 Logic Functioning bit
 (26 15)  (98 47)  (98 47)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 47)  (99 47)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 47)  (101 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 47)  (108 47)  LC_7 Logic Functioning bit
 (38 15)  (110 47)  (110 47)  LC_7 Logic Functioning bit
 (41 15)  (113 47)  (113 47)  LC_7 Logic Functioning bit
 (43 15)  (115 47)  (115 47)  LC_7 Logic Functioning bit


LogicTile_4_2

 (14 0)  (182 32)  (182 32)  routing T_4_2.wire_logic_cluster/lc_0/out <X> T_4_2.lc_trk_g0_0
 (22 0)  (190 32)  (190 32)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (192 32)  (192 32)  routing T_4_2.bot_op_3 <X> T_4_2.lc_trk_g0_3
 (29 0)  (197 32)  (197 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 32)  (198 32)  routing T_4_2.lc_trk_g0_5 <X> T_4_2.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 32)  (200 32)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (205 32)  (205 32)  LC_0 Logic Functioning bit
 (39 0)  (207 32)  (207 32)  LC_0 Logic Functioning bit
 (45 0)  (213 32)  (213 32)  LC_0 Logic Functioning bit
 (17 1)  (185 33)  (185 33)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (197 33)  (197 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (40 1)  (208 33)  (208 33)  LC_0 Logic Functioning bit
 (42 1)  (210 33)  (210 33)  LC_0 Logic Functioning bit
 (49 1)  (217 33)  (217 33)  Carry_In_Mux bit 

 (0 2)  (168 34)  (168 34)  routing T_4_2.glb_netwk_3 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (2 2)  (170 34)  (170 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (185 34)  (185 34)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (186 34)  (186 34)  routing T_4_2.bnr_op_5 <X> T_4_2.lc_trk_g0_5
 (22 2)  (190 34)  (190 34)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (192 34)  (192 34)  routing T_4_2.bot_op_7 <X> T_4_2.lc_trk_g0_7
 (0 3)  (168 35)  (168 35)  routing T_4_2.glb_netwk_3 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (18 3)  (186 35)  (186 35)  routing T_4_2.bnr_op_5 <X> T_4_2.lc_trk_g0_5
 (22 3)  (190 35)  (190 35)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (192 35)  (192 35)  routing T_4_2.bot_op_6 <X> T_4_2.lc_trk_g0_6
 (10 4)  (178 36)  (178 36)  routing T_4_2.sp4_v_t_46 <X> T_4_2.sp4_h_r_4
 (14 4)  (182 36)  (182 36)  routing T_4_2.wire_logic_cluster/lc_0/out <X> T_4_2.lc_trk_g1_0
 (17 5)  (185 37)  (185 37)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (183 38)  (183 38)  routing T_4_2.bot_op_5 <X> T_4_2.lc_trk_g1_5
 (17 6)  (185 38)  (185 38)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (15 7)  (183 39)  (183 39)  routing T_4_2.bot_op_4 <X> T_4_2.lc_trk_g1_4
 (17 7)  (185 39)  (185 39)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 8)  (190 40)  (190 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (191 40)  (191 40)  routing T_4_2.sp4_v_t_30 <X> T_4_2.lc_trk_g2_3
 (24 8)  (192 40)  (192 40)  routing T_4_2.sp4_v_t_30 <X> T_4_2.lc_trk_g2_3
 (12 10)  (180 42)  (180 42)  routing T_4_2.sp4_v_t_45 <X> T_4_2.sp4_h_l_45
 (26 10)  (194 42)  (194 42)  routing T_4_2.lc_trk_g1_4 <X> T_4_2.wire_logic_cluster/lc_5/in_0
 (27 10)  (195 42)  (195 42)  routing T_4_2.lc_trk_g1_5 <X> T_4_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 42)  (197 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 42)  (198 42)  routing T_4_2.lc_trk_g1_5 <X> T_4_2.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 42)  (199 42)  routing T_4_2.lc_trk_g0_6 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 42)  (200 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (204 42)  (204 42)  LC_5 Logic Functioning bit
 (37 10)  (205 42)  (205 42)  LC_5 Logic Functioning bit
 (38 10)  (206 42)  (206 42)  LC_5 Logic Functioning bit
 (11 11)  (179 43)  (179 43)  routing T_4_2.sp4_v_t_45 <X> T_4_2.sp4_h_l_45
 (27 11)  (195 43)  (195 43)  routing T_4_2.lc_trk_g1_4 <X> T_4_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 43)  (197 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (199 43)  (199 43)  routing T_4_2.lc_trk_g0_6 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 43)  (200 43)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (203 43)  (203 43)  routing T_4_2.lc_trk_g0_3 <X> T_4_2.input_2_5
 (36 11)  (204 43)  (204 43)  LC_5 Logic Functioning bit
 (37 11)  (205 43)  (205 43)  LC_5 Logic Functioning bit
 (38 11)  (206 43)  (206 43)  LC_5 Logic Functioning bit
 (39 11)  (207 43)  (207 43)  LC_5 Logic Functioning bit
 (21 12)  (189 44)  (189 44)  routing T_4_2.rgt_op_3 <X> T_4_2.lc_trk_g3_3
 (22 12)  (190 44)  (190 44)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (192 44)  (192 44)  routing T_4_2.rgt_op_3 <X> T_4_2.lc_trk_g3_3
 (29 12)  (197 44)  (197 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 44)  (198 44)  routing T_4_2.lc_trk_g0_7 <X> T_4_2.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 44)  (200 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 44)  (202 44)  routing T_4_2.lc_trk_g1_0 <X> T_4_2.wire_logic_cluster/lc_6/in_3
 (35 12)  (203 44)  (203 44)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.input_2_6
 (36 12)  (204 44)  (204 44)  LC_6 Logic Functioning bit
 (37 12)  (205 44)  (205 44)  LC_6 Logic Functioning bit
 (38 12)  (206 44)  (206 44)  LC_6 Logic Functioning bit
 (39 12)  (207 44)  (207 44)  LC_6 Logic Functioning bit
 (41 12)  (209 44)  (209 44)  LC_6 Logic Functioning bit
 (42 12)  (210 44)  (210 44)  LC_6 Logic Functioning bit
 (43 12)  (211 44)  (211 44)  LC_6 Logic Functioning bit
 (26 13)  (194 45)  (194 45)  routing T_4_2.lc_trk_g3_3 <X> T_4_2.wire_logic_cluster/lc_6/in_0
 (27 13)  (195 45)  (195 45)  routing T_4_2.lc_trk_g3_3 <X> T_4_2.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 45)  (196 45)  routing T_4_2.lc_trk_g3_3 <X> T_4_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 45)  (197 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 45)  (198 45)  routing T_4_2.lc_trk_g0_7 <X> T_4_2.wire_logic_cluster/lc_6/in_1
 (32 13)  (200 45)  (200 45)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (201 45)  (201 45)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.input_2_6
 (34 13)  (202 45)  (202 45)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.input_2_6
 (37 13)  (205 45)  (205 45)  LC_6 Logic Functioning bit
 (39 13)  (207 45)  (207 45)  LC_6 Logic Functioning bit
 (41 13)  (209 45)  (209 45)  LC_6 Logic Functioning bit
 (42 13)  (210 45)  (210 45)  LC_6 Logic Functioning bit
 (43 13)  (211 45)  (211 45)  LC_6 Logic Functioning bit
 (17 14)  (185 46)  (185 46)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (186 46)  (186 46)  routing T_4_2.wire_logic_cluster/lc_5/out <X> T_4_2.lc_trk_g3_5
 (37 14)  (205 46)  (205 46)  LC_7 Logic Functioning bit
 (42 14)  (210 46)  (210 46)  LC_7 Logic Functioning bit
 (50 14)  (218 46)  (218 46)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (194 47)  (194 47)  routing T_4_2.lc_trk_g2_3 <X> T_4_2.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 47)  (196 47)  routing T_4_2.lc_trk_g2_3 <X> T_4_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 47)  (197 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (204 47)  (204 47)  LC_7 Logic Functioning bit
 (43 15)  (211 47)  (211 47)  LC_7 Logic Functioning bit
 (48 15)  (216 47)  (216 47)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_2

 (27 0)  (249 32)  (249 32)  routing T_5_2.lc_trk_g1_0 <X> T_5_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 32)  (251 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (266 32)  (266 32)  LC_0 Logic Functioning bit
 (14 1)  (236 33)  (236 33)  routing T_5_2.top_op_0 <X> T_5_2.lc_trk_g0_0
 (15 1)  (237 33)  (237 33)  routing T_5_2.top_op_0 <X> T_5_2.lc_trk_g0_0
 (17 1)  (239 33)  (239 33)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (50 1)  (272 33)  (272 33)  Carry_In_Mux bit 

 (0 2)  (222 34)  (222 34)  routing T_5_2.glb_netwk_3 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (2 2)  (224 34)  (224 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (254 34)  (254 34)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (258 34)  (258 34)  LC_1 Logic Functioning bit
 (37 2)  (259 34)  (259 34)  LC_1 Logic Functioning bit
 (38 2)  (260 34)  (260 34)  LC_1 Logic Functioning bit
 (39 2)  (261 34)  (261 34)  LC_1 Logic Functioning bit
 (0 3)  (222 35)  (222 35)  routing T_5_2.glb_netwk_3 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (36 3)  (258 35)  (258 35)  LC_1 Logic Functioning bit
 (37 3)  (259 35)  (259 35)  LC_1 Logic Functioning bit
 (38 3)  (260 35)  (260 35)  LC_1 Logic Functioning bit
 (39 3)  (261 35)  (261 35)  LC_1 Logic Functioning bit
 (51 3)  (273 35)  (273 35)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (236 36)  (236 36)  routing T_5_2.lft_op_0 <X> T_5_2.lc_trk_g1_0
 (38 4)  (260 36)  (260 36)  LC_2 Logic Functioning bit
 (39 4)  (261 36)  (261 36)  LC_2 Logic Functioning bit
 (40 4)  (262 36)  (262 36)  LC_2 Logic Functioning bit
 (41 4)  (263 36)  (263 36)  LC_2 Logic Functioning bit
 (50 4)  (272 36)  (272 36)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (237 37)  (237 37)  routing T_5_2.lft_op_0 <X> T_5_2.lc_trk_g1_0
 (17 5)  (239 37)  (239 37)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (38 5)  (260 37)  (260 37)  LC_2 Logic Functioning bit
 (39 5)  (261 37)  (261 37)  LC_2 Logic Functioning bit
 (40 5)  (262 37)  (262 37)  LC_2 Logic Functioning bit
 (41 5)  (263 37)  (263 37)  LC_2 Logic Functioning bit
 (22 6)  (244 38)  (244 38)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (246 38)  (246 38)  routing T_5_2.bot_op_7 <X> T_5_2.lc_trk_g1_7
 (27 6)  (249 38)  (249 38)  routing T_5_2.lc_trk_g1_7 <X> T_5_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 38)  (251 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 38)  (252 38)  routing T_5_2.lc_trk_g1_7 <X> T_5_2.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 38)  (253 38)  routing T_5_2.lc_trk_g3_5 <X> T_5_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 38)  (254 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 38)  (255 38)  routing T_5_2.lc_trk_g3_5 <X> T_5_2.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 38)  (256 38)  routing T_5_2.lc_trk_g3_5 <X> T_5_2.wire_logic_cluster/lc_3/in_3
 (27 7)  (249 39)  (249 39)  routing T_5_2.lc_trk_g3_0 <X> T_5_2.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 39)  (250 39)  routing T_5_2.lc_trk_g3_0 <X> T_5_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 39)  (251 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 39)  (252 39)  routing T_5_2.lc_trk_g1_7 <X> T_5_2.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 39)  (254 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (255 39)  (255 39)  routing T_5_2.lc_trk_g2_3 <X> T_5_2.input_2_3
 (35 7)  (257 39)  (257 39)  routing T_5_2.lc_trk_g2_3 <X> T_5_2.input_2_3
 (40 7)  (262 39)  (262 39)  LC_3 Logic Functioning bit
 (21 8)  (243 40)  (243 40)  routing T_5_2.bnl_op_3 <X> T_5_2.lc_trk_g2_3
 (22 8)  (244 40)  (244 40)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (31 8)  (253 40)  (253 40)  routing T_5_2.lc_trk_g2_7 <X> T_5_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 40)  (254 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 40)  (255 40)  routing T_5_2.lc_trk_g2_7 <X> T_5_2.wire_logic_cluster/lc_4/in_3
 (40 8)  (262 40)  (262 40)  LC_4 Logic Functioning bit
 (41 8)  (263 40)  (263 40)  LC_4 Logic Functioning bit
 (42 8)  (264 40)  (264 40)  LC_4 Logic Functioning bit
 (43 8)  (265 40)  (265 40)  LC_4 Logic Functioning bit
 (21 9)  (243 41)  (243 41)  routing T_5_2.bnl_op_3 <X> T_5_2.lc_trk_g2_3
 (31 9)  (253 41)  (253 41)  routing T_5_2.lc_trk_g2_7 <X> T_5_2.wire_logic_cluster/lc_4/in_3
 (40 9)  (262 41)  (262 41)  LC_4 Logic Functioning bit
 (41 9)  (263 41)  (263 41)  LC_4 Logic Functioning bit
 (42 9)  (264 41)  (264 41)  LC_4 Logic Functioning bit
 (43 9)  (265 41)  (265 41)  LC_4 Logic Functioning bit
 (8 10)  (230 42)  (230 42)  routing T_5_2.sp4_v_t_36 <X> T_5_2.sp4_h_l_42
 (9 10)  (231 42)  (231 42)  routing T_5_2.sp4_v_t_36 <X> T_5_2.sp4_h_l_42
 (10 10)  (232 42)  (232 42)  routing T_5_2.sp4_v_t_36 <X> T_5_2.sp4_h_l_42
 (21 10)  (243 42)  (243 42)  routing T_5_2.bnl_op_7 <X> T_5_2.lc_trk_g2_7
 (22 10)  (244 42)  (244 42)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (37 10)  (259 42)  (259 42)  LC_5 Logic Functioning bit
 (39 10)  (261 42)  (261 42)  LC_5 Logic Functioning bit
 (40 10)  (262 42)  (262 42)  LC_5 Logic Functioning bit
 (42 10)  (264 42)  (264 42)  LC_5 Logic Functioning bit
 (21 11)  (243 43)  (243 43)  routing T_5_2.bnl_op_7 <X> T_5_2.lc_trk_g2_7
 (27 11)  (249 43)  (249 43)  routing T_5_2.lc_trk_g1_0 <X> T_5_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 43)  (251 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (258 43)  (258 43)  LC_5 Logic Functioning bit
 (38 11)  (260 43)  (260 43)  LC_5 Logic Functioning bit
 (41 11)  (263 43)  (263 43)  LC_5 Logic Functioning bit
 (43 11)  (265 43)  (265 43)  LC_5 Logic Functioning bit
 (15 13)  (237 45)  (237 45)  routing T_5_2.tnr_op_0 <X> T_5_2.lc_trk_g3_0
 (17 13)  (239 45)  (239 45)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (14 14)  (236 46)  (236 46)  routing T_5_2.bnl_op_4 <X> T_5_2.lc_trk_g3_4
 (17 14)  (239 46)  (239 46)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (240 46)  (240 46)  routing T_5_2.bnl_op_5 <X> T_5_2.lc_trk_g3_5
 (29 14)  (251 46)  (251 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 46)  (253 46)  routing T_5_2.lc_trk_g3_5 <X> T_5_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 46)  (254 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 46)  (255 46)  routing T_5_2.lc_trk_g3_5 <X> T_5_2.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 46)  (256 46)  routing T_5_2.lc_trk_g3_5 <X> T_5_2.wire_logic_cluster/lc_7/in_3
 (35 14)  (257 46)  (257 46)  routing T_5_2.lc_trk_g3_4 <X> T_5_2.input_2_7
 (36 14)  (258 46)  (258 46)  LC_7 Logic Functioning bit
 (37 14)  (259 46)  (259 46)  LC_7 Logic Functioning bit
 (38 14)  (260 46)  (260 46)  LC_7 Logic Functioning bit
 (39 14)  (261 46)  (261 46)  LC_7 Logic Functioning bit
 (40 14)  (262 46)  (262 46)  LC_7 Logic Functioning bit
 (41 14)  (263 46)  (263 46)  LC_7 Logic Functioning bit
 (42 14)  (264 46)  (264 46)  LC_7 Logic Functioning bit
 (43 14)  (265 46)  (265 46)  LC_7 Logic Functioning bit
 (45 14)  (267 46)  (267 46)  LC_7 Logic Functioning bit
 (51 14)  (273 46)  (273 46)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (236 47)  (236 47)  routing T_5_2.bnl_op_4 <X> T_5_2.lc_trk_g3_4
 (17 15)  (239 47)  (239 47)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (240 47)  (240 47)  routing T_5_2.bnl_op_5 <X> T_5_2.lc_trk_g3_5
 (27 15)  (249 47)  (249 47)  routing T_5_2.lc_trk_g1_0 <X> T_5_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 47)  (251 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (254 47)  (254 47)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (255 47)  (255 47)  routing T_5_2.lc_trk_g3_4 <X> T_5_2.input_2_7
 (34 15)  (256 47)  (256 47)  routing T_5_2.lc_trk_g3_4 <X> T_5_2.input_2_7
 (36 15)  (258 47)  (258 47)  LC_7 Logic Functioning bit
 (37 15)  (259 47)  (259 47)  LC_7 Logic Functioning bit
 (39 15)  (261 47)  (261 47)  LC_7 Logic Functioning bit
 (40 15)  (262 47)  (262 47)  LC_7 Logic Functioning bit
 (42 15)  (264 47)  (264 47)  LC_7 Logic Functioning bit


LogicTile_6_2

 (4 0)  (280 32)  (280 32)  routing T_6_2.sp4_h_l_37 <X> T_6_2.sp4_v_b_0
 (5 1)  (281 33)  (281 33)  routing T_6_2.sp4_h_l_37 <X> T_6_2.sp4_v_b_0
 (0 2)  (276 34)  (276 34)  routing T_6_2.glb_netwk_3 <X> T_6_2.wire_logic_cluster/lc_7/clk
 (2 2)  (278 34)  (278 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (276 35)  (276 35)  routing T_6_2.glb_netwk_3 <X> T_6_2.wire_logic_cluster/lc_7/clk
 (31 6)  (307 38)  (307 38)  routing T_6_2.lc_trk_g2_4 <X> T_6_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 38)  (308 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 38)  (309 38)  routing T_6_2.lc_trk_g2_4 <X> T_6_2.wire_logic_cluster/lc_3/in_3
 (40 6)  (316 38)  (316 38)  LC_3 Logic Functioning bit
 (41 6)  (317 38)  (317 38)  LC_3 Logic Functioning bit
 (42 6)  (318 38)  (318 38)  LC_3 Logic Functioning bit
 (43 6)  (319 38)  (319 38)  LC_3 Logic Functioning bit
 (45 6)  (321 38)  (321 38)  LC_3 Logic Functioning bit
 (48 6)  (324 38)  (324 38)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (40 7)  (316 39)  (316 39)  LC_3 Logic Functioning bit
 (41 7)  (317 39)  (317 39)  LC_3 Logic Functioning bit
 (42 7)  (318 39)  (318 39)  LC_3 Logic Functioning bit
 (43 7)  (319 39)  (319 39)  LC_3 Logic Functioning bit
 (14 11)  (290 43)  (290 43)  routing T_6_2.sp4_h_l_17 <X> T_6_2.lc_trk_g2_4
 (15 11)  (291 43)  (291 43)  routing T_6_2.sp4_h_l_17 <X> T_6_2.lc_trk_g2_4
 (16 11)  (292 43)  (292 43)  routing T_6_2.sp4_h_l_17 <X> T_6_2.lc_trk_g2_4
 (17 11)  (293 43)  (293 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4


IO_Tile_13_2

 (3 1)  (649 33)  (649 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 38)  (648 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: BIOLEFT_REN_1

 (3 4)  (14 20)  (14 20)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_8

 (14 4)  (3 20)  (3 20)  routing T_0_1.lc_trk_g1_6 <X> T_0_1.fabout
 (15 4)  (2 20)  (2 20)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 fabout
 (3 5)  (14 21)  (14 21)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_6

 (14 5)  (3 21)  (3 21)  routing T_0_1.lc_trk_g1_6 <X> T_0_1.fabout
 (15 5)  (2 21)  (2 21)  routing T_0_1.lc_trk_g1_6 <X> T_0_1.fabout
 (2 6)  (15 22)  (15 22)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0

 (4 14)  (13 30)  (13 30)  routing T_0_1.span4_vert_b_14 <X> T_0_1.lc_trk_g1_6
 (5 15)  (12 31)  (12 31)  routing T_0_1.span4_vert_b_14 <X> T_0_1.lc_trk_g1_6
 (7 15)  (10 31)  (10 31)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_2_1

 (8 5)  (80 21)  (80 21)  routing T_2_1.sp4_v_t_36 <X> T_2_1.sp4_v_b_4
 (10 5)  (82 21)  (82 21)  routing T_2_1.sp4_v_t_36 <X> T_2_1.sp4_v_b_4


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_1

 (28 0)  (196 16)  (196 16)  routing T_4_1.lc_trk_g2_1 <X> T_4_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 16)  (197 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (212 16)  (212 16)  LC_0 Logic Functioning bit
 (32 1)  (200 17)  (200 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (201 17)  (201 17)  routing T_4_1.lc_trk_g3_3 <X> T_4_1.input_2_0
 (34 1)  (202 17)  (202 17)  routing T_4_1.lc_trk_g3_3 <X> T_4_1.input_2_0
 (35 1)  (203 17)  (203 17)  routing T_4_1.lc_trk_g3_3 <X> T_4_1.input_2_0
 (0 2)  (168 18)  (168 18)  routing T_4_1.glb_netwk_3 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (2 2)  (170 18)  (170 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (195 18)  (195 18)  routing T_4_1.lc_trk_g3_1 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 18)  (196 18)  routing T_4_1.lc_trk_g3_1 <X> T_4_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 18)  (197 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 18)  (200 18)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (204 18)  (204 18)  LC_1 Logic Functioning bit
 (37 2)  (205 18)  (205 18)  LC_1 Logic Functioning bit
 (38 2)  (206 18)  (206 18)  LC_1 Logic Functioning bit
 (39 2)  (207 18)  (207 18)  LC_1 Logic Functioning bit
 (44 2)  (212 18)  (212 18)  LC_1 Logic Functioning bit
 (45 2)  (213 18)  (213 18)  LC_1 Logic Functioning bit
 (0 3)  (168 19)  (168 19)  routing T_4_1.glb_netwk_3 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (40 3)  (208 19)  (208 19)  LC_1 Logic Functioning bit
 (41 3)  (209 19)  (209 19)  LC_1 Logic Functioning bit
 (42 3)  (210 19)  (210 19)  LC_1 Logic Functioning bit
 (43 3)  (211 19)  (211 19)  LC_1 Logic Functioning bit
 (21 4)  (189 20)  (189 20)  routing T_4_1.wire_logic_cluster/lc_3/out <X> T_4_1.lc_trk_g1_3
 (22 4)  (190 20)  (190 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (193 20)  (193 20)  routing T_4_1.wire_logic_cluster/lc_2/out <X> T_4_1.lc_trk_g1_2
 (27 4)  (195 20)  (195 20)  routing T_4_1.lc_trk_g1_2 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 20)  (197 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 20)  (200 20)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (204 20)  (204 20)  LC_2 Logic Functioning bit
 (37 4)  (205 20)  (205 20)  LC_2 Logic Functioning bit
 (38 4)  (206 20)  (206 20)  LC_2 Logic Functioning bit
 (39 4)  (207 20)  (207 20)  LC_2 Logic Functioning bit
 (44 4)  (212 20)  (212 20)  LC_2 Logic Functioning bit
 (45 4)  (213 20)  (213 20)  LC_2 Logic Functioning bit
 (22 5)  (190 21)  (190 21)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (198 21)  (198 21)  routing T_4_1.lc_trk_g1_2 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (40 5)  (208 21)  (208 21)  LC_2 Logic Functioning bit
 (41 5)  (209 21)  (209 21)  LC_2 Logic Functioning bit
 (42 5)  (210 21)  (210 21)  LC_2 Logic Functioning bit
 (43 5)  (211 21)  (211 21)  LC_2 Logic Functioning bit
 (51 5)  (219 21)  (219 21)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (185 22)  (185 22)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 22)  (186 22)  routing T_4_1.wire_logic_cluster/lc_5/out <X> T_4_1.lc_trk_g1_5
 (25 6)  (193 22)  (193 22)  routing T_4_1.wire_logic_cluster/lc_6/out <X> T_4_1.lc_trk_g1_6
 (27 6)  (195 22)  (195 22)  routing T_4_1.lc_trk_g1_3 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 22)  (197 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 22)  (200 22)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (204 22)  (204 22)  LC_3 Logic Functioning bit
 (37 6)  (205 22)  (205 22)  LC_3 Logic Functioning bit
 (38 6)  (206 22)  (206 22)  LC_3 Logic Functioning bit
 (39 6)  (207 22)  (207 22)  LC_3 Logic Functioning bit
 (44 6)  (212 22)  (212 22)  LC_3 Logic Functioning bit
 (45 6)  (213 22)  (213 22)  LC_3 Logic Functioning bit
 (22 7)  (190 23)  (190 23)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (198 23)  (198 23)  routing T_4_1.lc_trk_g1_3 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (40 7)  (208 23)  (208 23)  LC_3 Logic Functioning bit
 (41 7)  (209 23)  (209 23)  LC_3 Logic Functioning bit
 (42 7)  (210 23)  (210 23)  LC_3 Logic Functioning bit
 (43 7)  (211 23)  (211 23)  LC_3 Logic Functioning bit
 (53 7)  (221 23)  (221 23)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (183 24)  (183 24)  routing T_4_1.rgt_op_1 <X> T_4_1.lc_trk_g2_1
 (17 8)  (185 24)  (185 24)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (186 24)  (186 24)  routing T_4_1.rgt_op_1 <X> T_4_1.lc_trk_g2_1
 (26 8)  (194 24)  (194 24)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 24)  (195 24)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 24)  (196 24)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 24)  (197 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 24)  (198 24)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 24)  (200 24)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (205 24)  (205 24)  LC_4 Logic Functioning bit
 (39 8)  (207 24)  (207 24)  LC_4 Logic Functioning bit
 (44 8)  (212 24)  (212 24)  LC_4 Logic Functioning bit
 (45 8)  (213 24)  (213 24)  LC_4 Logic Functioning bit
 (27 9)  (195 25)  (195 25)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 25)  (196 25)  routing T_4_1.lc_trk_g3_5 <X> T_4_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 25)  (197 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (209 25)  (209 25)  LC_4 Logic Functioning bit
 (43 9)  (211 25)  (211 25)  LC_4 Logic Functioning bit
 (51 9)  (219 25)  (219 25)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (221 25)  (221 25)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (183 26)  (183 26)  routing T_4_1.rgt_op_5 <X> T_4_1.lc_trk_g2_5
 (17 10)  (185 26)  (185 26)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (186 26)  (186 26)  routing T_4_1.rgt_op_5 <X> T_4_1.lc_trk_g2_5
 (27 10)  (195 26)  (195 26)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 26)  (197 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 26)  (198 26)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 26)  (200 26)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (204 26)  (204 26)  LC_5 Logic Functioning bit
 (37 10)  (205 26)  (205 26)  LC_5 Logic Functioning bit
 (38 10)  (206 26)  (206 26)  LC_5 Logic Functioning bit
 (39 10)  (207 26)  (207 26)  LC_5 Logic Functioning bit
 (44 10)  (212 26)  (212 26)  LC_5 Logic Functioning bit
 (45 10)  (213 26)  (213 26)  LC_5 Logic Functioning bit
 (51 10)  (219 26)  (219 26)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (40 11)  (208 27)  (208 27)  LC_5 Logic Functioning bit
 (41 11)  (209 27)  (209 27)  LC_5 Logic Functioning bit
 (42 11)  (210 27)  (210 27)  LC_5 Logic Functioning bit
 (43 11)  (211 27)  (211 27)  LC_5 Logic Functioning bit
 (17 12)  (185 28)  (185 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 28)  (186 28)  routing T_4_1.wire_logic_cluster/lc_1/out <X> T_4_1.lc_trk_g3_1
 (21 12)  (189 28)  (189 28)  routing T_4_1.rgt_op_3 <X> T_4_1.lc_trk_g3_3
 (22 12)  (190 28)  (190 28)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (192 28)  (192 28)  routing T_4_1.rgt_op_3 <X> T_4_1.lc_trk_g3_3
 (27 12)  (195 28)  (195 28)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 28)  (197 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 28)  (198 28)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 28)  (200 28)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (204 28)  (204 28)  LC_6 Logic Functioning bit
 (37 12)  (205 28)  (205 28)  LC_6 Logic Functioning bit
 (38 12)  (206 28)  (206 28)  LC_6 Logic Functioning bit
 (39 12)  (207 28)  (207 28)  LC_6 Logic Functioning bit
 (44 12)  (212 28)  (212 28)  LC_6 Logic Functioning bit
 (45 12)  (213 28)  (213 28)  LC_6 Logic Functioning bit
 (53 12)  (221 28)  (221 28)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (30 13)  (198 29)  (198 29)  routing T_4_1.lc_trk_g1_6 <X> T_4_1.wire_logic_cluster/lc_6/in_1
 (40 13)  (208 29)  (208 29)  LC_6 Logic Functioning bit
 (41 13)  (209 29)  (209 29)  LC_6 Logic Functioning bit
 (42 13)  (210 29)  (210 29)  LC_6 Logic Functioning bit
 (43 13)  (211 29)  (211 29)  LC_6 Logic Functioning bit
 (51 13)  (219 29)  (219 29)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (182 30)  (182 30)  routing T_4_1.wire_logic_cluster/lc_4/out <X> T_4_1.lc_trk_g3_4
 (15 14)  (183 30)  (183 30)  routing T_4_1.rgt_op_5 <X> T_4_1.lc_trk_g3_5
 (17 14)  (185 30)  (185 30)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (186 30)  (186 30)  routing T_4_1.rgt_op_5 <X> T_4_1.lc_trk_g3_5
 (21 14)  (189 30)  (189 30)  routing T_4_1.wire_logic_cluster/lc_7/out <X> T_4_1.lc_trk_g3_7
 (22 14)  (190 30)  (190 30)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (194 30)  (194 30)  routing T_4_1.lc_trk_g2_5 <X> T_4_1.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 30)  (195 30)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 30)  (196 30)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 30)  (197 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 30)  (198 30)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 30)  (200 30)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (205 30)  (205 30)  LC_7 Logic Functioning bit
 (39 14)  (207 30)  (207 30)  LC_7 Logic Functioning bit
 (44 14)  (212 30)  (212 30)  LC_7 Logic Functioning bit
 (45 14)  (213 30)  (213 30)  LC_7 Logic Functioning bit
 (53 14)  (221 30)  (221 30)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (185 31)  (185 31)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (196 31)  (196 31)  routing T_4_1.lc_trk_g2_5 <X> T_4_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 31)  (197 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 31)  (198 31)  routing T_4_1.lc_trk_g3_7 <X> T_4_1.wire_logic_cluster/lc_7/in_1
 (41 15)  (209 31)  (209 31)  LC_7 Logic Functioning bit
 (43 15)  (211 31)  (211 31)  LC_7 Logic Functioning bit


LogicTile_5_1

 (15 0)  (237 16)  (237 16)  routing T_5_1.lft_op_1 <X> T_5_1.lc_trk_g0_1
 (17 0)  (239 16)  (239 16)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (240 16)  (240 16)  routing T_5_1.lft_op_1 <X> T_5_1.lc_trk_g0_1
 (21 0)  (243 16)  (243 16)  routing T_5_1.lft_op_3 <X> T_5_1.lc_trk_g0_3
 (22 0)  (244 16)  (244 16)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (246 16)  (246 16)  routing T_5_1.lft_op_3 <X> T_5_1.lc_trk_g0_3
 (17 1)  (239 17)  (239 17)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (222 18)  (222 18)  routing T_5_1.glb_netwk_3 <X> T_5_1.wire_logic_cluster/lc_7/clk
 (2 2)  (224 18)  (224 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (243 18)  (243 18)  routing T_5_1.lft_op_7 <X> T_5_1.lc_trk_g0_7
 (22 2)  (244 18)  (244 18)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (246 18)  (246 18)  routing T_5_1.lft_op_7 <X> T_5_1.lc_trk_g0_7
 (32 2)  (254 18)  (254 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 18)  (255 18)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 18)  (256 18)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_1/in_3
 (40 2)  (262 18)  (262 18)  LC_1 Logic Functioning bit
 (41 2)  (263 18)  (263 18)  LC_1 Logic Functioning bit
 (42 2)  (264 18)  (264 18)  LC_1 Logic Functioning bit
 (43 2)  (265 18)  (265 18)  LC_1 Logic Functioning bit
 (45 2)  (267 18)  (267 18)  LC_1 Logic Functioning bit
 (0 3)  (222 19)  (222 19)  routing T_5_1.glb_netwk_3 <X> T_5_1.wire_logic_cluster/lc_7/clk
 (40 3)  (262 19)  (262 19)  LC_1 Logic Functioning bit
 (41 3)  (263 19)  (263 19)  LC_1 Logic Functioning bit
 (42 3)  (264 19)  (264 19)  LC_1 Logic Functioning bit
 (43 3)  (265 19)  (265 19)  LC_1 Logic Functioning bit
 (21 4)  (243 20)  (243 20)  routing T_5_1.wire_logic_cluster/lc_3/out <X> T_5_1.lc_trk_g1_3
 (22 4)  (244 20)  (244 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (247 20)  (247 20)  routing T_5_1.lft_op_2 <X> T_5_1.lc_trk_g1_2
 (22 5)  (244 21)  (244 21)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (246 21)  (246 21)  routing T_5_1.lft_op_2 <X> T_5_1.lc_trk_g1_2
 (15 6)  (237 22)  (237 22)  routing T_5_1.lft_op_5 <X> T_5_1.lc_trk_g1_5
 (17 6)  (239 22)  (239 22)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (240 22)  (240 22)  routing T_5_1.lft_op_5 <X> T_5_1.lc_trk_g1_5
 (21 6)  (243 22)  (243 22)  routing T_5_1.wire_logic_cluster/lc_7/out <X> T_5_1.lc_trk_g1_7
 (22 6)  (244 22)  (244 22)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (249 22)  (249 22)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 22)  (251 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 22)  (254 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 22)  (255 22)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 22)  (256 22)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 22)  (258 22)  LC_3 Logic Functioning bit
 (39 6)  (261 22)  (261 22)  LC_3 Logic Functioning bit
 (41 6)  (263 22)  (263 22)  LC_3 Logic Functioning bit
 (42 6)  (264 22)  (264 22)  LC_3 Logic Functioning bit
 (45 6)  (267 22)  (267 22)  LC_3 Logic Functioning bit
 (30 7)  (252 23)  (252 23)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_1
 (36 7)  (258 23)  (258 23)  LC_3 Logic Functioning bit
 (39 7)  (261 23)  (261 23)  LC_3 Logic Functioning bit
 (41 7)  (263 23)  (263 23)  LC_3 Logic Functioning bit
 (42 7)  (264 23)  (264 23)  LC_3 Logic Functioning bit
 (26 8)  (248 24)  (248 24)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (29 8)  (251 24)  (251 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 24)  (252 24)  routing T_5_1.lc_trk_g0_7 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 24)  (254 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (14 9)  (236 25)  (236 25)  routing T_5_1.tnl_op_0 <X> T_5_1.lc_trk_g2_0
 (15 9)  (237 25)  (237 25)  routing T_5_1.tnl_op_0 <X> T_5_1.lc_trk_g2_0
 (17 9)  (239 25)  (239 25)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (27 9)  (249 25)  (249 25)  routing T_5_1.lc_trk_g1_5 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 25)  (251 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 25)  (252 25)  routing T_5_1.lc_trk_g0_7 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (31 9)  (253 25)  (253 25)  routing T_5_1.lc_trk_g0_3 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 25)  (254 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (255 25)  (255 25)  routing T_5_1.lc_trk_g2_0 <X> T_5_1.input_2_4
 (36 9)  (258 25)  (258 25)  LC_4 Logic Functioning bit
 (29 10)  (251 26)  (251 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (253 26)  (253 26)  routing T_5_1.lc_trk_g1_7 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 26)  (254 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 26)  (256 26)  routing T_5_1.lc_trk_g1_7 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 26)  (258 26)  LC_5 Logic Functioning bit
 (50 10)  (272 26)  (272 26)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (274 26)  (274 26)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (253 27)  (253 27)  routing T_5_1.lc_trk_g1_7 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (36 11)  (258 27)  (258 27)  LC_5 Logic Functioning bit
 (51 11)  (273 27)  (273 27)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (234 28)  (234 28)  routing T_5_1.sp4_v_t_46 <X> T_5_1.sp4_h_r_11
 (17 12)  (239 28)  (239 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (240 28)  (240 28)  routing T_5_1.wire_logic_cluster/lc_1/out <X> T_5_1.lc_trk_g3_1
 (27 14)  (249 30)  (249 30)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 30)  (251 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 30)  (254 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 30)  (255 30)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 30)  (256 30)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 30)  (258 30)  LC_7 Logic Functioning bit
 (29 15)  (251 31)  (251 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 31)  (252 31)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (32 15)  (254 31)  (254 31)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (256 31)  (256 31)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.input_2_7
 (35 15)  (257 31)  (257 31)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.input_2_7


LogicTile_9_1

 (13 12)  (455 28)  (455 28)  routing T_9_1.sp4_h_l_46 <X> T_9_1.sp4_v_b_11
 (12 13)  (454 29)  (454 29)  routing T_9_1.sp4_h_l_46 <X> T_9_1.sp4_v_b_11


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 1)  (649 17)  (649 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 22)  (648 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (109 11)  (109 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (108 10)  (108 10)  routing T_2_0.lc_trk_g1_4 <X> T_2_0.fabout
 (15 5)  (109 10)  (109 10)  routing T_2_0.lc_trk_g1_4 <X> T_2_0.fabout
 (2 6)  (98 8)  (98 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0

 (4 12)  (88 3)  (88 3)  routing T_2_0.span4_vert_4 <X> T_2_0.lc_trk_g1_4
 (6 13)  (90 2)  (90 2)  routing T_2_0.span4_vert_4 <X> T_2_0.lc_trk_g1_4
 (7 13)  (91 2)  (91 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4


IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 1)  (195 14)  (195 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (194 8)  (194 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 1)  (249 14)  (249 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (248 8)  (248 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 1)  (303 14)  (303 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (13 7)  (311 9)  (311 9)  routing T_6_0.span4_vert_13 <X> T_6_0.span4_horz_r_2
 (14 7)  (312 9)  (312 9)  routing T_6_0.span4_vert_13 <X> T_6_0.span4_horz_r_2
 (16 8)  (280 7)  (280 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (13 13)  (311 2)  (311 2)  routing T_6_0.span4_vert_19 <X> T_6_0.span4_horz_r_3
 (14 13)  (312 2)  (312 2)  routing T_6_0.span4_vert_19 <X> T_6_0.span4_horz_r_3
 (17 13)  (281 2)  (281 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (361 14)  (361 14)  IO control bit: GIODOWN0_REN_1

 (2 6)  (360 8)  (360 8)  IO control bit: GIODOWN0_REN_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 1)  (415 14)  (415 14)  IO control bit: IODOWN_REN_1

 (5 2)  (405 12)  (405 12)  routing T_8_0.span4_horz_r_11 <X> T_8_0.lc_trk_g0_3
 (7 2)  (407 12)  (407 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (408 12)  (408 12)  routing T_8_0.span4_horz_r_11 <X> T_8_0.lc_trk_g0_3
 (2 6)  (414 8)  (414 8)  IO control bit: IODOWN_REN_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0

 (16 10)  (392 4)  (392 4)  IOB_1 IO Functioning bit
 (12 11)  (422 5)  (422 5)  routing T_8_0.lc_trk_g0_3 <X> T_8_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (423 5)  (423 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (393 2)  (393 2)  IOB_1 IO Functioning bit
 (16 14)  (392 0)  (392 0)  IOB_1 IO Functioning bit


IO_Tile_9_0

 (16 0)  (446 15)  (446 15)  IOB_0 IO Functioning bit
 (3 1)  (469 14)  (469 14)  IO control bit: IODOWN_REN_1

 (17 3)  (447 13)  (447 13)  IOB_0 IO Functioning bit
 (12 4)  (476 11)  (476 11)  routing T_9_0.lc_trk_g1_3 <X> T_9_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (446 11)  (446 11)  IOB_0 IO Functioning bit
 (12 5)  (476 10)  (476 10)  routing T_9_0.lc_trk_g1_3 <X> T_9_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (477 10)  (477 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (468 8)  (468 8)  IO control bit: IODOWN_REN_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0

 (6 10)  (460 4)  (460 4)  routing T_9_0.span4_vert_11 <X> T_9_0.lc_trk_g1_3
 (7 10)  (461 4)  (461 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (462 4)  (462 4)  routing T_9_0.span4_vert_11 <X> T_9_0.lc_trk_g1_3
 (12 10)  (476 4)  (476 4)  routing T_9_0.lc_trk_g1_6 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (477 4)  (477 4)  routing T_9_0.lc_trk_g1_6 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 4)  (446 4)  IOB_1 IO Functioning bit
 (8 11)  (462 5)  (462 5)  routing T_9_0.span4_vert_11 <X> T_9_0.lc_trk_g1_3
 (12 11)  (476 5)  (476 5)  routing T_9_0.lc_trk_g1_6 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (477 5)  (477 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 2)  (447 2)  IOB_1 IO Functioning bit
 (4 14)  (458 0)  (458 0)  routing T_9_0.span4_horz_r_14 <X> T_9_0.lc_trk_g1_6
 (16 14)  (446 0)  (446 0)  IOB_1 IO Functioning bit
 (5 15)  (459 1)  (459 1)  routing T_9_0.span4_horz_r_14 <X> T_9_0.lc_trk_g1_6
 (7 15)  (461 1)  (461 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_10_0

 (3 1)  (523 14)  (523 14)  IO control bit: IODOWN_REN_1

 (2 6)  (522 8)  (522 8)  IO control bit: IODOWN_REN_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 1)  (565 14)  (565 14)  IO control bit: IODOWN_REN_1

 (2 6)  (564 8)  (564 8)  IO control bit: IODOWN_REN_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 1)  (619 14)  (619 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (618 8)  (618 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


