vhdl work "D:\VHDL-practice\stop_watch\dff.vhd"
vhdl work "D:\VHDL-practice\stop_watch\reg.vhd"
vhdl work "D:\VHDL-practice\stop_watch\count0to5.vhd"
vhdl work "D:\VHDL-practice\stop_watch\clock_divider_x4.vhd"
vhdl work "D:\VHDL-practice\stop_watch\shift_register.vhd"
vhdl work "D:\VHDL-practice\stop_watch\seven_segment.vhd"
vhdl work "D:\VHDL-practice\stop_watch\key_matrix.vhd"
vhdl work "D:\VHDL-practice\stop_watch\clock_divider.vhd"
vhdl work "D:\VHDL-practice\stop_watch\main.vhd"
