# Nios II ì»¤ìŠ¤í…€ ì¸ìŠ¤íŠ¸ëŸ­ì…˜ & DMA ê°€ì† í”„ë¡œì íŠ¸

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![FPGA](https://img.shields.io/badge/FPGA-Intel%20Cyclone%20V-blue.svg)](https://www.intel.com/content/www/us/en/products/programmable/fpga/cyclone-v.html)
[![Nios II](https://img.shields.io/badge/CPU-Nios%20II-green.svg)](https://www.intel.com/content/www/us/en/products/programmable/processor/nios-ii.html)

> ìµœì í™”ëœ ì»¤ìŠ¤í…€ í•˜ë“œì›¨ì–´ì™€ DMA íŒŒì´í”„ë¼ì¸ì„ í†µí•´ **86ë°° ë¹ ë¥¸** ì‚°ìˆ  ì—°ì‚° ê°€ì† ë‹¬ì„±

ì´ í”„ë¡œì íŠ¸ëŠ” **ì»¤ìŠ¤í…€ ì¸ìŠ¤íŠ¸ëŸ­ì…˜**, **Modular Scatter-Gather DMA**, **Avalon ìŠ¤íŠ¸ë¦¬ë° íŒŒì´í”„ë¼ì¸**ì„ í™œìš©í•˜ì—¬ Nios II ìˆœìˆ˜ ì†Œí”„íŠ¸ì›¨ì–´ êµ¬í˜„ ëŒ€ë¹„ ì••ë„ì ì¸ ì„±ëŠ¥ í–¥ìƒì„ ë‹¬ì„±í•œ ê³ ì„±ëŠ¥ FPGA ì„¤ê³„ë¥¼ ë³´ì—¬ì¤ë‹ˆë‹¤.

## ğŸ“š ìƒì„¸ ë¬¸ì„œ

ì„¤ê³„ ì—¬ì •, ì˜ì‚¬ê²°ì • ê³¼ì •, ê¸°ìˆ ì  ì‹¬í™” ë‚´ìš©ì€ ë‹¤ìŒ ë¬¸ì„œë¥¼ ì°¸ì¡°í•˜ì„¸ìš”:
- [ğŸ‡°ğŸ‡· **í•œê¸€: FPGA í”„ë¡œì íŠ¸ ê²€ì¦**](./history_kor.md)
- [ğŸ‡ºğŸ‡¸ **English: Implementation Journey**](./history.md)

### ë‹¤ë¥¸ ì–¸ì–´ë¡œ ì½ê¸°
- [ğŸ‡ºğŸ‡¸ **English (ì˜ì–´)**](./README.md)

---

## âœ¨ ì£¼ìš” ê¸°ëŠ¥

### 1. **ì»¤ìŠ¤í…€ ì¸ìŠ¤íŠ¸ëŸ­ì…˜ ìœ ë‹›**
Nios II CPU íŒŒì´í”„ë¼ì¸ì— ì§ì ‘ í†µí•©ëœ í•˜ë“œì›¨ì–´ ê°€ì† ì‚°ìˆ  ì—°ì‚° ìœ ë‹›.

**ìµœì í™” í•˜ì´ë¼ì´íŠ¸:**
- **ëª©í‘œ ì—°ì‚°**: `(A Ã— B) / 400`
- **ê¸°ì¡´ ë°©ì‹**: í•˜ë“œì›¨ì–´ ë‚˜ëˆ—ì…ˆê¸° â†’ 50MHzì—ì„œ Setup Time Violation ë°œìƒ
- **ìš°ë¦¬ì˜ ì†”ë£¨ì…˜**: Shift-Add ê·¼ì‚¬ `(A Ã— 5243) >> 21`
  - ìˆ˜í•™ì  ì •í™•ë„: **99.998%** (ì˜¤ì°¨ 0.0018%)
  - ê³ ì£¼íŒŒìˆ˜ì—ì„œë„ **íƒ€ì´ë° ìœ„ë°˜ ì œë¡œ**
  - ì†Œí”„íŠ¸ì›¨ì–´ ë‚˜ëˆ—ì…ˆ ëŒ€ë¹„ ê·¹ì ì¸ ì‚¬ì´í´ ë‹¨ì¶•

### 2. **128ë¹„íŠ¸ SIMD ìŠ¤íŠ¸ë¦¬ë° í”„ë¡œì„¸ì„œ**
ê²¬ê³ í•œ ë°±í”„ë ˆì…”(Backpressure) ì²˜ë¦¬ ê¸°ëŠ¥ì„ ê°–ì¶˜ **4-Lane ë³‘ë ¬** íŒŒì´í”„ë¼ì¸.
- **ë°ì´í„° í­**: 128-bit (4 x 32-bit ì •ìˆ˜)
- **ì²˜ë¦¬ëŸ‰**: ì‚¬ì´í´ ë‹¹ 4ê°œ ë°ì´í„° ë™ì‹œ ì²˜ë¦¬ (ì´ë¡ ì  4ë°° ê°€ì†)


**ì•„í‚¤í…ì²˜:**

![Pipeline Architecture](./images/pipeline_architecture_1770538269148.png)

```
Stage 0: ì…ë ¥ ìº¡ì²˜ & ì—”ë””ì•ˆ ìŠ¤ì™‘
   â†“
Stage 1: ê³„ìˆ˜ ê³±ì…ˆ (Input Ã— Coeff)
   â†“
Stage 2: ë‚˜ëˆ—ì…ˆ ê·¼ì‚¬ & ìµœì¢… ì—”ë””ì•ˆ ìŠ¤ì™‘
```

**ì„¤ê³„ íŠ¹ì§•:**
- **SIMD ì•„í‚¤í…ì²˜**: ë‹¨ì¼ ëª…ë ¹ì–´ ë‹¤ì¤‘ ë°ì´í„° ì²˜ë¦¬ (4-Way Parallelism)
- **Valid-Ready í•¸ë“œì…°ì´í¬**: ì—…ê³„ í‘œì¤€ Avalon-ST ë°±í”„ë ˆì…”
- **ìë™ ë°”ì´íŠ¸ ìŠ¤ì™€í•‘**: mSGDMA ì—”ë””ì•ˆ ë¶ˆì¼ì¹˜ í•´ê²°
- **ì¬ì‚¬ìš© í…œí”Œë¦¿**: í–¥í›„ í”„ë¡œì íŠ¸ì— í™œìš© ê°€ëŠ¥í•œ [pipe_template.v](./RTL/pipe_template.v)
- **íƒ€ì´ë° í´ë¡œì €**: 50MHz+ íƒ€ì´ë° ì¶©ì¡±í•˜ë©´ì„œë„ ë†’ì€ ì²˜ë¦¬ëŸ‰ ìœ ì§€

![DPRAM ì•„í‚¤í…ì²˜](./images/image_dpram.png)

### 3. **Modular Scatter-Gather DMA í†µí•©**
ì¸ë¼ì¸ ì—°ì‚°ì´ ê°€ëŠ¥í•œ ë¶„ë¦¬í˜• mSGDMA ì•„í‚¤í…ì²˜.

**ì¥ì :**
- **CPU ë¶€í•˜ ì œë¡œ**: DMA ì „ì†¡ ë„ì¤‘ì— ì—°ì‚° ìˆ˜í–‰
- **ë©”ëª¨ë¦¬ íš¨ìœ¨ì„±**: ë³€í™˜ì„ í¬í•¨í•œ ì§ì ‘ ë©”ëª¨ë¦¬ ê°„ ì „ì†¡
- **ìœ ì—°í•œ êµ¬ì¡°**: ë…ë¦½ì ì¸ Dispatcher, Read Master, Write Master

---

## ğŸ—ï¸ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜

![System Architecture](./images/system_architecture_1770538427698.png)



---

## ğŸš€ ì„±ëŠ¥ ì¸¡ì • ê²°ê³¼

![Performance Comparison](./images/performance_chart_1770538328314.png)

Nios II @ 50MHz, 1000ê°œ ìš”ì†Œ ë°°ì—´ ì²˜ë¦¬ ê¸°ì¤€:

| ëª¨ë“œ | ì„¤ëª… | ì†Œí”„íŠ¸ì›¨ì–´ ëŒ€ë¹„ ì„±ëŠ¥ |
|------|------|---------------------|
| **ë°”ì´íŒ¨ìŠ¤** | DMA ë³µì‚¬ë§Œ | CPU memcpy ëŒ€ë¹„ **7.59ë°° ë¹ ë¦„** |
| **ì „ì²´ ê°€ì†** | DMA + íŒŒì´í”„ë¼ì¸ ì—°ì‚° | ì†Œí”„íŠ¸ì›¨ì–´ ë‚˜ëˆ—ì…ˆ ëŒ€ë¹„ **86.14ë°° ë¹ ë¦„** |

**ì‹¤ì œ ìˆ˜ì¹˜ (256 ì›Œë“œ ë°ì´í„°ì…‹):**
- ì†Œí”„íŠ¸ì›¨ì–´ ì—°ì‚°: ~2810 us
- í•˜ë“œì›¨ì–´ ê°€ì†: ~32 us
- **ê²°ê³¼: 85.88ë°° ì†ë„ í–¥ìƒ** ğŸš€


---

## ğŸ§ª ê²€ì¦ í™˜ê²½

**Cocotb**ì™€ **pytest**ë¥¼ í™œìš©í•œ ì „ë¬¸ì ì¸ í•˜ë“œì›¨ì–´ ê²€ì¦.

### ê¸°ëŠ¥
- âœ… **Python ê¸°ë°˜ í…ŒìŠ¤íŠ¸ë²¤ì¹˜**ë¡œ ìœ ì—°í•œ í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ ì‘ì„±
- âœ… **ìë™ íŒŒí˜• ìƒì„±** (VCD/FST)
- âœ… **Pytest í†µí•©**ìœ¼ë¡œ CI/CD í˜¸í™˜
- âœ… **ëª¨ë“ˆë³„ ë…ë¦½ ë¹Œë“œ ë””ë ‰í† ë¦¬**
- âœ… Altera IPë¥¼ ìœ„í•œ **Behavioral ëª¨ë¸** (altsyncram)

### ë¹ ë¥¸ í…ŒìŠ¤íŠ¸
```bash
cd tests/cocotb
pytest test_runner.py -v

# ì¶œë ¥:
# test_runner.py::test_cocotb_modules[my_custom_slave] PASSED    [50%]
# test_runner.py::test_cocotb_modules[stream_processor] PASSED   [100%]
# ==================== 2 passed in 0.81s ====================
```

### íŒŒí˜• í™•ì¸
```bash
# GTKWave
gtkwave tests/cocotb/sim_build/stream_processor/dump.vcd

# ë˜ëŠ” VS Code í™•ì¥: Surfer ì‚¬ìš©
```

---

## ğŸ“‚ í”„ë¡œì íŠ¸ êµ¬ì¡°

```
quartus_project/
â”œâ”€â”€ RTL/
â”‚   â”œâ”€â”€ stream_processor.v     # 3ë‹¨ íŒŒì´í”„ë¼ì¸ ê°€ì†ê¸°
â”‚   â”œâ”€â”€ pipe_template.v        # ì¬ì‚¬ìš© ê°€ëŠ¥í•œ Në‹¨ í…œí”Œë¦¿
â”‚   â”œâ”€â”€ my_multi_calc.v        # ì»¤ìŠ¤í…€ ì¸ìŠ¤íŠ¸ëŸ­ì…˜ ìœ ë‹›
â”‚   â”œâ”€â”€ my_slave.v             # DPRAM ë‚´ì¥ Avalon-MM ìŠ¬ë ˆì´ë¸Œ
â”‚   â””â”€â”€ top_module.v           # ì‹œìŠ¤í…œ í†µí•©
â”‚
â”œâ”€â”€ ip/
â”‚   â””â”€â”€ dpram.v                # ë“€ì–¼ í¬íŠ¸ RAM (1KB)
â”‚
â”œâ”€â”€ software/
â”‚   â””â”€â”€ cust_inst_app/
â”‚       â””â”€â”€ main.c             # ë²¤ì¹˜ë§ˆí¬ & í…ŒìŠ¤íŠ¸ ì• í”Œë¦¬ì¼€ì´ì…˜
â”‚
â”œâ”€â”€ tests/cocotb/
â”‚   â”œâ”€â”€ test_runner.py         # Pytest ëŸ¬ë„ˆ
â”‚   â”œâ”€â”€ tb_my_slave.py         # Avalon-MM í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”‚   â”œâ”€â”€ tb_stream_processor_avs.py  # íŒŒì´í”„ë¼ì¸ í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”‚   â””â”€â”€ sim_models/
â”‚       â””â”€â”€ altsyncram.v       # Behavioral ëª¨ë¸
â”‚
â”œâ”€â”€ custom_inst_qsys.qsys      # Platform Designer ì‹œìŠ¤í…œ
â”œâ”€â”€ history.md                 # ìƒì„¸ êµ¬í˜„ ê°€ì´ë“œ (ì˜ë¬¸)
â””â”€â”€ history_kor.md             # ìƒì„¸ êµ¬í˜„ ê°€ì´ë“œ (í•œê¸€)
```

---

## ğŸ› ï¸ ë¹ ë¥¸ ì‹œì‘

### í•„ìš” ì¡°ê±´
- Intel Quartus Prime (20.1 ì´ìƒ)
- Nios II EDS
- DE10-Nano ë³´ë“œ (ë˜ëŠ” Cyclone V FPGA)
- Python 3.8+ with Cocotb (ê²€ì¦ìš©)

### FPGA í•˜ë“œì›¨ì–´ ë¹Œë“œ
```bash
# Quartus í”„ë¡œì íŠ¸ ì—´ê¸°
quartus_sh --tcl_eval project_open custom_inst.qpf

# ì»´íŒŒì¼ (ë˜ëŠ” Quartus GUI: Processing â†’ Start Compilation)
quartus_sh --flow compile custom_inst
```

### ì†Œí”„íŠ¸ì›¨ì–´ ë¹Œë“œ
```bash
cd software/cust_inst_app
nios2-app-generate-makefile --bsp-dir ../cust_inst_bsp
make
```

### FPGA í”„ë¡œê·¸ë˜ë°
```bash
# Quartus Programmer ë˜ëŠ” ì»¤ë§¨ë“œ ë¼ì¸ ì‚¬ìš©
quartus_pgm -c 1 -m JTAG -o "p;output_files/custom_inst.sof"
```

### ì• í”Œë¦¬ì¼€ì´ì…˜ ì‹¤í–‰
```bash
nios2-terminal  # UART ì—°ê²°
# Nios II ì‰˜ì—ì„œ:
./software/cust_inst_app/cust_inst_app.elf
```

---

## ğŸ”¬ ê¸°ìˆ ì  í•˜ì´ë¼ì´íŠ¸

### ë„ì „ ê³¼ì œ 1: íƒ€ì´ë° ìœ„ë°˜
**ë¬¸ì œ**: í•˜ë“œì›¨ì–´ ë‚˜ëˆ—ì…ˆê¸°ê°€ 50MHz íƒ€ì´ë°ì„ ì¶©ì¡±í•˜ì§€ ëª»í•¨.

**í•´ê²°ì±…**: ê³ ì • ì†Œìˆ˜ì  ê·¼ì‚¬ë¥¼ ì´ìš©í•œ ìˆ˜í•™ì  ë³€í™˜:
```
1/400 â‰ˆ 5243/2^21
ì˜¤ì°¨: 0.0018%
ê²°ê³¼: íƒ€ì´ë° ìœ„ë°˜ ì œë¡œ
```

### ë„ì „ ê³¼ì œ 2: ì—”ë””ì•ˆ ë¶ˆì¼ì¹˜
**ë¬¸ì œ**: mSGDMA "First Symbol In High-Order Bits" ì„¤ì •ì´ ë°”ì´íŠ¸ ìˆœì„œë¥¼ ì—­ì „.

**í•´ê²°ì±…**: íŒŒì´í”„ë¼ì¸ ì…ì¶œë ¥ì—ì„œ ìë™ ë°”ì´íŠ¸ ìŠ¤ì™€í•‘:
```verilog
assign swapped = {original[7:0], original[15:8], 
                  original[23:16], original[31:24]};
```

### ë„ì „ ê³¼ì œ 3: íŒŒì´í”„ë¼ì¸ ë°±í”„ë ˆì…”
**ë¬¸ì œ**: í•˜ë¥˜ ì»´í¬ë„ŒíŠ¸ ì •ì§€ ì‹œ ë°ì´í„° ì†ì‹¤.

**í•´ê²°ì±…**: ëª¨ë“  ìŠ¤í…Œì´ì§€ë¥¼ ê´€í†µí•˜ëŠ” ì—°ì‡„ Valid-Ready í•¸ë“œì…°ì´í¬:
```verilog
always @(posedge clk) begin
    if (pipe_ready[N] || !pipe_valid[N])
        stage_data[N] <= stage_data[N-1];
end
```

---

## ğŸ“– í•™ìŠµ ìë£Œ

FPGA ë˜ëŠ” Nios II ê°œë°œì´ ì²˜ìŒì´ë¼ë©´ ë‹¤ìŒ ìë£Œë¥¼ ì°¸ê³ í•˜ì„¸ìš”:
1. **[history_kor.md](./history_kor.md)** - ì„¤ê³„ ê·¼ê±°ë¥¼ í¬í•¨í•œ ì™„ì „í•œ ê°œë°œ ì—¬ì •
2. **[pipe_template.v](./RTL/pipe_template.v)** - ìƒì„¸ ì£¼ì„ì´ ë‹¬ë¦° ì¬ì‚¬ìš© ê°€ëŠ¥í•œ íŒŒì´í”„ë¼ì¸ í…œí”Œë¦¿
3. **Cocotb í…ŒìŠ¤íŠ¸** - ê²€ì¦ ì˜ˆì‹œëŠ” [tests/cocotb/](./tests/cocotb/) ì°¸ì¡°

---

## ğŸ¤ ê¸°ì—¬í•˜ê¸°

ê¸°ì—¬ë¥¼ í™˜ì˜í•©ë‹ˆë‹¤! ê´€ì‹¬ ë¶„ì•¼:
- ì—£ì§€ ì¼€ì´ìŠ¤ë¥¼ ìœ„í•œ ì¶”ê°€ í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤
- ë‹¤ë¥¸ FPGA ë³´ë“œ ì§€ì›
- í–¥ìƒëœ íŒŒì´í”„ë¼ì¸ êµ¬ì„±
- ë¬¸ì„œ ê°œì„ 

---

## ğŸ“„ ë¼ì´ì„ ìŠ¤

MIT License - ìì„¸í•œ ë‚´ìš©ì€ [LICENSE](./LICENSE) ì°¸ì¡°

---

## ğŸ™ ê°ì‚¬ì˜ ë§

- Intel FPGA University Program
- Cocotb ì˜¤í”ˆì†ŒìŠ¤ ê²€ì¦ í”„ë ˆì„ì›Œí¬
- VS Code Surfer íŒŒí˜• ë·°ì–´

