//IP Functional Simulation Model
//VERSION_BEGIN 12.1 cbx_mgl 2012:11:07:18:06:30:SJ cbx_simgen 2012:11:07:18:03:51:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Altera disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = lut 932 mux21 3450 oper_add 38 oper_decoder 3 oper_left_shift 3 oper_less_than 13 oper_mux 3 oper_selector 479 
`timescale 1 ps / 1 ps
module  ddr2_phy_alt_mem_phy_seq_wrapper
	( 
	ctl_add_1t_ac_lat_internal,
	ctl_add_1t_odt_lat_internal,
	ctl_add_intermediate_regs_internal,
	ctl_cal_byte_lane_sel_n,
	ctl_cal_fail,
	ctl_cal_req,
	ctl_cal_success,
	ctl_cal_warning,
	ctl_rdata,
	ctl_rlat,
	ctl_wlat,
	dbg_addr,
	dbg_clk,
	dbg_cs,
	dbg_rd,
	dbg_rd_data,
	dbg_reset_n,
	dbg_waitrequest,
	dbg_wr,
	dbg_wr_data,
	hr_rsc_clk,
	int_RANK_HAS_ADDR_SWAP,
	int_rdata_valid_1t,
	mem_err_out_n,
	mmc_seq_done,
	mmc_seq_value,
	parity_error_n,
	phs_shft_busy,
	phy_clk_1x,
	pll_measure_clk_index,
	pll_resync_clk_index,
	reset_phy_clk_1x_n,
	sc_clk_dp,
	scan_din,
	scan_enable_ck,
	scan_enable_dm,
	scan_enable_dq,
	scan_enable_dqs,
	scan_enable_dqs_config,
	scan_enable_dqsn,
	scan_update,
	seq_ac_addr,
	seq_ac_ba,
	seq_ac_cas_n,
	seq_ac_cke,
	seq_ac_cs_n,
	seq_ac_odt,
	seq_ac_ras_n,
	seq_ac_rst_n,
	seq_ac_sel,
	seq_ac_we_n,
	seq_dqs_add_2t_delay,
	seq_mem_clk_disable,
	seq_mmc_start,
	seq_oct_oct_delay,
	seq_oct_oct_extend,
	seq_oct_val,
	seq_pll_inc_dec_n,
	seq_pll_select,
	seq_pll_start_reconfig,
	seq_poa_lat_dec_1x,
	seq_poa_lat_inc_1x,
	seq_poa_protection_override_1x,
	seq_rdata_valid_lat_dec,
	seq_rdata_valid_lat_inc,
	seq_rdp_dec_read_lat_1x,
	seq_rdp_inc_read_lat_1x,
	seq_rdp_reset_req_n,
	seq_rdv_doing_rd,
	seq_wdp_dm,
	seq_wdp_dqs,
	seq_wdp_dqs_burst,
	seq_wdp_ovride,
	seq_wdp_wdata,
	seq_wdp_wdata_valid) /* synthesis synthesis_clearbox=1 */;
	output   ctl_add_1t_ac_lat_internal;
	output   ctl_add_1t_odt_lat_internal;
	output   ctl_add_intermediate_regs_internal;
	input   [3:0]  ctl_cal_byte_lane_sel_n;
	output   ctl_cal_fail;
	input   ctl_cal_req;
	output   ctl_cal_success;
	output   ctl_cal_warning;
	input   [63:0]  ctl_rdata;
	output   [4:0]  ctl_rlat;
	output   [4:0]  ctl_wlat;
	input   [12:0]  dbg_addr;
	input   dbg_clk;
	input   dbg_cs;
	input   dbg_rd;
	output   [31:0]  dbg_rd_data;
	input   dbg_reset_n;
	output   dbg_waitrequest;
	input   dbg_wr;
	input   [31:0]  dbg_wr_data;
	input   hr_rsc_clk;
	input   [0:0]  int_RANK_HAS_ADDR_SWAP;
	input   [0:0]  int_rdata_valid_1t;
	input   mem_err_out_n;
	input   mmc_seq_done;
	input   mmc_seq_value;
	output   parity_error_n;
	input   phs_shft_busy;
	input   phy_clk_1x;
	input   [2:0]  pll_measure_clk_index;
	input   [2:0]  pll_resync_clk_index;
	input   reset_phy_clk_1x_n;
	output   [3:0]  sc_clk_dp;
	output   [3:0]  scan_din;
	output   [0:0]  scan_enable_ck;
	output   [3:0]  scan_enable_dm;
	output   [31:0]  scan_enable_dq;
	output   [3:0]  scan_enable_dqs;
	output   [3:0]  scan_enable_dqs_config;
	output   [3:0]  scan_enable_dqsn;
	output   [3:0]  scan_update;
	output   [12:0]  seq_ac_addr;
	output   [2:0]  seq_ac_ba;
	output   [0:0]  seq_ac_cas_n;
	output   [0:0]  seq_ac_cke;
	output   [0:0]  seq_ac_cs_n;
	output   [0:0]  seq_ac_odt;
	output   [0:0]  seq_ac_ras_n;
	output   [0:0]  seq_ac_rst_n;
	output   seq_ac_sel;
	output   [0:0]  seq_ac_we_n;
	output   [3:0]  seq_dqs_add_2t_delay;
	output   seq_mem_clk_disable;
	output   seq_mmc_start;
	output   [4:0]  seq_oct_oct_delay;
	output   [4:0]  seq_oct_oct_extend;
	output   seq_oct_val;
	output   seq_pll_inc_dec_n;
	output   [2:0]  seq_pll_select;
	output   seq_pll_start_reconfig;
	output   [3:0]  seq_poa_lat_dec_1x;
	output   [3:0]  seq_poa_lat_inc_1x;
	output   seq_poa_protection_override_1x;
	output   seq_rdata_valid_lat_dec;
	output   seq_rdata_valid_lat_inc;
	output   [3:0]  seq_rdp_dec_read_lat_1x;
	output   [3:0]  seq_rdp_inc_read_lat_1x;
	output   seq_rdp_reset_req_n;
	output   [3:0]  seq_rdv_doing_rd;
	output   [7:0]  seq_wdp_dm;
	output   [1:0]  seq_wdp_dqs;
	output   [3:0]  seq_wdp_dqs_burst;
	output   seq_wdp_ovride;
	output   [63:0]  seq_wdp_wdata;
	output   [3:0]  seq_wdp_wdata_valid;

	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_6038q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_6037q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_6036q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_6035q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_6034q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_6033q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_6_6032q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_6048q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_6047q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_6046q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_6045q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_6044q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_6043q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_6042q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_6041q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_value_r_5537q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5370q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_5378q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_5377q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_5376q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_5375q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_5374q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_5373q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_5372q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_5371q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10188q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10187q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_4011q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_4010q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_4009q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_4008q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_4007q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3573q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3574q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3575q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7685q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_932q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_931q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_3139q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_3137q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_9378q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_10165q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6886q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3934q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5383q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3987q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3985q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8626q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8625q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8624q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8623q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_4_8622q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_5_8621q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_6_8620q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_7_8619q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8760q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7696q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_951q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_955q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_952q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_953q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_930q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_10258q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_10257q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_10256q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_10255q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_10254q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_10253q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_10252q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_10251q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_10266q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_10265q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_10264q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_10263q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_10262q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_10261q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_10260q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_10259q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_3141q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1476q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6912q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6911q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6910q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6922q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6921q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6935q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6934q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6932q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6945q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6943q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_826q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_925q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_973q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_980q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_3088q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_3178q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_3211q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_3240q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_3241q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1471q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1792q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1794q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1445q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1438q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1426q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1448q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1468q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1504q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2978q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1525q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1520q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1519q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1518q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1516q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1515q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_3140q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1549q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_3136q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_3126q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_3125q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_3124q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_3123q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_3122q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_3121q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_3120q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_3119q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_3135q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_3134q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_3133q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_3132q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_3131q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_3130q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_3129q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_3128q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_3127q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_10198q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_10249q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_9380q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_9379q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_9366q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_9381q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_9364q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_9383q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_9382q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_9358q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_9367q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_9377q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_9376q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_9375q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_9374q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_9373q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_9372q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_9371q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_9370q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_9369q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_10197q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_9268q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_9267q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9400q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9408q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_10179q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_10180q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_10170q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_10167q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_10186q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_10185q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_10166q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_10181q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_10183q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_10168q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_10177q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_10173q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_10174q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_10176q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_10175q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_10184q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_10182q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_10178q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_10171q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_10169q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_10172q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_10535q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_10533q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_10532q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_10530q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_10529q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_10542q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_10541q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_10536q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_10250q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10195q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9409q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_10553q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_10552q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_10551q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_10550q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_10549q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_10548q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_10547q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_10546q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9399q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_6127q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_6126q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3933q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3578q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_2_3577q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_3_3576q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_5393q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_5392q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_5391q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_5390q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_5389q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_5388q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_5387q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_5386q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4766q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3546q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3545q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3556q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3558q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3559q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3560q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3547q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3555q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3552q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3554q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3553q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3561q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3557q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3549q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3548q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3550q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3562q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3564q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3563q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6812q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_6076q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_6077q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_6119q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_6085q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_6084q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_6083q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_6082q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_6081q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_6080q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_6079q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_6078q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_4018q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_4019q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_4020q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5506q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3982q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3981q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3979q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_5330q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4768q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_5384q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_5368q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5528q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4035q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_4038q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_4037q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_4036q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4642q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5493q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5492q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_2_5491q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_3_5490q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3989q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3970q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3972q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3971q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3942q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3969q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6870q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4717q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4716q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4715q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4714q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4713q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4712q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4758q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4757q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3998q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_4006q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_4005q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_4004q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_4003q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_4002q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3935q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3967q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6925q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6951q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_2_6950q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_3_6949q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5476q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_4017q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_4016q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_4021q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5488q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5477q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_5385q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_5381q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_5379q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_5380q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5382q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3948q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3947q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3944q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_6040q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5975q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5539q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_6002q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_6006q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_6005q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_6004q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_6049q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_6001q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_6000q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5999q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5998q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5997q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5472q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5461q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5460q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5459q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5458q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5457q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5456q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5470q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5469q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5468q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5467q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5466q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5465q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5464q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5463q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5462q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5452q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5455q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5527q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5526q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5525q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5529q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5530q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5531q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_6039q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_6030q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_6029q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_6028q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_6027q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_6026q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_6025q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5533q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5532q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_6003q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_6021q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_6020q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_6019q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_6018q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_6017q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_6016q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5978q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3986q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3984q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3983q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8782q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8799q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8800q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8617q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8694q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8693q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_2_8692q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_3_8691q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8690q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8680q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8679q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8678q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8677q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8676q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8675q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8674q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8673q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8672q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8671q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8689q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8670q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8669q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8668q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8667q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8666q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8665q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8664q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8663q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8662q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8661q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8688q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8660q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8659q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_32_8658q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_33_8657q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_34_8656q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_35_8655q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_36_8654q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_37_8653q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_38_8652q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_39_8651q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8687q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_40_8650q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_41_8649q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_42_8648q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_43_8647q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_44_8646q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_45_8645q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_46_8644q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_47_8643q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_48_8642q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_49_8641q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8686q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_50_8640q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_51_8639q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_52_8638q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_53_8637q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_54_8636q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_55_8635q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_56_8634q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_57_8633q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_58_8632q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_59_8631q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8685q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_60_8630q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_61_8629q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_62_8628q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_63_8627q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8684q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8683q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8682q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8681q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8698q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8697q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_2_8696q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_3_8695q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8616q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7718q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7749q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7712q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7752q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8744q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7707q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_1018q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_1020q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_1024q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_1023q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_1022q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1021q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_1019q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_986q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_987q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_947q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_937q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_936q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_935q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_946q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_945q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_944q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_943q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_942q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_941q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_940q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_939q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_938q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_950q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_949q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_948q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_954q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_957q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_1002q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_1001q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_994q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_1006q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_1005q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_1004q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_1003q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_967q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_966q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_2_965q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_3_964q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_824q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_962q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_981q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_929q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_928q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_2_927q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_3_926q;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1934m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1935m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1936m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1937m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1938m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1939m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1940m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1941m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1942m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1943m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1945m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1946m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1947m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1816m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1832m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1833m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1870m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1903m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1971m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1972m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1973m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1974m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1975m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1976m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1977m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1978m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1979m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1980m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1981m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1982m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1983m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1984m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1985m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1986m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1987m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1988m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1989m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2022m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2039m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2169m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2272m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2305m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2364m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2397m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2403m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2405m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2406m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2407m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2408m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2409m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2410m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2411m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2412m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2413m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2414m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2415m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2416m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2417m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2418m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2419m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2420m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2421m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2437m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2453m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2470m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2497m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2498m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2502m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2503m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2504m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2505m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2506m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2507m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2508m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2509m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2510m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2511m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2512m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2513m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2514m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2515m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2516m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2554m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2649m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2650m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2651m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2652m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2653m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2654m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2655m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2658m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2660m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2663m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2666m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2668m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2701m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2702m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2892m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2893m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2894m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2896m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2897m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2898m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2899m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2900m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2901m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2902m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2903m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2904m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2905m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2906m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2907m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2908m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2909m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2910m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2926m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2942m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2959m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1465m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1466m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1728m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1673m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1674m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1687m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2960m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1473m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1474m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2586m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2597m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2599m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2600m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2629m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2851m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2852m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2853m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2854m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2973m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2974m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2975m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2976m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2575m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2576m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2577m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2578m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2579m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2580m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2593m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2594m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2595m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2596m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2607m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2608m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2609m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2610m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2611m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2612m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2613m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2625m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2637m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2638m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2639m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2640m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2641m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2642m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2643m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2644m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2645m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2841m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2842m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2843m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2848m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2964m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2965m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2966m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2967m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2968m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2969m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2970m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2971m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2972m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2840m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2963m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1534m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1535m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1536m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1537m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1538m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1539m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1544m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1545m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1546m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_2059m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_2204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1485m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1486m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1487m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1488m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1489m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1490m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1491m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1492m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1493m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1494m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1495m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1497m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1498m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1502m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2839m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2962m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_1797m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1904m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1905m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1906m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1907m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1908m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1909m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1910m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1911m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1912m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1913m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1914m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1915m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1916m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1917m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1918m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1919m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1921m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1948m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1949m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1950m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1951m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1952m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1953m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1954m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1955m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1956m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1957m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1960m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1964m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2089m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2090m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2091m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2092m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2093m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2094m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2095m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2096m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2097m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2098m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2210m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2211m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2212m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2213m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2214m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2215m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2216m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2217m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2218m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2219m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2220m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2227m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2308m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2321m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2323m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2398m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2399m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2400m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2473m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2474m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2475m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2476m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2477m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2478m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2479m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2480m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2481m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2482m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2487m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2556m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2557m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2558m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2855m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2856m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2857m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2858m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2859m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2860m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2861m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2862m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2863m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2864m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2865m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2866m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2867m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2868m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2869m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2870m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2871m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2872m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2873m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1561m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1562m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1563m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1564m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1565m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1566m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1567m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1568m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1569m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1570m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1571m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1572m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1573m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1574m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1575m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1576m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1577m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1578m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1579m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1580m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1586m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1593m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1599m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1600m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1601m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1603m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1604m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1605m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1606m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1607m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1608m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1609m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1610m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1611m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1612m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1613m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1625m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1629m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1637m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1638m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1639m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1640m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1641m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1642m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1643m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1644m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1645m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1646m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1647m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1648m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1649m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1650m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1651m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1652m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1653m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1654m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1655m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1658m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1659m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1660m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1663m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1666m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1668m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1669m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1670m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1671m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1672m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1675m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1676m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1677m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1678m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1679m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1682m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1683m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1684m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1686m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1688m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1689m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1691m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1692m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1693m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1694m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1695m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1696m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1697m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1698m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1699m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1700m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1701m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1702m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1703m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1704m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1705m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1706m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1707m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1708m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1729m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1730m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1731m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1732m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1733m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1734m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1735m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1736m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1737m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1738m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1739m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1740m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1741m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1742m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1743m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1744m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1745m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1746m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1747m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1748m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1749m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1750m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1751m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1752m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1753m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1754m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1755m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1756m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1757m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1758m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2560m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2561m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2562m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2563m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2564m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2565m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2566m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2567m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2568m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2569m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2570m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2571m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2572m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2603m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2604m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_10037m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9916m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9922m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10040m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9917m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9923m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10014m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9907m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_mtp_almt_10368m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9869m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9872m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9873m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9875m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9877m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9244m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9245m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9246m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9247m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9248m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9249m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9250m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9251m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9252m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9253m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9254m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9255m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9256m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9257m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9258m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9259m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9260m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9261m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9262m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9263m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9264m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9265m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10200m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10201m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10202m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10205m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10206m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10216m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10217m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10218m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10219m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10220m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10221m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10222m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10223m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10210m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10211m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10212m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10213m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10214m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10215m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10224m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10225m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10226m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10227m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10228m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10229m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10230m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10231m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9390m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9391m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9397m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9398m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10011m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10042m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10013m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10012m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10303m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10304m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10305m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10306m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10307m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10308m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10321m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10322m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10323m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10324m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10325m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10326m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10327m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10328m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10329m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10330m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10331m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10332m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10333m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10334m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10335m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10336m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10337m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10338m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10339m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10367m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10437m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10438m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10439m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10440m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10441m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10442m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10443m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10444m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10445m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10446m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10447m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10448m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10449m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10450m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10451m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10452m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10453m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10454m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10455m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10456m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10457m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10458m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10459m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10460m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10461m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10462m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10463m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10464m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10465m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10466m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10467m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10468m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10469m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10470m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10471m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10472m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10473m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10474m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10475m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10476m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10477m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10478m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10479m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10480m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10481m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10482m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10485m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10486m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10487m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10488m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10489m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10490m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10491m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10492m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10493m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10494m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10495m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10497m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10498m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10502m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10503m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10504m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10505m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10506m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10507m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10508m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_10038m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_10039m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9911m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9912m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9918m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9919m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9924m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9925m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10004m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10041m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10072m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10015m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10016m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10017m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10018m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10019m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10020m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10021m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10022m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10023m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10024m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10025m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10026m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10027m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10028m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10029m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10030m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10031m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10032m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10033m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10034m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10035m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10036m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10046m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10047m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10048m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10049m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10050m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10051m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10052m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10053m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10054m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10055m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10056m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10057m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10058m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10059m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10060m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10061m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10062m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10063m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10064m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10065m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10066m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10067m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10076m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10077m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10078m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10079m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10080m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10081m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10082m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10083m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10084m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10085m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10086m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10087m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10088m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10089m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10090m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10091m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10092m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10093m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10094m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10095m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10096m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10097m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10120m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10121m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10122m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10123m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10124m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10125m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10126m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10127m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10128m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10129m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10130m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10131m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10132m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10133m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10134m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10135m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10136m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10137m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10138m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10141m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9885m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9886m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9887m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9888m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9889m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9890m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9891m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9892m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9893m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9894m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9896m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9897m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9898m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9899m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9900m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9901m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9902m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9903m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9904m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9905m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9906m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9920m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9921m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9926m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9927m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9930m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9931m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9932m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9933m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9934m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9935m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9936m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9937m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9938m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9939m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9940m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9941m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9942m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9943m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9944m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9945m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9946m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9947m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9948m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9949m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9950m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9951m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9281m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9282m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9283m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9284m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9285m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9286m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9287m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9288m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9289m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9290m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9292m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9293m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9294m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9295m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9296m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9297m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9298m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9299m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9300m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9301m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9302m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9303m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9304m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9305m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9306m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9307m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9308m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9321m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9322m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9323m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9324m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9325m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9406m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9407m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9404m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9405m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10417m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10418m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10419m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10420m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10421m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10422m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10423m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10424m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10429m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10430m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10431m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10432m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10433m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10434m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10435m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10436m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10509m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10510m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10511m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10512m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10513m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10514m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10515m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10516m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10517m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10518m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10519m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10520m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10521m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10522m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10523m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10524m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10416m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10428m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10525m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9386m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9387m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5134m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5135m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5136m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5137m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5138m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5141m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5160m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5161m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5162m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5163m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5164m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5165m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5166m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5167m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5206m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5210m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5211m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5212m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5213m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6065m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6066m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6067m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6068m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6069m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6070m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6071m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6072m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6073m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3810m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3830m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3691m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3692m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3693m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3694m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3695m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3775m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3776m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3777m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3778m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3779m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5521m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5522m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5523m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4030m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4031m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4024m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4025m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4026m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4027m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4028m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4029m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4032m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4033m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5481m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5486m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3674m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3688m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3899m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3625m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6197m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6198m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6199m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6200m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6201m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6202m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6205m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6206m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6210m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6211m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6212m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6213m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6214m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6215m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6231m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6235m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6236m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6237m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6238m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6239m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6240m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6241m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6242m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6243m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6244m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6245m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6246m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6247m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6248m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6249m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6250m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6251m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6252m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6253m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6269m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6273m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6274m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6275m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6276m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6277m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6278m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6279m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6280m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6281m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6282m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6283m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6284m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6285m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6286m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6287m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6288m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6289m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6290m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6307m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6321m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6322m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6323m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6324m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6325m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6326m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6327m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6328m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6329m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6345m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6356m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6357m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6358m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6359m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6360m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6361m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6362m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6363m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6364m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6365m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6366m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6367m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6368m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6369m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6370m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6371m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6372m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6373m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6374m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6390m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6410m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6411m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6412m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6413m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6414m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6415m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6416m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6417m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6418m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6419m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6420m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6421m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6422m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6423m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6424m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6425m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6426m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6427m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6428m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6444m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6458m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6459m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6460m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6461m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6462m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6463m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6464m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6465m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6466m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6467m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6468m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6469m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6470m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6471m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6472m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6473m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6474m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6475m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6476m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6492m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6517m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6518m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6519m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6520m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6521m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6522m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6523m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6524m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6525m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6526m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6527m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6528m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6529m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6530m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6531m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6532m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6533m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6534m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6535m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6551m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6554m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6555m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6556m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6557m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6558m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6559m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6560m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6561m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6562m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6563m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6564m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6565m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6566m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6567m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6568m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6569m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6570m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6571m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6572m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6596m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6597m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6637m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6638m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6639m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6640m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6641m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6642m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6643m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6644m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6645m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6646m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6647m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6648m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6669m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6670m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6671m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6675m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6676m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6677m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6678m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6679m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6682m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6683m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6684m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6686m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6687m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6688m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6689m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6690m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6691m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6692m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6693m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6709m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6136m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6137m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6138m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6141m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6146m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6147m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6148m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6149m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6150m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6151m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6168m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6169m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6170m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6171m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6172m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6173m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6757m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6758m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6759m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6760m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6761m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6762m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6090m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6091m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6110m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6111m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3753m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3784m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3786m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3787m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3789m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3790m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3809m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3829m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3908m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3909m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3696m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3697m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3698m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3699m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3700m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3701m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3702m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3703m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3745m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3746m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3747m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3748m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3749m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3750m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3751m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3752m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3767m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3768m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3769m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3770m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3771m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3772m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3773m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3774m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4838m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4839m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4840m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4841m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4842m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4843m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4844m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4858m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4859m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4860m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4861m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4862m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4863m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4864m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4865m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4866m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4867m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4868m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4869m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4870m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4871m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4872m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4873m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4942m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4943m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4944m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4945m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4946m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4947m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4948m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4949m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4977m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4978m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4979m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4980m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4981m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4982m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4983m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4984m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4986m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4987m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4988m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4989m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4990m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4991m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4992m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4993m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5150m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5151m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5152m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5153m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5154m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5155m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5156m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5157m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5177m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5178m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5179m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5180m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5181m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5182m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5183m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5184m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5185m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5186m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5187m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5188m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5189m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5190m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5191m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5192m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6152m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6153m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6154m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6155m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6156m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6157m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6158m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6159m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6160m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6161m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6162m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6163m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6164m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6165m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6166m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6167m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6346m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6347m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6348m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6349m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6350m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6351m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6352m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6353m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6391m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6392m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6393m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6394m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6395m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6396m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6397m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6398m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6399m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6400m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6401m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6402m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6403m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6404m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6405m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6406m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6452m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6453m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6454m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6455m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6495m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6497m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6498m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6502m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6503m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6504m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6505m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6506m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6507m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6508m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6509m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6510m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6511m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6512m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6513m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6514m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6595m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6625m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3586m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3593m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3594m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3595m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3596m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3597m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3599m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3600m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3601m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3603m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3604m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3605m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3606m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3608m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3609m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3610m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3611m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3612m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3613m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3637m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3638m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3639m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3640m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3641m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3642m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3643m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3644m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3647m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3648m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3649m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3650m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3651m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3652m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3653m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3654m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3655m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3658m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3659m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3663m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3666m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3668m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3669m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3670m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3671m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3672m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3673m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3675m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3676m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3677m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3678m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3679m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3682m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3683m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3684m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3686m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3687m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3704m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3705m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3706m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3707m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3708m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3709m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3710m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3711m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3712m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3713m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3714m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3715m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3716m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3717m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3718m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3719m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3720m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3721m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3722m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3723m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3724m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3725m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3726m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3727m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3728m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3729m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3732m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3733m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3734m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3735m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3736m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3737m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3738m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3739m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3740m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3741m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3742m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3743m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3744m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3754m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3755m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3756m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3757m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3758m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3759m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3760m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3761m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3762m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3763m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3764m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3765m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3766m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3796m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3797m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3798m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3799m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3800m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3801m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3802m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3803m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3804m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3805m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3806m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3807m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3808m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3816m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3817m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3818m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3819m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3820m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3821m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3822m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3823m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3824m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3825m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3826m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3827m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3828m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3831m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3832m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3833m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3834m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3835m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3836m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3837m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3838m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3839m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3840m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3841m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3842m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3843m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3844m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3848m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3851m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3852m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3853m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3854m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3855m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3856m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3920m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3921m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3922m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3923m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3924m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3925m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3926m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3927m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3928m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3929m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3930m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3931m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3932m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6109m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6407m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6450m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6493m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6668m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6672m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6143m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6451m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6494m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6811m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4910m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4911m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4912m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4913m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4914m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4937m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4938m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4939m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4940m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4941m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4972m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4973m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4974m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4975m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4976m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5015m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5016m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5017m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5018m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5019m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5898m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5962m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5641m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5642m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5643m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5644m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5645m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5646m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5647m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5660m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5663m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5666m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5882m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5883m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5884m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5885m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5886m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5887m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5888m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5640m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5659m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5556m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5557m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5558m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5559m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5560m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5561m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5562m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5563m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5637m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5638m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5650m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5651m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5652m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5653m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5654m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5655m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5676m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5677m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5678m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5679m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5682m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5683m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5928m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5929m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5930m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5931m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5932m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5933m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5934m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5935m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5593m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5877m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5944m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4793m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4794m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4795m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4796m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4797m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4798m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4893m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4894m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4896m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4897m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4898m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4904m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4905m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4906m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4907m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4908m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4909m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4931m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4932m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4933m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4934m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4935m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4936m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4966m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4967m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4968m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4969m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4970m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4971m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5009m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5010m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5011m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5012m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5013m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5014m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5035m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5036m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5037m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5038m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5039m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5040m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5044m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5045m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5046m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5047m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5048m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5049m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5051m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5052m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5053m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5054m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5055m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5056m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5487m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5478m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5480m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5485m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5567m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5568m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5569m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5570m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5571m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5572m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5573m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5574m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5594m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5595m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5596m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5597m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5599m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5600m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5601m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5548m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5549m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5550m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5551m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5552m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5553m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5554m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5555m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5702m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5703m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5705m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5706m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5707m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5708m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5709m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5710m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5711m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5712m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5713m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5714m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5733m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5734m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5735m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5736m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5737m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5738m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5739m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5740m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5741m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5742m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5743m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5744m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5745m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5746m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5747m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5748m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5785m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5786m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5787m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5788m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5789m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5790m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5791m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5792m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5920m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5921m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5922m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5923m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5924m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5925m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5926m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5927m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rewind_direction_5291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5109m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5193m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_5312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4900m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4917m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4952m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4995m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_5289m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4918m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4953m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4996m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_5290m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5540m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5541m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5542m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5543m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5544m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5545m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5546m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5547m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5749m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5750m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5751m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5752m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5753m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5754m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5755m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5756m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5757m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5758m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5759m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5760m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5761m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5762m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5763m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5764m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5793m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5794m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5795m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5796m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5797m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5798m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5799m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5800m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5912m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5913m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5914m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5915m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5916m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5917m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5918m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5919m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5096m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5108m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5131m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5069m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5276m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5050m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5070m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5176m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5222m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3896m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3898m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5092m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5093m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5094m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5099m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5100m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5101m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5102m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5103m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5104m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5105m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5106m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5122m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5123m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5124m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5125m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5126m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5127m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5128m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5129m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4772m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4773m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4775m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4776m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4777m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4779m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4780m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4781m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4782m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4783m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4784m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4785m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4786m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4787m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4788m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4789m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4790m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4799m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4800m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4801m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4802m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4803m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4804m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4805m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4806m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4807m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4808m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4809m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4810m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4812m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4813m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4814m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4815m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4816m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4817m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4818m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4819m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4820m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4821m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4822m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4823m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4826m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4827m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4828m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4829m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4830m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4831m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4832m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4833m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4834m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4835m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4836m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4837m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4848m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4851m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4852m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4853m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4854m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4855m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4856m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4857m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4874m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4875m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4876m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4877m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4878m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4879m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4880m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4881m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4882m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4883m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4884m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4885m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4901m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4903m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4919m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4920m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4921m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4922m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4923m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4924m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4925m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4926m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4927m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4928m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4929m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4930m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4954m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4955m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4956m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4957m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4958m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4959m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4960m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4961m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4962m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4963m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4964m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4965m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4997m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4998m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4999m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5000m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5001m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5002m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5003m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5004m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5005m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5006m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5007m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5008m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5057m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5058m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5059m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5060m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5061m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5062m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5063m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5064m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5065m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5066m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5067m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5068m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5072m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5073m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5074m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5075m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5076m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5077m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5078m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5079m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5080m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5081m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5082m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5083m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5097m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5098m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5110m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5111m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5112m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5113m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5114m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5115m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5116m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5117m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5118m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5119m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5120m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5121m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5158m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5159m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5194m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5195m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5196m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5197m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5198m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5199m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5200m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5201m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5202m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5205m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6094m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6095m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6096m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6097m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6098m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6099m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6100m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6101m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6102m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6103m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6104m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6105m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6106m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6107m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6108m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4950m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4985m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_5020m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_5292m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5955m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5881m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5947m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5536m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5956m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5968m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5970m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5972m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5973m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5732m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5784m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5880m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5946m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5899m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5900m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5901m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5963m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5964m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5965m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5783m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5810m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5820m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5945m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5658m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5684m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5686m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5687m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5892m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5897m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5957m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5958m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5959m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5960m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5961m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5575m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5576m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5577m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5578m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5579m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5580m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5586m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5603m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5604m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5605m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5606m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5607m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5608m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5609m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5610m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5612m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5613m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5648m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5649m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5668m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5669m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5670m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5671m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5672m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5673m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5674m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5675m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5715m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5716m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5717m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5718m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5719m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5720m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5721m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5722m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5723m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5765m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5766m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5767m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5768m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5769m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5770m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5771m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5772m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5773m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5774m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5775m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5776m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5777m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5778m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5779m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5780m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5781m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5782m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5801m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5802m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5803m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5804m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5805m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5806m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5807m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5808m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5809m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5821m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5822m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5823m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5824m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5825m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5826m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5827m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5828m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5829m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5902m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5903m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5904m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5905m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5906m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5907m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5908m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5909m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5910m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3791m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3792m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3793m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3794m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3795m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3811m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3812m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3813m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3814m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3815m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_addr_6449m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4226m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4227m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4228m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4229m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4230m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4231m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4232m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4233m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4234m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4235m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4236m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4237m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4238m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4239m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4240m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4241m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4242m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4243m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4244m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4245m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4246m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4247m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4248m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4249m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4250m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4251m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4252m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4253m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4254m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4255m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4256m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4257m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4258m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4259m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4260m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4261m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4262m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4263m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4264m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4265m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4266m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4267m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4268m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4269m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4270m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4271m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4272m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4273m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4274m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4275m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4276m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4277m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4278m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4279m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4280m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4281m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4282m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4283m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4284m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4285m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4286m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4287m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4288m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4289m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4290m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4292m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4293m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4294m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4295m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4296m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4297m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4298m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4299m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4300m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4301m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4302m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4303m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4304m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4305m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4306m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4307m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4308m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4321m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4322m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4323m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4324m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4325m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4326m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4327m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4328m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4329m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4330m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4331m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4332m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4333m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4334m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4335m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4336m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4337m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4338m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4339m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4340m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4341m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4342m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4343m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4344m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4345m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4346m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4347m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4348m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4349m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4350m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4351m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4352m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4353m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4354m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4355m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4356m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4357m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4358m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4359m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4360m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4361m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4362m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4363m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4364m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4365m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4366m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4367m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4368m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4369m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4370m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4371m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4372m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4373m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4374m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4375m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4376m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4377m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4378m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4379m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4380m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4381m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4382m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4383m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4384m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4385m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4386m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4387m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4388m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4389m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4390m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4391m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4392m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4393m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4394m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4395m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4396m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4397m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4398m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4399m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4400m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4401m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4402m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4408m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4409m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4410m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4411m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4412m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4413m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4414m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4415m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4416m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4417m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4418m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4419m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4420m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4421m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4422m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4423m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4424m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4425m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4426m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4427m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4428m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4429m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4430m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4431m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4432m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4433m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4434m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4435m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4436m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4437m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4438m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4439m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4440m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4441m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4442m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4443m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4444m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4445m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4446m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4447m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4448m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4449m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4450m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4451m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4452m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4453m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4454m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4455m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4456m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4457m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4458m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4459m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4460m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4461m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4462m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4463m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4464m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4465m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4466m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4467m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4468m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4469m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4470m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4471m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4472m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4473m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4474m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4475m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4476m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4477m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4478m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4479m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4480m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4481m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4482m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4485m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4486m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4487m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4488m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4489m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4490m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4491m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4492m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4493m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4494m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4495m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4497m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4498m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4502m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4503m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4504m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4505m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4506m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4507m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4508m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4509m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4510m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4511m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4512m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4513m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4514m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4515m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4516m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4517m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4518m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4519m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4525m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4526m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4527m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4528m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4529m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4530m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4531m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4532m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4533m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4534m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4535m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4536m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4537m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4538m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4539m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4540m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4541m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4542m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4543m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4544m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4545m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4546m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4547m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4548m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4549m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4550m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4551m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4552m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4553m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4554m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4555m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4556m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4557m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4558m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4559m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4560m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4561m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4562m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4563m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4564m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4565m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4566m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4567m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4568m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4569m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4570m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4571m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4572m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4573m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4574m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4575m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4576m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4577m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4578m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4579m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4580m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4586m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4593m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4594m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4595m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4596m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4597m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4599m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4600m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4601m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4603m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4604m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4605m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4606m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4607m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4608m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4609m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4610m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4611m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4612m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4613m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4625m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4629m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4916m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4951m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4994m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4055m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4056m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4057m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4058m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4059m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4060m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4061m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4062m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4063m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4064m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4067m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4068m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4069m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4070m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4071m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4072m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4073m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4074m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4075m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4076m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4077m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4078m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4079m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4080m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4081m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4084m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4085m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4086m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4087m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4088m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4089m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4095m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4096m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4097m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4098m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4099m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4100m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4101m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4102m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4103m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4104m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4105m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4106m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4107m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4108m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4119m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4120m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4121m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4122m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4123m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4124m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4125m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4126m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4127m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4128m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4129m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4130m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4133m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4134m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4135m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4136m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4137m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4138m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4141m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4142m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4143m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4144m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4145m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4146m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4147m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4148m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4149m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4150m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4151m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4152m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4153m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4154m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4155m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4156m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4157m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4158m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4159m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4160m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4161m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4162m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4163m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4164m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4165m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4166m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4167m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4168m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4169m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4170m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4171m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4177m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4178m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4179m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4180m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4181m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4182m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4183m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4184m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4185m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4186m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4187m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4188m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4189m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4190m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4191m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4192m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4193m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4194m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4195m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4196m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4197m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4198m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4199m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4200m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4201m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4202m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4205m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4206m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4215m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4216m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4219m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4220m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4221m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4222m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4223m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4224m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8374m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8366m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8367m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8368m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8369m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8370m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8371m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8372m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8373m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8451m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7792m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7793m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7794m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7795m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7796m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7797m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7798m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7799m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7800m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7801m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7802m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7803m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7804m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7805m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7806m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7807m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7808m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7809m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7810m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7826m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7829m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7830m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7831m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7832m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7833m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7834m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7835m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7836m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7837m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7838m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7839m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7840m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7841m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7842m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7843m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7844m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7863m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7866m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7867m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7868m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7869m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7870m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7871m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7872m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7873m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7874m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7875m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7876m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7877m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7878m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7879m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7880m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7881m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7882m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7883m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7884m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7900m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7912m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7913m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7914m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7915m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7916m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7917m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7918m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7919m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7920m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7921m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7922m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7923m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7924m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7925m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7926m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7927m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7928m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7929m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7930m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7946m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7952m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7953m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7954m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7955m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7956m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7957m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7958m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7959m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7960m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7961m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7962m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7963m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7964m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7965m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7966m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7967m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7968m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7969m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7970m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7986m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7989m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7990m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7991m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7992m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7993m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7994m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7995m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7996m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7997m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7998m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7999m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8000m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8001m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8002m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8003m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8004m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8005m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8006m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8007m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8023m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8026m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8027m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8028m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8029m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8030m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8031m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8032m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8033m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8034m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8035m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8036m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8037m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8038m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8039m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8040m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8041m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8042m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8043m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8044m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8060m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8063m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8064m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8065m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8066m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8067m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8068m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8069m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8070m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8071m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8072m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8073m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8074m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8075m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8076m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8077m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8078m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8079m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8080m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8081m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8097m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8108m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8109m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8110m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8111m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8112m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8113m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8114m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8115m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8116m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8117m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8118m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8119m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8120m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8121m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8122m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8123m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8124m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8125m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8126m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8142m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8146m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8147m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8148m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8149m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8150m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8151m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8152m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8153m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8154m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8155m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8156m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8157m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8158m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8159m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8160m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8161m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8162m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8163m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8164m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8180m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8191m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8192m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8193m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8194m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8195m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8196m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8197m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8198m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8199m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8200m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8201m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8202m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8205m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8206m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8225m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8229m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8230m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8231m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8232m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8233m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8234m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8235m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8236m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8237m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8238m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8239m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8240m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8241m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8242m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8243m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8244m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8245m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8246m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8247m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8263m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8275m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8276m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8277m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8278m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8279m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8280m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8281m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8282m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8283m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8284m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8285m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8286m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8287m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8288m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8289m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8290m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8292m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8293m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8322m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8323m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8324m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8325m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8326m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8327m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8328m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8329m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8330m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8331m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8332m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8333m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8334m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8335m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8336m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8337m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8338m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8339m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8340m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8356m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7902m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7903m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7904m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7905m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7906m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7907m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7908m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7909m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8098m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8099m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8100m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8101m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8102m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8103m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8104m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8105m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8181m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8182m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8183m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8184m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8185m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8186m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8187m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8188m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8264m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8265m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8266m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8267m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8268m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8269m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8270m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8271m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8357m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8358m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8359m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8360m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8361m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8362m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8363m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8364m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8375m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8376m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8377m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8378m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8379m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8380m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8381m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8382m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7540m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7541m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7542m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7543m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7544m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7545m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7546m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7547m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7548m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7549m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7550m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7551m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7552m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7553m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7554m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7555m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7556m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7557m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7558m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7559m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7560m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7561m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7563m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7564m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7567m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7568m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7571m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7572m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7573m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7576m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7578m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7579m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7580m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7586m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7593m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7594m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7595m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7596m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7597m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7599m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7600m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7603m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7604m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7605m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7606m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7607m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7608m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7609m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7610m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7611m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7612m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7629m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7638m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7639m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7640m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7641m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7642m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7643m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7644m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7645m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7646m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7647m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7648m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7650m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7651m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7652m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7653m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7654m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7655m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7658m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7659m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7660m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7663m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7666m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7668m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7669m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7670m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7671m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_1000m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_892m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_893m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1015m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1017m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_894m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_902m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_903m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_904m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_905m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_906m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_907m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_908m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_909m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_910m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_911m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_912m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_913m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_914m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_915m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_916m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_917m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_918m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_921m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_922m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_919m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_924m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_920m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_995m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_997m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_998m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_999m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_996m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_978m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_979m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_wdp_ovride_992m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_848m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_851m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_852m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_853m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_854m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_855m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_856m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_857m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_858m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_859m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_860m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_861m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_862m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_863m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_864m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_865m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_867m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_868m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_869m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_870m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_871m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_872m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_873m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_874m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_875m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_876m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_877m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_878m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_879m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_880m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_881m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_882m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_883m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_884m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_885m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_886m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_887m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_888m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_890m_dataout;
	wire  [10:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o;
	wire  [3:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529_o;
	wire  [2:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533_o;
	wire  [18:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o;
	wire  [3:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o;
	wire  [11:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o;
	wire  [0:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9884_o;
	wire  [1:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9910_o;
	wire  [0:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9914_o;
	wire  [0:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9915_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o;
	wire  [18:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5695_o;
	wire  [2:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5698_o;
	wire  [3:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5701_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o;
	wire  [2:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_6089_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093_o;
	wire  [1:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_6142_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218_o;
	wire  [6:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899_o;
	wire  [11:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033_o;
	wire  [9:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o;
	wire  [1:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_2058_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o;
	wire  [3:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2601_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1556_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1929_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1930_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_10248_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3730_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5696_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5697_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux4_4765_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux5_5453_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux6_5454_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1710_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_2223_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_2226_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector102_2229_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_2234_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_2235_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_2236_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_2237_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_2238_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1720_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_2239_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_2240_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_2241_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_2242_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_2243_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_2244_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_2245_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_2246_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_2247_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_2249_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1721_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_2252_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_2254_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_2255_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector123_2256_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1722_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector139_2288_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1723_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1724_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_2322_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_2324_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector158_2325_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1726_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_2329_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_2330_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_2331_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_2332_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_2333_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_2334_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_2335_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_2336_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_2337_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1933_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_2338_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_2339_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_2340_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_2341_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_2342_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_2343_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_2344_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_2345_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_2346_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2347_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1944_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector180_2380_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1959_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2485_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2486_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2488_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1961_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1711_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2489_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2490_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2492_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2493_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2494_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2533_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2535_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2703_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2704_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2705_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1963_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2706_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2707_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2708_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2709_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2710_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2711_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2712_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2714_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2715_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2716_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1965_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2717_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2721_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2722_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2724_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2727_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2729_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2730_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2731_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2732_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2733_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1966_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2735_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2736_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2737_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2738_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2739_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2740_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2741_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2743_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2744_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2745_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1967_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2746_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2747_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2748_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2749_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2750_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2751_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2752_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2754_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2755_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2756_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_2006_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2757_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2758_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2759_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2760_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector254_2761_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2766_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2767_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2768_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_2061_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2769_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2770_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2771_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2772_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2773_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2774_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2775_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2776_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2777_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2778_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_2063_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2779_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2780_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2781_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2782_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2783_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector275_2784_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_2065_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_2067_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector291_2800_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_2069_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1712_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector307_2816_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_2071_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_2073_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2834_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector325_2837_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_2075_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_2077_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_2079_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_2081_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_2083_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_2085_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_2087_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_2099_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1713_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_2100_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_2102_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_2103_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_2106_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_2109_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_2110_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector46_2113_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_2122_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1714_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_2123_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_2124_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_2126_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_2129_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_2130_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_2131_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_2132_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_2133_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_2134_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_2136_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1715_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_2137_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_2139_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_2140_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_2143_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_2146_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_2149_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_2151_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector67_2153_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1716_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1717_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector83_2186_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1718_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1719_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_9346_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_9356_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9953_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9955_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9957_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9959_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9960_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9962_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9964_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9966_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9968_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_9347_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9971_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9973_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9974_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9976_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9978_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9980_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9982_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9984_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9986_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9988_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_9348_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9989_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9991_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9992_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9994_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9997_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9998_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_10000_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_10002_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_10006_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_10008_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_9349_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_10010_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_10343_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_10345_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_10346_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_10347_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_10348_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_10349_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_10350_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_10351_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_9350_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_10352_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_10353_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_10354_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_10355_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_10356_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_10357_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_10358_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_10359_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_10360_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_10361_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_9351_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_9352_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_9353_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_9354_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_9355_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3858_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5846_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5847_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5848_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5849_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5851_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5852_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5853_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5854_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5855_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5856_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3868_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5857_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5858_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5860_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5861_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5862_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5863_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5864_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5865_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5866_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5867_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3869_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5869_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5870_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5871_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5872_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5873_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5874_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5875_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5876_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5879_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5890_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3870_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5891_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5894_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5896_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_6056_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_6057_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_6058_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_6059_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_6060_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_6061_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_6062_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3871_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_6063_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector141_6064_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector142_6118_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6712_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6713_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6714_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6715_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6716_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3872_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6717_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6718_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6719_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6720_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6721_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6722_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6723_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6724_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6725_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6726_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3873_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6727_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6728_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector162_6729_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector163_6730_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3874_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6747_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3875_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6749_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6750_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6751_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6752_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6753_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6754_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6755_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6756_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector188_6809_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector189_6810_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3876_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3877_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3859_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3878_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3881_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3883_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3884_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3887_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3889_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3892_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3901_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3902_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3903_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3860_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3904_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3905_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3907_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_4041_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_4042_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_5249_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_5250_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_5251_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_5252_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3861_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_5253_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_5255_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_5256_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_5257_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_5258_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_5259_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_5260_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_5261_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_5262_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_5264_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3862_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_5265_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_5266_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_5267_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_5268_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_5269_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_5270_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_5271_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_5272_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_5273_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_5274_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3863_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_5275_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_5278_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_5280_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_5281_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_5282_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_5283_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_5284_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_5285_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_5287_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_5294_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3864_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_5295_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_5296_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_5297_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_5298_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_5299_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_5300_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector76_5301_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3865_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5311_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5830_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5831_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5832_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5833_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3866_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5834_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5835_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5836_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5837_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5839_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5840_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5842_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5843_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5844_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5845_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3867_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7566_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7680_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7681_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7682_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7683_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_8386_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_8387_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_8388_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_8389_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7570_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_8390_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_8391_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_8392_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_8393_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_8394_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_8395_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_8396_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_8397_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_8398_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_8399_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7575_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_8400_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_8401_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_8402_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_8403_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_8404_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7673_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7674_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_8420_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_8424_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_8425_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_8426_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_8427_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_8428_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_8429_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_8430_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_8431_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_8434_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7675_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_8435_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_8436_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_8437_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_8438_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_8439_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_8440_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_8441_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_8442_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_8443_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_8444_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7676_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_8445_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_8446_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_8447_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_8448_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_8449_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_8450_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7677_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7678_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7679_o;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2005_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2142_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2147_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2152_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2348_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_0_3514_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1800_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1_3533_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_0_3487_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1528_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1532_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1962_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2491_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2534_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2753_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor10_2074_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor11_2076_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor12_2078_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor13_2080_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_2082_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor15_2084_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor16_2086_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor17_2101_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor18_2104_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor19_2105_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor1_1725_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor20_2107_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor21_2108_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor22_2112_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor24_2115_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor26_2125_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor27_2127_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor29_2138_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor30_2141_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor31_2144_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor33_2148_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor34_2150_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor37_2221_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor38_2224_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor3_2060_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_2230_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2713_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor49_2720_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor4_2062_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor50_2723_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor51_2725_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2728_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2734_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor57_2835_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor5_2064_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor6_2066_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor7_2068_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor8_2070_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor9_2072_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_single_bit_10365_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_10273_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10811_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9995_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10280_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10281_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10282_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10283_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10284_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10285_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10286_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10287_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10288_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10289_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10290_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10291_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10292_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10293_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10294_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10295_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10296_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10297_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10298_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10299_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10300_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10301_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_7_9403_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_10275_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor0_9345_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_9341_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor10_9963_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor11_9965_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor12_9967_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor13_9969_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor14_9972_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor15_9975_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor16_9977_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor17_9979_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor18_9981_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor19_9983_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_9342_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor20_9985_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor21_9987_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor22_9990_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor23_9993_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor24_9996_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor25_9999_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor26_10001_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor27_10005_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor28_10007_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor29_10009_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor30_10272_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor31_10278_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor32_10341_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor34_10362_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_10372_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9952_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor6_9954_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor7_9956_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor8_9958_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor9_9961_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_0_7534_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_6135_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_btp_addr_array_6763_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_0_7392_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4052_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mimic_sample_req_5520_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_4023_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_7412_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_5043_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_7480_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6731_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_0_7367_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_1_7376_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_2_7385_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_7454_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_7461_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_7486_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_0_7421_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5838_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4891_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor0_3607_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_4039_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_6055_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3900_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor11_3906_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_4040_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_5248_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor16_5277_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_5279_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor18_5286_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor20_5310_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor25_5878_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor26_5889_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5893_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor29_6134_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor2_3880_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor3_3882_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor6_3888_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor7_3890_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3891_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_7399_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_1_7406_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_0_9237_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_9219_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_891_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_widenor0_821_dataout;
	wire  s_wire_vcc;

	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q <= 1;
		end
		else 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4636m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q <= 0;
		end
		else 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4632m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q <= 1;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3830m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_6038q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_6037q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_6036q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_6035q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_6034q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_6033q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_6_6032q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_6048q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_6047q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_6046q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_6045q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_6044q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_6043q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_6042q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_6041q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_6038q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_6037q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_6036q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_6035q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_6034q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_6033q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_6_6032q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_6048q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_6047q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_6046q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_6045q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_6044q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_6043q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_6042q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_6041q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_6038q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5888m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_6037q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5887m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_6036q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5886m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_6035q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5885m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_6034q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5884m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_6033q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5883m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_6_6032q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5882m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5840_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_6048q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5876_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_6047q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5875_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_6046q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5874_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_6045q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5873_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_6044q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5872_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_6043q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5871_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_6042q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5870_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_6041q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5869_o;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_value_r_5537q = 0;
	end
	always @ ( posedge phy_clk_1x)
	begin
		if (reset_phy_clk_1x_n == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2976m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2975m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2974m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2973m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2965m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2966m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2969m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2970m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2971m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2967m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2972m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2968m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2963m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_value_r_5537q <= mmc_seq_value;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5370q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_5378q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_5377q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_5376q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_5375q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_5374q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_5373q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_5372q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_5371q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5370q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_5378q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_5377q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_5376q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_5375q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_5374q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_5373q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_5372q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_5371q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5370q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5131m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_5378q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5129m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_5377q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5128m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_5376q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5127m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_5375q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5126m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_5374q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5125m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_5373q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5124m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_5372q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5123m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_5371q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5122m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10188q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10187q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10188q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10187q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10040m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10014m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10188q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10013m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10187q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10012m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_10039m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_10038m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_4011q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_4010q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_4009q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_4008q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_4007q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_4011q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_4010q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_4009q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_4008q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_4007q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_4011q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3815m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_4010q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3814m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_4009q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3813m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_4008q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3812m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_4007q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3811m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3573q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3574q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3575q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3573q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3574q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3575q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3573q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3562q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3574q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3564q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3575q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3563q;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7685q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7685q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7685q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7752q;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_932q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_931q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_3139q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_3137q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_9378q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_10165q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6886q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3934q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5383q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3987q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3985q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8626q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8625q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8624q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8623q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_4_8622q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_5_8621q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_6_8620q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_7_8619q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8760q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7696q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_951q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_955q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_952q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_953q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_930q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_932q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_931q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_3139q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_3137q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_9378q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_10165q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6886q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3934q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5383q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3987q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3985q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8626q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8625q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8624q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8623q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_4_8622q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_5_8621q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_6_8620q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_7_8619q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8760q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7696q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_951q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_955q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_952q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_953q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_930q <= 1;
		end
		else 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_893m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_932q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_931q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_932q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q <= (~ ctl_cal_byte_lane_sel_n[0]);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q <= (~ ctl_cal_byte_lane_sel_n[1]);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q <= (~ ctl_cal_byte_lane_sel_n[2]);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q <= (~ ctl_cal_byte_lane_sel_n[3]);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2942m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1501m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1500m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1496m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1493m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_3139q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_1797m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_3137q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2873m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1744m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_9378q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_10343_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9265m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9255m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9264m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9263m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9262m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9261m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9260m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9259m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9258m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_10165q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10508m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10497m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10494m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10491m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10507m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10506m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10503m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10502m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10501m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10500m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10120m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9325m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9315m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9314m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9313m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9312m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9311m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9324m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9323m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9322m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9321m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9320m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9319m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9318m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9317m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9316m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6757m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_10343_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3903_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3901_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_5285_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_5284_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_5283_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_5282_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_5281_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_5280_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_5264_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3881_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6886q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6747_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4626m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4625m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4588m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4578m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4577m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4576m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4575m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4574m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4573m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4572m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4571m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4570m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4569m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4587m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4568m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4567m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4566m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4565m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4564m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4563m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4562m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4561m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4560m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4559m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4586m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4558m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4557m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4556m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4555m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4554m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4553m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4552m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4551m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4550m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4549m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4585m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4548m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4547m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4546m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4545m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4544m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4543m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4542m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4541m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4540m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4539m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4584m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4538m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4537m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4536m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4535m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4534m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4533m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4532m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4531m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4530m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4529m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4583m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4528m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4527m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4526m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4525m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4582m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4581m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4580m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4579m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3934q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3920m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector142_6118_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5383q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5276m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5946m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5929m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5928m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5927m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5920m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5919m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5912m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5902m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3987q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_4011q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3985q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_4009q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8626q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8625q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8624q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8623q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_4_8622q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_5_8621q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_6_8620q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_7_8619q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8760q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_8420_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7696q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7673_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_951q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_918m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_955q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_922m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_952q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_919m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_953q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_920m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_930q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_931q;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_932q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_931q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_3139q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_3137q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_9378q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_10165q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6886q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3934q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5383q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3987q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3985q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8626q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8625q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8624q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8623q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_4_8622q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_5_8621q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_6_8620q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_7_8619q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8760q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7696q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_951q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_955q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_952q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_953q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_930q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_932q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_931q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_3139q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_3137q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_9378q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_10165q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6886q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3934q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5383q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3987q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3985q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8626q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8625q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8624q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8623q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_4_8622q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_5_8621q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_6_8620q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_7_8619q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8760q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7696q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_951q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_955q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_952q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_953q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_930q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_932q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_932q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_931q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_931q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_3139q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_3139q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_3137q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_3137q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_9378q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_9378q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_10165q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_10165q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6886q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6886q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3934q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3934q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5383q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5383q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3987q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3987q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3985q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3985q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8626q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8626q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8625q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8625q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8624q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8624q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8623q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8623q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_4_8622q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_4_8622q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_5_8621q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_5_8621q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_6_8620q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_6_8620q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_7_8619q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_7_8619q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8760q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8760q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7696q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7696q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_951q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_951q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_955q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_955q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_952q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_952q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_953q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_953q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_930q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_930q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q <= 0;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10525m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_10258q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_10257q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_10256q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_10255q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_10254q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_10253q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_10252q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_10251q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_10266q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_10265q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_10264q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_10263q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_10262q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_10261q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_10260q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_10259q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_10258q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_10257q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_10256q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_10255q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_10254q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_10253q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_10252q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_10251q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_10266q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_10265q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_10264q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_10263q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_10262q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_10261q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_10260q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_10259q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_10258q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10223m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_10257q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10222m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_10256q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10221m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_10255q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10220m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_10254q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10219m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_10253q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10218m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_10252q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10217m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_10251q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10216m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_10266q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10231m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_10265q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10230m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_10264q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10229m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_10263q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10228m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_10262q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10227m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_10261q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10226m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_10260q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10225m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_10259q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10224m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q = 0;
	end
	always @ ( posedge phy_clk_1x)
	begin
		if (reset_phy_clk_1x_n == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2964m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_3141q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_3141q <= 0;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2737_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2738_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2739_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2740_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2741_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2724_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2727_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2729_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2730_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2731_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2732_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2733_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2735_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2736_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_3141q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2721_o;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q <= 1;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2722_o;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q <= 1;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_10037m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1476q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1476q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1468q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1476q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1448q;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6912q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6911q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6910q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6922q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6921q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6935q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6934q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6932q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6945q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6943q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6912q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6911q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6910q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6922q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6921q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6935q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6934q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6932q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6945q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6943q <= 0;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_btp_addr_array_6763_dataout == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6912q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6911q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3574q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6910q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6922q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3574q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6921q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6935q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6934q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6932q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6945q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6943q <= s_wire_vcc;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q <= 1;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6731_dataout == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6108m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6107m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6106m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6105m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6104m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_826q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_925q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_973q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_980q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_3088q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_3178q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_3211q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_3240q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_3241q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1471q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1792q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1794q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1445q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1438q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1426q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1448q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1468q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1504q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2978q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1525q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1520q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1519q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1518q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1516q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1515q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_3140q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1549q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_3136q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_3126q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_3125q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_3124q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_3123q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_3122q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_3121q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_3120q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_3119q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_3135q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_3134q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_3133q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_3132q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_3131q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_3130q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_3129q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_3128q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_3127q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_10198q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_10249q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_9380q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_9379q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_9366q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_9381q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_9364q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_9383q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_9382q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_9358q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_9367q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_9377q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_9376q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_9375q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_9374q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_9373q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_9372q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_9371q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_9370q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_9369q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_10197q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_9268q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_9267q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9400q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9408q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_10179q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_10180q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_10170q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_10167q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_10186q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_10185q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_10166q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_10181q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_10183q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_10168q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_10177q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_10173q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_10174q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_10176q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_10175q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_10184q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_10182q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_10178q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_10171q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_10169q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_10172q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_10535q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_10533q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_10532q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_10530q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_10529q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_10542q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_10541q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_10536q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_10250q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10195q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9409q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_10553q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_10552q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_10551q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_10550q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_10549q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_10548q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_10547q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_10546q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9399q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_6127q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_6126q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3933q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3578q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_2_3577q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_3_3576q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_5393q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_5392q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_5391q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_5390q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_5389q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_5388q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_5387q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_5386q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4766q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3546q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3545q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3556q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3558q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3559q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3560q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3547q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3555q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3552q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3554q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3553q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3561q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3557q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3549q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3548q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3550q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3562q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3564q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3563q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6812q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_6076q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_6077q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_6119q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_6085q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_6084q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_6083q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_6082q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_6081q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_6080q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_6079q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_6078q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_4018q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_4019q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_4020q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5506q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3982q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3981q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3979q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_5330q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4768q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_5384q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_5368q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5528q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4035q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_4038q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_4037q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_4036q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4642q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5493q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5492q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_2_5491q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_3_5490q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3989q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3970q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3972q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3971q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3942q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3969q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6870q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4717q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4716q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4715q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4714q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4713q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4712q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4758q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4757q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3998q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_4006q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_4005q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_4004q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_4003q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_4002q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3935q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3967q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6925q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6951q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_2_6950q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_3_6949q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5476q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_4017q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_4016q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_4021q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5488q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5477q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_5385q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_5381q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_5379q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_5380q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5382q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3948q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3947q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3944q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_6040q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5975q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5539q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_6002q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_6006q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_6005q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_6004q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_6049q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_6001q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_6000q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5999q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5998q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5997q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5472q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5461q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5460q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5459q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5458q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5457q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5456q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5470q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5469q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5468q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5467q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5466q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5465q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5464q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5463q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5462q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5452q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5455q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5527q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5526q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5525q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5529q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5530q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5531q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_6039q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_6030q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_6029q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_6028q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_6027q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_6026q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_6025q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5533q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5532q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_6003q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_6021q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_6020q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_6019q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_6018q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_6017q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_6016q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5978q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3986q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3984q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3983q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8782q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8799q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8800q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8617q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8694q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8693q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_2_8692q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_3_8691q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8690q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8680q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8679q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8678q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8677q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8676q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8675q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8674q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8673q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8672q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8671q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8689q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8670q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8669q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8668q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8667q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8666q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8665q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8664q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8663q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8662q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8661q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8688q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8660q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8659q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_32_8658q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_33_8657q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_34_8656q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_35_8655q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_36_8654q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_37_8653q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_38_8652q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_39_8651q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8687q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_40_8650q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_41_8649q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_42_8648q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_43_8647q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_44_8646q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_45_8645q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_46_8644q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_47_8643q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_48_8642q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_49_8641q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8686q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_50_8640q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_51_8639q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_52_8638q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_53_8637q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_54_8636q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_55_8635q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_56_8634q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_57_8633q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_58_8632q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_59_8631q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8685q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_60_8630q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_61_8629q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_62_8628q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_63_8627q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8684q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8683q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8682q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8681q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8698q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8697q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_2_8696q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_3_8695q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8616q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7718q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7749q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7712q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7752q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8744q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7707q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_1018q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_1020q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_1024q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_1023q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_1022q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1021q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_1019q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_986q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_987q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_947q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_937q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_936q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_935q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_946q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_945q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_944q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_943q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_942q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_941q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_940q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_939q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_938q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_950q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_949q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_948q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_954q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_957q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_1002q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_1001q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_994q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_1006q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_1005q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_1004q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_1003q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_967q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_966q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_2_965q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_3_964q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_824q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_962q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_981q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_929q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_928q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_2_927q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_3_926q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_826q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_925q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_973q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_980q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_3088q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_3178q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_3211q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_3240q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_3241q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1471q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1792q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1794q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1445q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1438q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1426q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1448q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1468q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1504q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2978q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1525q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1520q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1519q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1518q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1516q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1515q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_3140q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1549q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_3136q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_3126q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_3125q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_3124q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_3123q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_3122q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_3121q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_3120q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_3119q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_3135q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_3134q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_3133q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_3132q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_3131q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_3130q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_3129q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_3128q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_3127q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_10198q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_10249q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_9380q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_9379q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_9366q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_9381q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_9364q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_9383q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_9382q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_9358q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_9367q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_9377q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_9376q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_9375q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_9374q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_9373q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_9372q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_9371q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_9370q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_9369q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_10197q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_9268q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_9267q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9400q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9408q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_10179q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_10180q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_10170q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_10167q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_10186q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_10185q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_10166q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_10181q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_10183q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_10168q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_10177q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_10173q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_10174q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_10176q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_10175q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_10184q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_10182q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_10178q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_10171q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_10169q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_10172q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_10535q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_10533q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_10532q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_10530q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_10529q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_10542q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_10541q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_10536q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_10250q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10195q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9409q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_10553q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_10552q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_10551q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_10550q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_10549q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_10548q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_10547q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_10546q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9399q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_6127q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_6126q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3933q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3578q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_2_3577q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_3_3576q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_5393q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_5392q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_5391q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_5390q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_5389q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_5388q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_5387q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_5386q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4766q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3546q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3545q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3556q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3558q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3559q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3560q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3547q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3555q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3552q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3554q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3553q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3561q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3557q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3549q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3548q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3550q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3562q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3564q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3563q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6812q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_6076q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_6077q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_6119q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_6085q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_6084q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_6083q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_6082q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_6081q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_6080q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_6079q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_6078q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_4018q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_4019q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_4020q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5506q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3982q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3981q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3979q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_5330q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4768q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_5384q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_5368q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5528q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4035q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_4038q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_4037q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_4036q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4642q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5493q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5492q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_2_5491q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_3_5490q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3989q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3970q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3972q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3971q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3942q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3969q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6870q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4717q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4716q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4715q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4714q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4713q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4712q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4758q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4757q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3998q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_4006q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_4005q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_4004q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_4003q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_4002q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3935q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3967q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6925q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6951q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_2_6950q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_3_6949q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5476q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_4017q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_4016q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_4021q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5488q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5477q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_5385q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_5381q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_5379q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_5380q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5382q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3948q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3947q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3944q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_6040q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5975q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5539q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_6002q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_6006q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_6005q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_6004q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_6049q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_6001q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_6000q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5999q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5998q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5997q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5472q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5461q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5460q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5459q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5458q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5457q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5456q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5470q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5469q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5468q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5467q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5466q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5465q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5464q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5463q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5462q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5452q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5455q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5527q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5526q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5525q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5529q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5530q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5531q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_6039q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_6030q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_6029q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_6028q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_6027q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_6026q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_6025q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5533q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5532q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_6003q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_6021q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_6020q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_6019q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_6018q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_6017q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_6016q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5978q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3986q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3984q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3983q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8782q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8799q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8800q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8617q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8694q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8693q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_2_8692q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_3_8691q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8690q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8680q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8679q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8678q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8677q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8676q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8675q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8674q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8673q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8672q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8671q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8689q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8670q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8669q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8668q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8667q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8666q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8665q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8664q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8663q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8662q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8661q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8688q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8660q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8659q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_32_8658q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_33_8657q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_34_8656q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_35_8655q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_36_8654q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_37_8653q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_38_8652q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_39_8651q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8687q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_40_8650q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_41_8649q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_42_8648q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_43_8647q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_44_8646q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_45_8645q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_46_8644q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_47_8643q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_48_8642q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_49_8641q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8686q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_50_8640q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_51_8639q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_52_8638q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_53_8637q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_54_8636q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_55_8635q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_56_8634q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_57_8633q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_58_8632q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_59_8631q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8685q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_60_8630q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_61_8629q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_62_8628q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_63_8627q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8684q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8683q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8682q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8681q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8698q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8697q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_2_8696q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_3_8695q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8616q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7718q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7749q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7712q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7752q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8744q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7707q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_1018q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_1020q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_1024q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_1023q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_1022q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1021q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_1019q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_986q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_987q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_947q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_937q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_936q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_935q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_946q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_945q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_944q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_943q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_942q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_941q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_940q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_939q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_938q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_950q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_949q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_948q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_954q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_957q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_1002q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_1001q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_994q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_1006q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_1005q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_1004q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_1003q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_967q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_966q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_2_965q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_3_964q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_824q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_962q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_981q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_929q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_928q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_2_927q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_3_926q <= 0;
		end
		else 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_826q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_10346_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_925q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_895m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_973q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_10198q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_980q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_10249q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_3088q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2904m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2894m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2893m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2892m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2903m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2902m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2901m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2900m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2899m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2898m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2897m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2896m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2895m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2907m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2906m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2905m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2908m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_3178q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2926m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2909m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_3211q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2959m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2910m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_3240q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1794q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_3241q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1792q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1471q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1466m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1792q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1728m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1794q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1726_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1445q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_10346_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1438q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_10360_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1426q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_10347_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1448q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1468q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2960m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1504q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1474m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2978q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_3141q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1546m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1545m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1544m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1525q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1502m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1520q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1499m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1519q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1498m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1518q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1497m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1516q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1495m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1515q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1494m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_3140q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2962m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1549q <= ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout) & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_0_3487_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q <= (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1556_o);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_3136q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2872m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_3126q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2862m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_3125q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2861m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_3124q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2860m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_3123q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2859m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_3122q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2858m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_3121q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2857m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_3120q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2856m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_3119q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2855m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_3135q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2871m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_3134q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2870m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_3133q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2869m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_3132q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2868m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_3131q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2867m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_3130q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2866m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_3129q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2865m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_3128q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2864m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_3127q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2863m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1752m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1751m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1753m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1755m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1747m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1758m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1754m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1746m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1756m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1757m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1745m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1748m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1749m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1750m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_10198q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10188q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_10249q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10187q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_9380q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_10346_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_9379q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_10345_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_9366q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_10360_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_9381q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_10347_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_9364q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_10357_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_9383q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_10349_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_9382q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_10348_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_9358q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_10350_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_9367q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_9346_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_9347_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_9377q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_9356_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_9376q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_9355_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_9375q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_9354_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_9374q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_9353_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_9373q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_9352_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_9372q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_9351_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_9371q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_9350_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_9370q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_9349_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_9369q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_9348_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_10197q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9877m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_9268q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9257m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_9267q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9256m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9400q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9391m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9408q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9398m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10042m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_10179q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_10180q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_10170q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_10167q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_10186q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_10185q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_10166q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_10181q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_10183q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_10168q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_10177q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_10173q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_10174q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_10176q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_10175q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_10184q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_10182q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_10178q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_10171q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_10169q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_10172q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_10535q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10498m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_10533q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10496m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_10532q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10495m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_10530q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10493m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_10529q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10492m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_10542q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10505m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_10541q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10504m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_10536q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10499m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_10250q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_10248_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10195q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10072m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10134m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10135m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10125m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10122m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10141m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10140m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10121m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10136m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10138m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10123m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10132m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10128m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10129m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10131m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10130m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10139m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10137m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10133m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10126m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10124m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10127m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9407m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9409q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9405m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_10553q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10524m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_10552q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10523m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_10551q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10522m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_10550q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10521m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_10549q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10520m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_10548q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10519m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_10547q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10518m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_10546q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10517m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9399q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9387m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6759m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6761m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6760m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6762m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6758m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_6127q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6111m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_6126q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6110m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6756_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6755_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6754_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6753_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6752_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6751_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6750_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6749_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6811m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3933q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3578q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_2_3577q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_3_3576q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_5393q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector76_5301_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_5392q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_5300_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_5391q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_5299_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_5390q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_5298_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_5389q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_5297_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_5388q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_5296_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_5387q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_5295_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_5386q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_5294_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4766q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_4041_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3546q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_10346_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3545q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_10345_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3556q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_10356_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3558q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_10358_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3559q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_10359_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3560q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_10360_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3547q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_10347_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3555q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_10355_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_10351_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3552q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_10352_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3554q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_10354_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3553q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_10353_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3561q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_10361_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3557q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_10357_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3549q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_10349_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3548q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_10348_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3550q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_10350_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3562q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3564q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_mtp_almt_10368m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3563q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_single_bit_10365_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6812q <= ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q));
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_6076q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3934q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_6077q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3935q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_6119q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6073m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_6085q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6072m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_6084q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6071m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_6083q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6070m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_6082q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6069m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_6081q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6068m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_6080q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6067m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_6079q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6066m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_6078q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6065m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3865_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3864_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3863_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3862_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3861_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3860_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3859_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3858_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_4018q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_1018q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_4019q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_4018q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_4020q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_4019q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5506q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5485m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3982q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3905_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3981q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3904_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3979q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3902_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_5330q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_5287_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_7412_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_5262_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_5261_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_5260_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_5259_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_5258_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_5257_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_5256_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_5255_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4768q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux4_4765_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_5384q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rewind_direction_5291m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_5272_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_5273_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_5268_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_5265_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_5270_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_5271_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_5274_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_5269_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_5266_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_5267_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_5275_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_5368q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_5292m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5528q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5521m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4035q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4031m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_4038q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4029m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_4037q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4028m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_4036q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4027m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4642q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4033m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5493q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5486m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5492q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5486m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_2_5491q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5486m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_3_5490q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5486m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3989q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3899m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3970q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3884_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3972q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3889_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3971q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3887_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3942q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3892_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3969q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3883_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6724_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6714_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6713_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6712_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6723_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6722_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6721_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6720_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6719_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6718_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6717_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6716_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6715_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6727_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6726_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6725_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6728_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6870q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector162_6729_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector163_6730_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4624m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4623m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4622m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4621m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4620m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4619m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4606m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4605m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4604m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4603m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4602m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4601m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4600m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4599m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4598m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4597m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4596m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4595m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4629m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4717q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4594m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4716q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4593m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4715q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4592m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4714q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4591m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4713q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4590m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4712q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4589m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4631m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4628m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4618m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4617m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4616m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4615m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4614m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4613m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4612m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4611m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4610m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4609m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4608m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4607m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4630m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4758q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4635m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4757q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4634m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4633m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4627m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3998q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3907_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_4006q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3908m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_4005q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3909m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_4004q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3909m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_4003q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3908m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_4002q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3907_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3935q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3967q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3929m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3928m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3930m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3931m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3927m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3925m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3922m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3923m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3926m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3924m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3932m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3921m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6925q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector189_6810_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6951q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector188_6809_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_2_6950q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector188_6809_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_3_6949q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector188_6809_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_5253_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_5252_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_5251_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_5250_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_5249_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5476q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_7454_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_4017q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_4020q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_4016q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_4019q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q <= ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_4019q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_4020q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_4021q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_4019q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_4020q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5487m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5488q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_7461_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5477q <= ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5452q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5455q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_5385q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5311_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_5381q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_5312m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_5379q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_5289m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_5380q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_5290m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5382q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_5278_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3948q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3898m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3947q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3896m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3944q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3895m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5955m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_6040q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5947m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5975q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5536m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5539q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_6002q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5956m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_6006q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5965m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_6005q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5964m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_6004q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5963m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_6049q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5945m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_6001q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5961m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_6000q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5960m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5999q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5959m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5998q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5958m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5997q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5957m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5472q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5469q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5461q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5459q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5460q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5458q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5459q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5457q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5458q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5456q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5457q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux5_5453_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5456q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux6_5454_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5470q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5468q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5469q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5467q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5468q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5466q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5467q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5465q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5466q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5464q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5465q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5463q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5464q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5462q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5463q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5461q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5462q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5460q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5452q <= int_rdata_valid_1t[0];
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5455q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5452q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5527q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5523m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5526q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5527q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5525q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5526q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5529q <= mmc_seq_done;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5530q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5529q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5531q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5530q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_6039q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5962m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_6030q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5935m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_6029q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5934m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_6028q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5933m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_6027q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5932m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_6026q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5931m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_6025q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5930m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5533q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5531q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5532q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5530q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_6003q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5944m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5926m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5925m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5924m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5923m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5922m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5921m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_6021q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5918m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_6020q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5917m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_6019q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5916m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_6018q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5915m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_6017q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5914m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_6016q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5913m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5973m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5970m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5972m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5978q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5968m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5909m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5906m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5908m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5907m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5910m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5903m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5904m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5905m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3986q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_4010q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3984q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_4008q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3983q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_4007q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_8449_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_8448_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_8447_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_8446_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_8445_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_8444_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_8443_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_8442_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_8450_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8782q <= ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q));
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8799q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7696q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8800q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7707q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8617q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8694q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8693q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_2_8692q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_3_8691q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8690q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_8441_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8680q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_8439_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8679q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_8438_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8678q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_8437_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8677q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_8436_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8676q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_8435_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8675q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_8434_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8674q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_8441_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8673q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_8440_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8672q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_8439_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8671q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_8438_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8689q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_8440_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8670q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_8437_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8669q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_8436_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8668q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_8435_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8667q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_8434_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8666q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_8441_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8665q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_8440_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8664q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_8439_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8663q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_8438_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8662q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_8437_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8661q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_8436_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8688q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_8439_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8660q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_8435_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8659q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_8434_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_32_8658q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_8431_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_33_8657q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_8430_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_34_8656q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_8429_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_35_8655q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_8428_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_36_8654q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_8427_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_37_8653q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_8426_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_38_8652q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_8425_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_39_8651q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_8424_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8687q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_8438_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_40_8650q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_8431_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_41_8649q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_8430_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_42_8648q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_8429_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_43_8647q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_8428_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_44_8646q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_8427_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_45_8645q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_8426_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_46_8644q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_8425_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_47_8643q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_8424_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_48_8642q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_8431_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_49_8641q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_8430_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8686q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_8437_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_50_8640q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_8429_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_51_8639q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_8428_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_52_8638q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_8427_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_53_8637q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_8426_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_54_8636q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_8425_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_55_8635q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_8424_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_56_8634q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_8431_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_57_8633q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_8430_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_58_8632q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_8429_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_59_8631q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_8428_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8685q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_8436_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_60_8630q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_8427_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_61_8629q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_8426_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_62_8628q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_8425_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_63_8627q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_8424_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8684q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_8435_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8683q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_8434_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8682q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_8441_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8681q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_8440_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8698q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8697q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_2_8696q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_3_8695q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8616q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8451m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7718q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_10357_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7749q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_10349_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7712q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_10350_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7752q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_8398_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_8388_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_8387_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_8386_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_8397_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_8396_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_8395_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_8394_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_8393_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_8392_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_8391_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_8390_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_8389_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_8401_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_8400_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_8399_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_8402_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8744q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_8403_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_8404_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7707q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7683_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7674_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7681_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7679_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7680_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7675_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7678_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7676_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7682_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7677_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_3088q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_1018q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_1000m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_1020q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_1020q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_1024q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_1024q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_1023q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_1023q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_1022q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_1022q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1021q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1017m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_1019q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_1001q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_986q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_987q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_947q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_914m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_937q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_904m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_936q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_903m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_935q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_902m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_946q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_913m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_945q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_912m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_944q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_911m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_943q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_910m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_942q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_909m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_941q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_908m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_940q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_907m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_939q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_906m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_938q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_905m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_950q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_917m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_949q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_916m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_948q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_915m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_954q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_921m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_957q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_924m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_1002q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_995m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_1001q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_994q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_994q <= phs_shft_busy;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_1006q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_999m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_1005q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_998m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_1004q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_997m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_1003q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_996m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_967q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5493q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_966q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5492q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_2_965q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_2_5491q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_3_964q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_3_5490q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_824q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_widenor0_821_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_962q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3989q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_981q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_979m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_929q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6925q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_928q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6951q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_2_927q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_2_6950q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_3_926q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_3_6949q;
		end
	end
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1934m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1935m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1936m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1937m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1938m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1939m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1940m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1941m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1942m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1943m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1945m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1946m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1947m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1816m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_3178q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1800_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1832m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1800_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1833m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_3211q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1800_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1870m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1816m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1832m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1903m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1833m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1971m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1972m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1973m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1974m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1975m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1976m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1977m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1978m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1979m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1980m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1981m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1982m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1983m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1984m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1985m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1986m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1987m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1988m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1989m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2022m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2039m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1903m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2169m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1870m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2203m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1903m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2272m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1870m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2305m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1903m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2364m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1870m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2348_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2397m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1903m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2348_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2403m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2405m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2406m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2407m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2408m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2409m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2410m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2411m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2412m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2413m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2414m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2415m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2416m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2417m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2418m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2419m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2420m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2421m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2437m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1870m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2453m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2470m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1903m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2497m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2498m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2499m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2500m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2501m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2502m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2503m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2504m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2505m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2506m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2507m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2508m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2509m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2510m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2511m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2512m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2513m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2514m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2515m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2516m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2554m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2649m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2560m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2650m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2561m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2651m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2562m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2652m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2563m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2653m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2564m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2654m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2565m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2655m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2566m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2656m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2567m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2657m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2568m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2658m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2569m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2660m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2570m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2661m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2571m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2662m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2572m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2663m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2602m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2664m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2603m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2665m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2604m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2666m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2667m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2668m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2685m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_3178q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2701m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2702m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_3211q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2892m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2766_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2893m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2767_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2894m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2768_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2895m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2769_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2896m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2770_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2897m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2771_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2898m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2772_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2899m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2773_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2900m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2774_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2901m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2775_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2902m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2776_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2903m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2777_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2904m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2778_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2905m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2779_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2906m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2780_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2907m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2781_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2908m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2782_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2909m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2783_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2910m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector275_2784_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2926m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1870m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector291_2800_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2942m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector307_2816_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2959m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1903m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2834_o;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1465m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1471q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1794q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1466m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1465m_dataout, (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1426q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1438q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1445q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1468q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1728m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1673m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1674m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1673m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1687m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1682m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2960m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector325_2837_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1473m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1504q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1474m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1473m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2584m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o[3], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2585m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o[2], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2586m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o[1], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2587m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o[0], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2597m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2584m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2598m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2585m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2599m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2586m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2600m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2587m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2616m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o[3], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2617m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o[2], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2618m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o[1], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2619m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o[0], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2629m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2616m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2630m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2617m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2631m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2618m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2632m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2619m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2851m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2714_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2852m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2715_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2853m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2716_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2854m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2717_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2973m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2851m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2974m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2852m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2975m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2853m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2976m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2854m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2575m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2576m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2577m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2578m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2579m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2580m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2581m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2582m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2583m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2588m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2575m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2589m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2576m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2590m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2577m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2591m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2578m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2592m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2579m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2593m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2580m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2594m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2581m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2595m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2582m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2596m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2583m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2607m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2608m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2609m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2610m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2611m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2612m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2613m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2614m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2615m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2620m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2607m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2621m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2608m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2622m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2609m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2623m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2610m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2624m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2611m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2625m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2612m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2626m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2613m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2627m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2614m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2628m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2615m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2634m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2635m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2636m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2637m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2638m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2639m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2640m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2641m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2642m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2643m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2644m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2645m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2841m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2704_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2842m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2705_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2843m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2706_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2845m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2707_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2846m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2708_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2847m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2709_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2848m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2710_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2849m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2711_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2850m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2712_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2964m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2841m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2965m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2842m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2966m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2843m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2967m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2845m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2968m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2846m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2969m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2847m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2970m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2848m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2971m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2849m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2972m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2850m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2840m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2703_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2963m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2840m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1534m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1532_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1535m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1532_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1536m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1532_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533_o[0] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1537m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1528_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1534m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1538m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1528_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1535m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1539m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1528_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1536m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1544m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1537m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1545m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1538m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1546m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1539m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_2059m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_3141q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_2058_o[0]);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_2204m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_2059m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_3141q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1483m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[10], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1484m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[9], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1485m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[8], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1486m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[7], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1487m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[6], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1488m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[5], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1489m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[4], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1490m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[3], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1491m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[2], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1492m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o[1], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1493m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1483m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1494m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1484m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1495m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1485m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1496m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1486m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1497m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1487m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1498m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1488m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1499m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1489m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1500m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1490m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1501m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1491m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1502m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1492m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2839m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2962m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2839m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_1797m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout), ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1904m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_3119q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1905m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_3120q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1906m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_3121q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1907m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_3122q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1908m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_3123q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1909m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_3124q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1910m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_3125q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1911m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_3126q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1912m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_3127q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1913m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_3128q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1914m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_3129q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1915m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_3130q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1916m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_3131q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1917m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_3132q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1918m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_3133q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1919m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_3134q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_3135q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1921m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_3136q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1948m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1904m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1949m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1905m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1950m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1906m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1951m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1907m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1952m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1908m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1953m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1909m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1954m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1910m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1955m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1911m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1956m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1912m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1957m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1913m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1960m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1915m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1964m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1918m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2089m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1904m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2090m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1905m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2091m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1906m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2092m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1907m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2093m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1908m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2094m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1909m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2095m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1910m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2096m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1911m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2097m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1912m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2098m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1913m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2207m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1904m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2208m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1905m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2209m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1906m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2210m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1907m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2211m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1908m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2212m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1909m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2213m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1910m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2214m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1911m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2215m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1912m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2216m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1913m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2217m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1914m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2218m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1915m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2219m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1916m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2220m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1917m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2227m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2308m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1904m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2309m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1905m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2310m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1906m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2311m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1907m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2312m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1908m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2313m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1909m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2314m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1910m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2315m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1911m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2316m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1912m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2317m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1913m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2318m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1914m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2319m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1915m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2320m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1916m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2321m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1917m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2323m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1919m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2398m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1918m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2399m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2400m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1921m_dataout, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2473m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1904m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2474m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1905m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2475m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1906m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2476m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1907m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2477m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1908m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2478m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1909m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2479m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1910m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2480m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1911m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2481m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1912m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2482m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1913m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2483m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1914m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2484m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1915m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2487m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1918m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2556m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1916m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2557m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1917m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2558m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2855m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[18] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2743_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2856m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[17] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2744_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2857m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[16] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2745_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2858m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[15] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2746_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2859m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[14] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2747_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2860m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[13] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2748_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2861m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[12] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2749_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2862m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[11] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2750_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2863m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[10] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2751_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2864m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[9] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2752_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2865m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[8] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2754_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2866m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2755_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2867m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2756_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2868m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2757_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2869m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2758_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2870m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2759_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2871m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2760_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2872m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector254_2761_o;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2873m_dataout, (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_0_3514_dataout | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1_3533_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1561m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1562m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1563m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1564m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1565m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1566m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1567m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1568m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1569m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1570m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1571m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1572m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1573m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1574m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1575m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1576m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1577m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1578m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1579m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1580m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1581m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1582m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1583m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1584m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1585m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1586m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1587m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1588m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1589m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1590m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1592m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q === 1'b1) ? (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1593m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1598m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1599m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1600m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1601m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1602m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1603m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1604m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1605m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1606m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1607m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1608m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1609m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1610m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1611m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1612m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1613m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1598m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1614m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1599m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1615m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1600m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1616m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1601m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1617m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1602m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1618m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1603m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1619m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1604m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1620m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1605m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1621m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1606m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1622m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1607m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1623m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1608m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1624m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1609m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1625m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1610m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1626m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1611m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1627m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1612m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1628m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1613m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1629m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1614m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1630m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1615m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1631m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1616m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1632m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1617m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1633m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1618m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1634m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1619m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1635m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1620m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1636m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1621m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1637m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1622m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1638m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1623m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1639m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1624m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1640m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1625m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1641m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1626m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1642m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1627m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1643m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1628m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1644m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1629m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1645m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1630m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1646m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1631m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1647m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1632m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1648m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1633m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1649m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1634m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1650m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1635m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1651m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1636m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1652m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1637m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1653m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1638m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1654m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1639m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1655m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1640m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1656m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1641m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1657m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1642m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1658m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1643m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1659m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1644m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1660m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1645m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1661m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1646m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1662m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1647m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1663m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1648m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1664m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1649m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1665m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1650m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1666m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1651m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1667m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1652m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1668m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1653m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1669m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1654m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1670m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1655m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1671m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1656m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1672m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1657m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1675m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1676m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1677m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1678m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1679m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1680m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1678m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1681m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1679m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1682m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1683m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1680m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1684m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1685m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1681m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1686m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1682m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1688m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1689m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1691m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1692m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1693m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1694m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1695m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1696m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1697m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1698m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1699m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1700m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1701m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1702m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1703m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1704m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1705m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1706m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1707m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1708m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_3138q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1729m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1710_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1730m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1711_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1731m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1712_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1732m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1713_o, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1733m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1714_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1734m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1715_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1735m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1716_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1736m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1717_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1737m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1718_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1738m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1719_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1739m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1720_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1740m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1721_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1741m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1722_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1742m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1723_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1743m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1724_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1744m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1729m_dataout, ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1745m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1730m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1746m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1731m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1747m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1732m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1748m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1733m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1749m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1734m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1750m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1735m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1751m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1736m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1752m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1737m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1753m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1738m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1754m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1739m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1755m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1740m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1756m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1741m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1757m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1742m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1758m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1743m_dataout, ~(ctl_cal_req));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2560m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[12] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2561m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[11] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2562m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[10] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2563m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[9] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2564m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[8] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2565m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[7] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2566m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[6] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2567m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[5] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2568m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[4] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2569m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[3] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2570m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[2] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2571m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[1] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2572m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2602m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2601_o[2] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2603m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2601_o[1] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2604m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2601_o[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_10037m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9994_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9916m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9914_o[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9922m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9916m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10040m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_10000_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9917m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9915_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9923m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9917m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10014m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_10002_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9907m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9884_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_mtp_almt_10368m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10367m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_single_bit_10365_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9869m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor31_10278_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_10197q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9872m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9869m_dataout, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9873m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9872m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9875m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9873m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9877m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9875m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9244m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[11] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9245m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[10] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_9267q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9246m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[9] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_9268q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9247m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9248m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9249m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9250m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9251m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9252m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9253m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9254m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9255m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9244m_dataout, ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9256m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9245m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9257m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9246m_dataout, ~(ctl_cal_req));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9258m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9247m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9259m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9248m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9260m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9249m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9261m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9250m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9262m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9251m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9263m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9252m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9264m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9253m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9265m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9254m_dataout, ctl_cal_req);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10200m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_9369q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_10251q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10201m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_9370q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_10252q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10202m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_9371q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_10253q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10203m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_9372q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_10254q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10204m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_9373q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_10255q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10205m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_9374q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_10256q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10206m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_9375q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_10257q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10207m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_9376q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_10258q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10216m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10200m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_10251q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10217m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10201m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_10252q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10218m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10202m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_10253q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10219m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10203m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_10254q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10220m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10204m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_10255q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10221m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10205m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_10256q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10222m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10206m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_10257q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10223m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_10207m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_10258q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10208m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_10259q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_9369q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10209m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_10260q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_9370q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10210m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_10261q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_9371q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10211m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_10262q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_9372q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10212m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_10263q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_9373q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10213m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_10264q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_9374q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10214m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_10265q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_9375q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10215m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_10266q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_9376q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10224m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10208m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_10259q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10225m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10209m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_10260q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10226m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10210m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_10261q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10227m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10211m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_10262q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10228m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10212m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_10263q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10229m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10213m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_10264q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10230m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10214m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_10265q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10231m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_10215m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_10266q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9390m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9400q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9399q & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9391m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9390m_dataout, ~(ctl_cal_req));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9397m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9408q, ((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9398m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9397m_dataout, ~(ctl_cal_req));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10011m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_10010_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10042m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10011m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10013m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_10008_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10188q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10012m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_10006_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10187q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10303m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_10273_dataout, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10304m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10305m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10306m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10307m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10308m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10309m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10310m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10311m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10312m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10313m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10314m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10315m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10316m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10317m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10318m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10319m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10320m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_10275_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10321m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_10273_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10303m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10322m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10304m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10323m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10305m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10324m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10306m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10325m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10307m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10326m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10308m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10327m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10309m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10328m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10310m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10329m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10311m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10330m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10312m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10331m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10313m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10332m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10314m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10333m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10315m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10334m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10316m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10335m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10317m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10336m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10318m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10337m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10319m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10338m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o) === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_10275_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10320m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10339m_dataout, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10195q | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor31_10278_dataout), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10367m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10811_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_10250q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10437m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[18] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10438m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[17] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_10529q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10439m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[16] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_10530q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10440m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[15] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10441m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[14] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_10532q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10442m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[13] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_10533q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10443m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[12] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10444m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[11] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_10535q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10445m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[10] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_10536q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10446m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[9] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10447m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10448m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10449m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10450m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_10541q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10451m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_10542q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10452m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10453m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10454m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10455m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10437m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10456m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10438m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10457m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10439m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10458m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10440m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10459m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10441m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10460m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10442m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10461m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10443m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10462m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10444m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10463m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10445m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10464m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10446m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10465m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10447m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10466m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10448m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10467m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10449m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10468m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10450m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10469m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10451m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10470m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10452m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10471m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10453m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10472m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10454m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10473m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10455m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10474m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10456m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_10529q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10475m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10457m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_10530q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10476m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10458m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10477m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10459m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_10532q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10478m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10460m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_10533q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10479m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10461m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10480m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10462m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_10535q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10481m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10463m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_10536q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10482m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10464m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10483m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10465m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10484m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10466m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10485m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10467m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10486m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10468m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_10541q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10487m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10469m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_10542q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10488m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10470m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10489m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10471m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10490m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10472m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10491m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10473m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10492m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10474m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10493m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10475m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10494m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10476m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10495m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10477m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10496m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10478m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10497m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10479m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10498m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10480m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10499m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10481m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10500m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10482m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10501m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10483m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10502m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10484m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10503m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10485m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10504m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10486m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10505m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10487m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10506m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10488m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10507m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10489m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10508m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10490m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_10038m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9997_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_10039m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9998_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9911m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10811_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9910_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9912m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10811_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9910_o[0] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9918m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9919m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9924m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9918m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9925m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9919m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10004m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10041m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10004m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10072m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_10041m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10015m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9953_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10016m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9955_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10017m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9957_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10018m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9959_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10019m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9960_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10020m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9962_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10021m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9964_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10022m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9966_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10023m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9968_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10024m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9971_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10025m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9973_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10026m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9974_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10027m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9976_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10028m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9978_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10029m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9980_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10030m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9982_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10031m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9984_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10032m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9986_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10033m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9988_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10034m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9989_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10035m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9991_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10036m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9992_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10046m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10015m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10047m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10016m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10048m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10017m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10049m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10018m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10050m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10019m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10051m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10020m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10052m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10021m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10053m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10022m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10054m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10023m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10055m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10024m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10056m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10025m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10057m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10026m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10058m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10027m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10059m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10028m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10060m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10029m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10061m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10030m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10062m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10031m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10063m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10032m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10064m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10033m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10065m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10034m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10066m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10035m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10067m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_10189q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10036m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10076m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10046m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10077m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10047m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10078m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10048m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10079m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10049m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10080m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10050m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10081m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10051m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10082m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10052m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10083m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10053m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10084m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10054m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10085m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10055m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10086m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10056m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10087m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10057m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10088m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10058m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10089m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10059m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10090m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10060m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10091m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10061m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10092m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10062m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10093m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10063m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10094m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10064m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10095m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10065m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10096m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10066m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10097m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10067m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10120m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10076m_dataout, ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10121m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10077m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10122m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10078m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10123m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10079m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10124m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10080m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10125m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10081m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10126m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10082m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10127m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10083m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10128m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10084m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10129m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10085m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10130m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10086m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10131m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10087m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10132m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10088m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10133m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10089m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10134m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10090m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10135m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10091m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10136m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10092m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10137m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10093m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10138m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10094m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10139m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10095m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10140m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10096m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10141m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_10097m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9885m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9886m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9887m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9888m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9889m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9890m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9891m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9892m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9893m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9894m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9895m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9896m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9897m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9898m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9899m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9900m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9901m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9902m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9903m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9904m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9905m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9906m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9920m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9921m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9926m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9927m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9930m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9931m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9932m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9933m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9934m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9935m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9936m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9937m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9938m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9939m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9940m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9941m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9942m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9943m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9944m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9945m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9946m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9947m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9948m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9949m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9950m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9951m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9281m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[15] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9282m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[14] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9283m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[13] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9284m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[12] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9285m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[11] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9286m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[10] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9287m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[9] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9288m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9289m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9290m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9291m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9292m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9293m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9294m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9295m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9296m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9281m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9297m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9282m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9298m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9283m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9299m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9284m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9300m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9285m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9301m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9286m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9302m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9287m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9303m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9288m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9304m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9289m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9305m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9290m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9306m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9291m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9307m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9292m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9308m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9293m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9309m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9294m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9310m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9295m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9311m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9296m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9312m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9297m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9313m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9298m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9314m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9299m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9315m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9300m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9316m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9301m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9317m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9302m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9318m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9303m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9319m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9304m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9320m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9305m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9321m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9306m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9322m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9307m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9323m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9308m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9324m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9309m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9325m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9310m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9406m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9683q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_7_9403_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9407m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9406m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363_o));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9404m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9409q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_7_9403_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9405m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9404m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363_o);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10417m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_10546q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o[8];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10418m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_10547q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10419m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_10548q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10420m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_10549q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10421m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_10550q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10422m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_10551q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10423m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_10552q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10424m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_10553q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10429m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10417m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_10546q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10430m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10418m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_10547q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10431m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10419m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_10548q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10432m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10420m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_10549q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10433m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10421m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_10550q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10434m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10422m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_10551q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10435m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10423m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_10552q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10436m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10424m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_10553q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10509m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10429m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_10546q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10510m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10430m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_10547q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10511m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10431m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_10548q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10512m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10432m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_10549q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10513m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10433m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_10550q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10514m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10434m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_10551q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10515m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10435m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_10552q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10516m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10436m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_10553q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10517m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10509m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10518m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10510m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10519m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10511m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10520m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10512m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10521m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10513m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10522m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10514m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10523m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10515m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10524m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_10516m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10416m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10428m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10416m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10525m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10428m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9386m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9399q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_9367q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9387m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_9386m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5134m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_5386q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5135m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_5387q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5136m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_5388q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5137m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_5389q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5138m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_5390q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5139m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_5391q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5140m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_5392q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5141m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_5393q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5160m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5134m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_5386q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5161m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5135m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_5387q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5162m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5136m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_5388q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5163m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5137m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_5389q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5164m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5138m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_5390q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5165m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5139m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_5391q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5166m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5140m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_5392q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5167m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5141m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_5393q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5206m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_5386q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5160m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5207m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_5387q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5161m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5208m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_5388q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5162m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5209m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_5389q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5163m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5210m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_5390q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5164m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5211m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_5391q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5165m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5212m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_5392q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5166m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5213m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_5393q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5167m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6065m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_6056_o, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6066m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_6057_o, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6067m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_6058_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6068m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_6059_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6069m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_6060_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6070m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_6061_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6071m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_6062_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6072m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_6063_o;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_6073m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector141_6064_o, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3810m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3830m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3810m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3691m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3692m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3979q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3693m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3694m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3981q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3695m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3982q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3775m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3776m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3979q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3777m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3778m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3981q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3779m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3982q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5521m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mimic_sample_req_5520_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_6003q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5522m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5527q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mimic_sample_req_5520_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5523m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5522m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_6003q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4030m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4031m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_4023_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5383q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4030m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4024m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_6004q : pll_measure_clk_index[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4025m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_6005q : pll_measure_clk_index[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4026m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_6006q : pll_measure_clk_index[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4027m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_4023_dataout === 1'b1) ? pll_resync_clk_index[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4024m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4028m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_4023_dataout === 1'b1) ? pll_resync_clk_index[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4025m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4029m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_4023_dataout === 1'b1) ? pll_resync_clk_index[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_4026m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4032m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_6049q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4033m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_4023_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5382q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4032m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5481m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5488q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5477q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5484m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5481m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5506q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5486m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5484m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3674m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout), int_rdata_valid_1t[0]);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3688m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3674m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3899m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3688m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3623m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q : (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_5385q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3624m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3969q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3625m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3970q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_5385q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3626m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3971q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3627m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3972q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3628m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3942q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6197m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6198m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6199m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6200m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6201m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6202m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6203m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6204m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6205m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6910q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6206m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6911q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6207m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6912q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6208m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6209m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6210m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6211m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6212m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6213m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6214m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6215m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6231m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6235m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6197m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6236m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6198m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6237m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6199m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6238m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6200m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6239m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6201m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6240m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6202m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6241m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6203m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6242m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6204m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6243m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6921q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6205m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6244m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6922q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6206m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6245m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6207m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6246m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6208m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6247m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6209m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6248m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6210m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6249m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6211m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6250m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6212m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6251m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6213m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6252m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6214m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6253m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6215m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6269m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6231m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6273m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6235m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6274m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6236m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6275m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6237m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6276m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6238m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6277m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6239m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6278m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6240m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6279m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6241m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6280m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6932q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6242m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6281m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6243m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6282m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6934q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6244m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6283m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6935q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6245m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6284m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6246m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6285m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6247m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6286m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6248m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6287m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6249m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6288m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6250m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6289m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6251m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6290m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6252m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6291m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6253m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6307m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6269m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6311m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6273m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6312m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6274m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6313m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6275m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6314m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6276m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6315m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6277m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6316m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6278m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6317m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6279m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6318m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6943q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6280m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6319m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6281m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6320m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6945q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6282m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6321m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6283m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6322m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6284m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6323m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6285m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6324m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6286m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6325m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6287m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6326m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6288m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6327m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6289m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6328m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6290m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6329m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6291m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6345m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6307m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6356m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6311m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6357m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6312m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6358m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6313m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6359m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6314m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6360m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6315m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6361m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6316m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6362m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6317m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6363m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6318m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6364m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6319m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6365m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6320m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6366m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6321m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6367m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6322m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6368m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6323m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6369m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6324m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6370m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6325m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6371m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6326m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6372m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6327m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6373m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6328m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6374m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6329m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6390m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6345m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6410m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6356m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6411m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6357m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6412m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6358m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6413m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6359m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6414m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6360m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6415m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6361m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6416m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6362m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6417m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6363m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6418m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6364m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6419m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6365m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6420m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6366m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6421m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6367m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6422m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6368m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6423m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6369m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6424m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6370m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6425m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6371m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6426m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6372m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6427m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6373m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6428m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6374m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6444m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6390m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6458m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6459m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6460m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6461m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6462m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6463m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6464m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6465m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6466m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6467m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_addr_6449m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6468m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6469m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6470m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6471m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6472m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6473m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6474m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6475m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6476m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6492m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6517m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6458m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6518m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6459m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6519m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6460m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6520m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6461m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6521m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6462m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6522m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6463m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6523m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6464m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6524m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6465m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6525m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6466m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6526m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6467m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6527m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6468m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6528m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6469m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6529m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6470m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6530m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6471m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6531m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6472m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6532m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6473m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6533m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6474m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6534m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6475m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6535m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6476m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6551m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6492m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6554m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6517m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6555m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6518m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6556m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6519m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6557m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6520m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6558m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6521m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6559m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6522m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6560m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6523m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6561m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6524m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6562m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6525m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6563m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6526m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6564m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6527m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6565m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6528m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6566m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6529m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6567m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6530m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6568m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6531m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6569m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6532m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6570m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6533m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6571m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6534m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6572m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6535m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6551m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6596m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6597m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6598m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6614m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6630m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6458m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6631m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6459m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6632m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6460m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6633m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6461m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6634m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6462m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6635m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6463m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6636m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6464m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6637m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6465m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6638m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6596m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6639m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6597m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6640m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6598m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6641m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6469m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6642m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6470m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6643m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6471m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6644m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6472m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6645m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6473m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6646m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6474m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6647m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6475m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6648m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6476m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6664m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6614m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6669m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6670m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6671m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6675m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6458m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6676m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6459m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6677m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6460m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6678m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6461m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6679m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6462m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6680m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6463m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6681m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6464m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6682m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6669m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6683m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6670m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6684m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6671m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6685m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6598m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6686m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6469m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6687m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6470m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6688m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6471m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6689m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6472m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6690m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6473m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6691m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6474m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6692m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6475m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6693m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6476m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6709m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6492m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6136m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_6135_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6137m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3969q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_6135_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6138m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3970q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_6135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6139m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3971q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_6135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6140m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3972q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_6135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6141m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3942q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_6135_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6146m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6136m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6147m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6137m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6148m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6138m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6149m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6139m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6150m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6140m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6151m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6141m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6168m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6136m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6146m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6169m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6137m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6147m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6170m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6138m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6148m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6171m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6139m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6149m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6172m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6140m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6150m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6173m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6141m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6151m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6757m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6168m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6136m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6758m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6169m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6137m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6759m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6170m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6138m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6760m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6171m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6139m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6761m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6172m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6140m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6762m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6173m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6141m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6090m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_6089_o[2], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6091m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_6089_o[1], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6110m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6090m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6731_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6111m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_6091m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6731_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3753m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3730_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3784m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_0_7367_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3578q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3786m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3784m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_1_7376_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3787m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_2_3577q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3786m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3784m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3789m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3787m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_2_7385_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3790m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_3_3576q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3789m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3787m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3809m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3790m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3829m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3809m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3908m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3753m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3909m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3829m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3696m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3697m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3698m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3699m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3700m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3701m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3702m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3703m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3745m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3746m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3747m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3748m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3749m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3750m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3751m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3752m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3767m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3745m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3768m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3746m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3769m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3747m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3770m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3748m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3771m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3749m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3772m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3750m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3773m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3751m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3774m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3752m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4838m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[8];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4839m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4840m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4841m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4842m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4843m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4844m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4845m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4858m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4838m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4859m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4839m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4860m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4840m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4861m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4841m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4862m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4842m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4863m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4843m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4864m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4844m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4865m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4845m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4866m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4858m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4867m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4859m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4868m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4860m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4869m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4861m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4870m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4862m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4871m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4863m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4872m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4864m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4873m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4865m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4942m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[8];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4943m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4944m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4945m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4946m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4947m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4948m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4949m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4977m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4942m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4978m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4943m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4979m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4944m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4980m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4945m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4981m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4946m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4982m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4947m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4983m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4948m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4984m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4949m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4986m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4977m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4987m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4978m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4988m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4979m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4989m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4980m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4990m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4981m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4991m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4982m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4992m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4983m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4993m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4984m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5150m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5151m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5152m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5153m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5154m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5155m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5156m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5157m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5177m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5150m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5178m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5151m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5179m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5152m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5180m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5153m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5181m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5154m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5182m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5155m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5183m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5156m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5184m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5157m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5185m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5177m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5186m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5178m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5187m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5179m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5188m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5180m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5189m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5181m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5190m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5182m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5191m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5183m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5192m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5184m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6152m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[8];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6153m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6154m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6155m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6156m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6157m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6158m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6159m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[1];
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6160m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6152m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6161m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6153m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6162m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6154m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6163m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6155m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6164m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6156m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6165m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6157m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6166m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6158m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6167m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6159m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6828q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6346m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[8], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6347m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[7], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6348m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[6], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6349m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[5], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6350m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[4], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6351m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[3], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6352m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[2], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6353m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[1], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6391m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6346m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6392m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6347m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6393m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6348m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6394m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6349m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6395m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6350m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6396m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6351m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6397m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6352m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6398m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6353m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6399m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6391m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6400m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6392m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6401m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6393m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6402m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6394m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6403m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6395m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6404m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6396m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6405m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6397m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6406m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6398m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6452m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[6], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6453m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[3], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6454m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[2], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6455m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[1], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6495m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6452m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6496m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6453m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6497m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6454m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6498m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6455m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6499m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6391m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6500m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6392m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6501m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6495m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6502m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6394m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6503m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6395m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6504m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6496m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6505m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6497m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6506m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6498m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6507m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6499m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6508m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6500m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6509m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6501m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6510m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6502m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6511m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6503m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6512m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6504m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6513m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6505m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6514m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6506m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6595m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o[5], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6615m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6595m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6620m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6391m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6621m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6392m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6622m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6495m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6623m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6615m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6624m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6395m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6625m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6396m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6626m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6397m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6627m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6498m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3581m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3582m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3583m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3584m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3585m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3586m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3587m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3588m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3589m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3590m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3591m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3592m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3593m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3594m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3581m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3595m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3582m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3596m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3583m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3597m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3584m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3598m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3585m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3599m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3586m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3600m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3587m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3601m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3588m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3602m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3589m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3603m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3590m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3604m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3591m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3605m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3592m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3606m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3572q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3593m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3608m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3609m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3610m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3611m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3612m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3613m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3614m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3615m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3616m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3617m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3618m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3619m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3620m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3632m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3633m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3634m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3635m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3636m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3637m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3638m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3639m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3640m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3641m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3642m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3643m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3644m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3647m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3648m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3649m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3650m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3651m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3652m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3653m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3654m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3655m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3656m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3657m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3658m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3659m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3661m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3647m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3662m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3648m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3663m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3649m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3664m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3650m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3665m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3651m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3666m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3652m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3667m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3653m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3668m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3654m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3669m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3655m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3670m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3656m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3671m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3657m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3672m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3658m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3673m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3659m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3675m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3661m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3676m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3662m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3677m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3663m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3678m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3664m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3679m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3665m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3680m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3666m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3681m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3667m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3682m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3668m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3683m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3669m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3684m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3670m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3685m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3671m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3686m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3672m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3687m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3673m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3704m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3705m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3706m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3707m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3708m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3709m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3710m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3711m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3712m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3713m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3714m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3715m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3716m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3717m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3704m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3718m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3705m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3719m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3706m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3720m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3707m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3721m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3708m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3722m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3709m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3723m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3710m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3724m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3711m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3725m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3712m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3726m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3713m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3727m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3714m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3728m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3715m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3729m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3940q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3716m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3732m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3733m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ~(int_rdata_valid_1t[0]));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3734m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, int_rdata_valid_1t[0]);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3735m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3736m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3737m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3738m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3739m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3740m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3741m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3742m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3743m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3744m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, ~(int_rdata_valid_1t[0]));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3754m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3732m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3755m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3733m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3756m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3734m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3757m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3735m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3758m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3736m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3759m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3737m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3760m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3738m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3761m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3739m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3762m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3740m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3763m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3741m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3764m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3742m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3765m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3743m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3766m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3744m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3796m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3797m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3798m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3799m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3800m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3801m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3802m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3803m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3804m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3805m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3806m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3807m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3808m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3816m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3796m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3817m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3797m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3818m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3798m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3819m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3799m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3820m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3800m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3821m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3801m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3822m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3802m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3823m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3803m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3824m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3804m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3825m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3805m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3826m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3806m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3827m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3807m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3828m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3808m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3831m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3832m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3833m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3834m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3835m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3836m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3837m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3838m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3839m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3840m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3841m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3842m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3843m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5489q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3844m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3845m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3846m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3847m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3848m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3849m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3850m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3851m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3852m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3853m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3854m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3855m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3856m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_6051q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3920m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3866_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3921m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3867_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3922m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3868_o, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3923m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3869_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3924m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3870_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3925m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3871_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3926m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3872_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3927m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3873_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3928m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3874_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3929m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3875_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3930m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3876_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3931m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3877_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3932m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3878_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6109m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_7486_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6407m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6829q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6450m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6493m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6450m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6589m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6493m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6590m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6589m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6619m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q, (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_0_7534_dataout & ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_6126q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_6127q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6665m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6830q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6619m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6667m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6668m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6667m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6672m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6832q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6668m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6143m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_6142_o[1], ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6451m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6143m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6494m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6451m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6143m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6591m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6494m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6143m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6592m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6831q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6143m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6591m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6811m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6592m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6143m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4910m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4911m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4912m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4913m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4914m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4937m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4910m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4938m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4911m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4939m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4912m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4940m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4913m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4941m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4914m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4972m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4937m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4973m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4938m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4974m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4939m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4975m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4940m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4976m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4941m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5015m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4972m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5016m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4973m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5017m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4974m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5018m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4975m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5019m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4976m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5898m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5696_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5962m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5898m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5641m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_6_6032q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5642m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_6033q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5643m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_6034q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5644m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_6035q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5645m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_6036q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5646m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_6037q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5647m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_6038q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5660m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5641m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_6_6032q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5661m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5642m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_6033q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5662m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5643m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_6034q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5663m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5644m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_6035q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5664m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5645m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_6036q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5665m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5646m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_6037q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5666m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5647m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_6038q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5882m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5660m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_6_6032q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5883m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5661m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_6033q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5884m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5662m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_6034q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5885m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5663m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_6035q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5886m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5664m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_6036q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5887m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5665m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_6037q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5888m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5666m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_6038q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5640m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5659m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5640m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5556m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5557m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5558m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_6025q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5559m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_6026q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5560m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_6027q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5561m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_6028q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5562m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_6029q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5563m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_6030q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5631m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5556m_dataout : (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o[8]);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5632m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5557m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5633m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5558m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5634m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5559m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5635m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5560m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5636m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5561m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5637m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5562m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5638m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5563m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5650m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5631m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5556m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5651m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5632m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5557m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5652m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5633m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5558m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5653m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5634m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5559m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5654m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5635m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5560m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5655m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5636m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5561m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5656m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5637m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5562m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5657m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5638m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5563m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5676m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5650m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5556m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5677m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5651m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5557m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5678m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5652m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5558m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5679m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5653m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5559m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5680m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5654m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5560m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5681m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5655m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5561m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5682m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5656m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5562m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5683m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5657m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5563m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5928m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5860_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5556m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5929m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5861_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5557m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5930m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5862_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5558m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5931m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5863_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5559m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5932m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5864_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5560m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5933m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5865_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5561m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5934m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5866_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5562m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5935m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5867_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5563m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5593m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5978q), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5877m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5593m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5944m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5877m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4793m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4794m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4795m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4796m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4797m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4798m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4893m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4894m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4895m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4896m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4897m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4898m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4904m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4893m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4905m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4894m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4906m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4895m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4907m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4896m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4908m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4897m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4909m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4898m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4931m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4904m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4932m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4905m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4933m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4906m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4934m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4907m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4935m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4908m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4936m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4909m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4966m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4931m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4967m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4932m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4968m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4933m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4969m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4934m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4970m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4935m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4971m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4936m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5009m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4966m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5010m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4967m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5011m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4968m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5012m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4969m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5013m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4970m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5014m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4971m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5035m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5036m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5037m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5038m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5039m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5040m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5044m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_5043_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5045m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_5043_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5046m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_5043_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5047m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_5043_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5048m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_5043_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5049m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_5043_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5051m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5044m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5052m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5045m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5053m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5046m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5054m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5047m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5055m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5048m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5056m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5049m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5487m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5506q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5478m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5506q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5488q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5480m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5477q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5478m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5506q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5483m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5480m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5506q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5485m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5483m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5567m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_6041q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5568m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_6042q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5569m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_6043q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5570m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_6044q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5571m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_6045q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5572m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_6046q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5573m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_6047q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5574m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_6048q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5594m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_6041q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5567m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5595m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_6042q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5568m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5596m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_6043q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5569m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5597m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_6044q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5570m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5598m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_6045q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5571m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5599m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_6046q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5572m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5600m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_6047q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5573m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5601m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_6048q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5574m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5548m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5549m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5550m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5551m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5552m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5553m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5554m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5555m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5702m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5697_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5698_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5701_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5703m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5697_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5698_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5701_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5705m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_6039q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5702m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5706m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_6039q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5703m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5707m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5705m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5548m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5708m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5706m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5549m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5709m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5550m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5710m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5551m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5711m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5552m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5712m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5553m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5713m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5554m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5714m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5555m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5733m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o[8] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5548m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5734m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5549m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5735m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5550m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5736m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5551m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5737m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5552m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5738m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5553m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5739m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5554m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5740m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5555m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5741m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5733m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5742m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5734m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5743m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5735m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5744m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5736m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5745m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5737m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5746m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5738m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5747m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5739m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5748m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5740m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5785m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5741m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5548m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5786m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5742m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5549m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5787m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5743m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5550m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5788m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5744m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5551m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5789m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5745m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5552m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5790m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5746m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5553m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5791m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5747m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5554m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5792m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5748m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5555m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5920m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5851_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5548m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5921m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5852_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5549m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5922m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5853_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5550m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5923m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5854_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5551m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5924m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5855_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5552m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5925m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5856_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5553m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5926m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5857_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5554m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5927m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5858_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5555m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rewind_direction_5291m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5109m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5097m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5193m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_5312m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4900m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4891_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4917m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4900m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4952m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4917m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4995m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4952m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_5289m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4995m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4918m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4953m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4918m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4996m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4953m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_5290m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4996m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5540m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5541m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_6016q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5542m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_6017q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5543m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_6018q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5544m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_6019q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5545m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_6020q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5546m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_6021q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5547m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5749m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o[8] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5540m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5750m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5541m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5751m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5542m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5752m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5543m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5753m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5544m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5754m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5545m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5755m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5546m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5756m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5547m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5757m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5749m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5758m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5750m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5759m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5751m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5760m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5752m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5761m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5753m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5762m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5754m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5763m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5755m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5764m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5756m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5793m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5757m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5540m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5794m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5758m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5541m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5795m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5759m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5542m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5796m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5760m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5543m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5797m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5761m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5544m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5798m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5762m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5545m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5799m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5763m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5546m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5800m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5764m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5547m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5912m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5842_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5540m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5913m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5843_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5541m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5914m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5844_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5542m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5915m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5845_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5543m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5916m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5846_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5544m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5917m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5847_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5545m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5918m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5848_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5546m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5919m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5849_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5547m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5096m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5370q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5108m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5370q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5096m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5131m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5108m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5370q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5069m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_5384q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5276m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_5069m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5050m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_4016q), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_5043_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5070m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5050m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5176m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_4021q), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5222m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5176m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3895m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3896m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3898m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5369q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5092m_dataout, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5093m_dataout, (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4757q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q)), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5094m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4758q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5099m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_5371q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5100m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_5372q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5101m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_5373q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5102m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_5374q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5103m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_5375q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5092m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5104m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_5376q : (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5105m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_5377q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5093m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5106m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_5378q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5094m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5122m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5099m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_5371q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5123m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5100m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_5372q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5124m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5101m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_5373q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5125m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5102m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_5374q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5126m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5103m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_5375q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5127m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5104m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_5376q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5128m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5105m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_5377q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5129m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5106m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_5378q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4772m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3947q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3948q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4773m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3947q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3948q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4775m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4772m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3944q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4776m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4773m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3944q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4777m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3948q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3944q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4779m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4775m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4780m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4781m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3944q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4782m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4783m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4784m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4785m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4776m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4786m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4787m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4777m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4788m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4789m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4790m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_5323q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4799m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4800m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4801m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4802m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4803m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4804m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4805m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4806m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4807m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4808m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4809m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4810m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4812m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4813m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4814m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4815m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4816m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4817m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4818m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4819m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4820m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4821m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4822m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4823m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4826m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4827m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4828m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4829m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4830m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4831m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4832m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4833m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4834m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4835m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4836m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4837m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4826m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4847m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4827m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4848m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4828m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4849m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4829m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4850m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4830m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4851m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4831m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4852m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4832m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4853m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4833m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4854m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4834m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4855m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4835m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4856m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4836m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4857m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4837m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4874m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4875m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4847m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4876m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4848m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4877m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4849m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4878m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4850m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4879m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4851m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4880m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4852m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4881m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4853m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4882m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4854m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4883m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4855m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4884m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4856m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4885m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_5344q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4857m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4901m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4903m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4919m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4920m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4901m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4921m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4922m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4923m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_5329q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4924m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4925m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4926m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4903m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4927m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4928m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4929m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4930m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4954m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4919m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4955m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4920m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4956m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4921m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4957m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4922m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4958m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4923m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4959m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4924m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4960m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4925m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4961m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4926m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4962m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4927m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4963m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4928m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4964m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4929m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4965m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4930m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4997m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4954m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4998m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4955m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4999m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4956m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5000m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4957m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5001m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4958m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5002m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4959m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5003m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4960m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5004m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4961m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5005m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4962m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5006m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4963m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5007m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4964m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5008m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4965m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5057m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5058m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5059m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5060m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5061m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5062m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5063m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5064m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5065m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5066m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5067m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5068m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5072m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5073m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5074m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5075m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5076m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5077m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5078m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5079m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5080m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5081m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5082m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5083m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_5328q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5097m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5098m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5110m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5097m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5111m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5112m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5113m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5114m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5115m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5116m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5117m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5118m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5119m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5120m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5098m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5121m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5158m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5159m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5194m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5158m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5195m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4827m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5196m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4828m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5197m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4829m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5198m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4830m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5199m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5159m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5200m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4832m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5201m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4833m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5202m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4834m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5203m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4835m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5204m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4836m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5205m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_5347q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4837m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6094m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6095m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6096m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6097m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6098m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6099m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_7486_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6094m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6100m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_7486_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6095m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6101m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_7486_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6096m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6102m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_7486_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6097m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6103m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_7486_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6098m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6104m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6099m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6105m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6100m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6106m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6101m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6107m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6102m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6108m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_6103m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4950m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_0_7421_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4985m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4950m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_5020m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4985m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_5292m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_5020m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5955m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5890_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5881m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5947m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5881m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5536m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_value_r_5537q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5956m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5891_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5968m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5970m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5972m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5973m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5732m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5784m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5732m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_6050q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5880m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5784m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5946m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5880m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5899m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q === 1'b1) ? pll_resync_clk_index[2] : pll_measure_clk_index[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5900m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q === 1'b1) ? pll_resync_clk_index[1] : pll_measure_clk_index[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5901m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q === 1'b1) ? pll_resync_clk_index[0] : pll_measure_clk_index[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5963m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5899m_dataout : pll_measure_clk_index[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5964m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5900m_dataout : pll_measure_clk_index[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5965m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5901m_dataout : pll_measure_clk_index[0];
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5783m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5810m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5783m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5820m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5810m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_4021q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5945m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5879_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5658m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5684m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5092m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5685m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5686m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5658m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5687m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5094m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5892m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_7480_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5895m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5685m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5897m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5687m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5957m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5892m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5958m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5894_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5959m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5895m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5960m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5896_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5961m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5897m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5575m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5576m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5577m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5578m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5579m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5580m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5581m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5582m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5583m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5584m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5575m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5585m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5576m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5586m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5577m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5587m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5578m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5579m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5589m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5580m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5581m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5591m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5582m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5592m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5583m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5602m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5603m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5604m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5605m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5606m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5607m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5608m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5609m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5610m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5612m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5613m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5614m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5615m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5616m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5617m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5618m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5619m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5620m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5979q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5648m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5649m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5667m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5668m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5669m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5670m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5671m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5672m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5673m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5648m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5674m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5675m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5649m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5715m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5716m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5717m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5718m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5719m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5720m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5721m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5722m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5723m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5992q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5765m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5766m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5767m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5768m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5769m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5770m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5771m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5772m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5773m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5774m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5765m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5775m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5766m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5776m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5767m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5777m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5768m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5778m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5769m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5779m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5770m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5780m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5771m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5781m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5772m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5782m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5773m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5801m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5774m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5802m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5775m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5803m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5776m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5804m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5777m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5805m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5778m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5806m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5779m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5807m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5780m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5808m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5781m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5809m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5980q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5782m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5821m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5801m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5822m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5802m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5823m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5803m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5824m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5804m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5825m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5805m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5826m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5806m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5827m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5807m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5828m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5808m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5829m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5809m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_4034q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5902m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5830_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5903m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5831_o, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5904m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5832_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5905m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5833_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5906m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5834_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5907m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5835_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5908m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5836_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5909m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5837_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5910m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5839_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3791m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout === 1'b1) ? ctl_rdata[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_4007q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3792m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout === 1'b1) ? ctl_rdata[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_4008q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3793m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout === 1'b1) ? ctl_rdata[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_4009q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3794m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout === 1'b1) ? ctl_rdata[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_4010q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3795m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout === 1'b1) ? ctl_rdata[0] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_4011q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3811m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3791m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3812m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3792m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3813m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3793m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3814m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3794m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3815m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3795m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3941q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_addr_6449m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3574q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3646m_dataout, ((~ ctl_rdata[0]) & (~ ctl_rdata[32])), int_rdata_valid_1t[0]);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4226m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_4042_o & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4227m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4228m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4229m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4230m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4231m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4232m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4233m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4234m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4235m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4236m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4237m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4238m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4239m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4240m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4241m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4242m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4243m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4244m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4245m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4246m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4247m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4248m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4249m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4250m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4251m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4252m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4253m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4254m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4255m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4256m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4257m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4258m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4259m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4260m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4261m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4262m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4263m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4264m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4265m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4266m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4267m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4268m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4269m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4270m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4271m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4272m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4273m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4274m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4275m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4276m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4277m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4278m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4279m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4280m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4281m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4282m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4283m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4284m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4285m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4286m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4287m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4288m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4289m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4290m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4291m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4226m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4292m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4227m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4293m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4228m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4294m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4229m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4295m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4230m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4296m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4231m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4297m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4232m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4298m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4233m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4299m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4234m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4300m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4235m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4301m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4236m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4302m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4237m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4303m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4238m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4304m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4239m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4305m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4240m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4306m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4241m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4307m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4242m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4308m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4243m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4309m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4244m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4310m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4245m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4311m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4246m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4312m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4247m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4313m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4248m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4314m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4249m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4315m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4250m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4316m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4251m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4317m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4252m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4318m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4253m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4319m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4254m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4320m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4255m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4321m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4256m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4322m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4257m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4323m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4258m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4324m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4259m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4325m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4260m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4326m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4261m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4327m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4262m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4328m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4263m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4329m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4264m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4330m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4265m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4331m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4266m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4332m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4267m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4333m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4268m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4334m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4269m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4335m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4270m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4336m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4271m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4337m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4272m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4338m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4273m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4339m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4274m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4340m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4275m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4341m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4276m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4342m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4277m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4343m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4278m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4344m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4279m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4345m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4280m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4346m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4281m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4347m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4282m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4348m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4283m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4349m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4284m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4350m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4285m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4351m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4286m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4352m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4287m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4353m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4288m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4354m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4289m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4355m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4177m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4712q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4356m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4178m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4713q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4357m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4179m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4714q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4358m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4180m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4715q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4359m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4181m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4716q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4360m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4182m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4717q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4361m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4183m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4362m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4184m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4363m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4185m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4364m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4186m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4365m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4187m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4366m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4188m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4367m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4189m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4368m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4190m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4369m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4191m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4370m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4192m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4371m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4193m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4372m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4194m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4373m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4195m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4374m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4196m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4375m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4197m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4376m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4198m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4377m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4199m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4378m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4200m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4379m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4201m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4380m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4202m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4381m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4203m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4382m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4204m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4383m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4205m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4384m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4206m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4385m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4219m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4386m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4220m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4387m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4221m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4388m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4222m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4389m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4223m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4390m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4224m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4391m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4207m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4392m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4290m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4393m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4215m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4394m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4216m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4395m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4396m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4208m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4397m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4209m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4398m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4077m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4399m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4078m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4400m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4079m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4757q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4401m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4080m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4758q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4402m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4081m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4408m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_63_4648q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4291m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4409m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_62_4649q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4292m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4410m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_61_4650q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4293m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4411m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_60_4651q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4294m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4412m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_59_4652q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4295m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4413m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_58_4653q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4296m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4414m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_57_4654q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4297m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4415m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_56_4655q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4298m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4416m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4656q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4299m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4417m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4657q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4300m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4418m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4658q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4301m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4419m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4659q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4302m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4420m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4660q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4303m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4421m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4661q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4304m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4422m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4662q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4305m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4423m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4663q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4306m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4424m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4664q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4307m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4425m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4665q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4308m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4426m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4666q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4309m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4427m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4667q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4310m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4428m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4668q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4311m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4429m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4669q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4312m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4430m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4670q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4313m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4431m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4671q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4314m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4432m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4672q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4315m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4433m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4673q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4316m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4434m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4674q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4317m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4435m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4675q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4318m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4436m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4676q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4319m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4437m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4677q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4320m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4438m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4678q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4321m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4439m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4679q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4322m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4440m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4680q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4323m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4441m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4681q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4324m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4442m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4682q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4325m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4443m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4683q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4326m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4444m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4684q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4327m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4445m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4685q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4328m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4446m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4686q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4329m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4447m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4687q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4330m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4448m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4688q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4331m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4449m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4689q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4332m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4450m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4690q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4333m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4451m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4691q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4334m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4452m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4692q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4335m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4453m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4693q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4336m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4454m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4694q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4337m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4455m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4695q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4338m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4456m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4696q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4339m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4457m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4697q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4340m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4458m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4698q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4341m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4459m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4699q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4342m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4460m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4700q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4343m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4461m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4701q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4344m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4462m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4702q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4345m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4463m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4703q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4346m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4464m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4704q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4347m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4465m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4705q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4348m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4466m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4706q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4349m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4467m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4707q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4350m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4468m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4708q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4351m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4469m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4709q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4352m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4470m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4710q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4353m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4471m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4354m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4472m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4355m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4473m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4356m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4474m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4357m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4475m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4358m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4476m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4359m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4477m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4360m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4478m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4361m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4479m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4362m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4480m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4363m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4481m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4364m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4482m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4365m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4483m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4366m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4484m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4367m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4485m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4368m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4486m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4369m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4487m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4370m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4488m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4371m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4489m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4372m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4490m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4373m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4491m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4374m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4492m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4375m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4493m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4376m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4494m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4377m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4495m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4378m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4496m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4379m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4497m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4380m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4498m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4381m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4499m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4382m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4500m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4383m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4501m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4384m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4502m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4385m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4503m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4386m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4504m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4387m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4505m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4388m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4506m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4389m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4507m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4390m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4508m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4391m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4509m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4392m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4510m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4393m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4511m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4394m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4512m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4395m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4513m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4396m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4514m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4397m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4515m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4398m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4516m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4399m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4517m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4400m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4518m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4401m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4519m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4402m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4525m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4408m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4526m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4409m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4527m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4410m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4528m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4411m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4529m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4412m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4530m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4413m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4531m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4414m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4532m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4415m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4533m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4416m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4534m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4417m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4535m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4418m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4536m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4419m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4537m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4420m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4538m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4421m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4539m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4422m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4540m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4423m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4541m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4424m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4542m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4425m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4543m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4426m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4544m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4427m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4545m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4428m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4546m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4429m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4547m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4430m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4548m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4431m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4549m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4432m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4550m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4433m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4551m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4434m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4552m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4435m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4553m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4436m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4554m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4437m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4555m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4438m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4556m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4439m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4557m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4440m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4558m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4441m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4559m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4442m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4560m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4443m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4561m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4444m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4562m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4445m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4563m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4446m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4564m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4447m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4565m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4448m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4566m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4449m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4567m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4450m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4568m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4451m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4569m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4452m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4570m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4453m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4571m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4454m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4572m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4455m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4573m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4456m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4574m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4457m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4575m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4458m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4576m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4459m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4577m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4460m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4578m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4461m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4579m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4462m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4580m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4463m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4581m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4464m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4582m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4465m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4583m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4466m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4584m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4467m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4585m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4468m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4586m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4469m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4587m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4470m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4471m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4589m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4472m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4473m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4591m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4474m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4592m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4475m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4593m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4476m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4594m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4477m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4595m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4478m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4596m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4479m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4597m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4480m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4598m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4481m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4599m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4482m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4600m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4483m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4601m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4484m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4602m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4485m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4603m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4486m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4604m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4487m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4605m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4488m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4606m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4489m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4607m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4490m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4608m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4491m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4609m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4492m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4610m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4493m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4611m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4494m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4612m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4495m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4613m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4496m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4614m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4497m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4615m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4498m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4616m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4499m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4617m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4500m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4618m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4501m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4619m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4502m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4620m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4503m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4621m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4504m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4622m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4505m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4623m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4506m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4624m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4507m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4625m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4508m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4626m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4509m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4627m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4510m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4628m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4511m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4629m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4512m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4630m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4513m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4631m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4514m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4632m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4515m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4633m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4516m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4634m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4517m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4635m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4518m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4636m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4519m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4916m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4891_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_5330q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4951m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4916m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_5330q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4994m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_5326q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_5330q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4951m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4055m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4056m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4057m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4757q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4058m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4758q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4059m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4060m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4055m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4061m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4056m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4062m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4057m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4063m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4058m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4064m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4059m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4067m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_7399_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4068m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_7399_dataout === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4069m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4757q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_7399_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4070m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_7399_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4758q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4071m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_7399_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4072m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4052_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4060m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4067m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4073m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4052_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4061m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4068m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4074m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4052_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4062m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4069m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4075m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4052_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4063m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4070m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4076m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4052_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4064m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4071m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4077m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4072m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4755q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4078m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4073m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4756q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4079m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4074m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4757q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4080m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4075m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4758q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4081m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4752q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4076m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4759q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4084m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4712q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4085m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4713q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4086m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4714q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4087m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4715q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4088m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4716q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4089m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4717q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4095m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_1_7406_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4096m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4097m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4098m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4099m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4100m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4101m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4102m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4103m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4104m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4105m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4106m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4107m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4108m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4095m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4119m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118_o[5], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4120m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118_o[4], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4121m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118_o[3], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4122m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118_o[2], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4123m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118_o[1], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4124m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118_o[0], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117_o);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4125m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4119m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4126m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4120m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4127m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4121m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4128m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4122m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4129m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4123m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4130m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4124m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4133m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4134m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4135m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4136m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4137m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4138m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[0] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4139m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4125m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4140m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4126m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4141m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4127m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4142m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4128m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4143m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4129m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4144m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4130m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4145m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4146m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4133m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4147m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4134m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4148m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4135m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4149m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4136m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4150m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4137m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4151m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4138m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4152m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4139m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4153m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4140m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4154m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4141m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4155m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4142m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4156m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4143m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4157m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4144m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4158m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4096m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4159m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4097m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4160m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4098m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4161m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4099m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4162m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4100m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4163m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4101m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4164m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4102m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4165m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4103m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4166m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4104m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4167m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4105m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4168m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4106m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4169m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4107m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4170m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4145m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4171m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4108m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4177m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4084m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4712q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4178m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4085m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4713q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4179m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4086m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4714q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4180m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4087m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4715q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4181m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4088m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4716q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4182m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4089m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4717q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4183m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4146m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4184m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4147m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4185m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4148m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4186m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4149m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4187m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4150m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4188m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4151m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4189m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4152m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4190m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4153m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4191m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4154m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4192m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4155m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4193m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4156m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4194m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4157m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4195m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4158m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4196m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4159m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4197m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4160m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4198m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4161m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4199m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4162m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4200m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4163m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4201m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4164m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4202m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4165m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4203m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4166m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4204m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4167m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4205m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4168m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4206m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4169m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4207m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4748q) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4170m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4208m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4753q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4171m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4209m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4215m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4750q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4216m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4751q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4219m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218_o[5], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4220m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218_o[4], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4221m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218_o[3], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4222m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218_o[2], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4223m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218_o[1], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_4224m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218_o[0], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8374m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_0_9237_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8366m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8367m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8368m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8369m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8370m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8371m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8372m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8373m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8451m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7792m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7793m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7794m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7795m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7796m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7797m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7798m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7799m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7800m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7801m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7802m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7803m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7804m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7805m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7806m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7807m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7808m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7809m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7810m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7826m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7829m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7792m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7830m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7793m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7831m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7794m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7832m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7795m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7833m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7796m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7834m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7797m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7835m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7798m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7836m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7799m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7837m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7800m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7838m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7801m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7839m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7802m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7840m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7803m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7841m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7804m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7842m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7805m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7843m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7806m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7844m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7807m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7845m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7808m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7846m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7809m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7847m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7810m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7863m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7826m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7866m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7829m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7867m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7830m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7868m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7831m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7869m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7832m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7870m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7833m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7871m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7834m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7872m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7835m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7873m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7836m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7874m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7837m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7875m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7838m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7876m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7839m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7877m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7840m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7878m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7841m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7879m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7842m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7880m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7843m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7881m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7844m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7882m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7845m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7883m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7846m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7884m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7847m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7900m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7863m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7912m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7866m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7913m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7867m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7914m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7868m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7915m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7869m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7916m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7870m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7917m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7871m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7918m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7872m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7919m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7873m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7920m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7874m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7921m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7875m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7922m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7876m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7923m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7877m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7924m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7878m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7925m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7879m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7926m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7880m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7927m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7881m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7928m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7882m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7929m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7883m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7930m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7884m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7946m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7900m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7952m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7953m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7954m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7955m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7956m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7957m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7958m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7959m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7960m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7961m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7962m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7963m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7964m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7965m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7966m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7967m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7968m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7969m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7970m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7986m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7989m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7952m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7990m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7953m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7991m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7954m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7992m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7955m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7993m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7956m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7994m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7957m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7995m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7958m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7996m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7959m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7997m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7960m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7998m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7961m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7999m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7962m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8000m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7963m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8001m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7964m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8002m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7965m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8003m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7966m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8004m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7967m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8005m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7968m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8006m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7969m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8007m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7970m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8023m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7986m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8026m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7989m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8027m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7990m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8028m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7991m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8029m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7992m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8030m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7993m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8031m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7994m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8032m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7995m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8033m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7996m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8034m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7997m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8035m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7998m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8036m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7999m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8037m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8000m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8038m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8001m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8039m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8002m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8040m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8003m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8041m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8004m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8042m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8005m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8043m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8006m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8044m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8007m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8060m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8023m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8063m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8026m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8064m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8027m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8065m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8028m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8066m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8029m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8067m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8030m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8068m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8031m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8069m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8032m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8070m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8033m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8071m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8034m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8072m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8035m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8073m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8036m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8074m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8037m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8075m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8038m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8076m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8039m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8077m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8040m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8078m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8041m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8079m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8042m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8080m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8043m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8081m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8044m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8097m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8060m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8108m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8063m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8109m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8064m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8110m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8065m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8111m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8066m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8112m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8067m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8113m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8068m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8114m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8069m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8115m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8070m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8116m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8071m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8117m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8072m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8118m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8073m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8119m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8074m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8120m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8075m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8121m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8076m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8122m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8077m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8123m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8078m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8124m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8079m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8125m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8080m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8126m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8081m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8142m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8097m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8146m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8147m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8148m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8149m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8150m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8151m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8152m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8153m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8154m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8155m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8156m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8157m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8158m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8159m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8160m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8161m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8162m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8163m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8164m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8180m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8191m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8146m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8192m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8147m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8193m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8148m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8194m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8149m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8195m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8150m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8196m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8151m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8197m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8152m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8198m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8153m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8199m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8154m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8200m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8155m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8201m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8156m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8202m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8157m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8203m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8158m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8204m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8159m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8205m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8160m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8206m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8161m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8207m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8162m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8208m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8163m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8209m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8164m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8225m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8180m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8229m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8230m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8231m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8232m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8233m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8234m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8235m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8236m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8237m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8238m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8239m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8240m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8241m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8242m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8243m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8244m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8245m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8246m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8247m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8263m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]), ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8275m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8276m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8277m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8278m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8279m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8280m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8281m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8282m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8283m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8284m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8285m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8286m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8287m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8288m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8289m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8290m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8291m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8292m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8293m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8309m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]), ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8322m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8323m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8324m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8325m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8326m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8327m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8328m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8329m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8330m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8331m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8332m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8333m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8334m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8335m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8336m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8337m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8338m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8339m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8340m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8356m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o[0]), ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7902m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7903m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7904m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7905m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7906m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7907m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7908m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7909m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8098m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8099m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8100m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8101m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8102m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8103m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8104m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8105m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8181m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8182m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8183m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8184m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8185m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8186m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8187m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8188m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8264m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8265m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8266m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8267m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8268m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8269m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8270m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8271m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8310m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8311m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8312m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8313m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8314m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8315m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8316m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8317m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8357m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8358m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8359m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8360m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8361m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8362m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8363m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8364m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8375m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8357m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8376m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8358m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8377m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8359m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8378m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8360m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8379m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8361m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8380m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8362m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8381m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8363m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8382m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8699q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8364m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7540m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7541m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7542m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7543m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7544m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7545m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7546m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7547m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7548m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7549m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7550m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7551m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7540m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7552m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7541m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7553m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7542m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7554m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7543m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7555m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7544m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7556m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7545m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7557m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7546m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7558m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7547m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7559m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7548m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7560m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7549m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7561m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_8453q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7550m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7563m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7564m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7567m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7568m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7571m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7572m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7573m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7576m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7578m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7563m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7579m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7564m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7580m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7566_o, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7581m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7567m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7582m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7568m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7583m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7570_o, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7584m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7571m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7585m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7572m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7586m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7573m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7587m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7575_o, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7576m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7590m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7591m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7592m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7593m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7594m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7595m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7596m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7597m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7598m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7599m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7600m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7602m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7603m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7604m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7605m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7606m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7607m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7608m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7609m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7610m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7611m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7612m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7614m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7615m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7616m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7617m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7618m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7619m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7620m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7621m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7622m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7623m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7624m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7626m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7627m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7628m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7629m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7630m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7631m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7632m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7633m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7634m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7635m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7636m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7638m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7639m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7640m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7641m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7642m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7643m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7644m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7645m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7646m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7647m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7648m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7650m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7651m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7652m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7653m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7654m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7655m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7656m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7657m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7658m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7659m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7660m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7661m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7662m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7663m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7664m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7665m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7666m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7667m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7668m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7669m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7670m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7671m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_960m_dataout, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6812q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8782q), ~((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6812q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8782q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_1000m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_1001q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_10372_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_892m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_933q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_891_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_893m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_892m_dataout, ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1015m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1021q, ~((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_1001q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_1019q))));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1017m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1015m_dataout, ~(((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_1001q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_1019q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_894m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_891_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_895m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_894m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_902m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_868m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_903m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_869m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_904m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_870m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_905m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_871m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_906m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_872m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_907m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_873m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_908m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_874m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_909m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_875m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_910m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_876m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_911m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_877m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_912m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_878m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_913m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_879m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_914m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_880m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_915m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_881m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_916m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_882m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_917m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_883m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_918m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_884m_dataout), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_921m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_887m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_922m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_888m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_919m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_885m_dataout), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_924m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_890m_dataout), ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_920m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_886m_dataout), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_934q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_995m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_10372_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_4035q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_1020q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_997m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_10372_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_4036q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_1022q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_998m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_10372_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_4037q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_1023q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_999m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_10372_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_4038q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_1024q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_996m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_10372_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4642q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_1021q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_978m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_981q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_10353_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_979m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_978m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_wdp_ovride_992m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8616q, ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_10198q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_10249q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_845m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_846m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_847m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_848m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_849m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_850m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_851m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_852m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_853m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_854m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_855m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_856m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_857m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_858m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_859m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_860m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_861m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_862m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_863m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_864m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6870q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_3178q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_865m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6886q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_3194q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_867m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_3211q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_868m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_845m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_869m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_846m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_870m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_847m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_871m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_848m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_872m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_849m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_873m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_850m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_874m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_851m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_875m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_852m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_876m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_853m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_877m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_854m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_878m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_855m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_879m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_856m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_880m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_857m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_881m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_858m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_882m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_859m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_883m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_860m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_884m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_861m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_885m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_862m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_886m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_863m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_887m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8744q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_864m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_888m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8760q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_865m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_890m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_867m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout));
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1515q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1516q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1519q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1520q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1525q, 1'b1}),
	.b({{9{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482.width_a = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482.width_b = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1482.width_o = 11;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q, 1'b1}),
	.b({{2{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529.width_a = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529.width_b = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1529.width_o = 4;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q}),
	.b({{2{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533.width_a = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533.width_b = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1533.width_o = 3;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_3119q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_3120q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_3121q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_3122q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_3123q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_3124q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_3125q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_3126q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_3127q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_3128q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_3129q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_3130q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_3131q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_3132q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_3133q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_3134q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_3135q
, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_3136q, 1'b1}),
	.b({{17{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928.width_a = 19,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928.width_b = 19,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1928.width_o = 19;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574.width_a = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574.width_b = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2574.width_o = 4;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_9267q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_9268q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q, 1'b1}),
	.b({{10{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243.width_a = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243.width_b = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_9243.width_o = 12;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q, 1'b1}),
	.b({{14{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280.width_a = 16,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280.width_b = 16,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_9280.width_o = 16;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9884
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_10190q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9884_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9884.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9884.width_a = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9884.width_b = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9884.width_o = 1;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9910
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9910_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9910.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9910.width_a = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9910.width_b = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9910.width_o = 2;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9914
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9914_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9914.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9914.width_a = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9914.width_b = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9914.width_o = 1;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9915
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9915_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9915.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9915.width_a = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9915.width_b = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9915.width_o = 1;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_10546q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_10547q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_10548q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_10549q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_10550q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_10551q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_10552q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_10553q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_10414.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_10529q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_10530q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_10532q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_10533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_10535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_10536q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_10541q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_10542q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q
, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q, 1'b1}),
	.b({{17{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427.width_a = 19,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427.width_b = 19,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_10427.width_o = 19;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3731.width_o = 8;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_6041q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_6042q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_6043q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_6044q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_6045q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_6046q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_6047q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_6048q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5566.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629
	( 
	.a({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_6_6032q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_6033q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_6034q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_6035q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_6036q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_6037q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_6038q, 1'b1}),
	.b({1'b0, 1'b1, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4736q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4737q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4738q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4739q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4740q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4741q), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5629.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5695
	( 
	.a({1'b0, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_6025q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_6026q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_6027q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_6028q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_6029q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_6030q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q}),
	.b({{8{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5695_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5695.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5695.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5695.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5695.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5698
	( 
	.a({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[8:6]}),
	.b({{2{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5698_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5698.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5698.width_a = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5698.width_b = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5698.width_o = 3;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5701
	( 
	.a({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o[8:6], 1'b1}),
	.b({{2{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5701_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5701.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5701.width_a = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5701.width_b = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5701.width_o = 4;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704
	( 
	.a({{2{ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q}),
	.b({{2{ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_6025q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_6026q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_6027q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_6028q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_6029q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_6030q}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5704.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5726.width_o = 8;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_6016q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_6017q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_6018q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_6019q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_6020q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_6021q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5727.width_o = 8;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5729.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_6016q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_6017q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_6018q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_6019q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_6020q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_6021q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5730.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818
	( 
	.a({1'b0, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_6016q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_6017q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_6018q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_6019q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_6020q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_6021q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q}),
	.b({{8{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_6089
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_6126q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_6127q, 1'b1}),
	.b({1'b1, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_6089_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_6089.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_6089.width_a = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_6089.width_b = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_6089.width_o = 3;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q, 1'b1}),
	.b({{4{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_6093.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_6142
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q, 1'b1}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_6142_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_6142.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_6142.width_a = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_6142.width_b = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_6142.width_o = 2;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_6145.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q}),
	.b({{5{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_4118.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q}),
	.b({{5{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_4132.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q}),
	.b({{5{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_4218.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q, 1'b1}),
	.b({{5{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792.width_a = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792.width_b = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4792.width_o = 7;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4825.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q, 1'b1}),
	.b({{4{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4899.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033
	( 
	.a({{2{(~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[9])}}, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[8]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[7]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[6]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[5]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[4]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[3]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[2]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[1]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[0]), 1'b1}),
	.b({{11{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033.width_a = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033.width_b = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_5033.width_o = 12;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_5386q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_5387q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_5388q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_5389q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_5390q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_5391q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_5392q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_5393q}),
	.b({1'b0, {2{ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_6015q}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_6016q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_6017q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_6018q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_6019q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_6020q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_6021q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_6022q}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034.width_a = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034.width_b = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034.width_o = 10;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7901.width_o = 8;
	oper_decoder   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_2058
	( 
	.i({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1476q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_2058_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_2058.width_i = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_2058.width_o = 2;
	oper_decoder   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559
	( 
	.i({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559.width_i = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2559.width_o = 16;
	oper_decoder   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2601
	( 
	.i({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2601_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2601.width_i = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2601.width_o = 4;
	oper_left_shift   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040
	( 
	.a({{31{1'b0}}, 1'b1}),
	.amount({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1476q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040.width_a = 32,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040.width_amount = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040.width_o = 16;
	oper_left_shift   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177
	( 
	.a({{31{1'b0}}, 1'b1}),
	.amount({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3573q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177.width_a = 32,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177.width_amount = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_6177.width_o = 16;
	oper_left_shift   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772
	( 
	.a({{31{1'b0}}, 1'b1}),
	.amount({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7685q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772.width_a = 32,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772.width_amount = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7772.width_o = 16;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1556
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q}),
	.b({3{1'b1}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1556_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1556.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1556.width_a = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1556.width_b = 3;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1929
	( 
	.a({1'b1, {14{1'b0}}}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1929_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1929.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1929.width_a = 15,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1929.width_b = 15;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1930
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}),
	.b({{9{1'b0}}, 1'b1, {5{1'b0}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1930_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1930.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1930.width_a = 15,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1930.width_b = 15;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_10248
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_10251q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_10252q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_10253q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_10254q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_10255q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_10256q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_10257q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_10258q}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_10259q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_10260q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_10261q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_10262q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_10263q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_10264q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_10265q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_10266q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_10248_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_10248.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_10248.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_10248.width_b = 8;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3730
	( 
	.a({{2{1'b0}}, 1'b1, {5{1'b0}}}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q}),
	.cin(1'b1),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3730_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3730.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3730.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3730.width_b = 8;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_4093.width_b = 6;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4724q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4725q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4726q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4728q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4729q}),
	.b({6{1'b1}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_4117.width_b = 6;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q}),
	.b({6{1'b1}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_4217.width_b = 6;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021
	( 
	.a({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[8:0]}),
	.b({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_5034_o[9], {9{1'b0}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021.width_a = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_5021.width_b = 10;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5696
	( 
	.a({{2{1'b0}}, 1'b1, {5{1'b0}}}),
	.b({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5695_o[8:1]}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5696_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5696.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5696.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5696.width_b = 8;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5697
	( 
	.a({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_6024q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_6025q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_6026q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_6027q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_6028q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_6029q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_6030q}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_7_6023q, {7{1'b0}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5697_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5697.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5697.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5697.width_b = 8;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725
	( 
	.a({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q, {7{1'b0}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5725.width_b = 8;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_6007q, {7{1'b0}}}),
	.b({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_6008q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_6009q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_6010q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_6011q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_6012q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_6013q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_6014q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5728.width_b = 8;
	oper_mux   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux4_4765
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_3_3576q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_2_3577q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3933q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux4_4765_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux4_4765.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux4_4765.width_sel = 2;
	oper_mux   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux5_5453
	( 
	.data({ctl_rdata[31:0], {32{1'b0}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux5_5453_o),
	.sel({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux5_5453.width_data = 64,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux5_5453.width_sel = 6;
	oper_mux   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux6_5454
	( 
	.data({ctl_rdata[63:32], {32{1'b0}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux6_5454_o),
	.sel({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux6_5454.width_data = 64,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux6_5454.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1710
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1561m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1576m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1658m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1576m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1691m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1576m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1710_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1710.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1710.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_2223
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1918m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_2223_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor37_2221_dataout, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_2223.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_2223.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_2226
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1919m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_2226_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor38_2224_dataout, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_2226.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_2226.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector102_2229
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1921m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector102_2229_o),
	.sel({((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_2230_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector102_2229.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector102_2229.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_2234
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_2234_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_2234.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_2234.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_2235
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_2235_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_2235.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_2235.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_2236
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q, 1'b1, {2{1'b0}}, {2{1'b1}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_2236_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_2236.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_2236.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_2237
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_2237_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_2237.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_2237.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_2238
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_2238_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_2238.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_2238.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1720
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1571m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1586m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1668m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1586m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1686m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1586m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1701m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1586m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1720_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1720.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1720.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_2239
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_2239_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_2239.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_2239.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_2240
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_2240_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_2240.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_2240.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_2241
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_2241_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_2241.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_2241.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_2242
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_2242_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_2242.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_2242.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_2243
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_2243_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_2243.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_2243.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_2244
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_2244_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_2244.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_2244.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_2245
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_2245_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_2245.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_2245.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_2246
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_2246_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_2246.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_2246.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_2247
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_2247_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_2230_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_2247.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_2247.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_2249
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_2249_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2142_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_2249.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_2249.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1721
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1572m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1587m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1669m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1587m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1702m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1587m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1721_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1721.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1721.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_2252
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_2252_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_2252.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_2252.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_2254
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_2254_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_2254.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_2254.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_2255
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_2255_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_2230_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_2255.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_2255.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector123_2256
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector123_2256_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_2230_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector123_2256.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector123_2256.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1722
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1573m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1588m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1670m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1676m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1588m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1703m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1588m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1708m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1722_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1722.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1722.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector139_2288
	( 
	.data({1'b1, 1'b0, {4{(~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040_o[0])}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector139_2288_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector139_2288.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector139_2288.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1723
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1574m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1589m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1671m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1589m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1704m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1589m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1706m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1589m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1723_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1723.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1723.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1724
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1575m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1590m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1672m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1590m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1705m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1590m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1724_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1724.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1724.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_2322
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1918m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_2322_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2348_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_2322.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_2322.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_2324
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_2324_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2534_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_2324.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_2324.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector158_2325
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1921m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector158_2325_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2348_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector158_2325.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector158_2325.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1726
	( 
	.data({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1674m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1687m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1726_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor1_1725_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1726.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1726.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_2329
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_2329_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_2329.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_2329.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_2330
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_2330_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_2330.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_2330.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_2331
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_2331_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_2331.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_2331.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_2332
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_2332_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_2332.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_2332.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_2333
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_2333_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_2333.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_2333.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_2334
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_2334_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_2334.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_2334.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_2335
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_2335_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_2335.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_2335.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_2336
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_2336_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_2336.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_2336.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_2337
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_2337_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_2337.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_2337.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1933
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q, 1'b0, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1933_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2005_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1933.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1933.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_2338
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_2338_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_2338.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_2338.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_2339
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_2339_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_2339.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_2339.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_2340
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_2340_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_2340.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_2340.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_2341
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_2341_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_2341.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_2341.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_2342
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_2342_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_2342.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_2342.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_2343
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_2343_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_2343.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_2343.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_2344
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_2344_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_2344.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_2344.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_2345
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_2345_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_2345.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_2345.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_2346
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_2346_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_2346.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_2346.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2347
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2347_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2347.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2347.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1944
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, 1'b1, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1944_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2005_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1944.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1944.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector180_2380
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector180_2380_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector180_2380.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector180_2380.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1959
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1914m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1959_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1959.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1959.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2485
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1916m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2485_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2485.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2485.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2486
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1917m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2486_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2486.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2486.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2488
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1919m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2488_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2488.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2488.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1961
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1916m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1961_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1961.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1961.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1711
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1562m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1577m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1659m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1577m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1692m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1577m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1711_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1711.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1711.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2489
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2489_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2489.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2489.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2490
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1921m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2490_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2490.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2490.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2492
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1915m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2492_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2491_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2492.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2492.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2493
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2493_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2491_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2493.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2493.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2494
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1921m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2494_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2491_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2494.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2494.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2533
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1918m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2533_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2491_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2533.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2533.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2535
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1919m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2535_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2534_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2535.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2535.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2703
	( 
	.data({(~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_3212q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2703_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2703.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2703.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2704
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2620m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2634m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2645m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2704_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2704.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2704.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2705
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2589m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2621m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2635m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2705_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2705.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2705.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1963
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1917m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1963_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1962_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1963.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1963.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2706
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2622m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2636m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2706_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2706.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2706.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2707
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2591m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2623m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2637m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2643m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2707_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2707.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2707.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2708
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2592m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2624m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2638m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2644m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2638m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2708_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2708.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2708.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2709
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2593m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2625m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2639m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2709_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2709.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2709.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2710
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2594m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2626m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2640m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2710_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2710.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2710.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2711
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2595m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2627m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2641m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2711_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2711.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2711.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2712
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2596m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2628m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2642m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2712_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2712.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2712.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2714
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2597m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2629m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2714_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2713_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2714.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2714.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2715
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2598m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2630m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2715_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2713_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2715.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2715.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2716
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2599m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2631m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2716_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2713_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2716.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2716.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1965
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1919m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1965_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1962_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1965.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1965.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2717
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2600m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2632m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2717_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_3213q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_3214q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2713_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2717.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2717.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2721
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_2204m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_3141q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2721_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor49_2720_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2721.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2721.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2722
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1933_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_2061_o, (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q), {2{(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2348_dataout)}}, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q), {2{(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2348_dataout)}}, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2722_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2722.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2722.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2724
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1934m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_2063_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2724_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor50_2723_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2724.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2724.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2727
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1935m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_2065_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2727_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor51_2725_dataout, (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2727.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2727.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2729
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1936m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_2067_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2729_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2728_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2729.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2729.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2730
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1937m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_2069_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2730_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2728_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2730.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2730.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2731
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1938m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_2071_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2731_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2728_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2731.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2731.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2732
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1939m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_2073_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2732_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2728_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2732.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2732.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2733
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1940m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_2075_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2733_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2728_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2733.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2733.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1966
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1966_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1966.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1966.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2735
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1941m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_2077_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2735_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2734_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2735.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2735.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2736
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1942m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_2079_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2736_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2734_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2736.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2736.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2737
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1943m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_2081_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2737_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2734_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2737.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2737.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2738
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1944_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_2083_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2738_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2734_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2738.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2738.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2739
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1945m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_2085_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2739_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2734_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2739.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2739.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2740
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1946m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_2087_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2740_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2734_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2740.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2740.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2741
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1947m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2741_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2734_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2741.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2741.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2743
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1948m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2089m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2207m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2308m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2473m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2308m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2473m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2743_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2743.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2743.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2744
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1949m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2090m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2208m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2309m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2474m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2309m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2474m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2744_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2744.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2744.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2745
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1950m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2091m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2209m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2310m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2475m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2310m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2475m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2745_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2745.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2745.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1967
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1921m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1967_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1967.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1967.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2746
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1951m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2092m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2210m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2311m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2476m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2311m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2476m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2746_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2746.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2746.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2747
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1952m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2093m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2211m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2312m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2477m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2312m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2477m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2747_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2747.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2747.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2748
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1953m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2094m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2212m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2313m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2478m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2313m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2478m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2748_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2748.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2748.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2749
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1954m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2095m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2213m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2314m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2479m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2314m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2479m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2749_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2749.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2749.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2750
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1955m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2096m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2214m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2315m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2480m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2315m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2480m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2750_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2750.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2750.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2751
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1956m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2097m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2215m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2316m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2481m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2316m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2481m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2751_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2751.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2751.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2752
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1957m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2098m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2216m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2317m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2482m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2317m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2482m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2752_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2752.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2752.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2754
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1959_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_2099_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2217m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2318m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2483m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2318m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2483m_dataout, 1'b0, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2754_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2753_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2754.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2754.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2755
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1960m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_2100_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2218m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2319m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2484m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2492_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2319m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2484m_dataout, 1'b0, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2755_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2753_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2755.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2755.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2756
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1961_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_2102_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2219m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2320m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2485_o, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2320m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2556m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2756_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2756.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2756.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_2006
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1870m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_2006_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2005_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_2006.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_2006.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2757
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1963_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_2103_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2220m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2321m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2486_o, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2321m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2557m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2757_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2757.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2757.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2758
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1964m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_2106_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_2223_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_2322_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2398m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2487m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2398m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2533_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2487m_dataout, 1'b0, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2758_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2753_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2758.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2758.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2759
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1965_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_2109_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_2226_o, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2323m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2488_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2323m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2535_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2488_o, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2759_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2759.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2759.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2760
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1966_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_2110_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2227m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_2324_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2399m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2489_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2493_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2399m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2558m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2760_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2760.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2760.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector254_2761
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1967_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector46_2113_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector102_2229_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector158_2325_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2400m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2490_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2494_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector158_2325_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2490_o, 1'b1, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector254_2761_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2753_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector254_2761.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector254_2761.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2766
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1971m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_2122_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_2234_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_2329_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2403m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2497m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2649m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2766_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2766.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2766.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2767
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1972m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_2123_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_2235_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_2330_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2498m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2650m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2767_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2767.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2767.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2768
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1973m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_2124_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_2236_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_2331_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2405m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2499m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2651m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2768_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2768.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2768.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_2061
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_2061_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor3_2060_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_2061.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_2061.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2769
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1974m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_2126_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_2237_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_2332_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2406m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2500m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2652m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2769_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2769.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2769.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2770
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1975m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_2129_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_2238_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_2333_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2407m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2501m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2653m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2770_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2770.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2770.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2771
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1976m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_2130_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_2239_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_2334_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2408m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2502m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2654m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2771_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2771.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2771.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2772
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1977m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_2131_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_2240_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_2335_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2409m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2503m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2655m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2772_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2772.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2772.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2773
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1978m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_2132_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_2241_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_2336_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2410m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2504m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2656m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2773_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2773.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2773.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2774
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1979m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_2133_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_2242_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_2337_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2411m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2505m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2657m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2774_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2774.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2774.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2775
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1980m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_2134_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_2243_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_2338_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2412m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2506m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2658m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2775_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2775.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2775.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2776
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1981m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_2136_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_2244_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_2339_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2413m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2507m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2660m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2776_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2776.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2776.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2777
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1982m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_2137_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_2245_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_2340_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2414m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2508m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2661m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2777_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2777.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2777.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2778
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1983m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_2139_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_2246_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_2341_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2415m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2509m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2662m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2778_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2778.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2778.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_2063
	( 
	.data({1'b1, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_2063_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor4_2062_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_2063.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_2063.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2779
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1984m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_2140_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_2247_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_2342_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2416m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2510m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2663m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2779_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2779.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2779.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2780
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1985m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_2143_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_2249_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_2343_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2417m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2511m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2664m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2780_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2780.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2780.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2781
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1986m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_2146_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_2252_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_2344_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2418m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2512m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2665m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2781_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2781.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2781.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2782
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1987m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_2149_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_2254_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_2345_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2419m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2513m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2666m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2782_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2782.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2782.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2783
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1988m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_2151_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_2255_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_2346_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2420m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2514m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2420m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2667m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2783_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2783.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2783.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector275_2784
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1989m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector67_2153_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector123_2256_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2347_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2421m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2515m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2421m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2668m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector275_2784_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector275_2784.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector275_2784.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_2065
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_2065_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor5_2064_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_2065.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_2065.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_2067
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_2067_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor6_2066_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_2067.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_2067.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector291_2800
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_2006_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2169m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2272m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2364m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2437m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1870m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2437m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2685m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector291_2800_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector291_2800.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector291_2800.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_2069
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_2069_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor7_2068_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_2069.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_2069.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1712
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1563m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1578m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1660m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1578m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1693m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1578m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1712_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1712.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1712.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector307_2816
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2022m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector83_2186_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector139_2288_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector180_2380_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2453m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2516m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2554m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2701m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector307_2816_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector307_2816.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector307_2816.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_2071
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_2071_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor8_2070_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_2071.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_2071.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_2073
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_2073_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor9_2072_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_2073.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_2073.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2834
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2039m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2203m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2305m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2397m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2470m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1903m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2470m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2702m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2834_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2834.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2834.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector325_2837
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector325_2837_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor57_2835_dataout, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector325_2837.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector325_2837.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_2075
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_2075_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor10_2074_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_2075.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_2075.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_2077
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_2077_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor11_2076_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_2077.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_2077.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_2079
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_2079_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor12_2078_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_2079.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_2079.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_2081
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_2081_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor13_2080_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_2081.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_2081.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_2083
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_2083_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_2082_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_2083.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_2083.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_2085
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_2085_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor15_2084_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_2085.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_2085.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_2087
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_2087_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor16_2086_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_2087.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_2087.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_2099
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1914m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_2099_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_2082_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_2099.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_2099.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1713
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1564m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1579m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1592m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1661m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1675m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1683m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1675m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1694m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1579m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1675m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1707m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1713_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1713.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1713.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_2100
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1915m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_2100_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_2082_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_2100.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_2100.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_2102
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1916m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_2102_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor17_2101_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2152_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_2102.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_2102.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_2103
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1917m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_2103_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor17_2101_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2152_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_2103.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_2103.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_2106
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1918m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_2106_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor18_2104_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor19_2105_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_2106.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_2106.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_2109
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1919m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_2109_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor20_2107_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor21_2108_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_2109.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_2109.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_2110
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1920m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_2110_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor17_2101_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2152_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_2110.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_2110.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector46_2113
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1921m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector46_2113_o),
	.sel({(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor22_2112_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector46_2113.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector46_2113.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_2122
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_3144q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1836m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_2122_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_2122.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_2122.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1714
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1565m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1580m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1593m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1662m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1580m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1684m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1580m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1695m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1580m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1714_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1714.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1714.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_2123
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_3145q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1837m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_2123_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_2123.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_2123.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_2124
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_3146q, 1'b1, {2{1'b0}}, {2{1'b1}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1838m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_2124_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_2124.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_2124.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_2126
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_3147q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1839m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_2126_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor26_2125_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_2126.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_2126.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_2129
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_3148q, {3{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1840m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_2129_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor27_2127_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_2129.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_2129.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_2130
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_3149q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1841m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_2130_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor26_2125_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_2130.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_2130.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_2131
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_3150q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1842m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_2131_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_2131.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_2131.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_2132
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_3151q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1843m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_2132_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_2132.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_2132.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_2133
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_3152q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1844m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_2133_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_2133.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_2133.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_2134
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_3153q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_2134_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_2134.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_2134.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_2136
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_3154q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1846m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_2136_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_2136.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_2136.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1715
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1566m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1581m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1663m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1581m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1677m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1581m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1696m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1581m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1715_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1715.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1715.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_2137
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_3155q, {4{1'b0}}, {2{1'b1}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1847m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_2137_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_2137.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_2137.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_2139
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_3156q, {4{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1848m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_2139_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor29_2138_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_2139.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_2139.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_2140
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_3157q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1849m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_2140_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor24_2115_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_2140.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_2140.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_2143
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_3158q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1850m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_2143_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor30_2141_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2142_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_2143.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_2143.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_2146
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_3159q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1851m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_2146_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor31_2144_dataout, (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_2146.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_2146.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_2149
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_3160q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1852m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_2149_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2147_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor33_2148_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_2149.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_2149.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_2151
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_3161q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1853m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_2151_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2147_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor34_2150_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_2151.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_2151.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector67_2153
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_3162q, 1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1854m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector67_2153_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2147_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor24_2115_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2152_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector67_2153.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector67_2153.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1716
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1567m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1582m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1664m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1582m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1697m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1582m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1716_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1716.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1716.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1717
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1568m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1583m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1665m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1583m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1685m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1688m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1583m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1698m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1583m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1717_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1717.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1717.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector83_2186
	( 
	.data({1'b1, {5{(~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040_o[0])}}, 1'b0, {5{(~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_2040_o[0])}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1886m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector83_2186_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2147_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector83_2186.width_data = 13,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector83_2186.width_sel = 13;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1718
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1569m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1584m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1666m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1584m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1689m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1699m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1584m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1718_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1718.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1718.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1719
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1570m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1585m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1667m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1585m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1700m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1585m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1719_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1719.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1719.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_9346
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_3240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_6076q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8799q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_9346_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_9341_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_9342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor0_9345_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_9346.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_9346.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_9356
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_6119q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_9356_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_9356.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_9356.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9953
	( 
	.data({1'b0, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9885m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9930m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9953_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9952_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9953.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9953.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9955
	( 
	.data({1'b1, 1'b0, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9886m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9931m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9955_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor6_9954_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9955.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9955.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9957
	( 
	.data({1'b0, 1'b1, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9887m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9932m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9957_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor7_9956_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9957.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9957.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9959
	( 
	.data({1'b0, 1'b1, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9888m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9933m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9959_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor8_9958_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9959.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9959.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9960
	( 
	.data({1'b0, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9889m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9934m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9960_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9952_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9960.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9960.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9962
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9890m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9926m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9935m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9962_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor9_9961_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9962.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9962.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9964
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9891m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9891m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9936m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9964_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor10_9963_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9964.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9964.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9966
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9892m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9892m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9937m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9966_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor11_9965_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9966.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9966.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9968
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9893m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10811_dataout), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9893m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9938m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9968_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor12_9967_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9968.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9968.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_9347
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_3241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_6077q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8800q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_9347_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_9341_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_9342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor0_9345_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_9347.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_9347.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9971
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9894m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9920m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9894m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9939m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9971_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor13_9969_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9971.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9971.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9973
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9895m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9895m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9940m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9973_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor14_9972_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9973.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9973.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9974
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9896m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10811_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9896m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9941m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9974_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor12_9967_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9974.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9974.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9976
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9897m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9897m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9942m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9976_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor15_9975_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9976.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9976.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9978
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9898m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9898m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9943m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9978_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor16_9977_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9978.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9978.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9980
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9899m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9899m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9944m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9980_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor17_9979_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9980.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9980.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9982
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9900m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9900m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9945m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9982_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor18_9981_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9982.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9982.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9984
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9901m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_4015q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9901m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9946m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9984_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor19_9983_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9984.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9984.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9986
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9902m_dataout, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9902m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9947m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9986_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor20_9985_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9986.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9986.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9988
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9903m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9903m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9948m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9988_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor21_9987_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9988.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9988.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_9348
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_6078q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_9348_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_9348.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_9348.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9989
	( 
	.data({1'b0, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9904m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9949m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9989_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9952_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9989.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9989.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9991
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9905m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9927m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9950m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9991_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor22_9990_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9991.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9991.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9992
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9906m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9921m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9906m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9951m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9992_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor19_9983_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9992.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9992.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9994
	( 
	.data({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_10193q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9922m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9994_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor23_9993_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9994.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9994.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9997
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9911m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9924m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9997_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9995_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor24_9996_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9997.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9997.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9998
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9912m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9925m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9998_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9995_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor24_9996_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9998.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9998.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_10000
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_10194q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9923m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_10000_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9995_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor25_9999_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_10000.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_10000.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_10002
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9907m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_10002_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor26_10001_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor26_10001_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_10002.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_10002.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_10006
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_10187q, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_10006_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor27_10005_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_10006.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_10006.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_10008
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_10188q, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_10008_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor28_10007_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_10008.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_10008.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_9349
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_6079q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_9349_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_9349.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_9349.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_10010
	( 
	.data({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_10010_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor29_10009_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_10010.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_10010.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276
	( 
	.data({{11{1'b0}}, 1'b1, {5{1'b0}}, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q
, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_10275_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor30_10272_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276.width_data = 18,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_10276.width_sel = 18;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_10343
	( 
	.data({1'b1, 1'b0, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_10273_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10321m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_10343_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor32_10341_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_10343.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_10343.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_10345
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10322m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_10345_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_10345.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_10345.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_10346
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10323m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_10346_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_10346.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_10346.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_10347
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10324m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_10347_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_10347.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_10347.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_10348
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10325m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_10348_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor32_10341_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_10348.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_10348.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_10349
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10326m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_10349_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_10349.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_10349.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_10350
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10327m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_10350_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_10350.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_10350.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_10351
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10328m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_10351_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_10351.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_10351.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_9350
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_6080q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_9350_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_9350.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_9350.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_10352
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10329m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_10352_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_10352.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_10352.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_10353
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10330m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_10353_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_10353.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_10353.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_10354
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10331m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_10354_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_10354.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_10354.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_10355
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10332m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_10355_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_10355.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_10355.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_10356
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10333m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_10356_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_10356.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_10356.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_10357
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10334m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_10357_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_10357.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_10357.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_10358
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10335m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_10358_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_10358.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_10358.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_10359
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10336m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_10359_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_10359.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_10359.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_10360
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10337m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_10360_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_10360.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_10360.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_10361
	( 
	.data({1'b0, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_10275_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10338m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_10361_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_10361.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_10361.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_9351
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_6081q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_9351_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_9351.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_9351.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363
	( 
	.data({1'b0, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_10169q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10339m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor34_10362_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_10363.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_9352
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_6082q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_9352_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_9352.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_9352.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_9353
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_6083q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_9353_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_9353.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_9353.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_9354
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_6084q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_9354_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_9354.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_9354.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_9355
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_6085q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_9355_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_9355.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_9355.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3858
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3990q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3696m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3767m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3858_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3858.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3858.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5846
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5544m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5797m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5846_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5846.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5846.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5847
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5545m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5798m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5847_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5847.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5847.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5848
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5546m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5799m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5848_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5848.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5848.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5849
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5547m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5800m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5849_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5849.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5849.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5851
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5548m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5707m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5785m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5851_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5851.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5851.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5852
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5549m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5708m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5786m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5852_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5852.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5852.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5853
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5550m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5709m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5787m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5853_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5853.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5853.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5854
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5551m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5710m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5788m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5854_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5854.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5854.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5855
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5552m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5711m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5789m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5855_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5855.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5855.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5856
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5553m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5712m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5790m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5856_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5856.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5856.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3868
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3596m_dataout, 1'b0, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3610m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3634m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3677m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3719m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3756m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3818m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3833m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3846m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3868_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3868.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3868.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5857
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5554m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5713m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5791m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5857_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5857.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5857.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5858
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5555m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5714m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5792m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5858_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5858.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5858.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5860
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5556m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5676m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5860_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5860.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5860.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5861
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5557m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5677m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5861_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5861.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5861.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5862
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5558m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5678m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5862_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5862.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5862.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5863
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5559m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5679m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5863_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5863.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5863.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5864
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5560m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5680m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5864_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5864.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5864.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5865
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5561m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5681m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5865_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5865.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5865.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5866
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5562m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5682m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5866_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5866.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5866.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5867
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5563m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5683m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5867_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5867.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5867.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3869
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3597m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3552q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3611m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3635m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3678m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3720m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3757m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3819m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3834m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3847m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3869_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3869.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3869.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5869
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_6041q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5594m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5869_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5869.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5869.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5870
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_6042q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5595m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5870_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5870.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5870.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5871
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_6043q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5596m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5871_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5871.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5871.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5872
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_6044q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5597m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5872_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5872.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5872.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5873
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_6045q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5598m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5873_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5873.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5873.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5874
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_6046q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5599m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5874_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5874.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5874.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5875
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_6047q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5600m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5875_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5875.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5875.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5876
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_6048q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5601m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5876_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5876.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5876.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5879
	( 
	.data({1'b0, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_4021q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5820m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5879_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor25_5878_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5879.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5879.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5890
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5685m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5890_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor26_5889_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5890.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5890.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3870
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3598m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3553q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3612m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3636m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3679m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3721m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3758m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3820m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3835m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3848m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3870_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3870.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3870.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5891
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5685m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_7480_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5891_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5893_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5891.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5891.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5894
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5684m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_7480_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5894_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5893_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5894.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5894.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5896
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5686m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_7480_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5896_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5893_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5896.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5896.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_6056
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_5371q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_6056_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_6056.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_6056.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_6057
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_5372q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_6057_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_6057.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_6057.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_6058
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_5373q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_6058_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_6058.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_6058.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_6059
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_5374q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5997q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_4002q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_6059_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_6055_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_6059.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_6059.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_6060
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_5375q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5998q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_4003q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_6060_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_6055_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_6060.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_6060.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_6061
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_5376q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5999q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_4004q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_6061_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_6055_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_6061.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_6061.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_6062
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_5377q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_6000q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_4005q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_6062_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_6055_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_6062.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_6062.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3871
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3599m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3613m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3637m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3680m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3722m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3759m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3821m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3836m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3849m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3871_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3871.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3871.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_6063
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_5378q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_6001q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_4006q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_6063_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_6055_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_6063.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_6063.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector141_6064
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_5370q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_6002q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3998q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector141_6064_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_6055_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector141_6064.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector141_6064.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector142_6118
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6109m_dataout, 1'b1, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector142_6118_o),
	.sel({(((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector142_6118.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector142_6118.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6712
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6836q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6410m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6554m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6630m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6675m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6712_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6712.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6712.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6713
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6837q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6411m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6555m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6631m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6676m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6713_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6713.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6713.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6714
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6838q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6412m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6556m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6632m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6677m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6714_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6714.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6714.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6715
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6839q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6413m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6557m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6633m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6678m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6715_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6715.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6715.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6716
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6840q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6414m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6558m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6634m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6679m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6716_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6716.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6716.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3872
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3600m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3554q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3614m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3638m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3681m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3723m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3760m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3822m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3837m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3850m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3872_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3872.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3872.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6717
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6841q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6415m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6559m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6635m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6680m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6717_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6717.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6717.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6718
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6842q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6416m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6560m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6636m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6681m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6718_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6718.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6718.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6719
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6843q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6417m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6561m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6637m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6682m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6719_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6719.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6719.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6720
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6844q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6418m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6562m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6638m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6683m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6720_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6720.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6720.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6721
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6845q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6419m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6563m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6639m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6684m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6721_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6721.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6721.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6722
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6846q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6420m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6564m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6640m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6685m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6722_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6722.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6722.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6723
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6847q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6421m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6565m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6641m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6686m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6723_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6723.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6723.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6724
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6848q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6422m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6566m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6642m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6687m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6724_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6724.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6724.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6725
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6849q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6423m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6567m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6643m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6688m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6725_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6725.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6725.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6726
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6850q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6424m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6568m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6644m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6689m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6726_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6726.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6726.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3873
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3601m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3555q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3615m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3639m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3682m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3724m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3761m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3823m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3838m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3851m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3873_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3873.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3873.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6727
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6851q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6425m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6569m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6645m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6690m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6727_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6727.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6727.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6728
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6852q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6426m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6570m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6646m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6691m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6728_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6728.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6728.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector162_6729
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6853q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6427m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6571m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6647m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6692m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector162_6729_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector162_6729.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector162_6729.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector163_6730
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6854q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6428m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6572m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6648m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6693m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector163_6730_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector163_6730.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector163_6730.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3874
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3602m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3558q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3616m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3640m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3683m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3725m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3762m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3824m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3839m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3852m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3874_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3874.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3874.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6747
	( 
	.data({1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6444m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6664m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6709m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6747_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6731_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6747.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6747.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3875
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3603m_dataout, 1'b0, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3617m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3641m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3684m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3726m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3763m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3825m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3840m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3853m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3875_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3875.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3875.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6749
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6160m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6399m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6507m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6620m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6749_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6749.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6749.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6750
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6161m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6400m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6508m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6621m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6750_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6750.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6750.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6751
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6162m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6401m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6509m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6622m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6751_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6751.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6751.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6752
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6163m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6402m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6510m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6623m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6752_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6752.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6752.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6753
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6164m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6403m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6511m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6624m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6753_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6753.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6753.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6754
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6165m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6404m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6512m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6625m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6754_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6754.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6754.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6755
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6166m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6405m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6513m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6626m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6755_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6755.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6755.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6756
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6167m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6406m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6514m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6627m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6756_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6756.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6756.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector188_6809
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6407m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6672m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector188_6809_o),
	.sel({((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector188_6809.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector188_6809.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector189_6810
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6833q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6407m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6665m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6672m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector189_6810_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6731_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector189_6810.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector189_6810.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3876
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3604m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3559q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3618m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3642m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3685m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3727m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3764m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3826m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3841m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3854m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3876_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3876.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3876.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3877
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3605m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3556q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3619m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3643m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3686m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3728m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3765m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3827m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3842m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3855m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3877_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3877.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3877.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3859
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3991q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3697m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3768m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3859_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3859.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3859.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3878
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3606m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3561q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3620m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3644m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3687m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3729m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3766m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3828m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3843m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3856m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3878_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3878.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3878.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3881
	( 
	.data({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3623m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3881_o),
	.sel({(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3891_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor2_3880_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3881.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3881.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3883
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3969q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3624m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3883_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor3_3882_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3891_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3883.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3883.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3884
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3970q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3625m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3884_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor3_3882_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3891_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3884.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3884.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3887
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3971q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3626m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3887_o),
	.sel({(((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3891_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3887.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3887.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3889
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3972q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3627m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3889_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor6_3888_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3891_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3889.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3889.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3892
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3942q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3628m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3892_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor7_3890_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3891_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3892.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3892.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3901
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3691m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3775m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3901_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3900_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3901.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3901.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3902
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3979q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3692m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3776m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3902_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3900_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3902.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3902.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3903
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3693m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3777m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3903_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3900_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3903.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3903.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3860
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3992q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3698m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3769m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3860_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3860.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3860.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3904
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3981q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3694m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3778m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3904_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3900_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3904.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3904.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3905
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3982q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3695m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3779m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3905_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3900_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3905.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3905.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3907
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3753m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3829m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3907_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor11_3906_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3907.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3907.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_4041
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_6040q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_5381q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_4041_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_4040_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_4039_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_4041.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_4041.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_4042
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5975q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_5379q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_4042_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_4040_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_4039_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_4042.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_4042.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5539q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_5380q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_4040_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_4039_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_4043.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_5249
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3575q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5015m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_5249_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_5248_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_5249.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_5249.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_5250
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3575q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5016m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_5250_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_5248_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_5250.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_5250.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_5251
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3575q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5017m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_5251_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_5248_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_5251.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_5251.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_5252
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3575q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5018m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_5252_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_5248_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_5252.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_5252.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3861
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3993q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3699m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3770m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3861_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3861.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3861.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_5253
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3575q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_5019m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_5253_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_5248_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_5253.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_5253.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_5255
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4866m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4986m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5185m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_5255_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_5255.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_5255.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_5256
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4867m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4987m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5186m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_5256_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_5256.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_5256.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_5257
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4868m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4988m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5187m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_5257_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_5257.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_5257.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_5258
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4869m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4989m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5188m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_5258_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_5258.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_5258.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_5259
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4870m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4990m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5189m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_5259_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_5259.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_5259.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_5260
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4871m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4991m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5190m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_5260_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_5260.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_5260.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_5261
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4872m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4992m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5191m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_5261_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_5261.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_5261.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_5262
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4873m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4993m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5192m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_5262_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_5262.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_5262.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_5264
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4779m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4799m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4812m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4874m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4997m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5057m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5072m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5110m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5194m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_5264_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_5264.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_5264.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3862
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3994q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3700m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3771m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3862_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3862.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3862.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_5265
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4780m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4800m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4813m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4875m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4998m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5058m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5073m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5111m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5195m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_5265_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_5265.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_5265.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_5266
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4781m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4801m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4814m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4876m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4999m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5059m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5074m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5112m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5196m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_5266_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_5266.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_5266.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_5267
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4782m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4802m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4815m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4877m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5000m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5060m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5075m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5113m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5197m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_5267_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_5267.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_5267.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_5268
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4783m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4803m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4816m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4878m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5001m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5061m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5076m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5114m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5198m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_5268_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_5268.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_5268.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_5269
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4784m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4804m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4817m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4879m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5002m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5062m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5077m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5115m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5199m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_5269_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_5269.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_5269.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_5270
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4785m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4805m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4818m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4880m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5003m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5063m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5078m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5116m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5200m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_5270_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_5270.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_5270.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_5271
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4786m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4806m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4819m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4881m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5004m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5064m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5079m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5117m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5201m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_5271_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_5271.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_5271.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_5272
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4787m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4807m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4820m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4882m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5005m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5065m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5080m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5118m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5202m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_5272_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_5272.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_5272.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_5273
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4788m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4808m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4821m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4883m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5006m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5066m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5081m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5119m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5203m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_5273_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_5273.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_5273.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_5274
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4789m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4809m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4822m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4884m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5007m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5067m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5082m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5120m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5204m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_5274_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_5274.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_5274.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3863
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3995q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3701m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3772m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3863_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3863.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3863.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_5275
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4790m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4810m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4823m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4885m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5008m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5068m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5083m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5121m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5205m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_5275_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_5275.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_5275.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_5278
	( 
	.data({1'b0, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_4021q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5070m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_5222m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_5278_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor16_5277_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_5278.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_5278.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_5280
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4793m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5009m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5035m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5051m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_5280_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_5279_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_5280.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_5280.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_5281
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4794m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5010m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5036m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5052m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_5281_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_5279_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_5281.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_5281.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_5282
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4795m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5011m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5037m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5053m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_5282_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_5279_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_5282.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_5282.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_5283
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4796m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5012m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5038m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5054m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_5283_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_5279_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_5283.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_5283.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_5284
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4797m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5013m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5039m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5055m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_5284_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_5279_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_5284.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_5284.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_5285
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4798m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5014m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5040m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_5056m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_5285_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_5279_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_5285.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_5285.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_5287
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_5330q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4994m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_5287_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor18_5286_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_5287.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_5287.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_5294
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_5386q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5206m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_5294_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_5294.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_5294.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3864
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3996q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3702m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3773m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3864_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3864.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3864.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_5295
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_5387q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5207m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_5295_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_5295.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_5295.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_5296
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_5388q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5208m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_5296_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_5296.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_5296.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_5297
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_5389q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5209m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_5297_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_5297.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_5297.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_5298
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_5390q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5210m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_5298_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_5298.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_5298.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_5299
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_5391q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5211m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_5299_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_5299.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_5299.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_5300
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_5392q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5212m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_5300_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_5300.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_5300.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector76_5301
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_5393q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5213m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector76_5301_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector76_5301.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector76_5301.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3865
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3997q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3703m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3774m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3865_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3865.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3865.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5311
	( 
	.data({1'b0, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5109m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_5193m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5311_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor20_5310_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5311.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5311.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5830
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5584m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5602m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5612m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5667m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5715m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5821m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5830_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5838_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5830.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5830.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5831
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5585m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5603m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5613m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5668m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5716m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5822m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5831_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5831.width_data = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5831.width_sel = 9;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5832
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5586m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5604m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5614m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5669m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5717m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5823m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5832_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5832.width_data = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5832.width_sel = 9;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5833
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5587m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5605m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5615m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5670m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5718m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5824m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5833_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5838_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5833.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5833.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3866
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3594m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor0_3607_dataout), {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3608m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3632m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3675m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3717m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3754m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3816m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3831m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3844m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3866_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3866.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3866.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5834
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5606m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5616m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5671m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5719m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5825m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5834_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5838_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5834.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5834.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5835
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5589m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5607m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5617m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5672m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5720m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5826m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5835_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5838_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5835.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5835.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5836
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5608m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5618m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5673m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5721m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5827m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5836_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5838_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5836.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5836.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5837
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5591m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5609m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5619m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5674m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5722m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5828m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5837_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5838_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5837.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5837.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5839
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5592m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5610m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5620m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5675m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5723m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5829m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5839_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5838_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5839.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5839.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5840
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_6031q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5659m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5840_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5840.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5840.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5842
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5540m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5793m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5842_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5842.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5842.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5843
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5541m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5794m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5843_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5843.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5843.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5844
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5542m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5795m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5844_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5844.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5844.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5845
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5543m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5796m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5845_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5845.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5845.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3867
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3595m_dataout, 1'b0, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3609m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3633m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3676m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3718m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3755m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3817m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3832m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3845m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3867_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3867.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3867.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7566
	( 
	.data({1'b1, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7566_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7749q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7712q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7718q), (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7566.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7566.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7680
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7558m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7585m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7597m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7609m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7621m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7633m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7645m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7657m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7668m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7680_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7680.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7680.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7681
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7559m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7586m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7598m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7610m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7622m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7634m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7646m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7658m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7669m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7681_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7681.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7681.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7682
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7560m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7587m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7599m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7611m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7623m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7635m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7647m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7659m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7670m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7682_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7682.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7682.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7683
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7561m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7588m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7600m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7612m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7624m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7636m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7648m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7660m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7671m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7683_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7683.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7683.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_8386
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7912m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8108m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8191m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8229m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8275m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8322m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8710q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_8386_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_8386.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_8386.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_8387
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7913m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8109m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8192m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8230m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8276m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8323m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8711q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_8387_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_8387.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_8387.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_8388
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7914m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8110m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8193m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8231m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8277m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8324m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8712q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_8388_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_8388.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_8388.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_8389
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7915m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8111m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8194m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8232m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8278m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8325m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8713q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_8389_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_8389.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_8389.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7570
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7570_o),
	.sel({(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7718q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7749q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7712q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7570.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7570.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_8390
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7916m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8112m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8195m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8233m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8279m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8326m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8714q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_8390_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_8390.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_8390.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_8391
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7917m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8113m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8196m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8234m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8280m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8327m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8715q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_8391_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_8391.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_8391.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_8392
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7918m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8114m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8197m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8235m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8281m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8328m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8716q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_8392_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_8392.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_8392.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_8393
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7919m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8115m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8198m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8236m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8282m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8329m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8717q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_8393_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_8393.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_8393.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_8394
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7920m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8116m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8199m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8237m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8283m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8330m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8718q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_8394_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_8394.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_8394.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_8395
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7921m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8117m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8200m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8238m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8284m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8331m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8719q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_8395_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_8395.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_8395.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_8396
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7922m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8118m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8201m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8239m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8285m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8332m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8720q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_8396_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_8396.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_8396.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_8397
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7923m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8119m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8202m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8240m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8286m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8333m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8721q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_8397_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_8397.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_8397.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_8398
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7924m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8120m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8203m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8241m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8287m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8334m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8722q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_8398_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_8398.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_8398.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_8399
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7925m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8121m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8204m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8242m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8288m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8335m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8723q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_8399_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_8399.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_8399.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7575
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7575_o),
	.sel({(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7712q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7749q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7718q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7575.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7575.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_8400
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7926m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8122m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8205m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8243m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8289m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8336m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8724q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_8400_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_8400.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_8400.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_8401
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7927m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8123m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8206m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8244m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8290m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8337m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8725q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_8401_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_8401.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_8401.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_8402
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7928m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8124m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8207m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8245m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8291m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8338m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8726q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_8402_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_8402.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_8402.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_8403
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7929m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8125m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8208m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8246m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8292m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8339m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8727q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_8403_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_8403.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_8403.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_8404
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7930m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8126m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8209m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8247m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8293m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8340m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8728q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_8404_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_8404.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_8404.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7673
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7551m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7578m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7602m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7614m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7626m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7638m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7650m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7661m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7673_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7673.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7673.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7674
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7552m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7579m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7591m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7603m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7615m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7627m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7639m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7651m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7662m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7674_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7674.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7674.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_8420
	( 
	.data({1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7946m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8142m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8225m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8263m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8309m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_8356m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_8420_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_8420.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_8420.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_8424
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8366m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_8424_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_8424.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_8424.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_8425
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8367m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_8425_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_8425.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_8425.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_8426
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8368m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_8426_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_8426.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_8426.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_8427
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8369m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_8427_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_8427.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_8427.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_8428
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8370m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_8428_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_8428.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_8428.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_8429
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8371m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_8429_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_8429.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_8429.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_8430
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8372m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_8430_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_8430.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_8430.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_8431
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8373m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_8431_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_8431.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_8431.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_8434
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8366m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_8434_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_8434.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_8434.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7675
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7553m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7580m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7592m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7604m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7616m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7628m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7640m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7652m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7663m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7675_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7675.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7675.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_8435
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8367m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_8435_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_8435.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_8435.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_8436
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8368m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_8436_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_8436.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_8436.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_8437
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8369m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_8437_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_8437.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_8437.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_8438
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8370m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_8438_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_8438.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_8438.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_8439
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8371m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_8439_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_8439.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_8439.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_8440
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8372m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_8440_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_8440.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_8440.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_8441
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8373m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_8441_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_8441.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_8441.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_8442
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7902m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8098m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8181m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8264m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8310m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8375m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_8442_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_8442.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_8442.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_8443
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7903m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8099m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8182m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8265m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8311m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8376m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_8443_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_8443.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_8443.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_8444
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7904m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8100m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8183m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8266m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8312m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8377m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_8444_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_8444.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_8444.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7676
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7554m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7581m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7593m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7605m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7617m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7629m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7641m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7653m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7664m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7676_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7676.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7676.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_8445
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7905m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8101m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8184m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8267m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8313m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8378m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_8445_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_8445.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_8445.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_8446
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7906m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8102m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8185m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8268m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8314m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8379m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_8446_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_8446.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_8446.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_8447
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7907m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8103m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8186m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8269m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8315m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8380m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_8447_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_8447.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_8447.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_8448
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7908m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8104m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8187m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8270m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8316m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8381m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_8448_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_8448.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_8448.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_8449
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7909m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8105m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8188m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8271m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8317m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_8382m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_8449_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_8449.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_8449.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_8450
	( 
	.data({1'b0, {5{s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_9219_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8374m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_8450_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_8450.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_8450.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7677
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7555m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7582m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7594m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7606m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7618m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7630m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7642m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7654m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7665m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7677_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7677.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7677.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7678
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7556m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7583m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7595m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7607m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7619m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7631m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7643m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7655m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7666m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7678_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7678.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7678.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7679
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7557m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7584m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7596m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7608m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7620m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7632m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7644m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7656m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7667m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7679_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7734q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7735q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7736q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7679.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7679.width_sel = 11;
	assign
		ctl_add_1t_ac_lat_internal = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_986q,
		ctl_add_1t_odt_lat_internal = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_987q,
		ctl_add_intermediate_regs_internal = 1'b0,
		ctl_cal_fail = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_973q,
		ctl_cal_success = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_980q,
		ctl_cal_warning = 1'b0,
		ctl_rlat = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3978q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3979q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3980q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3981q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3982q},
		ctl_wlat = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3983q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3984q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3985q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3986q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3987q},
		dbg_rd_data = {32{1'b0}},
		dbg_waitrequest = 1'b0,
		parity_error_n = 1'b1,
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2005_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2116_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2119_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2121_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2142_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2147_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2152_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2326_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2348_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2762_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1424_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_10198q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_10249q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3538_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3543_dataout = ((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_3222q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_3223q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_3224q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_3227q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1560_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1445q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1471q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1594_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1426q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1471q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1595_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1438q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1471q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1597_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2978q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_0_3514_dataout = ((((((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_3119q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_3120q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_3121q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_3122q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_3123q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_3124q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_3125q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_3126q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_3127q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_3128q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_3129q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_3130q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_3131q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_3132q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_3133q
)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_3134q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_3135q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_3136q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1800_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1927_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_3137q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1929_o | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1930_o),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1_3533_dataout = ((((((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_3119q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_3120q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_3121q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_3122q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_3123q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_3124q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_3125q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_3126q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_3127q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_3128q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_3129q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_3130q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_3131q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_3132q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_3133q
)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_3134q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_3135q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_3136q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1472_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_0_3487_dataout = ((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1514q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1515q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1516q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1517q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1518q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1519q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1520q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1521q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1522q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1525q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1481_dataout = (((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1504q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_0_3487_dataout) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1760q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_3140q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1528_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1549q & (~ (((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q)))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1532_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_3140q & (~ ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1553q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1554q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1555q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1962_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2491_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2534_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2753_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1709_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1932_dataout = (((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1931_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_2306_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2471_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor10_2074_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor11_2076_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor12_2078_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor13_2080_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_2082_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor15_2084_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor16_2086_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor17_2101_dataout = (((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor18_2104_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor19_2105_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor1_1725_dataout = ((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1778q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1779q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor20_2107_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor21_2108_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor22_2112_dataout = (((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_2114_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor24_2115_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_2120_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor26_2125_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor27_2127_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor29_2138_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor30_2141_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor31_2144_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor33_2148_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor34_2150_dataout = ((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_3118q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor37_2221_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor38_2224_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor3_2060_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_2230_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_2231_dataout = ((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_2205_dataout | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_3218q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_3219q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_3220q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_3221q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2713_dataout = (((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2646_dataout | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_3215q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_3216q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_3217q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1780q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1785q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor49_2720_dataout = (((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor4_2062_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor50_2723_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor51_2725_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2728_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2734_dataout = (((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1787q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2742_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1791q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2719_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2763_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1777q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1782q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1788q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1790q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor57_2835_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1781q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1783q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1784q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1786q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1789q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor5_2064_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor6_2066_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor7_2068_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor8_2070_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_3109q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor9_2072_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_3104q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_3105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_3106q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_3107q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_3108q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_3110q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_3111q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_3112q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_3113q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_3114q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_3115q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_3116q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_3117q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_single_bit_10365_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10808_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_10273_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor30_10272_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10811_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_10191q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_10192q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_10342_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9995_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_10074_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_9377q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_9400q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_9408q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9882_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_10197q) | ((~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_3_982q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_2_983q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_984q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_985q)))) & ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10280_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_10186q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10281_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_10185q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10282_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_10184q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10283_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_10183q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10284_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_10182q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10285_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_10181q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10286_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_10180q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10287_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_10179q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10288_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_10178q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10289_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_10177q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10290_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_10176q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10291_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_10175q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10292_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_10174q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10293_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_10173q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10294_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_10172q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10295_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_10171q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10296_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_10170q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10297_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_10169q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10298_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_10168q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10299_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_10167q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10300_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_10166q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10301_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_10165q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout = ((((((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_10528q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_10529q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_10530q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_10531q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_10532q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_10533q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_10534q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_10535q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_10536q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_10537q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_10538q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_10539q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_10540q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_10541q
)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_10542q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_10543q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_10544q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_10545q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10409_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_10185q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_10412_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_10415q) & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10830_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_9277_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_9409q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10805_dataout = (((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_9327q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_9328q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_9329q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_9330q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_9331q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_9332q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_9333q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_9334q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_9335q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_9336q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_9337q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_9338q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_9339q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_9340q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_9357q
)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_7_9403_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_9368q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10789_dataout = (((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_9266q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_9267q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_9268q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_9269q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_9270q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_9271q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_9272q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_9273q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_9274q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_9275q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_9326q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10839_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_10546q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_10547q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_10548q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_10549q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_10550q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_10551q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_10552q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_10553q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_10275_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor0_9345_dataout = ((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_9341_dataout | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_9342_dataout) | (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_10302_dataout = (((((((((((((((((((((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10280_dataout | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10281_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10282_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10283_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10284_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10285_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10286_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10287_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10288_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10289_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10290_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10291_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10292_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10293_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10294_dataout
) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10295_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10296_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10297_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10298_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10299_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10300_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10301_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_10340_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_9341_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_9366q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_9380q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_9381q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor10_9963_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor11_9965_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor12_9967_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor13_9969_dataout = ((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor14_9972_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor15_9975_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor16_9977_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor17_9979_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor18_9981_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor19_9983_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_9342_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_9358q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_9364q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_9383q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor20_9985_dataout = (((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q
),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor21_9987_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor22_9990_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor23_9993_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor24_9996_dataout = (((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor25_9999_dataout = ((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor26_10001_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor27_10005_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor28_10007_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor29_10009_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_9343_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_9358q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_9364q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_9366q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_9378q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_9379q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_9380q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_9381q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_9382q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_9383q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor30_10272_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor31_10278_dataout = (((((((((((((((((((((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10280_dataout | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10281_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10282_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10283_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10284_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10285_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10286_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10287_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10288_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10289_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10290_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10291_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10292_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10293_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10294_dataout
) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10295_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10296_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10297_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10298_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10299_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10300_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_10301_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor32_10341_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_10344_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor34_10362_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_10163q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_10164q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_10372_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_10146q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_10161q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_10273_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9952_dataout = (((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor6_9954_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor7_9956_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor8_9958_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_10147q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor9_9961_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_10143q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_10144q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_10145q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_10148q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_10149q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_10150q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_10151q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_10152q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_10153q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_10154q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_10155q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_10156q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_10157q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_10158q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_10159q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_10160q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_10162q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_0_7534_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_6135_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor29_6134_dataout & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_btp_addr_array_6763_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4046_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3967q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_4048_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_4041_o & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4766q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3631_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_961q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3690_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6925q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3781_dataout = (int_rdata_valid_1t[0] & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_6120q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3919_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_0_7392_dataout = ((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4052_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q) & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_0_7392_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4083_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4092_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_4116_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4711q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4749q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4754q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mimic_sample_req_5520_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5525q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5527q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_4023_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_7412_dataout = (((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4_5349q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_5350q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_5351q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_5352q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_5353q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4888_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4768q) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_5368q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5476q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_5043_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_4016q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_4017q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_7480_dataout = (((((((wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o[1] & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o[2]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o[3]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o[4]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o[5]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o[6]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o[7]) & (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5818_o[8])),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5535_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5532q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5533q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_7489_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_6126q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_6127q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7498_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7507_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7516_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7525_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6814q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6815q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6816q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6817q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6818q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6819q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6820q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6821q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6731_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_0_7367_dataout = ((((((((~ (ctl_rdata[0] ^ ctl_rdata[8])) & (~ (ctl_rdata[1] ^ ctl_rdata[9]))) & (~ (ctl_rdata[2] ^ ctl_rdata[10]))) & (~ (ctl_rdata[3] ^ ctl_rdata[11]))) & (~ (ctl_rdata[4] ^ ctl_rdata[12]))) & (~ (ctl_rdata[5] ^ ctl_rdata[13]))) & (~ (ctl_rdata[6] ^ ctl_rdata[14]))) & (~ (ctl_rdata[7] ^ ctl_rdata[15]))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_1_7376_dataout = ((((((((~ (ctl_rdata[0] ^ ctl_rdata[16])) & (~ (ctl_rdata[1] ^ ctl_rdata[17]))) & (~ (ctl_rdata[2] ^ ctl_rdata[18]))) & (~ (ctl_rdata[3] ^ ctl_rdata[19]))) & (~ (ctl_rdata[4] ^ ctl_rdata[20]))) & (~ (ctl_rdata[5] ^ ctl_rdata[21]))) & (~ (ctl_rdata[6] ^ ctl_rdata[22]))) & (~ (ctl_rdata[7] ^ ctl_rdata[23]))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_2_7385_dataout = ((((((((~ (ctl_rdata[0] ^ ctl_rdata[24])) & (~ (ctl_rdata[1] ^ ctl_rdata[25]))) & (~ (ctl_rdata[2] ^ ctl_rdata[26]))) & (~ (ctl_rdata[3] ^ ctl_rdata[27]))) & (~ (ctl_rdata[4] ^ ctl_rdata[28]))) & (~ (ctl_rdata[5] ^ ctl_rdata[29]))) & (~ (ctl_rdata[6] ^ ctl_rdata[30]))) & (~ (ctl_rdata[7] ^ ctl_rdata[31]))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6748_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_7454_dataout = ((((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5456q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5457q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5458q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5459q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5460q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5461q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5462q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5463q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5464q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5465q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5466q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5467q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5468q
)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5469q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5470q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5472q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_7428_dataout = ((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_5354q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_5355q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_5356q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_5357q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_5358q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_5359q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_7461_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5456q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5457q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5458q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5459q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5460q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5461q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3897_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_7437_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_5263_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_7486_dataout = (((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_6121q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_6122q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_6123q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_6124q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_6125q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_0_7421_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_5360q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_5361q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_5362q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_5363q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_5364q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_5365q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_5366q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_5367q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_7470_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_6041q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_6042q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_6043q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_6044q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_6045q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_6046q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_6047q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_6048q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5838_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4891_dataout = (((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4768q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5476q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_5330q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor0_3607_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3551q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3552q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3553q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3554q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3555q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3556q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3558q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3559q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3561q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_4039_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_6055_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3579_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3544q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3545q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3546q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3547q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3548q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3549q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3550q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3557q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3560q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3900_dataout = ((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor11_3906_dataout = ((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_4040_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_5248_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_5254_dataout = (((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor16_5277_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_5279_dataout = (((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor18_5286_dataout = (((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_5341q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_5293_dataout = (((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_5338q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_5340q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_5342q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3857_dataout = (((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3954q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor20_5310_dataout = (((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_5331q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_5332q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_5333q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_5334q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_5335q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_5336q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_5337q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_5339q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5841_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5850_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5859_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5868_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor25_5878_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5986q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor26_5889_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5988q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5893_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5976q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5981q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5982q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5983q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5984q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5985q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5987q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor29_6134_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3942q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6813q) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3972q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6826q)) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3971q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6825q)) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3970q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6824q)) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3969q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6823q)) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3968q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6822q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor2_3880_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor3_3882_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor6_3888_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3960q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor7_3890_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3950q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3952q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3957q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3958q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3959q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3961q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3891_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3951q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3953q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3955q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3956q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3962q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_7399_dataout = ((((((~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4717q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4747q)) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4716q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4746q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4715q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4745q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4714q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4744q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4713q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4743q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4712q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4742q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_1_7406_dataout = ((((((~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4723q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4735q)) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4722q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4734q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4721q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4733q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4720q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4732q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4719q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4731q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4718q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4730q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_0_9237_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_8421_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8433_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7730q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7589_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7698q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7601_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7739q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7613_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7741q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7625_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7742q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7637_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7743q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7649_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7744q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8787q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_9219_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_9192_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_9201_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_9210_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_9228_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8700q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8701q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8702q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8703q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8704q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8705q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8706q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8707q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7672_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7562_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7712q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7718q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7749q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7539_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7712q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7718q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7749q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7728q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7729q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7732q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7737q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_8423_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7733q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_8432_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7727q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7731q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_8383_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_843_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_3088q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8782q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_844_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_3088q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6812q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_891_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_826q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_925q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_widenor0_821_dataout = ((((wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_10353_o | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_10354_o) | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_10355_o) | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_10358_o) | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_10359_o),
		s_wire_vcc = 1'b1,
		sc_clk_dp = {4{1'b0}},
		scan_din = {4{1'b0}},
		scan_enable_ck = {1'b0},
		scan_enable_dm = {4{1'b0}},
		scan_enable_dq = {32{1'b0}},
		scan_enable_dqs = {4{1'b0}},
		scan_enable_dqs_config = {4{1'b0}},
		scan_enable_dqsn = {4{1'b0}},
		scan_update = {4{1'b0}},
		seq_ac_addr = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_935q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_936q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_937q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_938q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_939q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_940q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_941q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_942q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_943q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_944q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_945q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_946q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_947q},
		seq_ac_ba = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_948q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_949q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_950q},
		seq_ac_cas_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_951q},
		seq_ac_cke = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_954q},
		seq_ac_cs_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_955q},
		seq_ac_odt = {1'b0},
		seq_ac_ras_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_952q},
		seq_ac_rst_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_957q},
		seq_ac_sel = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_3139q,
		seq_ac_we_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_953q},
		seq_dqs_add_2t_delay = {4{1'b0}},
		seq_mem_clk_disable = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_930q,
		seq_mmc_start = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5528q,
		seq_oct_oct_delay = {5{1'b0}},
		seq_oct_oct_extend = {{3{1'b0}}, {2{1'b1}}},
		seq_oct_val = 1'b0,
		seq_pll_inc_dec_n = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_1002q,
		seq_pll_select = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_1004q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_1005q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_1006q},
		seq_pll_start_reconfig = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_1003q,
		seq_poa_lat_dec_1x = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_3_964q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_2_965q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_966q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_967q},
		seq_poa_lat_inc_1x = {4{1'b0}},
		seq_poa_protection_override_1x = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_824q,
		seq_rdata_valid_lat_dec = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_962q,
		seq_rdata_valid_lat_inc = 1'b0,
		seq_rdp_dec_read_lat_1x = {4{1'b0}},
		seq_rdp_inc_read_lat_1x = {4{1'b0}},
		seq_rdp_reset_req_n = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_981q,
		seq_rdv_doing_rd = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_3_926q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_2_927q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_928q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_929q},
		seq_wdp_dm = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_7_8619q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_6_8620q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_5_8621q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_4_8622q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8623q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8624q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8625q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8626q},
		seq_wdp_dqs = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8617q, 1'b0},
		seq_wdp_dqs_burst = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_3_8691q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_2_8692q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8693q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8694q},
		seq_wdp_ovride = wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_wdp_ovride_992m_dataout,
		seq_wdp_wdata = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_63_8627q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_62_8628q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_61_8629q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_60_8630q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_59_8631q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_58_8632q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_57_8633q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_56_8634q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_55_8635q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_54_8636q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_53_8637q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_52_8638q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_51_8639q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_50_8640q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_49_8641q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_48_8642q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_47_8643q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_46_8644q
, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_45_8645q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_44_8646q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_43_8647q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_42_8648q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_41_8649q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_40_8650q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_39_8651q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_38_8652q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_37_8653q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_36_8654q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_35_8655q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_34_8656q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_33_8657q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_32_8658q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8659q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8660q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8661q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8662q
, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8663q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8664q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8665q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8666q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8667q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8668q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8669q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8670q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8671q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8672q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8673q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8674q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8675q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8676q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8677q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8678q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8679q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8680q
, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8681q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8682q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8683q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8684q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8685q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8686q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8687q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8688q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8689q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8690q},
		seq_wdp_wdata_valid = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_3_8695q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_2_8696q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8697q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8698q};
endmodule //ddr2_phy_alt_mem_phy_seq_wrapper
//synopsys translate_on
//VALID FILE
