// Seed: 1014984746
module module_0;
  id_1(
      id_2, id_2, id_2, -1'b0, id_2, 1
  );
  tri id_3, id_4;
  wire id_5;
  assign id_2 = 1'b0;
  wire  id_6;
  wire  id_7;
  uwire id_8;
  wire  id_9;
  assign id_3 = 1;
  wire id_10;
  assign id_8 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  always id_1 = 1'b0;
  module_0 modCall_1 ();
  assign id_4 = id_4;
  assign id_4 = 1 + id_3;
  wire id_6, id_7;
endmodule
