// Created by IP Generator (Version 2022.1 build 99559)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


xbip_multadd the_instance_name (
  .a0(a0),      // input [7:0]
  .a1(a1),      // input [7:0]
  .b0(b0),      // input [7:0]
  .b1(b1),      // input [7:0]
  .clk(clk),    // input
  .rst(rst),    // input
  .ce(ce),      // input
  .p(p)         // output [16:0]
);
