Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Oct 27 12:10:50 2021
| Host         : ivanarhipych-HP-Notebook running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file polynomial_timing_summary_routed.rpt -pb polynomial_timing_summary_routed.pb -rpx polynomial_timing_summary_routed.rpx -warn_on_violation
| Design       : polynomial
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-11   Warning   DSP output not registered      1           
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.860      -20.256                     32                   68        0.276        0.000                      0                   68        2.000        0.000                       0                    36  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.860      -20.256                     32                   68        0.276        0.000                      0                   68        2.000        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           32  Failing Endpoints,  Worst Slack       -0.860ns,  Total Violation      -20.256ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 4.435ns (77.102%)  route 1.317ns (22.898%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 9.378 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[5])
                                                      3.833     9.728 r  plusOp/P[5]
                         net (fo=1, routed)           0.603    10.331    plusOp_n_100
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124    10.455 r  plusOp_i_13/O
                         net (fo=2, routed)           0.190    10.645    plusOp_i_13_n_0
    SLICE_X33Y36         FDRE                                         r  current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495     9.378    clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  current_reg[5]/C
                         clock pessimism              0.489     9.867    
                         clock uncertainty           -0.035     9.832    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)       -0.047     9.785    current_reg[5]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.857ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            current_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 4.435ns (77.042%)  route 1.322ns (22.958%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[10])
                                                      3.833     9.728 r  plusOp/P[10]
                         net (fo=1, routed)           0.608    10.336    plusOp_n_95
    SLICE_X32Y37         LUT3 (Prop_lut3_I1_O)        0.124    10.460 r  plusOp_i_8/O
                         net (fo=2, routed)           0.190    10.650    plusOp_i_8_n_0
    SLICE_X33Y37         FDRE                                         r  current_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.496     9.379    clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  current_reg[10]/C
                         clock pessimism              0.492     9.871    
                         clock uncertainty           -0.035     9.836    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)       -0.043     9.793    current_reg[10]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                 -0.857    

Slack (VIOLATED) :        -0.729ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            current_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 4.430ns (77.678%)  route 1.273ns (22.322%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[11])
                                                      3.833     9.728 r  plusOp/P[11]
                         net (fo=1, routed)           0.749    10.477    plusOp_n_94
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.119    10.596 r  plusOp_i_7/O
                         net (fo=2, routed)           0.000    10.596    plusOp_i_7_n_0
    SLICE_X33Y37         FDRE                                         r  current_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.496     9.379    clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  current_reg[11]/C
                         clock pessimism              0.492     9.871    
                         clock uncertainty           -0.035     9.836    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)        0.031     9.867    current_reg[11]
  -------------------------------------------------------------------
                         required time                          9.867    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                 -0.729    

Slack (VIOLATED) :        -0.728ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plusOp_i_7_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 4.430ns (77.678%)  route 1.273ns (22.322%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[11])
                                                      3.833     9.728 r  plusOp/P[11]
                         net (fo=1, routed)           0.749    10.477    plusOp_n_94
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.119    10.596 r  plusOp_i_7/O
                         net (fo=2, routed)           0.000    10.596    plusOp_i_7_n_0
    SLICE_X33Y37         FDRE                                         r  plusOp_i_7_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.496     9.379    clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  plusOp_i_7_psdsp/C
                         clock pessimism              0.492     9.871    
                         clock uncertainty           -0.035     9.836    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)        0.032     9.868    plusOp_i_7_psdsp
  -------------------------------------------------------------------
                         required time                          9.868    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                 -0.728    

Slack (VIOLATED) :        -0.724ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plusOp_i_14_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 4.430ns (77.406%)  route 1.293ns (22.594%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 9.378 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[4])
                                                      3.833     9.728 r  plusOp/P[4]
                         net (fo=1, routed)           0.769    10.497    plusOp_n_101
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.119    10.616 r  plusOp_i_14/O
                         net (fo=2, routed)           0.000    10.616    plusOp_i_14_n_0
    SLICE_X32Y36         FDRE                                         r  plusOp_i_14_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495     9.378    clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  plusOp_i_14_psdsp/C
                         clock pessimism              0.489     9.867    
                         clock uncertainty           -0.035     9.832    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.060     9.892    plusOp_i_14_psdsp
  -------------------------------------------------------------------
                         required time                          9.892    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                 -0.724    

Slack (VIOLATED) :        -0.722ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plusOp_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 4.430ns (77.406%)  route 1.293ns (22.594%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 9.380 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[12])
                                                      3.833     9.728 r  plusOp/P[12]
                         net (fo=1, routed)           0.769    10.497    plusOp_n_93
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.119    10.616 r  plusOp_i_6/O
                         net (fo=2, routed)           0.000    10.616    plusOp_i_6_n_0
    SLICE_X32Y38         FDRE                                         r  plusOp_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.497     9.380    clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  plusOp_i_6_psdsp/C
                         clock pessimism              0.489     9.869    
                         clock uncertainty           -0.035     9.834    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.060     9.894    plusOp_i_6_psdsp
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                 -0.722    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plusOp_i_16_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 4.435ns (78.830%)  route 1.191ns (21.170%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 9.378 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[2])
                                                      3.833     9.728 r  plusOp/P[2]
                         net (fo=1, routed)           0.477    10.205    plusOp_n_103
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.124    10.329 r  plusOp_i_16/O
                         net (fo=2, routed)           0.190    10.519    plusOp_i_16_n_0
    SLICE_X32Y35         FDRE                                         r  plusOp_i_16_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495     9.378    clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  plusOp_i_16_psdsp/C
                         clock pessimism              0.489     9.867    
                         clock uncertainty           -0.035     9.832    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)       -0.028     9.804    plusOp_i_16_psdsp
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 -0.715    

Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plusOp_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 4.435ns (78.830%)  route 1.191ns (21.170%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 9.380 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[14])
                                                      3.833     9.728 r  plusOp/P[14]
                         net (fo=1, routed)           0.477    10.205    plusOp_n_91
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    10.329 r  plusOp_i_4/O
                         net (fo=2, routed)           0.190    10.519    plusOp_i_4_n_0
    SLICE_X32Y38         FDRE                                         r  plusOp_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.497     9.380    clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  plusOp_i_4_psdsp/C
                         clock pessimism              0.489     9.869    
                         clock uncertainty           -0.035     9.834    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)       -0.028     9.806    plusOp_i_4_psdsp
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 -0.713    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 4.430ns (77.406%)  route 1.293ns (22.594%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 9.378 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[4])
                                                      3.833     9.728 r  plusOp/P[4]
                         net (fo=1, routed)           0.769    10.497    plusOp_n_101
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.119    10.616 r  plusOp_i_14/O
                         net (fo=2, routed)           0.000    10.616    plusOp_i_14_n_0
    SLICE_X32Y36         FDRE                                         r  current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495     9.378    clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  current_reg[4]/C
                         clock pessimism              0.489     9.867    
                         clock uncertainty           -0.035     9.832    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.073     9.905    current_reg[4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                 -0.711    

Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 plusOp_i_9_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            current_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 4.430ns (77.406%)  route 1.293ns (22.594%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 9.380 - 5.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.670     4.893    clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  plusOp_i_9_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.478     5.371 r  plusOp_i_9_psdsp/Q
                         net (fo=1, routed)           0.524     5.895    plusOp_i_9_psdsp_n
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[9]_P[12])
                                                      3.833     9.728 r  plusOp/P[12]
                         net (fo=1, routed)           0.769    10.497    plusOp_n_93
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.119    10.616 r  plusOp_i_6/O
                         net (fo=2, routed)           0.000    10.616    plusOp_i_6_n_0
    SLICE_X32Y38         FDRE                                         r  current_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.497     9.380    clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  current_reg[12]/C
                         clock pessimism              0.489     9.869    
                         clock uncertainty           -0.035     9.834    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.073     9.907    current_reg[12]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                 -0.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 is_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            is_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.875%)  route 0.200ns (49.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  is_end_reg/Q
                         net (fo=6, routed)           0.200     1.850    out_tvalid_OBUF
    SLICE_X34Y35         LUT4 (Prop_lut4_I1_O)        0.043     1.893 r  is_first_i_1/O
                         net (fo=1, routed)           0.000     1.893    is_first_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  is_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.003    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_first_reg/C
                         clock pessimism             -0.517     1.486    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.131     1.617    is_first_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 is_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            is_started_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.115%)  route 0.200ns (48.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  is_end_reg/Q
                         net (fo=6, routed)           0.200     1.850    out_tvalid_OBUF
    SLICE_X34Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  is_started_i_1/O
                         net (fo=1, routed)           0.000     1.895    is_started_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  is_started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.003    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_started_reg/C
                         clock pessimism             -0.517     1.486    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.121     1.607    is_started_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 is_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            is_end_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.115%)  route 0.200ns (48.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  is_end_reg/Q
                         net (fo=6, routed)           0.200     1.850    out_tvalid_OBUF
    SLICE_X34Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.895 r  is_end_i_1/O
                         net (fo=1, routed)           0.000     1.895    is_end_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  is_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.003    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_end_reg/C
                         clock pessimism             -0.517     1.486    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.120     1.606    is_end_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 is_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.248ns (52.744%)  route 0.222ns (47.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  is_first_reg/Q
                         net (fo=18, routed)          0.222     1.856    is_first
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.100     1.956 r  plusOp_i_17/O
                         net (fo=2, routed)           0.000     1.956    plusOp_i_17_n_0
    SLICE_X32Y35         FDRE                                         r  current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.002    clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  current_reg[1]/C
                         clock pessimism             -0.482     1.520    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.124     1.644    current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 is_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plusOp_i_17_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.248ns (52.744%)  route 0.222ns (47.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  is_first_reg/Q
                         net (fo=18, routed)          0.222     1.856    is_first
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.100     1.956 r  plusOp_i_17/O
                         net (fo=2, routed)           0.000     1.956    plusOp_i_17_n_0
    SLICE_X32Y35         FDRE                                         r  plusOp_i_17_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.002    clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  plusOp_i_17_psdsp/C
                         clock pessimism             -0.482     1.520    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.123     1.643    plusOp_i_17_psdsp
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 is_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.246ns (44.248%)  route 0.310ns (55.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  is_first_reg/Q
                         net (fo=18, routed)          0.310     1.944    is_first
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.098     2.042 r  plusOp_i_12/O
                         net (fo=2, routed)           0.000     2.042    plusOp_i_12_n_0
    SLICE_X33Y36         FDRE                                         r  current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.002    clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  current_reg[6]/C
                         clock pessimism             -0.482     1.520    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.100     1.620    current_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 is_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plusOp_i_12_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.246ns (44.248%)  route 0.310ns (55.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  is_first_reg/Q
                         net (fo=18, routed)          0.310     1.944    is_first
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.098     2.042 r  plusOp_i_12/O
                         net (fo=2, routed)           0.000     2.042    plusOp_i_12_n_0
    SLICE_X33Y36         FDRE                                         r  plusOp_i_12_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.002    clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  plusOp_i_12_psdsp/C
                         clock pessimism             -0.482     1.520    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.099     1.619    plusOp_i_12_psdsp
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 is_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.246ns (43.919%)  route 0.314ns (56.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  is_first_reg/Q
                         net (fo=18, routed)          0.314     1.948    is_first
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.098     2.046 r  plusOp_i_16/O
                         net (fo=2, routed)           0.000     2.046    plusOp_i_16_n_0
    SLICE_X33Y35         FDRE                                         r  current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.002    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  current_reg[2]/C
                         clock pessimism             -0.482     1.520    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092     1.612    current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 is_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plusOp_i_11_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.243ns (41.960%)  route 0.336ns (58.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  is_first_reg/Q
                         net (fo=18, routed)          0.336     1.970    is_first
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.095     2.065 r  plusOp_i_11/O
                         net (fo=2, routed)           0.000     2.065    plusOp_i_11_n_0
    SLICE_X33Y35         FDRE                                         r  plusOp_i_11_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.002    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  plusOp_i_11_psdsp/C
                         clock pessimism             -0.482     1.520    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.100     1.620    plusOp_i_11_psdsp
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 is_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.243ns (41.960%)  route 0.336ns (58.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.486    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  is_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  is_first_reg/Q
                         net (fo=18, routed)          0.336     1.970    is_first
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.095     2.065 r  plusOp_i_11/O
                         net (fo=2, routed)           0.000     2.065    plusOp_i_11_n_0
    SLICE_X33Y35         FDRE                                         r  current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.002    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  current_reg[7]/C
                         clock pessimism             -0.482     1.520    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.099     1.619    current_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X32Y35   current_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X33Y37   current_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X33Y37   current_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X32Y38   current_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X32Y38   current_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X33Y38   current_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X32Y38   current_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X32Y35   current_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X33Y35   current_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y35   current_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y35   current_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y37   current_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y37   current_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y37   current_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y37   current_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y38   current_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y38   current_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y38   current_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y38   current_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y35   current_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y35   current_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y37   current_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y37   current_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y37   current_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X33Y37   current_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y38   current_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y38   current_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y38   current_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X32Y38   current_reg[13]/C



