
           Lattice Mapping Report File for Design Module 'topdiv00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     topdiv00_topdiv00.ngd -o topdiv00_topdiv00_map.ncd -pr
     topdiv00_topdiv00.prf -mp topdiv00_topdiv00.mrp -lpf C:/Users/FERNANDO/Desk
     top/P12/div00/topdiv00/topdiv00/topdiv00_topdiv00_synplify.lpf -lpf
     C:/Users/FERNANDO/Desktop/P12/div00/topdiv00/topdiv00.lpf -c 0 -gui -msgset
     C:/Users/FERNANDO/Desktop/P12/div00/topdiv00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  02/20/19  11:00:23

Design Summary
--------------

   Number of registers:     22 out of  7209 (0%)
      PFU registers:           22 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        36 out of  3432 (1%)
      SLICEs as Logic/ROM:     36 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:         71 out of  6864 (1%)
      Number used as logic LUTs:         49
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 6 + 4(JTAG) out of 115 (9%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net sclk: 12 loads, 12 rising, 0 falling (Driver: D00/OSCInst0 )
   Number of Clock Enables:  0

                                    Page 1




Design:  topdiv00                                      Date:  02/20/19  11:00:23

Design Summary (cont)
---------------------
   Number of LSRs:  1
     Net D01/un1_sdiv61_RNISI4F: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net D01/un1_sdiv61_RNISI4F: 11 loads
     Net D01/sdiv[18]: 7 loads
     Net D01/sdiv[20]: 7 loads
     Net cdiv0_c[2]: 6 loads
     Net cdiv0_c[3]: 6 loads
     Net D01/sdiv[16]: 6 loads
     Net D01/sdiv[17]: 6 loads
     Net D01/sdiv[19]: 6 loads
     Net cdiv0_c[0]: 5 loads
     Net D01/N_24_8: 5 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block D00/VCC undriven or does not drive anything - clipped.
Block D01/VCC undriven or does not drive anything - clipped.
Signal D00/GND undriven or does not drive anything - clipped.

                                    Page 2




Design:  topdiv00                                      Date:  02/20/19  11:00:23

Removed logic (cont)
--------------------
Signal D01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal D00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal D01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything - clipped.
     
Signal D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal D01/N_1 undriven or does not drive anything - clipped.
Block D00/GND was optimized away.
Block D01/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                D00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: D00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 55 MB
        


















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
