# SPI-slave-with-single-port-RAM
Design of a SPI serial communication protocol integrated with single port RAM using HDL (verilog)
