#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000017b1b7ae770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017b1b7ae900 .scope module, "tb_asyncfifo" "tb_asyncfifo" 3 3;
 .timescale 0 0;
v0000017b1b726e40_0 .var "rclk", 0 0;
v0000017b1b727340_0 .net "read_data", 7 0, L_0000017b1b6a2ca0;  1 drivers
v0000017b1b726b20_0 .net "rempty", 0 0, v0000017b1b723120_0;  1 drivers
v0000017b1b7263a0_0 .var "rq", 0 0;
v0000017b1b726ee0_0 .var "rrst_n", 0 0;
v0000017b1b7266c0_0 .var "tempdata", 7 0;
v0000017b1b726120_0 .var "wclk", 0 0;
v0000017b1b7254a0_0 .net "wfull", 0 0, v0000017b1b724ca0_0;  1 drivers
v0000017b1b725fe0_0 .var "wq", 0 0;
v0000017b1b7257c0_0 .var "write_data", 7 0;
v0000017b1b725540_0 .var "wrst_n", 0 0;
E_0000017b1b6a0a40 .event anyedge, v0000017b1b6a17f0_0, v0000017b1b7240c0_0;
E_0000017b1b6a0980 .event anyedge, v0000017b1b6a1b10_0;
S_0000017b1b7a8640 .scope module, "fifo_inst" "fifo_async" 3 11, 4 2 0, S_0000017b1b7ae900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /INPUT 1 "rq";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 1 "wrst_n";
    .port_info 5 /INPUT 1 "wq";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "read_data";
    .port_info 8 /OUTPUT 1 "wfull";
    .port_info 9 /OUTPUT 1 "rempty";
P_0000017b1b6c02e0 .param/l "ASIZE" 0 4 5, +C4<00000000000000000000000000000100>;
P_0000017b1b6c0318 .param/l "DSIZE" 0 4 4, +C4<00000000000000000000000000001000>;
v0000017b1b7269e0_0 .net "raddr", 3 0, L_0000017b1b726da0;  1 drivers
v0000017b1b725720_0 .net "rclk", 0 0, v0000017b1b726e40_0;  1 drivers
v0000017b1b726620_0 .net "read_data", 7 0, L_0000017b1b6a2ca0;  alias, 1 drivers
v0000017b1b725f40_0 .net "rempty", 0 0, v0000017b1b723120_0;  alias, 1 drivers
v0000017b1b726300_0 .net "rptr", 4 0, v0000017b1b723580_0;  1 drivers
v0000017b1b726440_0 .net "rq", 0 0, v0000017b1b7263a0_0;  1 drivers
v0000017b1b726080_0 .net "rq2_wptr", 4 0, v0000017b1b7247a0_0;  1 drivers
v0000017b1b7272a0_0 .net "rrst_n", 0 0, v0000017b1b726ee0_0;  1 drivers
v0000017b1b726d00_0 .net "waddr", 3 0, L_0000017b1b7261c0;  1 drivers
v0000017b1b726a80_0 .net "wclk", 0 0, v0000017b1b726120_0;  1 drivers
v0000017b1b725ea0_0 .net "wfull", 0 0, v0000017b1b724ca0_0;  alias, 1 drivers
v0000017b1b725a40_0 .net "wptr", 4 0, v0000017b1b7264e0_0;  1 drivers
v0000017b1b726580_0 .net "wq", 0 0, v0000017b1b725fe0_0;  1 drivers
v0000017b1b725ae0_0 .net "wq2_rptr", 4 0, v0000017b1b724700_0;  1 drivers
v0000017b1b725b80_0 .net "write_data", 7 0, v0000017b1b7257c0_0;  1 drivers
v0000017b1b726800_0 .net "wrst_n", 0 0, v0000017b1b725540_0;  1 drivers
S_0000017b1b7a87d0 .scope module, "fifomem" "fifomem" 4 41, 5 1 0, S_0000017b1b7a8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /INPUT 8 "wdata";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 4 "raddr";
    .port_info 4 /INPUT 1 "wclken";
    .port_info 5 /INPUT 1 "wfull";
    .port_info 6 /INPUT 1 "wclk";
P_0000017b1b6d1b60 .param/l "ADDRSIZE" 0 5 2, +C4<00000000000000000000000000000100>;
P_0000017b1b6d1b98 .param/l "DATASIZE" 0 5 1, +C4<00000000000000000000000000001000>;
P_0000017b1b6d1bd0 .param/l "DEPTH" 1 5 11, +C4<000000000000000000000000000000010000>;
L_0000017b1b6a2ca0 .functor BUFZ 8, L_0000017b1b725900, C4<00000000>, C4<00000000>, C4<00000000>;
v0000017b1b6a1f70_0 .net *"_ivl_0", 7 0, L_0000017b1b725900;  1 drivers
v0000017b1b6a19d0_0 .net *"_ivl_2", 5 0, L_0000017b1b7255e0;  1 drivers
L_0000017b1baf0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b1b6a1c50_0 .net *"_ivl_5", 1 0, L_0000017b1baf0088;  1 drivers
v0000017b1b6a1930 .array "mem", 15 0, 7 0;
v0000017b1b6a2650_0 .net "raddr", 3 0, L_0000017b1b726da0;  alias, 1 drivers
v0000017b1b6a17f0_0 .net "rdata", 7 0, L_0000017b1b6a2ca0;  alias, 1 drivers
v0000017b1b6a1890_0 .net "waddr", 3 0, L_0000017b1b7261c0;  alias, 1 drivers
v0000017b1b6a1a70_0 .net "wclk", 0 0, v0000017b1b726120_0;  alias, 1 drivers
v0000017b1b6a1b10_0 .net "wclken", 0 0, v0000017b1b725fe0_0;  alias, 1 drivers
v0000017b1b7240c0_0 .net "wdata", 7 0, v0000017b1b7257c0_0;  alias, 1 drivers
v0000017b1b724e80_0 .net "wfull", 0 0, v0000017b1b724ca0_0;  alias, 1 drivers
E_0000017b1b6a05c0 .event posedge, v0000017b1b6a1a70_0;
L_0000017b1b725900 .array/port v0000017b1b6a1930, L_0000017b1b7255e0;
L_0000017b1b7255e0 .concat [ 4 2 0 0], L_0000017b1b726da0, L_0000017b1baf0088;
S_0000017b1b6b2180 .scope module, "rptr_empty" "rptr_empty" 4 55, 6 1 0, S_0000017b1b7a8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 4 "raddr";
    .port_info 2 /OUTPUT 5 "rptr";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /INPUT 1 "rq";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0000017b1b6a0600 .param/l "ADDRSIZE" 0 6 3, +C4<00000000000000000000000000000100>;
L_0000017b1b6a3170 .functor NOT 5, L_0000017b1b726bc0, C4<00000>, C4<00000>, C4<00000>;
L_0000017b1b6a34f0 .functor AND 5, L_0000017b1b725cc0, L_0000017b1b6a3170, C4<11111>, C4<11111>;
L_0000017b1b6a2d80 .functor XOR 5, L_0000017b1b725e00, L_0000017b1b725d60, C4<00000>, C4<00000>;
v0000017b1b724de0_0 .net *"_ivl_10", 4 0, L_0000017b1b6a3170;  1 drivers
v0000017b1b724020_0 .net *"_ivl_12", 4 0, L_0000017b1b6a34f0;  1 drivers
v0000017b1b724340_0 .net *"_ivl_16", 4 0, L_0000017b1b725e00;  1 drivers
v0000017b1b7243e0_0 .net *"_ivl_18", 3 0, L_0000017b1b726f80;  1 drivers
v0000017b1b723440_0 .net *"_ivl_2", 4 0, L_0000017b1b725cc0;  1 drivers
L_0000017b1baf0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017b1b724480_0 .net *"_ivl_20", 0 0, L_0000017b1baf0160;  1 drivers
L_0000017b1baf00d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017b1b723bc0_0 .net *"_ivl_5", 3 0, L_0000017b1baf00d0;  1 drivers
v0000017b1b723800_0 .net *"_ivl_6", 4 0, L_0000017b1b726bc0;  1 drivers
L_0000017b1baf0118 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017b1b7238a0_0 .net *"_ivl_9", 3 0, L_0000017b1baf0118;  1 drivers
v0000017b1b7248e0_0 .net "raddr", 3 0, L_0000017b1b726da0;  alias, 1 drivers
v0000017b1b7233a0_0 .var "rbin", 4 0;
v0000017b1b724660_0 .net "rbinnext", 4 0, L_0000017b1b725d60;  1 drivers
v0000017b1b7234e0_0 .net "rclk", 0 0, v0000017b1b726e40_0;  alias, 1 drivers
v0000017b1b723120_0 .var "rempty", 0 0;
v0000017b1b723a80_0 .net "rempty_val", 0 0, L_0000017b1b726760;  1 drivers
v0000017b1b723c60_0 .net "rgraynext", 4 0, L_0000017b1b6a2d80;  1 drivers
v0000017b1b723580_0 .var "rptr", 4 0;
v0000017b1b723620_0 .net "rq", 0 0, v0000017b1b7263a0_0;  alias, 1 drivers
v0000017b1b724d40_0 .net "rq2_wptr", 4 0, v0000017b1b7247a0_0;  alias, 1 drivers
v0000017b1b723940_0 .net "rrst_n", 0 0, v0000017b1b726ee0_0;  alias, 1 drivers
E_0000017b1b6a0b40/0 .event negedge, v0000017b1b723940_0;
E_0000017b1b6a0b40/1 .event posedge, v0000017b1b7234e0_0;
E_0000017b1b6a0b40 .event/or E_0000017b1b6a0b40/0, E_0000017b1b6a0b40/1;
L_0000017b1b726da0 .part v0000017b1b7233a0_0, 0, 4;
L_0000017b1b725cc0 .concat [ 1 4 0 0], v0000017b1b7263a0_0, L_0000017b1baf00d0;
L_0000017b1b726bc0 .concat [ 1 4 0 0], v0000017b1b723120_0, L_0000017b1baf0118;
L_0000017b1b725d60 .arith/sum 5, v0000017b1b7233a0_0, L_0000017b1b6a34f0;
L_0000017b1b726f80 .part L_0000017b1b725d60, 1, 4;
L_0000017b1b725e00 .concat [ 4 1 0 0], L_0000017b1b726f80, L_0000017b1baf0160;
L_0000017b1b726760 .cmp/eq 5, L_0000017b1b6a2d80, v0000017b1b7247a0_0;
S_0000017b1b6b2310 .scope module, "sync_r2w" "sync_r2w" 4 19, 7 1 0, S_0000017b1b7a8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "wq2_rptr";
    .port_info 1 /INPUT 5 "rptr";
    .port_info 2 /INPUT 1 "wclk";
    .port_info 3 /INPUT 1 "wrst_n";
P_0000017b1b6a07c0 .param/l "ADDRSIZE" 0 7 3, +C4<00000000000000000000000000000100>;
v0000017b1b7236c0_0 .net "rptr", 4 0, v0000017b1b723580_0;  alias, 1 drivers
v0000017b1b7231c0_0 .net "wclk", 0 0, v0000017b1b726120_0;  alias, 1 drivers
v0000017b1b723760_0 .var "wq1_rptr", 4 0;
v0000017b1b724700_0 .var "wq2_rptr", 4 0;
v0000017b1b7239e0_0 .net "wrst_n", 0 0, v0000017b1b725540_0;  alias, 1 drivers
E_0000017b1b6a02c0/0 .event negedge, v0000017b1b7239e0_0;
E_0000017b1b6a02c0/1 .event posedge, v0000017b1b6a1a70_0;
E_0000017b1b6a02c0 .event/or E_0000017b1b6a02c0/0, E_0000017b1b6a02c0/1;
S_0000017b1b6a4ff0 .scope module, "sync_w2r" "sync_w2r" 4 28, 8 1 0, S_0000017b1b7a8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "rq2_wptr";
    .port_info 1 /INPUT 5 "wptr";
    .port_info 2 /INPUT 1 "rclk";
    .port_info 3 /INPUT 1 "rrst_n";
P_0000017b1b69fe40 .param/l "ADDRSIZE" 0 8 2, +C4<00000000000000000000000000000100>;
v0000017b1b724160_0 .net "rclk", 0 0, v0000017b1b726e40_0;  alias, 1 drivers
v0000017b1b724520_0 .var "rq1_wptr", 4 0;
v0000017b1b7247a0_0 .var "rq2_wptr", 4 0;
v0000017b1b723b20_0 .net "rrst_n", 0 0, v0000017b1b726ee0_0;  alias, 1 drivers
v0000017b1b724f20_0 .net "wptr", 4 0, v0000017b1b7264e0_0;  alias, 1 drivers
S_0000017b1b6a5180 .scope module, "wptr_full" "wptr_full" 4 69, 9 1 0, S_0000017b1b7a8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 4 "waddr";
    .port_info 2 /OUTPUT 5 "wptr";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /INPUT 1 "wq";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0000017b1b69fd40 .param/l "ADDRSIZE" 0 9 3, +C4<00000000000000000000000000000100>;
L_0000017b1b6a2ed0 .functor NOT 5, L_0000017b1b726260, C4<00000>, C4<00000>, C4<00000>;
L_0000017b1b6a2920 .functor AND 5, L_0000017b1b727020, L_0000017b1b6a2ed0, C4<11111>, C4<11111>;
L_0000017b1b6a31e0 .functor XOR 5, L_0000017b1b727200, L_0000017b1b7270c0, C4<00000>, C4<00000>;
L_0000017b1b6a2b50 .functor NOT 2, L_0000017b1b725680, C4<00>, C4<00>, C4<00>;
v0000017b1b723260_0 .net *"_ivl_10", 4 0, L_0000017b1b6a2ed0;  1 drivers
v0000017b1b724b60_0 .net *"_ivl_12", 4 0, L_0000017b1b6a2920;  1 drivers
v0000017b1b7245c0_0 .net *"_ivl_16", 4 0, L_0000017b1b727200;  1 drivers
v0000017b1b723d00_0 .net *"_ivl_18", 3 0, L_0000017b1b727160;  1 drivers
v0000017b1b723ee0_0 .net *"_ivl_2", 4 0, L_0000017b1b727020;  1 drivers
L_0000017b1baf0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017b1b723da0_0 .net *"_ivl_20", 0 0, L_0000017b1baf0238;  1 drivers
v0000017b1b724840_0 .net *"_ivl_25", 1 0, L_0000017b1b725680;  1 drivers
v0000017b1b723e40_0 .net *"_ivl_26", 1 0, L_0000017b1b6a2b50;  1 drivers
v0000017b1b723f80_0 .net *"_ivl_29", 2 0, L_0000017b1b725860;  1 drivers
v0000017b1b724200_0 .net *"_ivl_30", 4 0, L_0000017b1b728560;  1 drivers
L_0000017b1baf01a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017b1b7242a0_0 .net *"_ivl_5", 3 0, L_0000017b1baf01a8;  1 drivers
v0000017b1b723080_0 .net *"_ivl_6", 4 0, L_0000017b1b726260;  1 drivers
L_0000017b1baf01f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017b1b724980_0 .net *"_ivl_9", 3 0, L_0000017b1baf01f0;  1 drivers
v0000017b1b723300_0 .net "waddr", 3 0, L_0000017b1b7261c0;  alias, 1 drivers
v0000017b1b724a20_0 .var "wbin", 4 0;
v0000017b1b724ac0_0 .net "wbinnext", 4 0, L_0000017b1b7270c0;  1 drivers
v0000017b1b724c00_0 .net "wclk", 0 0, v0000017b1b726120_0;  alias, 1 drivers
v0000017b1b724ca0_0 .var "wfull", 0 0;
v0000017b1b7259a0_0 .net "wfull_val", 0 0, L_0000017b1b72a180;  1 drivers
v0000017b1b7268a0_0 .net "wgraynext", 4 0, L_0000017b1b6a31e0;  1 drivers
v0000017b1b7264e0_0 .var "wptr", 4 0;
v0000017b1b726940_0 .net "wq", 0 0, v0000017b1b725fe0_0;  alias, 1 drivers
v0000017b1b726c60_0 .net "wq2_rptr", 4 0, v0000017b1b724700_0;  alias, 1 drivers
v0000017b1b725c20_0 .net "wrst_n", 0 0, v0000017b1b725540_0;  alias, 1 drivers
L_0000017b1b7261c0 .part v0000017b1b724a20_0, 0, 4;
L_0000017b1b727020 .concat [ 1 4 0 0], v0000017b1b725fe0_0, L_0000017b1baf01a8;
L_0000017b1b726260 .concat [ 1 4 0 0], v0000017b1b724ca0_0, L_0000017b1baf01f0;
L_0000017b1b7270c0 .arith/sum 5, v0000017b1b724a20_0, L_0000017b1b6a2920;
L_0000017b1b727160 .part L_0000017b1b7270c0, 1, 4;
L_0000017b1b727200 .concat [ 4 1 0 0], L_0000017b1b727160, L_0000017b1baf0238;
L_0000017b1b725680 .part v0000017b1b724700_0, 3, 2;
L_0000017b1b725860 .part v0000017b1b724700_0, 0, 3;
L_0000017b1b728560 .concat [ 3 2 0 0], L_0000017b1b725860, L_0000017b1b6a2b50;
L_0000017b1b72a180 .cmp/eq 5, L_0000017b1b6a31e0, L_0000017b1b728560;
    .scope S_0000017b1b6b2310;
T_0 ;
    %wait E_0000017b1b6a02c0;
    %load/vec4 v0000017b1b7239e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017b1b723760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017b1b724700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017b1b7236c0_0;
    %assign/vec4 v0000017b1b723760_0, 0;
    %load/vec4 v0000017b1b723760_0;
    %assign/vec4 v0000017b1b724700_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017b1b6a4ff0;
T_1 ;
    %wait E_0000017b1b6a0b40;
    %load/vec4 v0000017b1b723b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017b1b724520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017b1b7247a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017b1b724f20_0;
    %assign/vec4 v0000017b1b724520_0, 0;
    %load/vec4 v0000017b1b724520_0;
    %assign/vec4 v0000017b1b7247a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017b1b7a87d0;
T_2 ;
    %wait E_0000017b1b6a05c0;
    %load/vec4 v0000017b1b6a1b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000017b1b724e80_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000017b1b7240c0_0;
    %load/vec4 v0000017b1b6a1890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b1b6a1930, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017b1b6b2180;
T_3 ;
    %wait E_0000017b1b6a0b40;
    %load/vec4 v0000017b1b723940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017b1b7233a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017b1b723580_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017b1b724660_0;
    %assign/vec4 v0000017b1b7233a0_0, 0;
    %load/vec4 v0000017b1b723c60_0;
    %assign/vec4 v0000017b1b723580_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017b1b6b2180;
T_4 ;
    %wait E_0000017b1b6a0b40;
    %load/vec4 v0000017b1b723940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b1b723120_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017b1b723a80_0;
    %assign/vec4 v0000017b1b723120_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017b1b6a5180;
T_5 ;
    %wait E_0000017b1b6a02c0;
    %load/vec4 v0000017b1b725c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0000017b1b7264e0_0, 0;
    %assign/vec4 v0000017b1b724a20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017b1b724ac0_0;
    %load/vec4 v0000017b1b7268a0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0000017b1b7264e0_0, 0;
    %assign/vec4 v0000017b1b724a20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017b1b6a5180;
T_6 ;
    %wait E_0000017b1b6a02c0;
    %load/vec4 v0000017b1b725c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b1b724ca0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017b1b7259a0_0;
    %assign/vec4 v0000017b1b724ca0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017b1b7ae900;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017b1b7266c0_0, 0, 8;
    %end;
    .thread T_7, $init;
    .scope S_0000017b1b7ae900;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0000017b1b726120_0;
    %inv;
    %store/vec4 v0000017b1b726120_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017b1b7ae900;
T_9 ;
    %delay 20, 0;
    %load/vec4 v0000017b1b726e40_0;
    %inv;
    %store/vec4 v0000017b1b726e40_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017b1b7ae900;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b1b726e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b1b726120_0, 0, 1;
    %delay 5000, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000017b1b7ae900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b1b725540_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b1b725540_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b1b725540_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000017b1b7ae900;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b1b726ee0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b1b726ee0_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b1b726ee0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000017b1b7ae900;
T_13 ;
    %wait E_0000017b1b6a02c0;
    %load/vec4 v0000017b1b725540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b1b725fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b1b7263a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %vpi_func 3 49 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000017b1b725fe0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000017b1b7ae900;
T_14 ;
    %wait E_0000017b1b6a0b40;
    %load/vec4 v0000017b1b726ee0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b1b7263a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %vpi_func 3 57 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000017b1b7263a0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000017b1b7ae900;
T_15 ;
    %wait E_0000017b1b6a0980;
    %load/vec4 v0000017b1b725fe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_func 3 62 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0000017b1b7257c0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017b1b7257c0_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000017b1b7ae900;
T_16 ;
    %wait E_0000017b1b6a0a40;
    %vpi_call/w 3 69 "$monitor", $time, "write data:%d, read data:%d", v0000017b1b7257c0_0, v0000017b1b727340_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000017b1b7ae900;
T_17 ;
    %vpi_call/w 3 73 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017b1b7ae900 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb_asyncfifo.v";
    "./asyncfifo.v";
    ".//fifomem.v";
    ".//rptr_empty.v";
    ".//sync_r2w.v";
    ".//sync_w2r.v";
    ".//wptr_full.v";
