#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 19 11:51:31 2020
# Process ID: 3148
# Current directory: D:/Vivado_Project/dma_test/dma_test.runs/design_1_MyConvAcc_0_0_synth_1
# Command line: vivado.exe -log design_1_MyConvAcc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MyConvAcc_0_0.tcl
# Log file: D:/Vivado_Project/dma_test/dma_test.runs/design_1_MyConvAcc_0_0_synth_1/design_1_MyConvAcc_0_0.vds
# Journal file: D:/Vivado_Project/dma_test/dma_test.runs/design_1_MyConvAcc_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_MyConvAcc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Project/ip_repo/AX_IP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Project/MyAccelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_MyConvAcc_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1075.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_MyConvAcc_0_0' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_MyConvAcc_0_0/synth/design_1_MyConvAcc_0_0.vhd:76]
	Parameter input_size bound to: 28 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter kernel_depth bound to: 16 - type: integer 
	Parameter stride bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'acc_wrapper' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/acc_wrapper.vhd:5' bound to instance 'U0' of component 'acc_wrapper' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_MyConvAcc_0_0/synth/design_1_MyConvAcc_0_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'acc_wrapper' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/acc_wrapper.vhd:33]
	Parameter input_size bound to: 28 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter kernel_depth bound to: 16 - type: integer 
	Parameter stride bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter input_size bound to: 28 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter kernel_depth bound to: 16 - type: integer 
	Parameter stride bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'main_fsm' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/main_fsm.vhd:5' bound to instance 'main_fsm_dut' of component 'main_fsm' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/acc_wrapper.vhd:139]
INFO: [Synth 8-638] synthesizing module 'main_fsm' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/main_fsm.vhd:39]
	Parameter input_size bound to: 28 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter kernel_depth bound to: 16 - type: integer 
	Parameter stride bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'main_fsm' (1#1) [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/main_fsm.vhd:39]
	Parameter input_size bound to: 28 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter stride bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'AGU' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:10' bound to instance 'agu_dut' of component 'agu' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/acc_wrapper.vhd:168]
INFO: [Synth 8-638] synthesizing module 'AGU' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:32]
	Parameter input_size bound to: 28 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter stride bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
INFO: [Synth 8-638] synthesizing module 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:16]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff' (2#1) [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:16]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:151]
	Parameter input_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/dff.vhd:4' bound to instance 'dffl' of component 'dff' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'AGU' (3#1) [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/AGU.vhd:32]
	Parameter input_width bound to: 32 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter kernel_depth bound to: 16 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'wgu' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/wgu.vhd:7' bound to instance 'wgu_dut' of component 'wgu' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/acc_wrapper.vhd:186]
INFO: [Synth 8-638] synthesizing module 'wgu' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/wgu.vhd:32]
	Parameter input_width bound to: 32 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter kernel_depth bound to: 16 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter input_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter output_size bound to: 5 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'w_sticker' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/w_sticker.vhd:6' bound to instance 'stick' of component 'w_sticker' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/wgu.vhd:93]
INFO: [Synth 8-638] synthesizing module 'w_sticker' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/w_sticker.vhd:23]
	Parameter input_width bound to: 32 - type: integer 
	Parameter compute_byte bound to: 25 - type: integer 
	Parameter output_size bound to: 5 - type: integer 
	Parameter kernel_size bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'w_sticker' (4#1) [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/w_sticker.vhd:23]
	Parameter INPUT_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SPM' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/SPM.vhd:23' bound to instance 'ram0' of component 'SPM' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/wgu.vhd:104]
INFO: [Synth 8-638] synthesizing module 'SPM' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/SPM.vhd:38]
	Parameter INPUT_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPM' (5#1) [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/SPM.vhd:38]
	Parameter INPUT_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SPM' declared at 'd:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/SPM.vhd:23' bound to instance 'ram1' of component 'SPM' [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/wgu.vhd:117]
INFO: [Synth 8-226] default block is never used [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/wgu.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'wgu' (6#1) [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/wgu.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'acc_wrapper' (7#1) [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/6673/srcs/acc_wrapper.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'design_1_MyConvAcc_0_0' (8#1) [d:/Vivado_Project/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_MyConvAcc_0_0/synth/design_1_MyConvAcc_0_0.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1075.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.516 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1075.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1180.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1183.000 ; gain = 2.609
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'main_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'AGU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  w_prep |                              001 |                              001
                  x_prep |                              010 |                              010
                 compute |                              011 |                              101
                     l_w |                              100 |                              100
                     l_x |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'main_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                    prep |                              010 |                               01
                    comp |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'AGU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 109   
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input  800 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 24    
	   6 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------+-------------------------+-----------+----------------------+----------------+
|Module Name            | RTL Object              | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------+-------------------------+-----------+----------------------+----------------+
|design_1_MyConvAcc_0_0 | U0/wgu_dut/ram0/RAM_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|design_1_MyConvAcc_0_0 | U0/wgu_dut/ram1/RAM_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
+-----------------------+-------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------------+-------------------------+-----------+----------------------+----------------+
|Module Name            | RTL Object              | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------+-------------------------+-----------+----------------------+----------------+
|design_1_MyConvAcc_0_0 | U0/wgu_dut/ram0/RAM_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|design_1_MyConvAcc_0_0 | U0/wgu_dut/ram1/RAM_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
+-----------------------+-------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_MyConvAcc_0_0 | U0/agu_dut/FF_GEN[0].FFX.ddfx/q_reg[31] | 83     | 32    | NO           | NO                 | YES               | 0      | 96      | 
+-----------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     3|
|3     |LUT2     |    58|
|4     |LUT3     |    50|
|5     |LUT4     |    14|
|6     |LUT5     |    10|
|7     |LUT6     |    17|
|8     |RAM16X1S |    64|
|9     |SRLC32E  |    96|
|10    |FDCE     |    90|
|11    |FDPE     |     1|
|12    |FDRE     |    65|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.000 ; gain = 107.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1183.000 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1183.000 ; gain = 107.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1183.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
130 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1183.000 ; gain = 107.484
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Project/dma_test/dma_test.runs/design_1_MyConvAcc_0_0_synth_1/design_1_MyConvAcc_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_MyConvAcc_0_0, cache-ID = aa863422ebbfc556
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Project/dma_test/dma_test.runs/design_1_MyConvAcc_0_0_synth_1/design_1_MyConvAcc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_MyConvAcc_0_0_utilization_synth.rpt -pb design_1_MyConvAcc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 11:52:10 2020...
