File: neorv32_bus.vhd
Original file: /home/balevision/workspace/bleviet/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_bus.vhd

Entity: neorv32_bus_switch
Ports (8):
  - clk_i : PortDirection.IN std_ulogic
  - rstn_i : PortDirection.IN std_ulogic
  - a_req_i : PortDirection.IN bus_req_t
  - a_rsp_o : PortDirection.OUT bus_rsp_t
  - b_req_i : PortDirection.IN bus_req_t
  - b_rsp_o : PortDirection.OUT bus_rsp_t
  - x_req_o : PortDirection.OUT bus_req_t
  - x_rsp_i : PortDirection.IN bus_rsp_t

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_bus_switch is
    generic (
        ROUND_ROBIN_EN : boolean := false;
        PORT_A_READ_ONLY : boolean := false;
        PORT_B_READ_ONLY : boolean := false
    );
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        a_req_i : in bus_req_t;
        a_rsp_o : out bus_rsp_t;
        b_req_i : in bus_req_t;
        b_rsp_o : out bus_rsp_t;
        x_req_o : out bus_req_t;
        x_rsp_i : in bus_rsp_t
    );
end entity neorv32_bus_switch;
Validation: âœ… PASS
