###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       211492   # Number of WRITE/WRITEP commands
num_reads_done                 =       807781   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       587488   # Number of read row buffer hits
num_read_cmds                  =       807777   # Number of READ/READP commands
num_writes_done                =       211517   # Number of read requests issued
num_write_row_hits             =       162123   # Number of write row buffer hits
num_act_cmds                   =       270873   # Number of ACT commands
num_pre_cmds                   =       270850   # Number of PRE commands
num_ondemand_pres              =       247105   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9482672   # Cyles of rank active rank.0
rank_active_cycles.1           =      9236147   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       517328   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       763853   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       968315   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12273   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4311   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1411   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1221   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1507   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1743   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2110   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3320   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1662   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21426   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          303   # Write cmd latency (cycles)
write_latency[40-59]           =          353   # Write cmd latency (cycles)
write_latency[60-79]           =          624   # Write cmd latency (cycles)
write_latency[80-99]           =         1366   # Write cmd latency (cycles)
write_latency[100-119]         =         2387   # Write cmd latency (cycles)
write_latency[120-139]         =         4079   # Write cmd latency (cycles)
write_latency[140-159]         =         5952   # Write cmd latency (cycles)
write_latency[160-179]         =         7550   # Write cmd latency (cycles)
write_latency[180-199]         =         8647   # Write cmd latency (cycles)
write_latency[200-]            =       180214   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       265631   # Read request latency (cycles)
read_latency[40-59]            =        90087   # Read request latency (cycles)
read_latency[60-79]            =       127447   # Read request latency (cycles)
read_latency[80-99]            =        56075   # Read request latency (cycles)
read_latency[100-119]          =        43068   # Read request latency (cycles)
read_latency[120-139]          =        35728   # Read request latency (cycles)
read_latency[140-159]          =        22950   # Read request latency (cycles)
read_latency[160-179]          =        17677   # Read request latency (cycles)
read_latency[180-199]          =        14207   # Read request latency (cycles)
read_latency[200-]             =       134906   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.05577e+09   # Write energy
read_energy                    =  3.25696e+09   # Read energy
act_energy                     =  7.41109e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.48317e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66649e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91719e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76336e+09   # Active standby energy rank.1
average_read_latency           =      134.649   # Average read request latency (cycles)
average_interarrival           =      9.81057   # Average request interarrival latency (cycles)
total_energy                   =   1.8054e+10   # Total energy (pJ)
average_power                  =       1805.4   # Average power (mW)
average_bandwidth              =      8.69801   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       241892   # Number of WRITE/WRITEP commands
num_reads_done                 =       844401   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       623416   # Number of read row buffer hits
num_read_cmds                  =       844403   # Number of READ/READP commands
num_writes_done                =       241908   # Number of read requests issued
num_write_row_hits             =       185086   # Number of write row buffer hits
num_act_cmds                   =       279241   # Number of ACT commands
num_pre_cmds                   =       279211   # Number of PRE commands
num_ondemand_pres              =       253951   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9409018   # Cyles of rank active rank.0
rank_active_cycles.1           =      9348089   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       590982   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       651911   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1036892   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10897   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4309   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1363   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1194   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1526   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1791   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2153   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3300   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1558   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21343   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          349   # Write cmd latency (cycles)
write_latency[40-59]           =          490   # Write cmd latency (cycles)
write_latency[60-79]           =          828   # Write cmd latency (cycles)
write_latency[80-99]           =         1649   # Write cmd latency (cycles)
write_latency[100-119]         =         3210   # Write cmd latency (cycles)
write_latency[120-139]         =         5101   # Write cmd latency (cycles)
write_latency[140-159]         =         7474   # Write cmd latency (cycles)
write_latency[160-179]         =         9054   # Write cmd latency (cycles)
write_latency[180-199]         =        10176   # Write cmd latency (cycles)
write_latency[200-]            =       203539   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       270182   # Read request latency (cycles)
read_latency[40-59]            =        94710   # Read request latency (cycles)
read_latency[60-79]            =       131608   # Read request latency (cycles)
read_latency[80-99]            =        62300   # Read request latency (cycles)
read_latency[100-119]          =        46534   # Read request latency (cycles)
read_latency[120-139]          =        37406   # Read request latency (cycles)
read_latency[140-159]          =        24113   # Read request latency (cycles)
read_latency[160-179]          =        18282   # Read request latency (cycles)
read_latency[180-199]          =        14509   # Read request latency (cycles)
read_latency[200-]             =       144753   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.20752e+09   # Write energy
read_energy                    =  3.40463e+09   # Read energy
act_energy                     =  7.64003e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.83671e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.12917e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87123e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83321e+09   # Active standby energy rank.1
average_read_latency           =      139.854   # Average read request latency (cycles)
average_interarrival           =      9.20525   # Average request interarrival latency (cycles)
total_energy                   =  1.83818e+10   # Total energy (pJ)
average_power                  =      1838.18   # Average power (mW)
average_bandwidth              =      9.26984   # Average bandwidth
