0.7
2020.2
May 22 2025
00:13:55
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1754836547,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/pool_tb.sv,1754836548,systemVerilog,,,,pool_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_comp.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv.v,,comp_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv.v,1754836548,systemVerilog,,,,conv_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv_control.v,1754836548,verilog,,,,conv_control_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_counter.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_mult_mux.v,,counter_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_counters.v,1754836548,verilog,,,,counters_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_image_ram.v,1754836548,verilog,,,,tb_image_mem,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v,1754836548,systemVerilog,,,,tb_layer1,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1_mem.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v,,tb_layer1_mem,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer2.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv_control.v,,tb_layer2,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer_control.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_result.v,,layer_control_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_bias.v,1754836548,verilog,,,,load_bias_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_kernel.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_image_ram.v,,tb_load_kernel,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_mult_mux.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_products_reg.v,,mult_mux_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_products_reg.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_bias.v,,products_reg_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_result.v,1754836548,verilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer2.v,,result_registerFile_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v,1754842563,systemVerilog,,,,tb_top,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,adder_tree,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v,1754836577,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,comp,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v,1754837105,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v,,compD,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v,1754839479,systemVerilog,,,,conv,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v,1754836548,verilog,,,,conv_control,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v,1754836548,systemVerilog,,,,channel_counter,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v,1754836548,verilog,,,,counters,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v,1754836577,systemVerilog,,,,dense,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v,1754837083,verilog,,,,ftCounter,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,1754836548,systemVerilog,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v;C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v;C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v,,$unit_functions_v_76067410,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v,,image_mem,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv,1754841747,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v,,layer,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v,1754840883,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v,,layer_control,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,layer_mem,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v,,load_bias,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv,,load_kernels,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v,,mem,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v,1754837098,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/output.sv,,memory,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/output.sv,1754842318,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v,,max,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v,patch_addr_gen,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v,1754842011,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv,,patch_data_latch,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v,,pool,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv,,pool_data,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv,1754836548,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv,,pool_control,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v,1754841720,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v,,cnn,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top_control.sv,1754836577,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top_top.sv,,top_control,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top_top.sv,1754836577,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v,,,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v,1754837090,systemVerilog,,C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v,,weightMem,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
