[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3674889 heartbeat IPC: 2.721 cumulative IPC: 2.721 (Simulation time: 00 hr 00 min 56 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3674889 cumulative IPC: 2.721 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3674889 cumulative IPC: 2.721 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 13736226 heartbeat IPC: 0.9939 cumulative IPC: 0.9939 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 24685947 heartbeat IPC: 0.9133 cumulative IPC: 0.9519 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 36707253 heartbeat IPC: 0.8319 cumulative IPC: 0.9082 (Simulation time: 00 hr 05 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 42812483 cumulative IPC: 0.9343 (Simulation time: 00 hr 07 min 16 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 42812483 cumulative IPC: 0.9343 (Simulation time: 00 hr 07 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9343 instructions: 40000000 cycles: 42812483
CPU 0 Branch Prediction Accuracy: 94.03% MPKI: 16.65 Average ROB Occupancy at Mispredict: 21.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 12.11
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     458727 HIT:     421003 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     458727 HIT:     421003 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 304 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     684973 HIT:     467034 MISS:     217939 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359574 HIT:     291528 MISS:      68046 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96836 HIT:       6303 MISS:      90533 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142737 HIT:     142417 MISS:        320 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85826 HIT:      26786 MISS:      59040 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 141.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6620799 HIT:    6538149 MISS:      82650 MSHR_MERGE:      25561
cpu0->cpu0_L1I LOAD         ACCESS:    6620799 HIT:    6538149 MISS:      82650 MSHR_MERGE:      25561
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.18 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13498655 HIT:   12491598 MISS:    1007057 MSHR_MERGE:     521906
cpu0->cpu0_L1D LOAD         ACCESS:    8377852 HIT:    7852286 MISS:     525566 MSHR_MERGE:     223079
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5027144 HIT:    4633048 MISS:     394096 MSHR_MERGE:     297258
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93659 HIT:       6264 MISS:      87395 MSHR_MERGE:       1569
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.03 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5669345 HIT:    5559955 MISS:     109390 MSHR_MERGE:      48206
cpu0->cpu0_ITLB LOAD         ACCESS:    5669345 HIT:    5559955 MISS:     109390 MSHR_MERGE:      48206
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.417 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12872841 HIT:   12165601 MISS:     707240 MSHR_MERGE:     309697
cpu0->cpu0_DTLB LOAD         ACCESS:   12872841 HIT:   12165601 MISS:     707240 MSHR_MERGE:     309697
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.57 cycles
cpu0->LLC TOTAL        ACCESS:     335592 HIT:     195238 MISS:     140354 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      68046 HIT:      37132 MISS:      30914 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90533 HIT:      11021 MISS:      79512 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117973 HIT:     117880 MISS:         93 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59040 HIT:      29205 MISS:      29835 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 195.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1314
  ROW_BUFFER_MISS:     138940
  AVG DBUS CONGESTED CYCLE: 11.62
Channel 0 WQ ROW_BUFFER_HIT:      13088
  ROW_BUFFER_MISS:      71680
  FULL:          0
Channel 0 REFRESHES ISSUED:       3567