
04_obc_v111_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .dma_buffer   000004a8  24000000  24000000  00028000  2**3
                  ALLOC
  1 .fs_buffer    00014280  240004a8  240004a8  00028000  2**2
                  ALLOC
  2 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .text         00022e7c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00003510  0802311c  0802311c  0002411c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0802662c  0802662c  00027a48  2**0
                  CONTENTS, READONLY
  6 .ARM          00000008  0802662c  0802662c  0002762c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08026634  08026634  00027a48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08026634  08026634  00027634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .fini_array   00000004  08026638  08026638  00027638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .data         00000320  24014728  0802663c  00027728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00045fb8  24014a48  0802695c  00027a48  2**2
                  ALLOC
 12 ._user_heap_stack 00000a00  2405aa00  0802695c  00028a00  2**0
                  ALLOC
 13 .dmesg_buffer 00018000  20000000  20000000  00028000  2**0
                  ALLOC
 14 .custom_data  00032000  30000000  30000000  00028000  2**0
                  ALLOC
 15 .shared_mem   00000000  3800f800  3800f800  00027a48  2**0
                  CONTENTS
 16 .ARM.attributes 0000002e  00000000  00000000  00027a48  2**0
                  CONTENTS, READONLY
 17 .debug_info   0003b8bd  00000000  00000000  00027a76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 0000943d  00000000  00000000  00063333  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00003688  00000000  00000000  0006c770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 000029be  00000000  00000000  0006fdf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  0004e825  00000000  00000000  000727b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line   0004e180  00000000  00000000  000c0fdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_str    001c6a41  00000000  00000000  0010f15b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .comment      00000043  00000000  00000000  002d5b9c  2**0
                  CONTENTS, READONLY
 25 .debug_frame  0000f260  00000000  00000000  002d5be0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_line_str 00000068  00000000  00000000  002e4e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24014a48 	.word	0x24014a48
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08023104 	.word	0x08023104

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24014a4c 	.word	0x24014a4c
 80002dc:	08023104 	.word	0x08023104

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <Mgmt_HardwareSystemPreparing>:
#include "shared_reg.h"

SystemStatus_t Mgmt_GetSystemStatus(void);

Std_ReturnType Mgmt_HardwareSystemPreparing(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
	Std_ReturnType ret = E_ERROR;
 80006e2:	2301      	movs	r3, #1
 80006e4:	71fb      	strb	r3, [r7, #7]
	system_status.init_state = INIT_STATE_STEP_PREPARING;
 80006e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000758 <Mgmt_HardwareSystemPreparing+0x7c>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	701a      	strb	r2, [r3, #0]

	RV3129_Driver_Init(I2C_RTC);
 80006ec:	481b      	ldr	r0, [pc, #108]	@ (800075c <Mgmt_HardwareSystemPreparing+0x80>)
 80006ee:	f008 f8c1 	bl	8008874 <RV3129_Driver_Init>
	FRAM_SPI_Driver_Init(SPI_MEM, FRAM_CS_Port, FRAM_CS);
 80006f2:	2210      	movs	r2, #16
 80006f4:	491a      	ldr	r1, [pc, #104]	@ (8000760 <Mgmt_HardwareSystemPreparing+0x84>)
 80006f6:	481b      	ldr	r0, [pc, #108]	@ (8000764 <Mgmt_HardwareSystemPreparing+0x88>)
 80006f8:	f008 fa14 	bl	8008b24 <FRAM_SPI_Driver_Init>
	ret = UART_DMA_Driver_Init();
 80006fc:	f001 fe34 	bl	8002368 <UART_DMA_Driver_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	71fb      	strb	r3, [r7, #7]

    Watchdog_Device_Init();
 8000704:	f008 f9ae 	bl	8008a64 <Watchdog_Device_Init>

	Utils_SoftTime_Init();
 8000708:	f009 fd34 	bl	800a174 <Utils_SoftTime_Init>

	SharedREG_Init(DIR_M7_TO_M4);
 800070c:	2000      	movs	r0, #0
 800070e:	f001 fbcd 	bl	8001eac <SharedREG_Init>

	Sys_Debugcast(E_OK,	LOG_NOTICE , 	"OBC OS Preparing!");
 8000712:	4a15      	ldr	r2, [pc, #84]	@ (8000768 <Mgmt_HardwareSystemPreparing+0x8c>)
 8000714:	2102      	movs	r1, #2
 8000716:	2000      	movs	r0, #0
 8000718:	f007 fde0 	bl	80082dc <Sys_Debugcast>
	Sys_Debugcast(E_OK,	LOG_INFOR ,  	"OBC OS Preparing!");
 800071c:	4a12      	ldr	r2, [pc, #72]	@ (8000768 <Mgmt_HardwareSystemPreparing+0x8c>)
 800071e:	2100      	movs	r1, #0
 8000720:	2000      	movs	r0, #0
 8000722:	f007 fddb 	bl	80082dc <Sys_Debugcast>
	Sys_Debugcast(E_OK,	LOG_DEBUG, 		"OBC OS Preparing!");
 8000726:	4a10      	ldr	r2, [pc, #64]	@ (8000768 <Mgmt_HardwareSystemPreparing+0x8c>)
 8000728:	2101      	movs	r1, #1
 800072a:	2000      	movs	r0, #0
 800072c:	f007 fdd6 	bl	80082dc <Sys_Debugcast>
	Sys_Debugcast(E_OK, LOG_WARN, 		"OBC OS Preparing!");
 8000730:	4a0d      	ldr	r2, [pc, #52]	@ (8000768 <Mgmt_HardwareSystemPreparing+0x8c>)
 8000732:	2103      	movs	r1, #3
 8000734:	2000      	movs	r0, #0
 8000736:	f007 fdd1 	bl	80082dc <Sys_Debugcast>
	Sys_Debugcast(E_OK, LOG_ERROR, 		"OBC OS Preparing!");
 800073a:	4a0b      	ldr	r2, [pc, #44]	@ (8000768 <Mgmt_HardwareSystemPreparing+0x8c>)
 800073c:	2104      	movs	r1, #4
 800073e:	2000      	movs	r0, #0
 8000740:	f007 fdcc 	bl	80082dc <Sys_Debugcast>
	Sys_Debugcast(E_OK, LOG_FATAL, 		"OBC OS Preparing!");
 8000744:	4a08      	ldr	r2, [pc, #32]	@ (8000768 <Mgmt_HardwareSystemPreparing+0x8c>)
 8000746:	2105      	movs	r1, #5
 8000748:	2000      	movs	r0, #0
 800074a:	f007 fdc7 	bl	80082dc <Sys_Debugcast>
	return ret;
 800074e:	79fb      	ldrb	r3, [r7, #7]
}
 8000750:	4618      	mov	r0, r3
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	24014a64 	.word	0x24014a64
 800075c:	40005800 	.word	0x40005800
 8000760:	58021000 	.word	0x58021000
 8000764:	40013400 	.word	0x40013400
 8000768:	0802311c 	.word	0x0802311c

0800076c <Mgmt_SystemStart>:

void Mgmt_SystemStart(void){
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	Sys_Debugcast(E_OK,	LOG_NOTICE , 	"OBC OS Starting!");
 8000770:	4a04      	ldr	r2, [pc, #16]	@ (8000784 <Mgmt_SystemStart+0x18>)
 8000772:	2102      	movs	r1, #2
 8000774:	2000      	movs	r0, #0
 8000776:	f007 fdb1 	bl	80082dc <Sys_Debugcast>

	OBC_RTOS_Start();
 800077a:	f000 f8ed 	bl	8000958 <OBC_RTOS_Start>
}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	08023130 	.word	0x08023130

08000788 <Mgmt_SystemInitStepZero>:

/*************************************************
 *                   RTOS Control                *
 *************************************************/
Std_ReturnType Mgmt_SystemInitStepZero(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
	Std_ReturnType ret = E_ERROR;
 800078e:	2301      	movs	r3, #1
 8000790:	71fb      	strb	r3, [r7, #7]
	system_status.init_state = INIT_STATE_STEP_ZERO;
 8000792:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <Mgmt_SystemInitStepZero+0x50>)
 8000794:	2202      	movs	r2, #2
 8000796:	701a      	strb	r2, [r3, #0]
	Sys_Debugcast(E_OK, LOG_INFOR, "Step Zero: Pending...");
 8000798:	4a10      	ldr	r2, [pc, #64]	@ (80007dc <Mgmt_SystemInitStepZero+0x54>)
 800079a:	2100      	movs	r1, #0
 800079c:	2000      	movs	r0, #0
 800079e:	f007 fd9d 	bl	80082dc <Sys_Debugcast>

	ret = Utils_SoftTime_Sync();
 80007a2:	f009 febd 	bl	800a520 <Utils_SoftTime_Sync>
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
	if(Utils_SoftTime_Sync() == E_OK){
 80007aa:	f009 feb9 	bl	800a520 <Utils_SoftTime_Sync>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d105      	bne.n	80007c0 <Mgmt_SystemInitStepZero+0x38>
		Sys_Boardcast(E_OK,	LOG_NOTICE, "[Sync Time!]");
 80007b4:	4a0a      	ldr	r2, [pc, #40]	@ (80007e0 <Mgmt_SystemInitStepZero+0x58>)
 80007b6:	2102      	movs	r1, #2
 80007b8:	2000      	movs	r0, #0
 80007ba:	f007 fc81 	bl	80080c0 <Sys_Boardcast>
 80007be:	e005      	b.n	80007cc <Mgmt_SystemInitStepZero+0x44>
	}else{
		system_status.last_error = ret;
 80007c0:	4a05      	ldr	r2, [pc, #20]	@ (80007d8 <Mgmt_SystemInitStepZero+0x50>)
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	7093      	strb	r3, [r2, #2]
		system_status.init_state = INIT_STATE_FAILED;
 80007c6:	4b04      	ldr	r3, [pc, #16]	@ (80007d8 <Mgmt_SystemInitStepZero+0x50>)
 80007c8:	2207      	movs	r2, #7
 80007ca:	701a      	strb	r2, [r3, #0]
	}

	return ret;
 80007cc:	79fb      	ldrb	r3, [r7, #7]
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	24014a64 	.word	0x24014a64
 80007dc:	08023144 	.word	0x08023144
 80007e0:	0802315c 	.word	0x0802315c

080007e4 <Mgmt_SystemInitStepOne>:

Std_ReturnType Mgmt_SystemInitStepOne(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
	system_status.init_state = INIT_STATE_STEP_ONE;
 80007ea:	4b20      	ldr	r3, [pc, #128]	@ (800086c <Mgmt_SystemInitStepOne+0x88>)
 80007ec:	2203      	movs	r2, #3
 80007ee:	701a      	strb	r2, [r3, #0]
	Std_ReturnType ret = E_ERROR;
 80007f0:	2301      	movs	r3, #1
 80007f2:	71fb      	strb	r3, [r7, #7]
	Sys_Debugcast(E_OK, LOG_INFOR, "Step One: Pending...");
 80007f4:	4a1e      	ldr	r2, [pc, #120]	@ (8000870 <Mgmt_SystemInitStepOne+0x8c>)
 80007f6:	2100      	movs	r1, #0
 80007f8:	2000      	movs	r0, #0
 80007fa:	f007 fd6f 	bl	80082dc <Sys_Debugcast>

	ret = SystemCLI_Init();
 80007fe:	f004 fc4b 	bl	8005098 <SystemCLI_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	71fb      	strb	r3, [r7, #7]
	if(ret != E_OK){
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d00b      	beq.n	8000824 <Mgmt_SystemInitStepOne+0x40>
		Sys_Boardcast(E_ERROR, LOG_ERROR, "[CLI-Interface Init Fail]");
 800080c:	4a19      	ldr	r2, [pc, #100]	@ (8000874 <Mgmt_SystemInitStepOne+0x90>)
 800080e:	2104      	movs	r1, #4
 8000810:	2001      	movs	r0, #1
 8000812:	f007 fc55 	bl	80080c0 <Sys_Boardcast>
		system_status.last_error = ret;
 8000816:	4a15      	ldr	r2, [pc, #84]	@ (800086c <Mgmt_SystemInitStepOne+0x88>)
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	7093      	strb	r3, [r2, #2]
		system_status.init_state = INIT_STATE_FAILED;
 800081c:	4b13      	ldr	r3, [pc, #76]	@ (800086c <Mgmt_SystemInitStepOne+0x88>)
 800081e:	2207      	movs	r2, #7
 8000820:	701a      	strb	r2, [r3, #0]
 8000822:	e004      	b.n	800082e <Mgmt_SystemInitStepOne+0x4a>
	}else{
		Sys_Boardcast(E_OK, LOG_NOTICE, "[CLI-Interface Init Done]");
 8000824:	4a14      	ldr	r2, [pc, #80]	@ (8000878 <Mgmt_SystemInitStepOne+0x94>)
 8000826:	2102      	movs	r1, #2
 8000828:	2000      	movs	r0, #0
 800082a:	f007 fc49 	bl	80080c0 <Sys_Boardcast>
	}

	ret = Link_SDFS_Driver();
 800082e:	f006 fe83 	bl	8007538 <Link_SDFS_Driver>
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
	if(ret != E_OK){
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d00b      	beq.n	8000854 <Mgmt_SystemInitStepOne+0x70>
		Sys_Boardcast(E_ERROR, LOG_ERROR, "[Link FATFS Fail]");
 800083c:	4a0f      	ldr	r2, [pc, #60]	@ (800087c <Mgmt_SystemInitStepOne+0x98>)
 800083e:	2104      	movs	r1, #4
 8000840:	2001      	movs	r0, #1
 8000842:	f007 fc3d 	bl	80080c0 <Sys_Boardcast>
		system_status.last_error = ret;
 8000846:	4a09      	ldr	r2, [pc, #36]	@ (800086c <Mgmt_SystemInitStepOne+0x88>)
 8000848:	79fb      	ldrb	r3, [r7, #7]
 800084a:	7093      	strb	r3, [r2, #2]
		system_status.init_state = INIT_STATE_FAILED;
 800084c:	4b07      	ldr	r3, [pc, #28]	@ (800086c <Mgmt_SystemInitStepOne+0x88>)
 800084e:	2207      	movs	r2, #7
 8000850:	701a      	strb	r2, [r3, #0]
 8000852:	e004      	b.n	800085e <Mgmt_SystemInitStepOne+0x7a>
	}else{
		Sys_Boardcast(E_OK, LOG_NOTICE, "[Link FATFS Success]");
 8000854:	4a0a      	ldr	r2, [pc, #40]	@ (8000880 <Mgmt_SystemInitStepOne+0x9c>)
 8000856:	2102      	movs	r1, #2
 8000858:	2000      	movs	r0, #0
 800085a:	f007 fc31 	bl	80080c0 <Sys_Boardcast>
	}

	SysLogQueue_Init();
 800085e:	f007 fedb 	bl	8008618 <SysLogQueue_Init>

	return ret;
 8000862:	79fb      	ldrb	r3, [r7, #7]
}
 8000864:	4618      	mov	r0, r3
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	24014a64 	.word	0x24014a64
 8000870:	0802316c 	.word	0x0802316c
 8000874:	08023184 	.word	0x08023184
 8000878:	080231a0 	.word	0x080231a0
 800087c:	080231bc 	.word	0x080231bc
 8000880:	080231d0 	.word	0x080231d0

08000884 <Mgmt_SystemInitStepTwo>:

Std_ReturnType Mgmt_SystemInitStepTwo(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
	system_status.init_state = INIT_STATE_STEP_TWO;
 800088a:	4b21      	ldr	r3, [pc, #132]	@ (8000910 <Mgmt_SystemInitStepTwo+0x8c>)
 800088c:	2204      	movs	r2, #4
 800088e:	701a      	strb	r2, [r3, #0]
	Std_ReturnType ret = E_ERROR;
 8000890:	2301      	movs	r3, #1
 8000892:	71fb      	strb	r3, [r7, #7]
	Sys_Debugcast(E_OK, LOG_INFOR, "Step Two: Pending...");
 8000894:	4a1f      	ldr	r2, [pc, #124]	@ (8000914 <Mgmt_SystemInitStepTwo+0x90>)
 8000896:	2100      	movs	r1, #0
 8000898:	2000      	movs	r0, #0
 800089a:	f007 fd1f 	bl	80082dc <Sys_Debugcast>

	ret = SPI_SlaveDevice_Init();
 800089e:	f008 ffe5 	bl	800986c <SPI_SlaveDevice_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	71fb      	strb	r3, [r7, #7]
	if(ret != E_OK){
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d00b      	beq.n	80008c4 <Mgmt_SystemInitStepTwo+0x40>
		Sys_Boardcast(E_ERROR, LOG_ERROR, "[SPI Device Init Fail]");
 80008ac:	4a1a      	ldr	r2, [pc, #104]	@ (8000918 <Mgmt_SystemInitStepTwo+0x94>)
 80008ae:	2104      	movs	r1, #4
 80008b0:	2001      	movs	r0, #1
 80008b2:	f007 fc05 	bl	80080c0 <Sys_Boardcast>
		system_status.last_error = ret;
 80008b6:	4a16      	ldr	r2, [pc, #88]	@ (8000910 <Mgmt_SystemInitStepTwo+0x8c>)
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	7093      	strb	r3, [r2, #2]
		system_status.init_state = INIT_STATE_FAILED;
 80008bc:	4b14      	ldr	r3, [pc, #80]	@ (8000910 <Mgmt_SystemInitStepTwo+0x8c>)
 80008be:	2207      	movs	r2, #7
 80008c0:	701a      	strb	r2, [r3, #0]
 80008c2:	e004      	b.n	80008ce <Mgmt_SystemInitStepTwo+0x4a>
	}else{
		Sys_Boardcast(E_OK, LOG_NOTICE, "[SPI Device Init Done]");
 80008c4:	4a15      	ldr	r2, [pc, #84]	@ (800091c <Mgmt_SystemInitStepTwo+0x98>)
 80008c6:	2102      	movs	r1, #2
 80008c8:	2000      	movs	r0, #0
 80008ca:	f007 fbf9 	bl	80080c0 <Sys_Boardcast>
	}

	ret = SPI_MasterDevice_Init(SPI6, SPI6_EXP_CS_GPIO_Port, SPI6_EXP_CS_Pin);
 80008ce:	2210      	movs	r2, #16
 80008d0:	4913      	ldr	r1, [pc, #76]	@ (8000920 <Mgmt_SystemInitStepTwo+0x9c>)
 80008d2:	4814      	ldr	r0, [pc, #80]	@ (8000924 <Mgmt_SystemInitStepTwo+0xa0>)
 80008d4:	f008 fc90 	bl	80091f8 <SPI_MasterDevice_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	71fb      	strb	r3, [r7, #7]
	if(ret != E_OK){
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d00b      	beq.n	80008fa <Mgmt_SystemInitStepTwo+0x76>
		Sys_Boardcast(E_ERROR, LOG_ERROR, "[SPI Master Init Fail]");
 80008e2:	4a11      	ldr	r2, [pc, #68]	@ (8000928 <Mgmt_SystemInitStepTwo+0xa4>)
 80008e4:	2104      	movs	r1, #4
 80008e6:	2001      	movs	r0, #1
 80008e8:	f007 fbea 	bl	80080c0 <Sys_Boardcast>
		system_status.last_error = ret;
 80008ec:	4a08      	ldr	r2, [pc, #32]	@ (8000910 <Mgmt_SystemInitStepTwo+0x8c>)
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	7093      	strb	r3, [r2, #2]
		system_status.init_state = INIT_STATE_FAILED;
 80008f2:	4b07      	ldr	r3, [pc, #28]	@ (8000910 <Mgmt_SystemInitStepTwo+0x8c>)
 80008f4:	2207      	movs	r2, #7
 80008f6:	701a      	strb	r2, [r3, #0]
 80008f8:	e004      	b.n	8000904 <Mgmt_SystemInitStepTwo+0x80>
	}else{
		Sys_Boardcast(E_OK, LOG_NOTICE, "[SPI Master Init Done]");
 80008fa:	4a0c      	ldr	r2, [pc, #48]	@ (800092c <Mgmt_SystemInitStepTwo+0xa8>)
 80008fc:	2102      	movs	r1, #2
 80008fe:	2000      	movs	r0, #0
 8000900:	f007 fbde 	bl	80080c0 <Sys_Boardcast>
	}

	return ret;
 8000904:	79fb      	ldrb	r3, [r7, #7]
}
 8000906:	4618      	mov	r0, r3
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	24014a64 	.word	0x24014a64
 8000914:	080231e8 	.word	0x080231e8
 8000918:	08023200 	.word	0x08023200
 800091c:	08023218 	.word	0x08023218
 8000920:	58020000 	.word	0x58020000
 8000924:	58001400 	.word	0x58001400
 8000928:	08023230 	.word	0x08023230
 800092c:	08023248 	.word	0x08023248

08000930 <Mgmt_SystemInitFinal>:

Std_ReturnType Mgmt_SystemInitFinal(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
	system_status.init_state = INIT_STATE_FINAL;
 8000934:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <Mgmt_SystemInitFinal+0x20>)
 8000936:	2205      	movs	r2, #5
 8000938:	701a      	strb	r2, [r3, #0]
	system_status.init_state = INIT_STATE_COMPLETED;
 800093a:	4b05      	ldr	r3, [pc, #20]	@ (8000950 <Mgmt_SystemInitFinal+0x20>)
 800093c:	2206      	movs	r2, #6
 800093e:	701a      	strb	r2, [r3, #0]
	Sys_Debugcast(E_OK, LOG_INFOR, "Step Final: Pending...");
 8000940:	4a04      	ldr	r2, [pc, #16]	@ (8000954 <Mgmt_SystemInitFinal+0x24>)
 8000942:	2100      	movs	r1, #0
 8000944:	2000      	movs	r0, #0
 8000946:	f007 fcc9 	bl	80082dc <Sys_Debugcast>
	return E_OK;
 800094a:	2300      	movs	r3, #0
}
 800094c:	4618      	mov	r0, r3
 800094e:	bd80      	pop	{r7, pc}
 8000950:	24014a64 	.word	0x24014a64
 8000954:	08023260 	.word	0x08023260

08000958 <OBC_RTOS_Start>:
#include "SysLog/syslog.h"
#include "stdio.h"

/*--------------------Star RTOS--------------*/
void OBC_RTOS_Start(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
	OBC_RootGrowUp();
 800095c:	f000 f9e6 	bl	8000d2c <OBC_RootGrowUp>
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}

08000964 <vApplicationStackOverflowHook>:

/*--------------------RTOS Task List--------------*/

/* Hook prototypes */
void vApplicationStackOverflowHook( TaskHandle_t xTask, char *pcTaskName )
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b0c2      	sub	sp, #264	@ 0x108
 8000968:	af00      	add	r7, sp, #0
 800096a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800096e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000972:	6018      	str	r0, [r3, #0]
 8000974:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000978:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800097c:	6019      	str	r1, [r3, #0]
    char buffer[256];
    snprintf(buffer, sizeof(buffer), "Stack Overflow -> Task %s", pcTaskName);
 800097e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000982:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000986:	f107 0008 	add.w	r0, r7, #8
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a08      	ldr	r2, [pc, #32]	@ (80009b0 <vApplicationStackOverflowHook+0x4c>)
 800098e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000992:	f021 fa8f 	bl	8021eb4 <sniprintf>
	SYSLOG_FATAL_POLL(buffer);
 8000996:	f107 0308 	add.w	r3, r7, #8
 800099a:	2201      	movs	r2, #1
 800099c:	4619      	mov	r1, r3
 800099e:	2005      	movs	r0, #5
 80009a0:	f007 fd40 	bl	8008424 <syslog_log>
}
 80009a4:	bf00      	nop
 80009a6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	08023278 	.word	0x08023278

080009b4 <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b0c0      	sub	sp, #256	@ 0x100
 80009b8:	af00      	add	r7, sp, #0
    char buffer[256];
    snprintf(buffer, sizeof(buffer), "Malloc Hook Overflow");
 80009ba:	463b      	mov	r3, r7
 80009bc:	4a08      	ldr	r2, [pc, #32]	@ (80009e0 <vApplicationMallocFailedHook+0x2c>)
 80009be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009c2:	4618      	mov	r0, r3
 80009c4:	f021 fa76 	bl	8021eb4 <sniprintf>
	SYSLOG_FATAL_POLL(buffer);
 80009c8:	463b      	mov	r3, r7
 80009ca:	2201      	movs	r2, #1
 80009cc:	4619      	mov	r1, r3
 80009ce:	2005      	movs	r0, #5
 80009d0:	f007 fd28 	bl	8008424 <syslog_log>
}
 80009d4:	bf00      	nop
 80009d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	08023294 	.word	0x08023294

080009e4 <LL_GPIO_IsOutputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(const GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	695a      	ldr	r2, [r3, #20]
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	4013      	ands	r3, r2
 80009f6:	683a      	ldr	r2, [r7, #0]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d101      	bne.n	8000a00 <LL_GPIO_IsOutputPinSet+0x1c>
 80009fc:	2301      	movs	r3, #1
 80009fe:	e000      	b.n	8000a02 <LL_GPIO_IsOutputPinSet+0x1e>
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr

08000a0e <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a0e:	b480      	push	{r7}
 8000a10:	b083      	sub	sp, #12
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	6078      	str	r0, [r7, #4]
 8000a16:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	683a      	ldr	r2, [r7, #0]
 8000a1c:	619a      	str	r2, [r3, #24]
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr

08000a2a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	b083      	sub	sp, #12
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
 8000a32:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	041a      	lsls	r2, r3, #16
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	619a      	str	r2, [r3, #24]
}
 8000a3c:	bf00      	nop
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <toCM4_Init>:
#include "utils.h"
#include "main.h"
#include "board.h"
#include "gpio_state.h"

void toCM4_Init(void) {
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
	GPIO_SetHigh(STATE_toCM4_BUSY_Port, STATE_toCM4_BUSY);
 8000a4c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a50:	4806      	ldr	r0, [pc, #24]	@ (8000a6c <toCM4_Init+0x24>)
 8000a52:	f7ff ffdc 	bl	8000a0e <LL_GPIO_SetOutputPin>
	GPIO_SetHigh(STATE_toCM4_READYSEND_Port, STATE_toCM4_READYSEND);
 8000a56:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a5a:	4804      	ldr	r0, [pc, #16]	@ (8000a6c <toCM4_Init+0x24>)
 8000a5c:	f7ff ffd7 	bl	8000a0e <LL_GPIO_SetOutputPin>
    toCM4_SetState(TOCM4_IDLE);
 8000a60:	2003      	movs	r0, #3
 8000a62:	f000 f805 	bl	8000a70 <toCM4_SetState>
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	58021400 	.word	0x58021400

08000a70 <toCM4_SetState>:

void toCM4_SetState(toCM4_State_t state) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	2b03      	cmp	r3, #3
 8000a7e:	d837      	bhi.n	8000af0 <toCM4_SetState+0x80>
 8000a80:	a201      	add	r2, pc, #4	@ (adr r2, 8000a88 <toCM4_SetState+0x18>)
 8000a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a86:	bf00      	nop
 8000a88:	08000a99 	.word	0x08000a99
 8000a8c:	08000aaf 	.word	0x08000aaf
 8000a90:	08000ac5 	.word	0x08000ac5
 8000a94:	08000adb 	.word	0x08000adb
        case TOCM4_ERROR:
            GPIO_SetLow(STATE_toCM4_BUSY_Port, STATE_toCM4_BUSY);
 8000a98:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a9c:	481c      	ldr	r0, [pc, #112]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000a9e:	f7ff ffc4 	bl	8000a2a <LL_GPIO_ResetOutputPin>
            GPIO_SetLow(STATE_toCM4_READYSEND_Port, STATE_toCM4_READYSEND);
 8000aa2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000aa6:	481a      	ldr	r0, [pc, #104]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000aa8:	f7ff ffbf 	bl	8000a2a <LL_GPIO_ResetOutputPin>
            break;
 8000aac:	e02b      	b.n	8000b06 <toCM4_SetState+0x96>
        case TOCM4_READYSEND:
            GPIO_SetLow(STATE_toCM4_BUSY_Port, STATE_toCM4_BUSY);
 8000aae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ab2:	4817      	ldr	r0, [pc, #92]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000ab4:	f7ff ffb9 	bl	8000a2a <LL_GPIO_ResetOutputPin>
            GPIO_SetHigh(STATE_toCM4_READYSEND_Port, STATE_toCM4_READYSEND);
 8000ab8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000abc:	4814      	ldr	r0, [pc, #80]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000abe:	f7ff ffa6 	bl	8000a0e <LL_GPIO_SetOutputPin>
            break;
 8000ac2:	e020      	b.n	8000b06 <toCM4_SetState+0x96>
        case TOCM4_BUSY:
            GPIO_SetHigh(STATE_toCM4_BUSY_Port, STATE_toCM4_BUSY);
 8000ac4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ac8:	4811      	ldr	r0, [pc, #68]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000aca:	f7ff ffa0 	bl	8000a0e <LL_GPIO_SetOutputPin>
            GPIO_SetLow(STATE_toCM4_READYSEND_Port, STATE_toCM4_READYSEND);
 8000ace:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ad2:	480f      	ldr	r0, [pc, #60]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000ad4:	f7ff ffa9 	bl	8000a2a <LL_GPIO_ResetOutputPin>
            break;
 8000ad8:	e015      	b.n	8000b06 <toCM4_SetState+0x96>
        case TOCM4_IDLE:
            GPIO_SetHigh(STATE_toCM4_BUSY_Port, STATE_toCM4_BUSY);
 8000ada:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ade:	480c      	ldr	r0, [pc, #48]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000ae0:	f7ff ff95 	bl	8000a0e <LL_GPIO_SetOutputPin>
            GPIO_SetHigh(STATE_toCM4_READYSEND_Port, STATE_toCM4_READYSEND);
 8000ae4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ae8:	4809      	ldr	r0, [pc, #36]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000aea:	f7ff ff90 	bl	8000a0e <LL_GPIO_SetOutputPin>
            break;
 8000aee:	e00a      	b.n	8000b06 <toCM4_SetState+0x96>
        default:
            GPIO_SetLow(STATE_toCM4_BUSY_Port, STATE_toCM4_BUSY);
 8000af0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000af4:	4806      	ldr	r0, [pc, #24]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000af6:	f7ff ff98 	bl	8000a2a <LL_GPIO_ResetOutputPin>
            GPIO_SetLow(STATE_toCM4_READYSEND_Port, STATE_toCM4_READYSEND);
 8000afa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000afe:	4804      	ldr	r0, [pc, #16]	@ (8000b10 <toCM4_SetState+0xa0>)
 8000b00:	f7ff ff93 	bl	8000a2a <LL_GPIO_ResetOutputPin>
            break;
 8000b04:	bf00      	nop
    }
}
 8000b06:	bf00      	nop
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	58021400 	.word	0x58021400

08000b14 <toCM4_GetState>:

toCM4_State_t toCM4_GetState(void) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
    uint8_t busy_state = GPIO_IsOutHigh(STATE_toCM4_BUSY_Port, STATE_toCM4_BUSY);
 8000b1a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b1e:	4819      	ldr	r0, [pc, #100]	@ (8000b84 <toCM4_GetState+0x70>)
 8000b20:	f7ff ff60 	bl	80009e4 <LL_GPIO_IsOutputPinSet>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	bf14      	ite	ne
 8000b2a:	2301      	movne	r3, #1
 8000b2c:	2300      	moveq	r3, #0
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	71fb      	strb	r3, [r7, #7]
    uint8_t readysend_state = GPIO_IsOutHigh(STATE_toCM4_READYSEND_Port, STATE_toCM4_READYSEND);
 8000b32:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b36:	4813      	ldr	r0, [pc, #76]	@ (8000b84 <toCM4_GetState+0x70>)
 8000b38:	f7ff ff54 	bl	80009e4 <LL_GPIO_IsOutputPinSet>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	bf14      	ite	ne
 8000b42:	2301      	movne	r3, #1
 8000b44:	2300      	moveq	r3, #0
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	71bb      	strb	r3, [r7, #6]

    if (busy_state == 0 && readysend_state == 0) {
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d104      	bne.n	8000b5a <toCM4_GetState+0x46>
 8000b50:	79bb      	ldrb	r3, [r7, #6]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d101      	bne.n	8000b5a <toCM4_GetState+0x46>
        return TOCM4_ERROR;
 8000b56:	2300      	movs	r3, #0
 8000b58:	e010      	b.n	8000b7c <toCM4_GetState+0x68>
    } else if (busy_state == 0 && readysend_state == 1) {
 8000b5a:	79fb      	ldrb	r3, [r7, #7]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d104      	bne.n	8000b6a <toCM4_GetState+0x56>
 8000b60:	79bb      	ldrb	r3, [r7, #6]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d101      	bne.n	8000b6a <toCM4_GetState+0x56>
        return TOCM4_READYSEND;
 8000b66:	2301      	movs	r3, #1
 8000b68:	e008      	b.n	8000b7c <toCM4_GetState+0x68>
    } else if (busy_state == 1 && readysend_state == 0) {
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d104      	bne.n	8000b7a <toCM4_GetState+0x66>
 8000b70:	79bb      	ldrb	r3, [r7, #6]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d101      	bne.n	8000b7a <toCM4_GetState+0x66>
        return TOCM4_BUSY;
 8000b76:	2302      	movs	r3, #2
 8000b78:	e000      	b.n	8000b7c <toCM4_GetState+0x68>
    } else { // busy_state == 1 && readysend_state == 1
        return TOCM4_IDLE;
 8000b7a:	2303      	movs	r3, #3
    }
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	58021400 	.word	0x58021400

08000b88 <ForwardMode_Set>:
#include <stdio.h>

static ForwardMode_t currentMode = FORWARD_MODE_NORMAL;
static uint8_t backslashCount = 0;

void ForwardMode_Set(ForwardMode_t mode) {
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	71fb      	strb	r3, [r7, #7]
    currentMode = mode;
 8000b92:	4a06      	ldr	r2, [pc, #24]	@ (8000bac <ForwardMode_Set+0x24>)
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	7013      	strb	r3, [r2, #0]
    backslashCount = 0;
 8000b98:	4b05      	ldr	r3, [pc, #20]	@ (8000bb0 <ForwardMode_Set+0x28>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	701a      	strb	r2, [r3, #0]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	24014a67 	.word	0x24014a67
 8000bb0:	24014a68 	.word	0x24014a68

08000bb4 <ForwardMode_Get>:

ForwardMode_t ForwardMode_Get(void) {
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
    return currentMode;
 8000bb8:	4b03      	ldr	r3, [pc, #12]	@ (8000bc8 <ForwardMode_Get+0x14>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	24014a67 	.word	0x24014a67

08000bcc <ForwardMode_ProcessReceivedByte>:

_Bool ForwardMode_ProcessReceivedByte(uint8_t byte) {
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
    if ((char)byte == '\\') {
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	2b5c      	cmp	r3, #92	@ 0x5c
 8000bda:	d106      	bne.n	8000bea <ForwardMode_ProcessReceivedByte+0x1e>
        backslashCount++;
 8000bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <ForwardMode_ProcessReceivedByte+0x4c>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	3301      	adds	r3, #1
 8000be2:	b2da      	uxtb	r2, r3
 8000be4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c18 <ForwardMode_ProcessReceivedByte+0x4c>)
 8000be6:	701a      	strb	r2, [r3, #0]
 8000be8:	e002      	b.n	8000bf0 <ForwardMode_ProcessReceivedByte+0x24>
    } else {
        backslashCount = 0;
 8000bea:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <ForwardMode_ProcessReceivedByte+0x4c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
    }
    if (backslashCount >= 10) {
 8000bf0:	4b09      	ldr	r3, [pc, #36]	@ (8000c18 <ForwardMode_ProcessReceivedByte+0x4c>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b09      	cmp	r3, #9
 8000bf6:	d907      	bls.n	8000c08 <ForwardMode_ProcessReceivedByte+0x3c>
        currentMode = FORWARD_MODE_NORMAL;
 8000bf8:	4b08      	ldr	r3, [pc, #32]	@ (8000c1c <ForwardMode_ProcessReceivedByte+0x50>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	701a      	strb	r2, [r3, #0]
        backslashCount = 0;
 8000bfe:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <ForwardMode_ProcessReceivedByte+0x4c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
        return true;
 8000c04:	2301      	movs	r3, #1
 8000c06:	e000      	b.n	8000c0a <ForwardMode_ProcessReceivedByte+0x3e>
    }
    return false;
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	24014a68 	.word	0x24014a68
 8000c1c:	24014a67 	.word	0x24014a67

08000c20 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	69db      	ldr	r3, [r3, #28]
 8000c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c30:	2b40      	cmp	r3, #64	@ 0x40
 8000c32:	d101      	bne.n	8000c38 <LL_USART_IsActiveFlag_TC+0x18>
 8000c34:	2301      	movs	r3, #1
 8000c36:	e000      	b.n	8000c3a <LL_USART_IsActiveFlag_TC+0x1a>
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr

08000c46 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(const USART_TypeDef *USARTx)
{
 8000c46:	b480      	push	{r7}
 8000c48:	b083      	sub	sp, #12
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	69db      	ldr	r3, [r3, #28]
 8000c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c56:	2b80      	cmp	r3, #128	@ 0x80
 8000c58:	d101      	bne.n	8000c5e <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e000      	b.n	8000c60 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8000c5e:	2300      	movs	r3, #0
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	460b      	mov	r3, r1
 8000c76:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8000c78:	78fa      	ldrb	r2, [r7, #3]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <LL_GPIO_SetOutputPin>:
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
 8000c92:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	683a      	ldr	r2, [r7, #0]
 8000c98:	619a      	str	r2, [r3, #24]
}
 8000c9a:	bf00      	nop
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr

08000ca6 <LL_GPIO_ResetOutputPin>:
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	b083      	sub	sp, #12
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
 8000cae:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	041a      	lsls	r2, r3, #16
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	619a      	str	r2, [r3, #24]
}
 8000cb8:	bf00      	nop
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <writeChar_auth_USB>:
/*************************************************
 *                    Header                     *
 *************************************************/
ShieldInstance_t auth_usb;

static void writeChar_auth_USB(char c) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
    uint8_t c_to_send = c;
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	73fb      	strb	r3, [r7, #15]
    UART_Driver_Write(UART_USB, c_to_send);
 8000cd2:	7bfb      	ldrb	r3, [r7, #15]
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4803      	ldr	r0, [pc, #12]	@ (8000ce4 <writeChar_auth_USB+0x20>)
 8000cd8:	f001 fcfc 	bl	80026d4 <UART_Driver_Write>
}
 8000cdc:	bf00      	nop
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40011000 	.word	0x40011000

08000ce8 <OBC_RootTask>:
 *               	Root Task	                 *
 *************************************************/
void OBC_RootTask(void *pvParameters);

void OBC_RootTask(void *pvParameters)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	Sys_Debugcast(E_OK, LOG_NOTICE, "Root task started");
 8000cf0:	4a0b      	ldr	r2, [pc, #44]	@ (8000d20 <OBC_RootTask+0x38>)
 8000cf2:	2102      	movs	r1, #2
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	f007 faf1 	bl	80082dc <Sys_Debugcast>
    if (OBC_AppInit() != E_OK)
 8000cfa:	f000 f843 	bl	8000d84 <OBC_AppInit>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d007      	beq.n	8000d14 <OBC_RootTask+0x2c>
    {
        Sys_Boardcast(E_ERROR, LOG_ERROR, "!!! Application Initialization Failed");
 8000d04:	4a07      	ldr	r2, [pc, #28]	@ (8000d24 <OBC_RootTask+0x3c>)
 8000d06:	2104      	movs	r1, #4
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f007 f9d9 	bl	80080c0 <Sys_Boardcast>
        system_status.program_state = PROGRAM_STATE_ERROR;
 8000d0e:	4b06      	ldr	r3, [pc, #24]	@ (8000d28 <OBC_RootTask+0x40>)
 8000d10:	2202      	movs	r2, #2
 8000d12:	705a      	strb	r2, [r3, #1]
    }

    vTaskDelete(NULL);
 8000d14:	2000      	movs	r0, #0
 8000d16:	f010 ff4f 	bl	8011bb8 <vTaskDelete>
    while(1){
 8000d1a:	bf00      	nop
 8000d1c:	e7fd      	b.n	8000d1a <OBC_RootTask+0x32>
 8000d1e:	bf00      	nop
 8000d20:	080232ac 	.word	0x080232ac
 8000d24:	080232c0 	.word	0x080232c0
 8000d28:	24014a6c 	.word	0x24014a6c

08000d2c <OBC_RootGrowUp>:
    	// Should not go here
    }
}

void OBC_RootGrowUp(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af04      	add	r7, sp, #16
    TaskHandle_t task_handle = xTaskCreateStatic(
 8000d32:	4b0f      	ldr	r3, [pc, #60]	@ (8000d70 <OBC_RootGrowUp+0x44>)
 8000d34:	9302      	str	r3, [sp, #8]
 8000d36:	4b0f      	ldr	r3, [pc, #60]	@ (8000d74 <OBC_RootGrowUp+0x48>)
 8000d38:	9301      	str	r3, [sp, #4]
 8000d3a:	2305      	movs	r3, #5
 8000d3c:	9300      	str	r3, [sp, #0]
 8000d3e:	2300      	movs	r3, #0
 8000d40:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000d44:	490c      	ldr	r1, [pc, #48]	@ (8000d78 <OBC_RootGrowUp+0x4c>)
 8000d46:	480d      	ldr	r0, [pc, #52]	@ (8000d7c <OBC_RootGrowUp+0x50>)
 8000d48:	f010 fd83 	bl	8011852 <xTaskCreateStatic>
 8000d4c:	6078      	str	r0, [r7, #4]
        ROOT_PRIORITY,
        root_stack,
        &root_tcb
    );

    if (task_handle == NULL)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d106      	bne.n	8000d62 <OBC_RootGrowUp+0x36>
    {
        Sys_Boardcast(E_ERROR, LOG_FATAL, "Cannot Start Root-Task!!!");
 8000d54:	4a0a      	ldr	r2, [pc, #40]	@ (8000d80 <OBC_RootGrowUp+0x54>)
 8000d56:	2105      	movs	r1, #5
 8000d58:	2001      	movs	r0, #1
 8000d5a:	f007 f9b1 	bl	80080c0 <Sys_Boardcast>
        while (1);
 8000d5e:	bf00      	nop
 8000d60:	e7fd      	b.n	8000d5e <OBC_RootGrowUp+0x32>
    }

    vTaskStartScheduler();
 8000d62:	f011 f8cf 	bl	8011f04 <vTaskStartScheduler>
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	24015ecc 	.word	0x24015ecc
 8000d74:	24014acc 	.word	0x24014acc
 8000d78:	080232e8 	.word	0x080232e8
 8000d7c:	08000ce9 	.word	0x08000ce9
 8000d80:	080232f8 	.word	0x080232f8

08000d84 <OBC_AppInit>:
/*************************************************
 *               	TASK INIT	                 *
 *************************************************/

Std_ReturnType OBC_AppInit(void)
{
 8000d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d86:	b0cf      	sub	sp, #316	@ 0x13c
 8000d88:	af06      	add	r7, sp, #24

	Std_ReturnType ret = E_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	ret = Mgmt_SystemInitStepZero();
 8000d90:	f7ff fcfa 	bl	8000788 <Mgmt_SystemInitStepZero>
 8000d94:	4603      	mov	r3, r0
 8000d96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	if (ret != E_OK){
 8000d9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d005      	beq.n	8000dae <OBC_AppInit+0x2a>
		Sys_Boardcast(E_ERROR, LOG_FATAL, "System Init Step Zero Failed!!!");
 8000da2:	4ac9      	ldr	r2, [pc, #804]	@ (80010c8 <OBC_AppInit+0x344>)
 8000da4:	2105      	movs	r1, #5
 8000da6:	2001      	movs	r0, #1
 8000da8:	f007 f98a 	bl	80080c0 <Sys_Boardcast>
 8000dac:	e004      	b.n	8000db8 <OBC_AppInit+0x34>
	}else{
    	Sys_Boardcast(E_OK, LOG_INFOR, "Step Zero: PASS!");
 8000dae:	4ac7      	ldr	r2, [pc, #796]	@ (80010cc <OBC_AppInit+0x348>)
 8000db0:	2100      	movs	r1, #0
 8000db2:	2000      	movs	r0, #0
 8000db4:	f007 f984 	bl	80080c0 <Sys_Boardcast>
	}

	ret = Mgmt_SystemInitStepOne();
 8000db8:	f7ff fd14 	bl	80007e4 <Mgmt_SystemInitStepOne>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	if (ret != E_OK){
 8000dc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d005      	beq.n	8000dd6 <OBC_AppInit+0x52>
		Sys_Boardcast(E_ERROR, LOG_FATAL, "System Init Step One Failed!!!");
 8000dca:	4ac1      	ldr	r2, [pc, #772]	@ (80010d0 <OBC_AppInit+0x34c>)
 8000dcc:	2105      	movs	r1, #5
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f007 f976 	bl	80080c0 <Sys_Boardcast>
 8000dd4:	e004      	b.n	8000de0 <OBC_AppInit+0x5c>
	}else{
    	Sys_Boardcast(E_OK, LOG_INFOR, "Step One: PASS!");
 8000dd6:	4abf      	ldr	r2, [pc, #764]	@ (80010d4 <OBC_AppInit+0x350>)
 8000dd8:	2100      	movs	r1, #0
 8000dda:	2000      	movs	r0, #0
 8000ddc:	f007 f970 	bl	80080c0 <Sys_Boardcast>
	}

	ret = Mgmt_SystemInitStepTwo();
 8000de0:	f7ff fd50 	bl	8000884 <Mgmt_SystemInitStepTwo>
 8000de4:	4603      	mov	r3, r0
 8000de6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	if (ret != E_OK){
 8000dea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d005      	beq.n	8000dfe <OBC_AppInit+0x7a>
		Sys_Boardcast(E_ERROR, LOG_FATAL, "System Init Step Two Failed!!!");
 8000df2:	4ab9      	ldr	r2, [pc, #740]	@ (80010d8 <OBC_AppInit+0x354>)
 8000df4:	2105      	movs	r1, #5
 8000df6:	2001      	movs	r0, #1
 8000df8:	f007 f962 	bl	80080c0 <Sys_Boardcast>
 8000dfc:	e004      	b.n	8000e08 <OBC_AppInit+0x84>
	}else{
    	Sys_Boardcast(E_OK, LOG_INFOR, "Step Two: PASS!");
 8000dfe:	4ab7      	ldr	r2, [pc, #732]	@ (80010dc <OBC_AppInit+0x358>)
 8000e00:	2100      	movs	r1, #0
 8000e02:	2000      	movs	r0, #0
 8000e04:	f007 f95c 	bl	80080c0 <Sys_Boardcast>
	}

	ret = Mgmt_SystemInitFinal();
 8000e08:	f7ff fd92 	bl	8000930 <Mgmt_SystemInitFinal>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	if (ret != E_OK){
 8000e12:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d005      	beq.n	8000e26 <OBC_AppInit+0xa2>
		Sys_Boardcast(E_ERROR, LOG_FATAL, "System Init Final Failed!!!");
 8000e1a:	4ab1      	ldr	r2, [pc, #708]	@ (80010e0 <OBC_AppInit+0x35c>)
 8000e1c:	2105      	movs	r1, #5
 8000e1e:	2001      	movs	r0, #1
 8000e20:	f007 f94e 	bl	80080c0 <Sys_Boardcast>
 8000e24:	e004      	b.n	8000e30 <OBC_AppInit+0xac>
	}else{
    	Sys_Boardcast(E_OK, LOG_INFOR, "Step Final: PASS!");
 8000e26:	4aaf      	ldr	r2, [pc, #700]	@ (80010e4 <OBC_AppInit+0x360>)
 8000e28:	2100      	movs	r1, #0
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f007 f948 	bl	80080c0 <Sys_Boardcast>
	}

	FS_Init();
 8000e30:	f006 fa32 	bl	8007298 <FS_Init>

	MIN_Process_Init();
 8000e34:	f006 fe96 	bl	8007b64 <MIN_Process_Init>

	if (ret != E_OK){
 8000e38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d005      	beq.n	8000e4c <OBC_AppInit+0xc8>
		Sys_Boardcast(E_ERROR, LOG_FATAL, "System Failed!!!");
 8000e40:	4aa9      	ldr	r2, [pc, #676]	@ (80010e8 <OBC_AppInit+0x364>)
 8000e42:	2105      	movs	r1, #5
 8000e44:	2001      	movs	r0, #1
 8000e46:	f007 f93b 	bl	80080c0 <Sys_Boardcast>
 8000e4a:	e004      	b.n	8000e56 <OBC_AppInit+0xd2>
	}else{
    	Sys_Boardcast(E_OK, LOG_INFOR, "[WELCOME]");
 8000e4c:	4aa7      	ldr	r2, [pc, #668]	@ (80010ec <OBC_AppInit+0x368>)
 8000e4e:	2100      	movs	r1, #0
 8000e50:	2000      	movs	r0, #0
 8000e52:	f007 f935 	bl	80080c0 <Sys_Boardcast>
	}

	char boot_log[256] = {0};
 8000e56:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e5a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e64:	461a      	mov	r2, r3
 8000e66:	2100      	movs	r1, #0
 8000e68:	f021 f8e9 	bl	802203e <memset>
    int offset = 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    s_DateTime rtc;
    Utils_GetRTC(&rtc);
 8000e72:	f107 0308 	add.w	r3, r7, #8
 8000e76:	4618      	mov	r0, r3
 8000e78:	f009 f9c0 	bl	800a1fc <Utils_GetRTC>
    offset += snprintf(boot_log + offset, sizeof(boot_log) - offset,
 8000e7c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000e80:	f107 0210 	add.w	r2, r7, #16
 8000e84:	18d0      	adds	r0, r2, r3
 8000e86:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000e8a:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
                "\r\nHardtime: 20%02d-%02d-%02d %02d:%02d:%02d ",
                rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 8000e8e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e92:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000e96:	789b      	ldrb	r3, [r3, #2]
    offset += snprintf(boot_log + offset, sizeof(boot_log) - offset,
 8000e98:	469c      	mov	ip, r3
                rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 8000e9a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e9e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000ea2:	785b      	ldrb	r3, [r3, #1]
    offset += snprintf(boot_log + offset, sizeof(boot_log) - offset,
 8000ea4:	461a      	mov	r2, r3
                rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 8000ea6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000eaa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000eae:	781b      	ldrb	r3, [r3, #0]
    offset += snprintf(boot_log + offset, sizeof(boot_log) - offset,
 8000eb0:	461c      	mov	r4, r3
                rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 8000eb2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000eb6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000eba:	78db      	ldrb	r3, [r3, #3]
    offset += snprintf(boot_log + offset, sizeof(boot_log) - offset,
 8000ebc:	461d      	mov	r5, r3
                rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 8000ebe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ec2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000ec6:	791b      	ldrb	r3, [r3, #4]
    offset += snprintf(boot_log + offset, sizeof(boot_log) - offset,
 8000ec8:	461e      	mov	r6, r3
                rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 8000eca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ece:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000ed2:	795b      	ldrb	r3, [r3, #5]
    offset += snprintf(boot_log + offset, sizeof(boot_log) - offset,
 8000ed4:	9304      	str	r3, [sp, #16]
 8000ed6:	9603      	str	r6, [sp, #12]
 8000ed8:	9502      	str	r5, [sp, #8]
 8000eda:	9401      	str	r4, [sp, #4]
 8000edc:	9200      	str	r2, [sp, #0]
 8000ede:	4663      	mov	r3, ip
 8000ee0:	4a83      	ldr	r2, [pc, #524]	@ (80010f0 <OBC_AppInit+0x36c>)
 8000ee2:	f020 ffe7 	bl	8021eb4 <sniprintf>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000eec:	4413      	add	r3, r2
 8000eee:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    uint8_t hours = 0, minutes = 0, seconds = 0;
 8000ef2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ef6:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8000efa:	2200      	movs	r2, #0
 8000efc:	701a      	strb	r2, [r3, #0]
 8000efe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f02:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8000f06:	2200      	movs	r2, #0
 8000f08:	701a      	strb	r2, [r3, #0]
 8000f0a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f0e:	f2a3 131b 	subw	r3, r3, #283	@ 0x11b
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
    Utils_GetWorkingTime(NULL, &hours, &minutes, &seconds);
 8000f16:	1d7b      	adds	r3, r7, #5
 8000f18:	1dba      	adds	r2, r7, #6
 8000f1a:	1df9      	adds	r1, r7, #7
 8000f1c:	2000      	movs	r0, #0
 8000f1e:	f009 f9c7 	bl	800a2b0 <Utils_GetWorkingTime>
    offset += snprintf(boot_log + offset, sizeof(boot_log) - offset,
 8000f22:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000f26:	f107 0210 	add.w	r2, r7, #16
 8000f2a:	18d0      	adds	r0, r2, r3
 8000f2c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000f30:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8000f34:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f38:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	461c      	mov	r4, r3
 8000f40:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f44:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f50:	f2a3 131b 	subw	r3, r3, #283	@ 0x11b
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	9301      	str	r3, [sp, #4]
 8000f58:	9200      	str	r2, [sp, #0]
 8000f5a:	4623      	mov	r3, r4
 8000f5c:	4a65      	ldr	r2, [pc, #404]	@ (80010f4 <OBC_AppInit+0x370>)
 8000f5e:	f020 ffa9 	bl	8021eb4 <sniprintf>
 8000f62:	4602      	mov	r2, r0
 8000f64:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000f68:	4413      	add	r3, r2
 8000f6a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
                    "\r\nUptime: %02u:%02u:%02u",
                    hours, minutes, seconds);
    offset += snprintf(boot_log + offset, sizeof(boot_log) - offset,
 8000f6e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000f72:	f107 0210 	add.w	r2, r7, #16
 8000f76:	18d0      	adds	r0, r2, r3
 8000f78:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000f7c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000f80:	4a5d      	ldr	r2, [pc, #372]	@ (80010f8 <OBC_AppInit+0x374>)
 8000f82:	4619      	mov	r1, r3
 8000f84:	f020 ff96 	bl	8021eb4 <sniprintf>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000f8e:	4413      	add	r3, r2
 8000f90:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
                    "\r\nWelcome to SpaceLiinTech - SLT BEE-PC1 OBC \r\n\r\n");

	for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8000f94:	2300      	movs	r3, #0
 8000f96:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000f9a:	e017      	b.n	8000fcc <OBC_AppInit+0x248>
	{
	    while (!LL_USART_IsActiveFlag_TXE(USART1));
 8000f9c:	bf00      	nop
 8000f9e:	4857      	ldr	r0, [pc, #348]	@ (80010fc <OBC_AppInit+0x378>)
 8000fa0:	f7ff fe51 	bl	8000c46 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d0f9      	beq.n	8000f9e <OBC_AppInit+0x21a>
	    LL_USART_TransmitData8(USART1, (uint8_t)boot_log[i]);
 8000faa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fae:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 8000fb2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000fb6:	4413      	add	r3, r2
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	4619      	mov	r1, r3
 8000fbc:	484f      	ldr	r0, [pc, #316]	@ (80010fc <OBC_AppInit+0x378>)
 8000fbe:	f7ff fe55 	bl	8000c6c <LL_USART_TransmitData8>
	for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8000fc2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000fcc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fd0:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 8000fd4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000fd8:	4413      	add	r3, r2
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1dd      	bne.n	8000f9c <OBC_AppInit+0x218>
	}
	while (!LL_USART_IsActiveFlag_TC(USART1));
 8000fe0:	bf00      	nop
 8000fe2:	4846      	ldr	r0, [pc, #280]	@ (80010fc <OBC_AppInit+0x378>)
 8000fe4:	f7ff fe1c 	bl	8000c20 <LL_USART_IsActiveFlag_TC>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d0f9      	beq.n	8000fe2 <OBC_AppInit+0x25e>

	for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000ff4:	e017      	b.n	8001026 <OBC_AppInit+0x2a2>
	{
	    while (!LL_USART_IsActiveFlag_TXE(USART2));
 8000ff6:	bf00      	nop
 8000ff8:	4841      	ldr	r0, [pc, #260]	@ (8001100 <OBC_AppInit+0x37c>)
 8000ffa:	f7ff fe24 	bl	8000c46 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d0f9      	beq.n	8000ff8 <OBC_AppInit+0x274>
	    LL_USART_TransmitData8(USART2, (uint8_t)boot_log[i]);
 8001004:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001008:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 800100c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001010:	4413      	add	r3, r2
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	4619      	mov	r1, r3
 8001016:	483a      	ldr	r0, [pc, #232]	@ (8001100 <OBC_AppInit+0x37c>)
 8001018:	f7ff fe28 	bl	8000c6c <LL_USART_TransmitData8>
	for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 800101c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001020:	3301      	adds	r3, #1
 8001022:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001026:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800102a:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 800102e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001032:	4413      	add	r3, r2
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1dd      	bne.n	8000ff6 <OBC_AppInit+0x272>
	}
	while (!LL_USART_IsActiveFlag_TC(USART2));
 800103a:	bf00      	nop
 800103c:	4830      	ldr	r0, [pc, #192]	@ (8001100 <OBC_AppInit+0x37c>)
 800103e:	f7ff fdef 	bl	8000c20 <LL_USART_IsActiveFlag_TC>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d0f9      	beq.n	800103c <OBC_AppInit+0x2b8>


    CREATE_TASK(FS_Gatekeeper_Task, 	"FS_Gatekeeper", 	MIN_STACK_SIZE * 20, 	NULL, 									2, NULL);
 8001048:	2300      	movs	r3, #0
 800104a:	9301      	str	r3, [sp, #4]
 800104c:	2302      	movs	r3, #2
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	2300      	movs	r3, #0
 8001052:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8001056:	492b      	ldr	r1, [pc, #172]	@ (8001104 <OBC_AppInit+0x380>)
 8001058:	482b      	ldr	r0, [pc, #172]	@ (8001108 <OBC_AppInit+0x384>)
 800105a:	f010 fc5e 	bl	801191a <xTaskCreate>
 800105e:	4603      	mov	r3, r0
 8001060:	2b01      	cmp	r3, #1
 8001062:	d001      	beq.n	8001068 <OBC_AppInit+0x2e4>
 8001064:	2301      	movs	r3, #1
 8001066:	e0ed      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(MIN_Process_Task, 		"MIN_Process", 		MIN_STACK_SIZE * 20, 	NULL, 									1, NULL);
 8001068:	2300      	movs	r3, #0
 800106a:	9301      	str	r3, [sp, #4]
 800106c:	2301      	movs	r3, #1
 800106e:	9300      	str	r3, [sp, #0]
 8001070:	2300      	movs	r3, #0
 8001072:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8001076:	4925      	ldr	r1, [pc, #148]	@ (800110c <OBC_AppInit+0x388>)
 8001078:	4825      	ldr	r0, [pc, #148]	@ (8001110 <OBC_AppInit+0x38c>)
 800107a:	f010 fc4e 	bl	801191a <xTaskCreate>
 800107e:	4603      	mov	r3, r0
 8001080:	2b01      	cmp	r3, #1
 8001082:	d001      	beq.n	8001088 <OBC_AppInit+0x304>
 8001084:	2301      	movs	r3, #1
 8001086:	e0dd      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(SysLog_Task, 			"SysLog_Task", 		MIN_STACK_SIZE * 10, 	NULL, 									1, NULL);	// Syslog Queue from syslog_queue.c
 8001088:	2300      	movs	r3, #0
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	2301      	movs	r3, #1
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2300      	movs	r3, #0
 8001092:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8001096:	491f      	ldr	r1, [pc, #124]	@ (8001114 <OBC_AppInit+0x390>)
 8001098:	481f      	ldr	r0, [pc, #124]	@ (8001118 <OBC_AppInit+0x394>)
 800109a:	f010 fc3e 	bl	801191a <xTaskCreate>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d001      	beq.n	80010a8 <OBC_AppInit+0x324>
 80010a4:	2301      	movs	r3, #1
 80010a6:	e0cd      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(vSoft_RTC_Task, 		"Soft_RTC_Task", 	MIN_STACK_SIZE * 5, 	NULL, 									1, NULL);
 80010a8:	2300      	movs	r3, #0
 80010aa:	9301      	str	r3, [sp, #4]
 80010ac:	2301      	movs	r3, #1
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2300      	movs	r3, #0
 80010b2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80010b6:	4919      	ldr	r1, [pc, #100]	@ (800111c <OBC_AppInit+0x398>)
 80010b8:	4819      	ldr	r0, [pc, #100]	@ (8001120 <OBC_AppInit+0x39c>)
 80010ba:	f010 fc2e 	bl	801191a <xTaskCreate>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d02f      	beq.n	8001124 <OBC_AppInit+0x3a0>
 80010c4:	2301      	movs	r3, #1
 80010c6:	e0bd      	b.n	8001244 <OBC_AppInit+0x4c0>
 80010c8:	08023314 	.word	0x08023314
 80010cc:	08023334 	.word	0x08023334
 80010d0:	08023348 	.word	0x08023348
 80010d4:	08023368 	.word	0x08023368
 80010d8:	08023378 	.word	0x08023378
 80010dc:	08023398 	.word	0x08023398
 80010e0:	080233a8 	.word	0x080233a8
 80010e4:	080233c4 	.word	0x080233c4
 80010e8:	080233d8 	.word	0x080233d8
 80010ec:	080233ec 	.word	0x080233ec
 80010f0:	080233f8 	.word	0x080233f8
 80010f4:	08023428 	.word	0x08023428
 80010f8:	08023444 	.word	0x08023444
 80010fc:	40011000 	.word	0x40011000
 8001100:	40004400 	.word	0x40004400
 8001104:	08023478 	.word	0x08023478
 8001108:	0800731d 	.word	0x0800731d
 800110c:	08023488 	.word	0x08023488
 8001110:	080015e5 	.word	0x080015e5
 8001114:	08023494 	.word	0x08023494
 8001118:	08008635 	.word	0x08008635
 800111c:	080234a0 	.word	0x080234a0
 8001120:	080012a5 	.word	0x080012a5

    CREATE_TASK(UART_DEBUG_DMA_RX_Task, "DEBUG_RX_Task", 	MIN_STACK_SIZE * 20, 	(void*)UART_DMA_Driver_Get(UART_DEBUG), 1, NULL);
 8001124:	484a      	ldr	r0, [pc, #296]	@ (8001250 <OBC_AppInit+0x4cc>)
 8001126:	f001 f8f5 	bl	8002314 <UART_DMA_Driver_Get>
 800112a:	4603      	mov	r3, r0
 800112c:	2200      	movs	r2, #0
 800112e:	9201      	str	r2, [sp, #4]
 8001130:	2201      	movs	r2, #1
 8001132:	9200      	str	r2, [sp, #0]
 8001134:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8001138:	4946      	ldr	r1, [pc, #280]	@ (8001254 <OBC_AppInit+0x4d0>)
 800113a:	4847      	ldr	r0, [pc, #284]	@ (8001258 <OBC_AppInit+0x4d4>)
 800113c:	f010 fbed 	bl	801191a <xTaskCreate>
 8001140:	4603      	mov	r3, r0
 8001142:	2b01      	cmp	r3, #1
 8001144:	d001      	beq.n	800114a <OBC_AppInit+0x3c6>
 8001146:	2301      	movs	r3, #1
 8001148:	e07c      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(UART_EXP_DMA_RX_Task, 	"EXP_RX_Task",	 	MIN_STACK_SIZE * 20, 	(void*)UART_DMA_Driver_Get(UART_EXP), 	1, NULL);
 800114a:	4844      	ldr	r0, [pc, #272]	@ (800125c <OBC_AppInit+0x4d8>)
 800114c:	f001 f8e2 	bl	8002314 <UART_DMA_Driver_Get>
 8001150:	4603      	mov	r3, r0
 8001152:	2200      	movs	r2, #0
 8001154:	9201      	str	r2, [sp, #4]
 8001156:	2201      	movs	r2, #1
 8001158:	9200      	str	r2, [sp, #0]
 800115a:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800115e:	4940      	ldr	r1, [pc, #256]	@ (8001260 <OBC_AppInit+0x4dc>)
 8001160:	4840      	ldr	r0, [pc, #256]	@ (8001264 <OBC_AppInit+0x4e0>)
 8001162:	f010 fbda 	bl	801191a <xTaskCreate>
 8001166:	4603      	mov	r3, r0
 8001168:	2b01      	cmp	r3, #1
 800116a:	d001      	beq.n	8001170 <OBC_AppInit+0x3ec>
 800116c:	2301      	movs	r3, #1
 800116e:	e069      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(CLI_Handle_Task, 		"CLI_Handle_Task", 	MIN_STACK_SIZE * 10, 	NULL, 									1, NULL);
 8001170:	2300      	movs	r3, #0
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	2301      	movs	r3, #1
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2300      	movs	r3, #0
 800117a:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 800117e:	493a      	ldr	r1, [pc, #232]	@ (8001268 <OBC_AppInit+0x4e4>)
 8001180:	483a      	ldr	r0, [pc, #232]	@ (800126c <OBC_AppInit+0x4e8>)
 8001182:	f010 fbca 	bl	801191a <xTaskCreate>
 8001186:	4603      	mov	r3, r0
 8001188:	2b01      	cmp	r3, #1
 800118a:	d001      	beq.n	8001190 <OBC_AppInit+0x40c>
 800118c:	2301      	movs	r3, #1
 800118e:	e059      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(vTask1_handler, 		"vTask1", 			MIN_STACK_SIZE, 		NULL, 									1, NULL);
 8001190:	2300      	movs	r3, #0
 8001192:	9301      	str	r3, [sp, #4]
 8001194:	2301      	movs	r3, #1
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2300      	movs	r3, #0
 800119a:	2280      	movs	r2, #128	@ 0x80
 800119c:	4934      	ldr	r1, [pc, #208]	@ (8001270 <OBC_AppInit+0x4ec>)
 800119e:	4835      	ldr	r0, [pc, #212]	@ (8001274 <OBC_AppInit+0x4f0>)
 80011a0:	f010 fbbb 	bl	801191a <xTaskCreate>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d001      	beq.n	80011ae <OBC_AppInit+0x42a>
 80011aa:	2301      	movs	r3, #1
 80011ac:	e04a      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(vTask2_handler, 		"vTask2", 			MIN_STACK_SIZE, 		NULL, 									1, NULL);
 80011ae:	2300      	movs	r3, #0
 80011b0:	9301      	str	r3, [sp, #4]
 80011b2:	2301      	movs	r3, #1
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	2300      	movs	r3, #0
 80011b8:	2280      	movs	r2, #128	@ 0x80
 80011ba:	492f      	ldr	r1, [pc, #188]	@ (8001278 <OBC_AppInit+0x4f4>)
 80011bc:	482f      	ldr	r0, [pc, #188]	@ (800127c <OBC_AppInit+0x4f8>)
 80011be:	f010 fbac 	bl	801191a <xTaskCreate>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d001      	beq.n	80011cc <OBC_AppInit+0x448>
 80011c8:	2301      	movs	r3, #1
 80011ca:	e03b      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(vTask3_handler, 		"vTask3", 			MIN_STACK_SIZE * 5, 	NULL, 									1, NULL);
 80011cc:	2300      	movs	r3, #0
 80011ce:	9301      	str	r3, [sp, #4]
 80011d0:	2301      	movs	r3, #1
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	2300      	movs	r3, #0
 80011d6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80011da:	4929      	ldr	r1, [pc, #164]	@ (8001280 <OBC_AppInit+0x4fc>)
 80011dc:	4829      	ldr	r0, [pc, #164]	@ (8001284 <OBC_AppInit+0x500>)
 80011de:	f010 fb9c 	bl	801191a <xTaskCreate>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d001      	beq.n	80011ec <OBC_AppInit+0x468>
 80011e8:	2301      	movs	r3, #1
 80011ea:	e02b      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(UART_USB_DMA_RX_TASK, 	"UART_USB_RX_Task", MIN_STACK_SIZE * 20, 	(void*)UART_DMA_Driver_Get(UART_USB),	1, NULL);
 80011ec:	4826      	ldr	r0, [pc, #152]	@ (8001288 <OBC_AppInit+0x504>)
 80011ee:	f001 f891 	bl	8002314 <UART_DMA_Driver_Get>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2200      	movs	r2, #0
 80011f6:	9201      	str	r2, [sp, #4]
 80011f8:	2201      	movs	r2, #1
 80011fa:	9200      	str	r2, [sp, #0]
 80011fc:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8001200:	4922      	ldr	r1, [pc, #136]	@ (800128c <OBC_AppInit+0x508>)
 8001202:	4823      	ldr	r0, [pc, #140]	@ (8001290 <OBC_AppInit+0x50c>)
 8001204:	f010 fb89 	bl	801191a <xTaskCreate>
 8001208:	4603      	mov	r3, r0
 800120a:	2b01      	cmp	r3, #1
 800120c:	d001      	beq.n	8001212 <OBC_AppInit+0x48e>
 800120e:	2301      	movs	r3, #1
 8001210:	e018      	b.n	8001244 <OBC_AppInit+0x4c0>

    CREATE_TASK(vWatchdogTask, 			"Watchdog_Task", 	MIN_STACK_SIZE, 		NULL, 									1, NULL);
 8001212:	2300      	movs	r3, #0
 8001214:	9301      	str	r3, [sp, #4]
 8001216:	2301      	movs	r3, #1
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	@ 0x80
 800121e:	491d      	ldr	r1, [pc, #116]	@ (8001294 <OBC_AppInit+0x510>)
 8001220:	481d      	ldr	r0, [pc, #116]	@ (8001298 <OBC_AppInit+0x514>)
 8001222:	f010 fb7a 	bl	801191a <xTaskCreate>
 8001226:	4603      	mov	r3, r0
 8001228:	2b01      	cmp	r3, #1
 800122a:	d001      	beq.n	8001230 <OBC_AppInit+0x4ac>
 800122c:	2301      	movs	r3, #1
 800122e:	e009      	b.n	8001244 <OBC_AppInit+0x4c0>

    vTaskDelay(pdMS_TO_TICKS(1));
 8001230:	2001      	movs	r0, #1
 8001232:	f010 fd65 	bl	8011d00 <vTaskDelay>

	Shield_Init(&auth_usb, writeChar_auth_USB);
 8001236:	4919      	ldr	r1, [pc, #100]	@ (800129c <OBC_AppInit+0x518>)
 8001238:	4819      	ldr	r0, [pc, #100]	@ (80012a0 <OBC_AppInit+0x51c>)
 800123a:	f001 fd0d 	bl	8002c58 <Shield_Init>

	Dmesg_Init();
 800123e:	f005 fdd1 	bl	8006de4 <Dmesg_Init>

    return E_OK;
 8001242:	2300      	movs	r3, #0
}
 8001244:	4618      	mov	r0, r3
 8001246:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 800124a:	46bd      	mov	sp, r7
 800124c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800124e:	bf00      	nop
 8001250:	40004400 	.word	0x40004400
 8001254:	080234b0 	.word	0x080234b0
 8001258:	08001501 	.word	0x08001501
 800125c:	40007800 	.word	0x40007800
 8001260:	080234c0 	.word	0x080234c0
 8001264:	08001465 	.word	0x08001465
 8001268:	080234cc 	.word	0x080234cc
 800126c:	080012f1 	.word	0x080012f1
 8001270:	080234dc 	.word	0x080234dc
 8001274:	080015fd 	.word	0x080015fd
 8001278:	080234e4 	.word	0x080234e4
 800127c:	08001631 	.word	0x08001631
 8001280:	080234ec 	.word	0x080234ec
 8001284:	08001665 	.word	0x08001665
 8001288:	40011000 	.word	0x40011000
 800128c:	080234f4 	.word	0x080234f4
 8001290:	08001355 	.word	0x08001355
 8001294:	08023508 	.word	0x08023508
 8001298:	080016a9 	.word	0x080016a9
 800129c:	08000cc5 	.word	0x08000cc5
 80012a0:	24014a70 	.word	0x24014a70

080012a4 <vSoft_RTC_Task>:

/*************************************************
 *               TASK LIST                       *
 *************************************************/
void vSoft_RTC_Task(void *pvParameters)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
    static uint32_t countingSyncTime = 1;

    while(1)
    {
        Utils_SoftTime_Update();
 80012ac:	f008 fd92 	bl	8009dd4 <Utils_SoftTime_Update>
        countingSyncTime++;
 80012b0:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <vSoft_RTC_Task+0x44>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	3301      	adds	r3, #1
 80012b6:	4a0c      	ldr	r2, [pc, #48]	@ (80012e8 <vSoft_RTC_Task+0x44>)
 80012b8:	6013      	str	r3, [r2, #0]
        if(countingSyncTime > 7200)
 80012ba:	4b0b      	ldr	r3, [pc, #44]	@ (80012e8 <vSoft_RTC_Task+0x44>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f5b3 5fe1 	cmp.w	r3, #7200	@ 0x1c20
 80012c2:	d90c      	bls.n	80012de <vSoft_RTC_Task+0x3a>
        {
            countingSyncTime = 0;
 80012c4:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <vSoft_RTC_Task+0x44>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
            if(Utils_SoftTime_Sync() == E_OK)
 80012ca:	f009 f929 	bl	800a520 <Utils_SoftTime_Sync>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d104      	bne.n	80012de <vSoft_RTC_Task+0x3a>
            {
                SYSLOG_NOTICE("[Sync Time!]");
 80012d4:	2200      	movs	r2, #0
 80012d6:	4905      	ldr	r1, [pc, #20]	@ (80012ec <vSoft_RTC_Task+0x48>)
 80012d8:	2002      	movs	r0, #2
 80012da:	f007 f8a3 	bl	8008424 <syslog_log>
            }
        }

        vTaskDelay(1000);
 80012de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012e2:	f010 fd0d 	bl	8011d00 <vTaskDelay>
        Utils_SoftTime_Update();
 80012e6:	e7e1      	b.n	80012ac <vSoft_RTC_Task+0x8>
 80012e8:	24014728 	.word	0x24014728
 80012ec:	08023518 	.word	0x08023518

080012f0 <CLI_Handle_Task>:
    }
}

void CLI_Handle_Task(void *pvParameters)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	while (1)
	{
    	ShieldAuthState_t auth_state;
        embeddedCliProcess(getUartCm4CliPointer());
 80012f8:	f003 ff66 	bl	80051c8 <getUartCm4CliPointer>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4618      	mov	r0, r3
 8001300:	f004 f87b 	bl	80053fa <embeddedCliProcess>

    	auth_state = Shield_GetState(&auth_usb);
 8001304:	4811      	ldr	r0, [pc, #68]	@ (800134c <CLI_Handle_Task+0x5c>)
 8001306:	f001 ff3b 	bl	8003180 <Shield_GetState>
 800130a:	4603      	mov	r3, r0
 800130c:	73fb      	strb	r3, [r7, #15]
    	if(auth_state == AUTH_ADMIN || auth_state == AUTH_USER){
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	2b03      	cmp	r3, #3
 8001312:	d002      	beq.n	800131a <CLI_Handle_Task+0x2a>
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	2b04      	cmp	r3, #4
 8001318:	d113      	bne.n	8001342 <CLI_Handle_Task+0x52>
        	if(auth_usb.initreset == 1){
 800131a:	4b0c      	ldr	r3, [pc, #48]	@ (800134c <CLI_Handle_Task+0x5c>)
 800131c:	6a1b      	ldr	r3, [r3, #32]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d109      	bne.n	8001336 <CLI_Handle_Task+0x46>
                embeddedCliPrint(getUsbCdcCliPointer(), "");
 8001322:	f003 ff45 	bl	80051b0 <getUsbCdcCliPointer>
 8001326:	4603      	mov	r3, r0
 8001328:	4909      	ldr	r1, [pc, #36]	@ (8001350 <CLI_Handle_Task+0x60>)
 800132a:	4618      	mov	r0, r3
 800132c:	f004 f8f6 	bl	800551c <embeddedCliPrint>
                auth_usb.initreset = 0;
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <CLI_Handle_Task+0x5c>)
 8001332:	2200      	movs	r2, #0
 8001334:	621a      	str	r2, [r3, #32]
        	}
			embeddedCliProcess(getUsbCdcCliPointer());
 8001336:	f003 ff3b 	bl	80051b0 <getUsbCdcCliPointer>
 800133a:	4603      	mov	r3, r0
 800133c:	4618      	mov	r0, r3
 800133e:	f004 f85c 	bl	80053fa <embeddedCliProcess>
//			embeddedCliProcess(getUartCm4CliPointer());
    	}

		vTaskDelay(500);
 8001342:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001346:	f010 fcdb 	bl	8011d00 <vTaskDelay>
	{
 800134a:	e7d5      	b.n	80012f8 <CLI_Handle_Task+0x8>
 800134c:	24014a70 	.word	0x24014a70
 8001350:	08023528 	.word	0x08023528

08001354 <UART_USB_DMA_RX_TASK>:
	}
}

void UART_USB_DMA_RX_TASK(void *pvParameters)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
    UART_DMA_Driver_t *driver = (UART_DMA_Driver_t *)pvParameters;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	617b      	str	r3, [r7, #20]
    for (;;)
    {
        if (xSemaphoreTake(driver->rxSemaphore, portMAX_DELAY) == pdTRUE)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001364:	f04f 31ff 	mov.w	r1, #4294967295
 8001368:	4618      	mov	r0, r3
 800136a:	f00f fe0b 	bl	8010f84 <xQueueSemaphoreTake>
 800136e:	4603      	mov	r3, r0
 8001370:	2b01      	cmp	r3, #1
 8001372:	d16d      	bne.n	8001450 <UART_USB_DMA_RX_TASK+0xfc>
        {
            int c;
            while ((c = UART_DMA_Driver_Read(driver->uart)) != -1)
 8001374:	e062      	b.n	800143c <UART_USB_DMA_RX_TASK+0xe8>
            {
                ForwardMode_t mode = ForwardMode_Get();
 8001376:	f7ff fc1d 	bl	8000bb4 <ForwardMode_Get>
 800137a:	4603      	mov	r3, r0
 800137c:	73fb      	strb	r3, [r7, #15]
                if (mode == FORWARD_MODE_USB) {
 800137e:	7bfb      	ldrb	r3, [r7, #15]
 8001380:	2b02      	cmp	r3, #2
 8001382:	d115      	bne.n	80013b0 <UART_USB_DMA_RX_TASK+0x5c>
                    // Forward mode: USART2 (rx) - UART7 (tx)
//                    UART_Driver_Write(UART7, (uint8_t)c);
                    UART_Driver_Write(UART_EXP, (uint8_t)c);
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	b2db      	uxtb	r3, r3
 8001388:	4619      	mov	r1, r3
 800138a:	4833      	ldr	r0, [pc, #204]	@ (8001458 <UART_USB_DMA_RX_TASK+0x104>)
 800138c:	f001 f9a2 	bl	80026d4 <UART_Driver_Write>

                    if (ForwardMode_ProcessReceivedByte((uint8_t)c)) {
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fc19 	bl	8000bcc <ForwardMode_ProcessReceivedByte>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d04d      	beq.n	800143c <UART_USB_DMA_RX_TASK+0xe8>
                        embeddedCliPrint(getUsbCdcCliPointer(), "Forward mode disabled due to 10 consecutive '\\'.");
 80013a0:	f003 ff06 	bl	80051b0 <getUsbCdcCliPointer>
 80013a4:	4603      	mov	r3, r0
 80013a6:	492d      	ldr	r1, [pc, #180]	@ (800145c <UART_USB_DMA_RX_TASK+0x108>)
 80013a8:	4618      	mov	r0, r3
 80013aa:	f004 f8b7 	bl	800551c <embeddedCliPrint>
 80013ae:	e045      	b.n	800143c <UART_USB_DMA_RX_TASK+0xe8>
                    }
                } else if (mode == FORWARD_MODE_LISTEN_USB) {
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	2b04      	cmp	r3, #4
 80013b4:	d11e      	bne.n	80013f4 <UART_USB_DMA_RX_TASK+0xa0>
                    if (ForwardMode_ProcessReceivedByte((uint8_t)c)) {
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fc06 	bl	8000bcc <ForwardMode_ProcessReceivedByte>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d006      	beq.n	80013d4 <UART_USB_DMA_RX_TASK+0x80>
                        embeddedCliPrint(getUsbCdcCliPointer(), "Forward mode disabled due to 10 consecutive '\\'.");
 80013c6:	f003 fef3 	bl	80051b0 <getUsbCdcCliPointer>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4923      	ldr	r1, [pc, #140]	@ (800145c <UART_USB_DMA_RX_TASK+0x108>)
 80013ce:	4618      	mov	r0, r3
 80013d0:	f004 f8a4 	bl	800551c <embeddedCliPrint>
                    }
                    embeddedCliReceiveChar(getUsbCdcCliPointer(), (char)c);
 80013d4:	f003 feec 	bl	80051b0 <getUsbCdcCliPointer>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	4619      	mov	r1, r3
 80013e0:	4610      	mov	r0, r2
 80013e2:	f003 ffe7 	bl	80053b4 <embeddedCliReceiveChar>
                    embeddedCliProcess(getUsbCdcCliPointer());
 80013e6:	f003 fee3 	bl	80051b0 <getUsbCdcCliPointer>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4618      	mov	r0, r3
 80013ee:	f004 f804 	bl	80053fa <embeddedCliProcess>
 80013f2:	e023      	b.n	800143c <UART_USB_DMA_RX_TASK+0xe8>
                } else {
                    // Mode NORMAL: CLI
                	ShieldAuthState_t auth_state = Shield_GetState(&auth_usb);
 80013f4:	481a      	ldr	r0, [pc, #104]	@ (8001460 <UART_USB_DMA_RX_TASK+0x10c>)
 80013f6:	f001 fec3 	bl	8003180 <Shield_GetState>
 80013fa:	4603      	mov	r3, r0
 80013fc:	73bb      	strb	r3, [r7, #14]
                	if(auth_state == AUTH_ADMIN || auth_state == AUTH_USER){
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	2b03      	cmp	r3, #3
 8001402:	d002      	beq.n	800140a <UART_USB_DMA_RX_TASK+0xb6>
 8001404:	7bbb      	ldrb	r3, [r7, #14]
 8001406:	2b04      	cmp	r3, #4
 8001408:	d112      	bne.n	8001430 <UART_USB_DMA_RX_TASK+0xdc>
                		Shield_ResetTimer(&auth_usb);
 800140a:	4815      	ldr	r0, [pc, #84]	@ (8001460 <UART_USB_DMA_RX_TASK+0x10c>)
 800140c:	f001 fc12 	bl	8002c34 <Shield_ResetTimer>
                        embeddedCliReceiveChar(getUsbCdcCliPointer(), (char)c);
 8001410:	f003 fece 	bl	80051b0 <getUsbCdcCliPointer>
 8001414:	4602      	mov	r2, r0
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	b2db      	uxtb	r3, r3
 800141a:	4619      	mov	r1, r3
 800141c:	4610      	mov	r0, r2
 800141e:	f003 ffc9 	bl	80053b4 <embeddedCliReceiveChar>
                        embeddedCliProcess(getUsbCdcCliPointer());
 8001422:	f003 fec5 	bl	80051b0 <getUsbCdcCliPointer>
 8001426:	4603      	mov	r3, r0
 8001428:	4618      	mov	r0, r3
 800142a:	f003 ffe6 	bl	80053fa <embeddedCliProcess>
 800142e:	e005      	b.n	800143c <UART_USB_DMA_RX_TASK+0xe8>
                	}else{
                		Shield_ReceiveChar(&auth_usb, (char)c);
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	b2db      	uxtb	r3, r3
 8001434:	4619      	mov	r1, r3
 8001436:	480a      	ldr	r0, [pc, #40]	@ (8001460 <UART_USB_DMA_RX_TASK+0x10c>)
 8001438:	f001 fd1e 	bl	8002e78 <Shield_ReceiveChar>
            while ((c = UART_DMA_Driver_Read(driver->uart)) != -1)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f001 fa81 	bl	8002948 <UART_DMA_Driver_Read>
 8001446:	6138      	str	r0, [r7, #16]
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800144e:	d192      	bne.n	8001376 <UART_USB_DMA_RX_TASK+0x22>
                	}
                }
            }
        }

        vTaskDelay(pdMS_TO_TICKS(1));
 8001450:	2001      	movs	r0, #1
 8001452:	f010 fc55 	bl	8011d00 <vTaskDelay>
        if (xSemaphoreTake(driver->rxSemaphore, portMAX_DELAY) == pdTRUE)
 8001456:	e783      	b.n	8001360 <UART_USB_DMA_RX_TASK+0xc>
 8001458:	40007800 	.word	0x40007800
 800145c:	0802352c 	.word	0x0802352c
 8001460:	24014a70 	.word	0x24014a70

08001464 <UART_EXP_DMA_RX_Task>:
    }
}

void UART_EXP_DMA_RX_Task(void *pvParameters)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
    UART_DMA_Driver_t *driver = (UART_DMA_Driver_t *)pvParameters;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	617b      	str	r3, [r7, #20]
    for (;;)
    {
        if (xSemaphoreTake(driver->rxSemaphore, 0) == pdTRUE)
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001474:	2100      	movs	r1, #0
 8001476:	4618      	mov	r0, r3
 8001478:	f00f fd84 	bl	8010f84 <xQueueSemaphoreTake>
 800147c:	4603      	mov	r3, r0
 800147e:	2b01      	cmp	r3, #1
 8001480:	d135      	bne.n	80014ee <UART_EXP_DMA_RX_Task+0x8a>
        {
            int c;
            while ((c = UART_DMA_Driver_Read(driver->uart)) != -1)
 8001482:	e02a      	b.n	80014da <UART_EXP_DMA_RX_Task+0x76>
            {
                ForwardMode_t mode = ForwardMode_Get();
 8001484:	f7ff fb96 	bl	8000bb4 <ForwardMode_Get>
 8001488:	4603      	mov	r3, r0
 800148a:	73fb      	strb	r3, [r7, #15]
                if (mode == FORWARD_MODE_UART) {
 800148c:	7bfb      	ldrb	r3, [r7, #15]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d106      	bne.n	80014a0 <UART_EXP_DMA_RX_Task+0x3c>
                    // Forward mode (CM4): UART7 RX -> UART_DEBUG
                    UART_Driver_Write(UART_DEBUG, (uint8_t)c);
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	b2db      	uxtb	r3, r3
 8001496:	4619      	mov	r1, r3
 8001498:	4817      	ldr	r0, [pc, #92]	@ (80014f8 <UART_EXP_DMA_RX_Task+0x94>)
 800149a:	f001 f91b 	bl	80026d4 <UART_Driver_Write>
 800149e:	e01c      	b.n	80014da <UART_EXP_DMA_RX_Task+0x76>
//                    embeddedCliReceiveChar(getUartCm4CliPointer(), (char)c);
                } else if (mode == FORWARD_MODE_USB) {
 80014a0:	7bfb      	ldrb	r3, [r7, #15]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d106      	bne.n	80014b4 <UART_EXP_DMA_RX_Task+0x50>
                    // Forward mode (USB): UART7 -> to CDC
                    UART_Driver_Write(UART_USB, (uint8_t)c);
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	4619      	mov	r1, r3
 80014ac:	4813      	ldr	r0, [pc, #76]	@ (80014fc <UART_EXP_DMA_RX_Task+0x98>)
 80014ae:	f001 f911 	bl	80026d4 <UART_Driver_Write>
 80014b2:	e012      	b.n	80014da <UART_EXP_DMA_RX_Task+0x76>
                } else if (mode == FORWARD_MODE_LISTEN_CM4) {
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	2b03      	cmp	r3, #3
 80014b8:	d106      	bne.n	80014c8 <UART_EXP_DMA_RX_Task+0x64>
                    // Listen mode (CM4): UART7 RX -> UART_DEBUG
                    UART_Driver_Write(UART_DEBUG, (uint8_t)c);
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	4619      	mov	r1, r3
 80014c0:	480d      	ldr	r0, [pc, #52]	@ (80014f8 <UART_EXP_DMA_RX_Task+0x94>)
 80014c2:	f001 f907 	bl	80026d4 <UART_Driver_Write>
 80014c6:	e008      	b.n	80014da <UART_EXP_DMA_RX_Task+0x76>
                } else if (mode == FORWARD_MODE_LISTEN_USB) {
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	d105      	bne.n	80014da <UART_EXP_DMA_RX_Task+0x76>
                    // Listen mode (USB):UART7 RX -> CDC
                    UART_Driver_Write(UART_USB, (uint8_t)c);
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	4619      	mov	r1, r3
 80014d4:	4809      	ldr	r0, [pc, #36]	@ (80014fc <UART_EXP_DMA_RX_Task+0x98>)
 80014d6:	f001 f8fd 	bl	80026d4 <UART_Driver_Write>
            while ((c = UART_DMA_Driver_Read(driver->uart)) != -1)
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4618      	mov	r0, r3
 80014e0:	f001 fa32 	bl	8002948 <UART_DMA_Driver_Read>
 80014e4:	6138      	str	r0, [r7, #16]
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ec:	d1ca      	bne.n	8001484 <UART_EXP_DMA_RX_Task+0x20>
//                        embeddedCliPrint(getUsbCdcCliPointer(), "Listen/Forward mode disabled due to 10 consecutive '\\'.");
//                    }
//                }
            }
        }
        vTaskDelay(pdMS_TO_TICKS(1));
 80014ee:	2001      	movs	r0, #1
 80014f0:	f010 fc06 	bl	8011d00 <vTaskDelay>
        if (xSemaphoreTake(driver->rxSemaphore, 0) == pdTRUE)
 80014f4:	e7bc      	b.n	8001470 <UART_EXP_DMA_RX_Task+0xc>
 80014f6:	bf00      	nop
 80014f8:	40004400 	.word	0x40004400
 80014fc:	40011000 	.word	0x40011000

08001500 <UART_DEBUG_DMA_RX_Task>:
    }
}


void UART_DEBUG_DMA_RX_Task(void *pvParameters)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
    UART_DMA_Driver_t *driver = (UART_DMA_Driver_t *)pvParameters;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	617b      	str	r3, [r7, #20]
    for (;;)
    {
        if (xSemaphoreTake(driver->rxSemaphore, portMAX_DELAY) == pdTRUE)
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001510:	f04f 31ff 	mov.w	r1, #4294967295
 8001514:	4618      	mov	r0, r3
 8001516:	f00f fd35 	bl	8010f84 <xQueueSemaphoreTake>
 800151a:	4603      	mov	r3, r0
 800151c:	2b01      	cmp	r3, #1
 800151e:	d158      	bne.n	80015d2 <UART_DEBUG_DMA_RX_Task+0xd2>
        {
            int c;
            while ((c = UART_DMA_Driver_Read(driver->uart)) != -1)
 8001520:	e04d      	b.n	80015be <UART_DEBUG_DMA_RX_Task+0xbe>
            {
                ForwardMode_t mode = ForwardMode_Get();
 8001522:	f7ff fb47 	bl	8000bb4 <ForwardMode_Get>
 8001526:	4603      	mov	r3, r0
 8001528:	73fb      	strb	r3, [r7, #15]
                if (mode == FORWARD_MODE_UART) {
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d115      	bne.n	800155c <UART_DEBUG_DMA_RX_Task+0x5c>
                    // Forward mode: USART2 (rx) - UART7 (tx)
//                    UART_Driver_Write(UART7, (uint8_t)c);
                    UART_Driver_Write(UART_EXP, (uint8_t)c);
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	b2db      	uxtb	r3, r3
 8001534:	4619      	mov	r1, r3
 8001536:	4829      	ldr	r0, [pc, #164]	@ (80015dc <UART_DEBUG_DMA_RX_Task+0xdc>)
 8001538:	f001 f8cc 	bl	80026d4 <UART_Driver_Write>

                    if (ForwardMode_ProcessReceivedByte((uint8_t)c)) {
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	b2db      	uxtb	r3, r3
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fb43 	bl	8000bcc <ForwardMode_ProcessReceivedByte>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d038      	beq.n	80015be <UART_DEBUG_DMA_RX_Task+0xbe>
                        embeddedCliPrint(getUartCm4CliPointer(), "Forward mode disabled due to 10 consecutive '\\'.");
 800154c:	f003 fe3c 	bl	80051c8 <getUartCm4CliPointer>
 8001550:	4603      	mov	r3, r0
 8001552:	4923      	ldr	r1, [pc, #140]	@ (80015e0 <UART_DEBUG_DMA_RX_Task+0xe0>)
 8001554:	4618      	mov	r0, r3
 8001556:	f003 ffe1 	bl	800551c <embeddedCliPrint>
 800155a:	e030      	b.n	80015be <UART_DEBUG_DMA_RX_Task+0xbe>
                    }
                } else if (mode == FORWARD_MODE_LISTEN_CM4) {
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	2b03      	cmp	r3, #3
 8001560:	d11e      	bne.n	80015a0 <UART_DEBUG_DMA_RX_Task+0xa0>
                    if (ForwardMode_ProcessReceivedByte((uint8_t)c)) {
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	b2db      	uxtb	r3, r3
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff fb30 	bl	8000bcc <ForwardMode_ProcessReceivedByte>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d006      	beq.n	8001580 <UART_DEBUG_DMA_RX_Task+0x80>
                        embeddedCliPrint(getUartCm4CliPointer(), "Forward mode disabled due to 10 consecutive '\\'.");
 8001572:	f003 fe29 	bl	80051c8 <getUartCm4CliPointer>
 8001576:	4603      	mov	r3, r0
 8001578:	4919      	ldr	r1, [pc, #100]	@ (80015e0 <UART_DEBUG_DMA_RX_Task+0xe0>)
 800157a:	4618      	mov	r0, r3
 800157c:	f003 ffce 	bl	800551c <embeddedCliPrint>
                    }
                    embeddedCliReceiveChar(getUartCm4CliPointer(), (char)c);
 8001580:	f003 fe22 	bl	80051c8 <getUartCm4CliPointer>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	b2db      	uxtb	r3, r3
 800158a:	4619      	mov	r1, r3
 800158c:	4610      	mov	r0, r2
 800158e:	f003 ff11 	bl	80053b4 <embeddedCliReceiveChar>
                    embeddedCliProcess(getUartCm4CliPointer());
 8001592:	f003 fe19 	bl	80051c8 <getUartCm4CliPointer>
 8001596:	4603      	mov	r3, r0
 8001598:	4618      	mov	r0, r3
 800159a:	f003 ff2e 	bl	80053fa <embeddedCliProcess>
 800159e:	e00e      	b.n	80015be <UART_DEBUG_DMA_RX_Task+0xbe>
                } else {
                    // Mode NORMAL: CLI
                    embeddedCliReceiveChar(getUartCm4CliPointer(), (char)c);
 80015a0:	f003 fe12 	bl	80051c8 <getUartCm4CliPointer>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	4619      	mov	r1, r3
 80015ac:	4610      	mov	r0, r2
 80015ae:	f003 ff01 	bl	80053b4 <embeddedCliReceiveChar>
                    embeddedCliProcess(getUartCm4CliPointer());
 80015b2:	f003 fe09 	bl	80051c8 <getUartCm4CliPointer>
 80015b6:	4603      	mov	r3, r0
 80015b8:	4618      	mov	r0, r3
 80015ba:	f003 ff1e 	bl	80053fa <embeddedCliProcess>
            while ((c = UART_DMA_Driver_Read(driver->uart)) != -1)
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f001 f9c0 	bl	8002948 <UART_DMA_Driver_Read>
 80015c8:	6138      	str	r0, [r7, #16]
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015d0:	d1a7      	bne.n	8001522 <UART_DEBUG_DMA_RX_Task+0x22>
                }
            }
        }

        vTaskDelay(pdMS_TO_TICKS(1));
 80015d2:	2001      	movs	r0, #1
 80015d4:	f010 fb94 	bl	8011d00 <vTaskDelay>
        if (xSemaphoreTake(driver->rxSemaphore, portMAX_DELAY) == pdTRUE)
 80015d8:	e798      	b.n	800150c <UART_DEBUG_DMA_RX_Task+0xc>
 80015da:	bf00      	nop
 80015dc:	40007800 	.word	0x40007800
 80015e0:	0802352c 	.word	0x0802352c

080015e4 <MIN_Process_Task>:
    }
}


void MIN_Process_Task(void *pvParameters)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	while(1){
		MIN_Processing();
 80015ec:	f006 faea 	bl	8007bc4 <MIN_Processing>
	    vTaskDelay(pdMS_TO_TICKS(1));
 80015f0:	2001      	movs	r0, #1
 80015f2:	f010 fb85 	bl	8011d00 <vTaskDelay>
		MIN_Processing();
 80015f6:	bf00      	nop
 80015f8:	e7f8      	b.n	80015ec <MIN_Process_Task+0x8>
	...

080015fc <vTask1_handler>:
	}
}

void vTask1_handler(void *pvParameters)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
	while (1)
	{
		GPIO_SetLow(LED0_Port, LED0);
 8001604:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001608:	4808      	ldr	r0, [pc, #32]	@ (800162c <vTask1_handler+0x30>)
 800160a:	f7ff fb4c 	bl	8000ca6 <LL_GPIO_ResetOutputPin>
		vTaskDelay(1000);
 800160e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001612:	f010 fb75 	bl	8011d00 <vTaskDelay>

		GPIO_SetHigh(LED0_Port, LED0);
 8001616:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800161a:	4804      	ldr	r0, [pc, #16]	@ (800162c <vTask1_handler+0x30>)
 800161c:	f7ff fb35 	bl	8000c8a <LL_GPIO_SetOutputPin>
		vTaskDelay(1000);
 8001620:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001624:	f010 fb6c 	bl	8011d00 <vTaskDelay>
		GPIO_SetLow(LED0_Port, LED0);
 8001628:	bf00      	nop
 800162a:	e7eb      	b.n	8001604 <vTask1_handler+0x8>
 800162c:	58020c00 	.word	0x58020c00

08001630 <vTask2_handler>:
	}
}

void vTask2_handler(void *pvParameters)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	while (1)
	{
		GPIO_SetHigh(LED1_Port, LED1);
 8001638:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800163c:	4808      	ldr	r0, [pc, #32]	@ (8001660 <vTask2_handler+0x30>)
 800163e:	f7ff fb24 	bl	8000c8a <LL_GPIO_SetOutputPin>
		vTaskDelay(1000);
 8001642:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001646:	f010 fb5b 	bl	8011d00 <vTaskDelay>
		GPIO_SetLow(LED1_Port, LED1);
 800164a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800164e:	4804      	ldr	r0, [pc, #16]	@ (8001660 <vTask2_handler+0x30>)
 8001650:	f7ff fb29 	bl	8000ca6 <LL_GPIO_ResetOutputPin>
		vTaskDelay(1000);
 8001654:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001658:	f010 fb52 	bl	8011d00 <vTaskDelay>
		GPIO_SetHigh(LED1_Port, LED1);
 800165c:	bf00      	nop
 800165e:	e7eb      	b.n	8001638 <vTask2_handler+0x8>
 8001660:	58020c00 	.word	0x58020c00

08001664 <vTask3_handler>:
	}
}

void vTask3_handler(void *pvParameters)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b092      	sub	sp, #72	@ 0x48
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	static uint8_t counting = 0;
	while (1)
	{
		char buffer[64];
	    snprintf(buffer, sizeof(buffer), "60s Cycle Heartbeat: %d", counting++);
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <vTask3_handler+0x3c>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	1c5a      	adds	r2, r3, #1
 8001672:	b2d1      	uxtb	r1, r2
 8001674:	4a0a      	ldr	r2, [pc, #40]	@ (80016a0 <vTask3_handler+0x3c>)
 8001676:	7011      	strb	r1, [r2, #0]
 8001678:	f107 0008 	add.w	r0, r7, #8
 800167c:	4a09      	ldr	r2, [pc, #36]	@ (80016a4 <vTask3_handler+0x40>)
 800167e:	2140      	movs	r1, #64	@ 0x40
 8001680:	f020 fc18 	bl	8021eb4 <sniprintf>
		SYSLOG_NOTICE(buffer);
 8001684:	f107 0308 	add.w	r3, r7, #8
 8001688:	2200      	movs	r2, #0
 800168a:	4619      	mov	r1, r3
 800168c:	2002      	movs	r0, #2
 800168e:	f006 fec9 	bl	8008424 <syslog_log>
		vTaskDelay(60000);
 8001692:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8001696:	f010 fb33 	bl	8011d00 <vTaskDelay>
	{
 800169a:	bf00      	nop
 800169c:	e7e6      	b.n	800166c <vTask3_handler+0x8>
 800169e:	bf00      	nop
 80016a0:	24015f28 	.word	0x24015f28
 80016a4:	08023560 	.word	0x08023560

080016a8 <vWatchdogTask>:
	}
}

void vWatchdogTask(void *pvParameters)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
    for (;;) {
        Watchdog_Device_Update();
 80016b0:	f007 f9e8 	bl	8008a84 <Watchdog_Device_Update>

        if(Watchdog_Device_GetState() == WATCHDOG_STATE_HIGH)
 80016b4:	f007 fa02 	bl	8008abc <Watchdog_Device_GetState>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d103      	bne.n	80016c6 <vWatchdogTask+0x1e>
        {
            vTaskDelay(pdMS_TO_TICKS(HIGH_PERIOD));
 80016be:	20c8      	movs	r0, #200	@ 0xc8
 80016c0:	f010 fb1e 	bl	8011d00 <vTaskDelay>
 80016c4:	e7f4      	b.n	80016b0 <vWatchdogTask+0x8>
        }
        else
        {
            vTaskDelay(pdMS_TO_TICKS(LOW_PERIOD));
 80016c6:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80016ca:	f010 fb19 	bl	8011d00 <vTaskDelay>
        Watchdog_Device_Update();
 80016ce:	e7ef      	b.n	80016b0 <vWatchdogTask+0x8>

080016d0 <LL_I2C_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_I2C_IsActiveFlag_TXE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(const I2C_TypeDef *I2Cx)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d101      	bne.n	80016e8 <LL_I2C_IsActiveFlag_TXE+0x18>
 80016e4:	2301      	movs	r3, #1
 80016e6:	e000      	b.n	80016ea <LL_I2C_IsActiveFlag_TXE+0x1a>
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(const I2C_TypeDef *I2Cx)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	2b02      	cmp	r3, #2
 8001708:	d101      	bne.n	800170e <LL_I2C_IsActiveFlag_TXIS+0x18>
 800170a:	2301      	movs	r3, #1
 800170c:	e000      	b.n	8001710 <LL_I2C_IsActiveFlag_TXIS+0x1a>
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(const I2C_TypeDef *I2Cx)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	f003 0304 	and.w	r3, r3, #4
 800172c:	2b04      	cmp	r3, #4
 800172e:	d101      	bne.n	8001734 <LL_I2C_IsActiveFlag_RXNE+0x18>
 8001730:	2301      	movs	r3, #1
 8001732:	e000      	b.n	8001736 <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <LL_I2C_IsActiveFlag_NACK>:
  * @rmtoll ISR          NACKF         LL_I2C_IsActiveFlag_NACK
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(const I2C_TypeDef *I2Cx)
{
 8001742:	b480      	push	{r7}
 8001744:	b083      	sub	sp, #12
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF)) ? 1UL : 0UL);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	f003 0310 	and.w	r3, r3, #16
 8001752:	2b10      	cmp	r3, #16
 8001754:	d101      	bne.n	800175a <LL_I2C_IsActiveFlag_NACK+0x18>
 8001756:	2301      	movs	r3, #1
 8001758:	e000      	b.n	800175c <LL_I2C_IsActiveFlag_NACK+0x1a>
 800175a:	2300      	movs	r3, #0
}
 800175c:	4618      	mov	r0, r3
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <LL_I2C_IsActiveFlag_BUSY>:
  * @rmtoll ISR          BUSY          LL_I2C_IsActiveFlag_BUSY
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(const I2C_TypeDef *I2Cx)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	699b      	ldr	r3, [r3, #24]
 8001774:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001778:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800177c:	d101      	bne.n	8001782 <LL_I2C_IsActiveFlag_BUSY+0x1a>
 800177e:	2301      	movs	r3, #1
 8001780:	e000      	b.n	8001784 <LL_I2C_IsActiveFlag_BUSY+0x1c>
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	431a      	orrs	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	605a      	str	r2, [r3, #4]
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
	...

080017b8 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b087      	sub	sp, #28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
 80017c4:	603b      	str	r3, [r7, #0]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 80017d2:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	041b      	lsls	r3, r3, #16
 80017d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 80017dc:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 80017e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e4:	4313      	orrs	r3, r2
 80017e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80017ea:	617b      	str	r3, [r7, #20]
                             (uint32_t)EndMode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	685a      	ldr	r2, [r3, #4]
 80017f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f2:	0d5b      	lsrs	r3, r3, #21
 80017f4:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80017f8:	4b06      	ldr	r3, [pc, #24]	@ (8001814 <LL_I2C_HandleTransfer+0x5c>)
 80017fa:	430b      	orrs	r3, r1
 80017fc:	43db      	mvns	r3, r3
 80017fe:	401a      	ands	r2, r3
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	431a      	orrs	r2, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             tmp);
}
 8001808:	bf00      	nop
 800180a:	371c      	adds	r7, #28
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	03ff7bff 	.word	0x03ff7bff

08001818 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001824:	b2db      	uxtb	r3, r3
}
 8001826:	4618      	mov	r0, r3
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	460b      	mov	r3, r1
 800183c:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 800183e:	78fa      	ldrb	r2, [r7, #3]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <I2C_Write>:
#include "reinit.h"

#define I2C_TIMEOUT     10      /* 10ms */

Std_ReturnType I2C_Write(LL_I2C_HandleTypeDef *i2c, uint8_t Slave_address, uint8_t Reg_address, uint8_t *pData, uint8_t Length)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b088      	sub	sp, #32
 8001854:	af02      	add	r7, sp, #8
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	460b      	mov	r3, r1
 800185c:	72fb      	strb	r3, [r7, #11]
 800185e:	4613      	mov	r3, r2
 8001860:	72bb      	strb	r3, [r7, #10]
    uint32_t tickstart;

    tickstart = Utils_GetTick();
 8001862:	f008 ffd1 	bl	800a808 <Utils_GetTick>
 8001866:	6138      	str	r0, [r7, #16]
    while(LL_I2C_IsActiveFlag_BUSY(i2c->Instance))
 8001868:	e00d      	b.n	8001886 <I2C_Write+0x36>
    {
        if(Utils_GetTick() - tickstart > I2C_TIMEOUT){
 800186a:	f008 ffcd 	bl	800a808 <Utils_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b0a      	cmp	r3, #10
 8001876:	d906      	bls.n	8001886 <I2C_Write+0x36>
        	I2C_ReInit(i2c->Instance);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4618      	mov	r0, r3
 800187e:	f015 fa37 	bl	8016cf0 <I2C_ReInit>
            return E_BUSY;
 8001882:	2302      	movs	r3, #2
 8001884:	e096      	b.n	80019b4 <I2C_Write+0x164>
    while(LL_I2C_IsActiveFlag_BUSY(i2c->Instance))
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff ff6c 	bl	8001768 <LL_I2C_IsActiveFlag_BUSY>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1e9      	bne.n	800186a <I2C_Write+0x1a>
        }
    }

    LL_I2C_HandleTransfer(i2c->Instance, (Slave_address << 1), LL_I2C_ADDRSLAVE_7BIT, Length + 1,
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6818      	ldr	r0, [r3, #0]
 800189a:	7afb      	ldrb	r3, [r7, #11]
 800189c:	0059      	lsls	r1, r3, #1
 800189e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018a2:	3301      	adds	r3, #1
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b45      	ldr	r3, [pc, #276]	@ (80019bc <I2C_Write+0x16c>)
 80018a8:	9301      	str	r3, [sp, #4]
 80018aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	4613      	mov	r3, r2
 80018b2:	2200      	movs	r2, #0
 80018b4:	f7ff ff80 	bl	80017b8 <LL_I2C_HandleTransfer>
                          LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);

    tickstart = Utils_GetTick();
 80018b8:	f008 ffa6 	bl	800a808 <Utils_GetTick>
 80018bc:	6138      	str	r0, [r7, #16]
    while(!LL_I2C_IsActiveFlag_TXIS(i2c->Instance))
 80018be:	e017      	b.n	80018f0 <I2C_Write+0xa0>
    {
        if(LL_I2C_IsActiveFlag_NACK(i2c->Instance))
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff3c 	bl	8001742 <LL_I2C_IsActiveFlag_NACK>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <I2C_Write+0x84>
            return E_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e06f      	b.n	80019b4 <I2C_Write+0x164>
        if(Utils_GetTick() - tickstart > I2C_TIMEOUT){
 80018d4:	f008 ff98 	bl	800a808 <Utils_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b0a      	cmp	r3, #10
 80018e0:	d906      	bls.n	80018f0 <I2C_Write+0xa0>
        	I2C_ReInit(i2c->Instance);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f015 fa02 	bl	8016cf0 <I2C_ReInit>
            return E_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e061      	b.n	80019b4 <I2C_Write+0x164>
    while(!LL_I2C_IsActiveFlag_TXIS(i2c->Instance))
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff fefe 	bl	80016f6 <LL_I2C_IsActiveFlag_TXIS>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0df      	beq.n	80018c0 <I2C_Write+0x70>
        }
    }
    LL_I2C_TransmitData8(i2c->Instance, Reg_address);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	7aba      	ldrb	r2, [r7, #10]
 8001906:	4611      	mov	r1, r2
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff92 	bl	8001832 <LL_I2C_TransmitData8>

    for(uint8_t i = 0; i < Length; i++)
 800190e:	2300      	movs	r3, #0
 8001910:	75fb      	strb	r3, [r7, #23]
 8001912:	e02f      	b.n	8001974 <I2C_Write+0x124>
    {
        tickstart = Utils_GetTick();
 8001914:	f008 ff78 	bl	800a808 <Utils_GetTick>
 8001918:	6138      	str	r0, [r7, #16]
        while(!LL_I2C_IsActiveFlag_TXIS(i2c->Instance))
 800191a:	e017      	b.n	800194c <I2C_Write+0xfc>
        {
            if(LL_I2C_IsActiveFlag_NACK(i2c->Instance))
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ff0e 	bl	8001742 <LL_I2C_IsActiveFlag_NACK>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <I2C_Write+0xe0>
                return E_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e041      	b.n	80019b4 <I2C_Write+0x164>
            if(Utils_GetTick() - tickstart > I2C_TIMEOUT){
 8001930:	f008 ff6a 	bl	800a808 <Utils_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b0a      	cmp	r3, #10
 800193c:	d906      	bls.n	800194c <I2C_Write+0xfc>
            	I2C_ReInit(i2c->Instance);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f015 f9d4 	bl	8016cf0 <I2C_ReInit>
                return E_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e033      	b.n	80019b4 <I2C_Write+0x164>
        while(!LL_I2C_IsActiveFlag_TXIS(i2c->Instance))
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fed0 	bl	80016f6 <LL_I2C_IsActiveFlag_TXIS>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d0df      	beq.n	800191c <I2C_Write+0xcc>
            }
        }
        LL_I2C_TransmitData8(i2c->Instance, pData[i]);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6818      	ldr	r0, [r3, #0]
 8001960:	7dfb      	ldrb	r3, [r7, #23]
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	4619      	mov	r1, r3
 800196a:	f7ff ff62 	bl	8001832 <LL_I2C_TransmitData8>
    for(uint8_t i = 0; i < Length; i++)
 800196e:	7dfb      	ldrb	r3, [r7, #23]
 8001970:	3301      	adds	r3, #1
 8001972:	75fb      	strb	r3, [r7, #23]
 8001974:	7dfa      	ldrb	r2, [r7, #23]
 8001976:	f897 3020 	ldrb.w	r3, [r7, #32]
 800197a:	429a      	cmp	r2, r3
 800197c:	d3ca      	bcc.n	8001914 <I2C_Write+0xc4>
    }

    tickstart = Utils_GetTick();
 800197e:	f008 ff43 	bl	800a808 <Utils_GetTick>
 8001982:	6138      	str	r0, [r7, #16]
    while(!LL_I2C_IsActiveFlag_TXE(i2c->Instance))
 8001984:	e00d      	b.n	80019a2 <I2C_Write+0x152>
    {
        if(Utils_GetTick() - tickstart > I2C_TIMEOUT){
 8001986:	f008 ff3f 	bl	800a808 <Utils_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b0a      	cmp	r3, #10
 8001992:	d906      	bls.n	80019a2 <I2C_Write+0x152>
        	I2C_ReInit(i2c->Instance);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f015 f9a9 	bl	8016cf0 <I2C_ReInit>
            return E_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e008      	b.n	80019b4 <I2C_Write+0x164>
    while(!LL_I2C_IsActiveFlag_TXE(i2c->Instance))
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fe92 	bl	80016d0 <LL_I2C_IsActiveFlag_TXE>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0e9      	beq.n	8001986 <I2C_Write+0x136>
        }
    }
    return E_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	80002000 	.word	0x80002000

080019c0 <I2C_Read>:

Std_ReturnType I2C_Read(LL_I2C_HandleTypeDef *i2c, uint8_t Slave_address, uint8_t Reg_address,
                                  uint8_t *pData, uint8_t Length)
{
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b089      	sub	sp, #36	@ 0x24
 80019c4:	af02      	add	r7, sp, #8
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	607b      	str	r3, [r7, #4]
 80019ca:	460b      	mov	r3, r1
 80019cc:	72fb      	strb	r3, [r7, #11]
 80019ce:	4613      	mov	r3, r2
 80019d0:	72bb      	strb	r3, [r7, #10]
    uint32_t tickstart;

    tickstart = Utils_GetTick();
 80019d2:	f008 ff19 	bl	800a808 <Utils_GetTick>
 80019d6:	6138      	str	r0, [r7, #16]
    while(LL_I2C_IsActiveFlag_BUSY(i2c->Instance))
 80019d8:	e00d      	b.n	80019f6 <I2C_Read+0x36>
    {
        if(Utils_GetTick() - tickstart > I2C_TIMEOUT){
 80019da:	f008 ff15 	bl	800a808 <Utils_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b0a      	cmp	r3, #10
 80019e6:	d906      	bls.n	80019f6 <I2C_Read+0x36>
        	I2C_ReInit(i2c->Instance);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f015 f97f 	bl	8016cf0 <I2C_ReInit>
            return E_BUSY;
 80019f2:	2302      	movs	r3, #2
 80019f4:	e0b8      	b.n	8001b68 <I2C_Read+0x1a8>
    while(LL_I2C_IsActiveFlag_BUSY(i2c->Instance))
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff feb4 	bl	8001768 <LL_I2C_IsActiveFlag_BUSY>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1e9      	bne.n	80019da <I2C_Read+0x1a>
        }
    }

    LL_I2C_HandleTransfer(i2c->Instance, (Slave_address << 1), LL_I2C_ADDRSLAVE_7BIT, 1,
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	6818      	ldr	r0, [r3, #0]
 8001a0a:	7afb      	ldrb	r3, [r7, #11]
 8001a0c:	0059      	lsls	r1, r3, #1
 8001a0e:	4b58      	ldr	r3, [pc, #352]	@ (8001b70 <I2C_Read+0x1b0>)
 8001a10:	9301      	str	r3, [sp, #4]
 8001a12:	2300      	movs	r3, #0
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	2301      	movs	r3, #1
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f7ff fecd 	bl	80017b8 <LL_I2C_HandleTransfer>
                          LL_I2C_MODE_SOFTEND, LL_I2C_GENERATE_START_WRITE);

    tickstart = Utils_GetTick();
 8001a1e:	f008 fef3 	bl	800a808 <Utils_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]
    while(!LL_I2C_IsActiveFlag_TXIS(i2c->Instance))
 8001a24:	e017      	b.n	8001a56 <I2C_Read+0x96>
    {
        if(LL_I2C_IsActiveFlag_NACK(i2c->Instance))
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff fe89 	bl	8001742 <LL_I2C_IsActiveFlag_NACK>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <I2C_Read+0x7a>
            return E_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e096      	b.n	8001b68 <I2C_Read+0x1a8>
        if(Utils_GetTick() - tickstart > I2C_TIMEOUT){
 8001a3a:	f008 fee5 	bl	800a808 <Utils_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	2b0a      	cmp	r3, #10
 8001a46:	d906      	bls.n	8001a56 <I2C_Read+0x96>
        	I2C_ReInit(i2c->Instance);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f015 f94f 	bl	8016cf0 <I2C_ReInit>
            return E_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e088      	b.n	8001b68 <I2C_Read+0x1a8>
    while(!LL_I2C_IsActiveFlag_TXIS(i2c->Instance))
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fe4b 	bl	80016f6 <LL_I2C_IsActiveFlag_TXIS>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d0df      	beq.n	8001a26 <I2C_Read+0x66>
        }
    }
    LL_I2C_TransmitData8(i2c->Instance, Reg_address);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	7aba      	ldrb	r2, [r7, #10]
 8001a6c:	4611      	mov	r1, r2
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff fedf 	bl	8001832 <LL_I2C_TransmitData8>

    tickstart = Utils_GetTick();
 8001a74:	f008 fec8 	bl	800a808 <Utils_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]
    while(!LL_I2C_IsActiveFlag_TXE(i2c->Instance))
 8001a7a:	e017      	b.n	8001aac <I2C_Read+0xec>
    {
        if(LL_I2C_IsActiveFlag_NACK(i2c->Instance))
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fe5e 	bl	8001742 <LL_I2C_IsActiveFlag_NACK>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <I2C_Read+0xd0>
            return E_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e06b      	b.n	8001b68 <I2C_Read+0x1a8>
        if(Utils_GetTick() - tickstart > I2C_TIMEOUT){
 8001a90:	f008 feba 	bl	800a808 <Utils_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b0a      	cmp	r3, #10
 8001a9c:	d906      	bls.n	8001aac <I2C_Read+0xec>
        	I2C_ReInit(i2c->Instance);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f015 f924 	bl	8016cf0 <I2C_ReInit>
            return E_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e05d      	b.n	8001b68 <I2C_Read+0x1a8>
    while(!LL_I2C_IsActiveFlag_TXE(i2c->Instance))
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff fe0d 	bl	80016d0 <LL_I2C_IsActiveFlag_TXE>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d0df      	beq.n	8001a7c <I2C_Read+0xbc>
        }
    }

    LL_I2C_AcknowledgeNextData(i2c->Instance, LL_I2C_ACK);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff fe64 	bl	8001790 <LL_I2C_AcknowledgeNextData>

    LL_I2C_HandleTransfer(i2c->Instance, (Slave_address << 1), ((Slave_address << 1) | 1),
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6818      	ldr	r0, [r3, #0]
 8001acc:	7afb      	ldrb	r3, [r7, #11]
 8001ace:	0059      	lsls	r1, r3, #1
 8001ad0:	7afb      	ldrb	r3, [r7, #11]
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	461c      	mov	r4, r3
 8001ada:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001ade:	4a25      	ldr	r2, [pc, #148]	@ (8001b74 <I2C_Read+0x1b4>)
 8001ae0:	9201      	str	r2, [sp, #4]
 8001ae2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ae6:	9200      	str	r2, [sp, #0]
 8001ae8:	4622      	mov	r2, r4
 8001aea:	f7ff fe65 	bl	80017b8 <LL_I2C_HandleTransfer>
                          Length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);

    tickstart = Utils_GetTick();
 8001aee:	f008 fe8b 	bl	800a808 <Utils_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]
    for(uint8_t i = 0; i < Length; i++)
 8001af4:	2300      	movs	r3, #0
 8001af6:	75fb      	strb	r3, [r7, #23]
 8001af8:	e030      	b.n	8001b5c <I2C_Read+0x19c>
    {
        tickstart = Utils_GetTick();
 8001afa:	f008 fe85 	bl	800a808 <Utils_GetTick>
 8001afe:	6138      	str	r0, [r7, #16]
        while(!LL_I2C_IsActiveFlag_RXNE(i2c->Instance))
 8001b00:	e017      	b.n	8001b32 <I2C_Read+0x172>
        {
            if(LL_I2C_IsActiveFlag_NACK(i2c->Instance))
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff fe1b 	bl	8001742 <LL_I2C_IsActiveFlag_NACK>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <I2C_Read+0x156>
                return E_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e028      	b.n	8001b68 <I2C_Read+0x1a8>
            if(Utils_GetTick() - tickstart > I2C_TIMEOUT){
 8001b16:	f008 fe77 	bl	800a808 <Utils_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b0a      	cmp	r3, #10
 8001b22:	d906      	bls.n	8001b32 <I2C_Read+0x172>
            	I2C_ReInit(i2c->Instance);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f015 f8e1 	bl	8016cf0 <I2C_ReInit>
                return E_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e01a      	b.n	8001b68 <I2C_Read+0x1a8>
        while(!LL_I2C_IsActiveFlag_RXNE(i2c->Instance))
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff fdf0 	bl	800171c <LL_I2C_IsActiveFlag_RXNE>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d0df      	beq.n	8001b02 <I2C_Read+0x142>
            }
        }
        pData[i] = LL_I2C_ReceiveData8(i2c->Instance);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	6819      	ldr	r1, [r3, #0]
 8001b46:	7dfb      	ldrb	r3, [r7, #23]
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	18d4      	adds	r4, r2, r3
 8001b4c:	4608      	mov	r0, r1
 8001b4e:	f7ff fe63 	bl	8001818 <LL_I2C_ReceiveData8>
 8001b52:	4603      	mov	r3, r0
 8001b54:	7023      	strb	r3, [r4, #0]
    for(uint8_t i = 0; i < Length; i++)
 8001b56:	7dfb      	ldrb	r3, [r7, #23]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	75fb      	strb	r3, [r7, #23]
 8001b5c:	7dfa      	ldrb	r2, [r7, #23]
 8001b5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d3c9      	bcc.n	8001afa <I2C_Read+0x13a>
    }
    return E_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	371c      	adds	r7, #28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd90      	pop	{r4, r7, pc}
 8001b70:	80002000 	.word	0x80002000
 8001b74:	80002400 	.word	0x80002400

08001b78 <BSP_MMC_Init>:
  * @brief  Initializes the MMC card device.
  * @param  Instance      SDMMC Instance
  * @retval BSP status
  */
int32_t BSP_MMC_Init(MMC_HandleTypeDef *hmmc)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_MMC_REGISTER_CALLBACKS == 0)
    /* Msp MMC initialization */

    MMC_MspInit(hmmc);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f895 	bl	8001cb4 <MMC_MspInit>
    if(ret == BSP_ERROR_NONE)
    {
#endif
      /* HAL MMC initialization */

      if(MX_MMC_SD_Init(hmmc) != HAL_OK)
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f80b 	bl	8001ba6 <MX_MMC_SD_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d002      	beq.n	8001b9c <BSP_MMC_Init+0x24>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8001b96:	f06f 0303 	mvn.w	r3, #3
 8001b9a:	60fb      	str	r3, [r7, #12]
      }
    }
#endif /* USE_HAL_MMC_REGISTER_CALLBACKS */


  return  ret;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <MX_MMC_SD_Init>:
  * @brief  Initializes the SDMMC1 peripheral.
  * @param  hmmc SD handle
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_MMC_SD_Init(MMC_HandleTypeDef *hmmc)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b084      	sub	sp, #16
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	73fb      	strb	r3, [r7, #15]
//  hmmc->Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
//  hmmc->Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
//  hmmc->Init.BusWide             = SDMMC_BUS_WIDE_4B;

  /* HAL SD initialization */
  if(HAL_MMC_Init(hmmc) != HAL_OK)
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f018 fb36 	bl	801a224 <HAL_MMC_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_MMC_SD_Init+0x1c>
  {
    ret = HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <BSP_MMC_ReadBlocks_DMA>:
  * @param  BlockIdx   Block index from where data is to be read
  * @param  BlocksNbr  Number of MMC blocks to read
  * @retval BSP status
  */
int32_t BSP_MMC_ReadBlocks_DMA(MMC_HandleTypeDef *hmmc, uint32_t *pData, uint32_t BlockIdx, uint32_t BlocksNbr)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
 8001bd8:	603b      	str	r3, [r7, #0]
  int32_t ret;

  if(HAL_MMC_ReadBlocks_DMA(hmmc, (uint8_t *)pData, BlockIdx, BlocksNbr) != HAL_OK)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	68b9      	ldr	r1, [r7, #8]
 8001be0:	68f8      	ldr	r0, [r7, #12]
 8001be2:	f018 fc1b 	bl	801a41c <HAL_MMC_ReadBlocks_DMA>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d003      	beq.n	8001bf4 <BSP_MMC_ReadBlocks_DMA+0x28>
  {
    ret = BSP_ERROR_PERIPH_FAILURE;
 8001bec:	f06f 0303 	mvn.w	r3, #3
 8001bf0:	617b      	str	r3, [r7, #20]
 8001bf2:	e001      	b.n	8001bf8 <BSP_MMC_ReadBlocks_DMA+0x2c>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]
  }
  /* Return BSP status */
  return ret;
 8001bf8:	697b      	ldr	r3, [r7, #20]
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3718      	adds	r7, #24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <BSP_MMC_WriteBlocks_DMA>:
  * @param  BlockIdx   Block index from where data is to be written
  * @param  BlocksNbr  Number of MMC blocks to write
  * @retval BSP status
  */
int32_t BSP_MMC_WriteBlocks_DMA(MMC_HandleTypeDef *hmmc, uint32_t *pData, uint32_t BlockIdx, uint32_t BlocksNbr)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b086      	sub	sp, #24
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	60f8      	str	r0, [r7, #12]
 8001c0a:	60b9      	str	r1, [r7, #8]
 8001c0c:	607a      	str	r2, [r7, #4]
 8001c0e:	603b      	str	r3, [r7, #0]
  int32_t ret;

  if(HAL_MMC_WriteBlocks_DMA(hmmc, (uint8_t *)pData, BlockIdx, BlocksNbr) != HAL_OK)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	68b9      	ldr	r1, [r7, #8]
 8001c16:	68f8      	ldr	r0, [r7, #12]
 8001c18:	f018 fcc4 	bl	801a5a4 <HAL_MMC_WriteBlocks_DMA>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <BSP_MMC_WriteBlocks_DMA+0x28>
  {
    ret = BSP_ERROR_PERIPH_FAILURE;
 8001c22:	f06f 0303 	mvn.w	r3, #3
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	e001      	b.n	8001c2e <BSP_MMC_WriteBlocks_DMA+0x2c>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	617b      	str	r3, [r7, #20]
  }
  /* Return BSP status */
  return ret;
 8001c2e:	697b      	ldr	r3, [r7, #20]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <BSP_MMC_GetCardState>:
  *            @arg  MMC_TRANSFER_OK: No data transfer is acting
  *            @arg  MMC_TRANSFER_BUSY: Data transfer is acting
  *            @arg  MMC_TRANSFER_ERROR: Data transfer error
  */
int32_t BSP_MMC_GetCardState(MMC_HandleTypeDef *hmmc)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  return((HAL_MMC_GetCardState(hmmc) == HAL_MMC_CARD_TRANSFER ) ? MMC_TRANSFER_OK : MMC_TRANSFER_BUSY);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f019 fac3 	bl	801b1cc <HAL_MMC_GetCardState>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b04      	cmp	r3, #4
 8001c4a:	bf14      	ite	ne
 8001c4c:	2301      	movne	r3, #1
 8001c4e:	2300      	moveq	r3, #0
 8001c50:	b2db      	uxtb	r3, r3
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <BSP_MMC_GetCardInfo>:
  * @param  Instance   MMC Instance
  * @param  CardInfo : Pointer to HAL_MMC_CardInfoTypedef structure
  * @retval None
  */
int32_t BSP_MMC_GetCardInfo(MMC_HandleTypeDef *hmmc, BSP_MMC_CardInfo *CardInfo)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b084      	sub	sp, #16
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
 8001c62:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(HAL_MMC_GetCardInfo(hmmc, CardInfo) != HAL_OK)
 8001c64:	6839      	ldr	r1, [r7, #0]
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f019 f8c0 	bl	801adec <HAL_MMC_GetCardInfo>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <BSP_MMC_GetCardInfo+0x20>
  {
    ret = BSP_ERROR_PERIPH_FAILURE;
 8001c72:	f06f 0303 	mvn.w	r3, #3
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	e001      	b.n	8001c7e <BSP_MMC_GetCardInfo+0x24>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
  }
  /* Return BSP status */
  return ret;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3710      	adds	r7, #16
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <HAL_MMC_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hmmc: MMC handle
  * @retval None
  */
void HAL_MMC_TxCpltCallback(MMC_HandleTypeDef *hmmc)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  BSP_MMC_WriteCpltCallback(hmmc);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f00e fa5f 	bl	8010154 <BSP_MMC_WriteCpltCallback>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_MMC_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hmmc: MMC handle
  * @retval None
  */
void HAL_MMC_RxCpltCallback(MMC_HandleTypeDef *hmmc)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  BSP_MMC_ReadCpltCallback(hmmc);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f00e fa7e 	bl	80101a8 <BSP_MMC_ReadCpltCallback>
}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <MMC_MspInit>:
  * @brief  Initializes the MMC MSP.
  * @param  hmmc  MMC handle
  * @retval None
  */
static void MMC_MspInit(MMC_HandleTypeDef *hmmc)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hmmc);

  /* __weak function can be modified by the application */
  HAL_MMC_MspInit(hmmc);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f016 fd89 	bl	80187d4 <HAL_MMC_MspInit>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0)
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(const SPI_TypeDef *SPIx)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	b083      	sub	sp, #12
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0301 	and.w	r3, r3, #1
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d101      	bne.n	8001ce2 <LL_SPI_IsEnabled+0x18>
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e000      	b.n	8001ce4 <LL_SPI_IsEnabled+0x1a>
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <LL_SPI_IsActiveFlag_RXP>:
  * @rmtoll SR           RXP           LL_SPI_IsActiveFlag_RXP
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0)
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXP(const SPI_TypeDef *SPIx)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXP) == (SPI_SR_RXP)) ? 1UL : 0UL);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d101      	bne.n	8001d08 <LL_SPI_IsActiveFlag_RXP+0x18>
 8001d04:	2301      	movs	r3, #1
 8001d06:	e000      	b.n	8001d0a <LL_SPI_IsActiveFlag_RXP+0x1a>
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <LL_SPI_IsActiveFlag_TXC>:
  * @rmtoll SR           TXC           LL_SPI_IsActiveFlag_TXC
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXC(const SPI_TypeDef *SPIx)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXC) == (SPI_SR_TXC)) ? 1UL : 0UL);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d2a:	d101      	bne.n	8001d30 <LL_SPI_IsActiveFlag_TXC+0x1a>
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e000      	b.n	8001d32 <LL_SPI_IsActiveFlag_TXC+0x1c>
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <LL_SPI_ReceiveData8>:
  * @rmtoll RXDR         .       LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval 0..0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx) /* Derogation MISRAC2012-Rule-8.13 */
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->RXDR));
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3330      	adds	r3, #48	@ 0x30
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	b2db      	uxtb	r3, r3
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData 0..0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	460b      	mov	r3, r1
 8001d64:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->TXDR) = TxData;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	3320      	adds	r3, #32
 8001d6a:	78fa      	ldrb	r2, [r7, #3]
 8001d6c:	701a      	strb	r2, [r3, #0]
}
 8001d6e:	bf00      	nop
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <SPI_Driver_Transmit8>:
#include "spi_driver.h"
#include "uart_driver_dma.h"

#define SPI_TIMEOUT_MS 10  // 10ms timeout

Std_ReturnType SPI_Driver_Transmit8(SPI_TypeDef *SPIx, uint8_t data, uint8_t *receivedData) {
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b086      	sub	sp, #24
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	60f8      	str	r0, [r7, #12]
 8001d82:	460b      	mov	r3, r1
 8001d84:	607a      	str	r2, [r7, #4]
 8001d86:	72fb      	strb	r3, [r7, #11]
    if (!LL_SPI_IsEnabled(SPIx)) return E_ERROR;
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f7ff ff9e 	bl	8001cca <LL_SPI_IsEnabled>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <SPI_Driver_Transmit8+0x1e>
 8001d94:	2301      	movs	r3, #1
 8001d96:	e035      	b.n	8001e04 <SPI_Driver_Transmit8+0x8a>

    uint32_t startTick = Utils_GetTick();
 8001d98:	f008 fd36 	bl	800a808 <Utils_GetTick>
 8001d9c:	6178      	str	r0, [r7, #20]
    LL_SPI_TransmitData8(SPIx, data);
 8001d9e:	7afb      	ldrb	r3, [r7, #11]
 8001da0:	4619      	mov	r1, r3
 8001da2:	68f8      	ldr	r0, [r7, #12]
 8001da4:	f7ff ffd9 	bl	8001d5a <LL_SPI_TransmitData8>

    while (!LL_SPI_IsActiveFlag_TXC(SPIx)) {
 8001da8:	e008      	b.n	8001dbc <SPI_Driver_Transmit8+0x42>
        if ((Utils_GetTick() - startTick) > SPI_TIMEOUT_MS) {
 8001daa:	f008 fd2d 	bl	800a808 <Utils_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b0a      	cmp	r3, #10
 8001db6:	d901      	bls.n	8001dbc <SPI_Driver_Transmit8+0x42>
            return E_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e023      	b.n	8001e04 <SPI_Driver_Transmit8+0x8a>
    while (!LL_SPI_IsActiveFlag_TXC(SPIx)) {
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f7ff ffaa 	bl	8001d16 <LL_SPI_IsActiveFlag_TXC>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0f0      	beq.n	8001daa <SPI_Driver_Transmit8+0x30>
        }
    }

    startTick = Utils_GetTick();
 8001dc8:	f008 fd1e 	bl	800a808 <Utils_GetTick>
 8001dcc:	6178      	str	r0, [r7, #20]
    while (!LL_SPI_IsActiveFlag_RXP(SPIx)) {
 8001dce:	e008      	b.n	8001de2 <SPI_Driver_Transmit8+0x68>
        if ((Utils_GetTick() - startTick) > SPI_TIMEOUT_MS) {
 8001dd0:	f008 fd1a 	bl	800a808 <Utils_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b0a      	cmp	r3, #10
 8001ddc:	d901      	bls.n	8001de2 <SPI_Driver_Transmit8+0x68>
            return E_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e010      	b.n	8001e04 <SPI_Driver_Transmit8+0x8a>
    while (!LL_SPI_IsActiveFlag_RXP(SPIx)) {
 8001de2:	68f8      	ldr	r0, [r7, #12]
 8001de4:	f7ff ff84 	bl	8001cf0 <LL_SPI_IsActiveFlag_RXP>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0f0      	beq.n	8001dd0 <SPI_Driver_Transmit8+0x56>
        }
    }

    if (receivedData) {
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d006      	beq.n	8001e02 <SPI_Driver_Transmit8+0x88>
        *receivedData = LL_SPI_ReceiveData8(SPIx);
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f7ff ffa2 	bl	8001d3e <LL_SPI_ReceiveData8>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	701a      	strb	r2, [r3, #0]
    }

    return E_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <SPI_Driver_Write>:
    }

    return E_OK;
}

Std_ReturnType SPI_Driver_Write(SPI_TypeDef *SPIx, uint8_t data) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	460b      	mov	r3, r1
 8001e16:	70fb      	strb	r3, [r7, #3]
    if (!LL_SPI_IsEnabled(SPIx)) return E_ERROR;
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f7ff ff56 	bl	8001cca <LL_SPI_IsEnabled>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <SPI_Driver_Write+0x1c>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e01b      	b.n	8001e60 <SPI_Driver_Write+0x54>

    uint32_t startTick = Utils_GetTick();
 8001e28:	f008 fcee 	bl	800a808 <Utils_GetTick>
 8001e2c:	60f8      	str	r0, [r7, #12]
    LL_SPI_TransmitData8(SPIx, data);
 8001e2e:	78fb      	ldrb	r3, [r7, #3]
 8001e30:	4619      	mov	r1, r3
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff ff91 	bl	8001d5a <LL_SPI_TransmitData8>

    while (!LL_SPI_IsActiveFlag_TXC(SPIx)) {
 8001e38:	e008      	b.n	8001e4c <SPI_Driver_Write+0x40>
        if ((Utils_GetTick() - startTick) > SPI_TIMEOUT_MS) {
 8001e3a:	f008 fce5 	bl	800a808 <Utils_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	2b0a      	cmp	r3, #10
 8001e46:	d901      	bls.n	8001e4c <SPI_Driver_Write+0x40>
            return E_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e009      	b.n	8001e60 <SPI_Driver_Write+0x54>
    while (!LL_SPI_IsActiveFlag_TXC(SPIx)) {
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7ff ff62 	bl	8001d16 <LL_SPI_IsActiveFlag_TXC>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d0f0      	beq.n	8001e3a <SPI_Driver_Write+0x2e>
        }
    }

    LL_SPI_ReceiveData8(SPIx);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff ff70 	bl	8001d3e <LL_SPI_ReceiveData8>
    return E_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3710      	adds	r7, #16
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <SharedREG_Clear>:
            SHARED.M7_to_M4[slot] :
            SHARED.M4_to_M7[slot];
}

void SharedREG_Clear(SharedDir_t dir)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
    if (!SHARED_IS_WRITER(dir)) return;
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d110      	bne.n	8001e9a <SharedREG_Clear+0x32>

    if (dir == DIR_M7_TO_M4)
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d106      	bne.n	8001e8c <SharedREG_Clear+0x24>
        memset((void *)SHARED.M7_to_M4, 0, sizeof(SHARED.M7_to_M4));
 8001e7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e82:	2100      	movs	r1, #0
 8001e84:	4807      	ldr	r0, [pc, #28]	@ (8001ea4 <SharedREG_Clear+0x3c>)
 8001e86:	f020 f8da 	bl	802203e <memset>
 8001e8a:	e007      	b.n	8001e9c <SharedREG_Clear+0x34>
    else
        memset((void *)SHARED.M4_to_M7, 0, sizeof(SHARED.M4_to_M7));
 8001e8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e90:	2100      	movs	r1, #0
 8001e92:	4805      	ldr	r0, [pc, #20]	@ (8001ea8 <SharedREG_Clear+0x40>)
 8001e94:	f020 f8d3 	bl	802203e <memset>
 8001e98:	e000      	b.n	8001e9c <SharedREG_Clear+0x34>
    if (!SHARED_IS_WRITER(dir)) return;
 8001e9a:	bf00      	nop
}
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	3800f800 	.word	0x3800f800
 8001ea8:	3800fc00 	.word	0x3800fc00

08001eac <SharedREG_Init>:

void SharedREG_Init(SharedDir_t dir)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	71fb      	strb	r3, [r7, #7]
    if (!SHARED_IS_WRITER(dir)) return;
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d104      	bne.n	8001ec6 <SharedREG_Init+0x1a>

    SharedREG_Clear(dir);
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff ffd2 	bl	8001e68 <SharedREG_Clear>
 8001ec4:	e000      	b.n	8001ec8 <SharedREG_Init+0x1c>
    if (!SHARED_IS_WRITER(dir)) return;
 8001ec6:	bf00      	nop
//    if (dir == DIR_M4_TO_M7)
//    {
//        SharedREG_Write(DIR_M4_TO_M7, 0, 0);
//    }
}
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <LL_USART_Enable>:
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f043 0201 	orr.w	r2, r3, #1
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	601a      	str	r2, [r3, #0]
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <LL_USART_Disable>:
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f023 0201 	bic.w	r2, r3, #1
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	601a      	str	r2, [r3, #0]
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <LL_USART_IsActiveFlag_TC>:
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	69db      	ldr	r3, [r3, #28]
 8001f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f1e:	2b40      	cmp	r3, #64	@ 0x40
 8001f20:	d101      	bne.n	8001f26 <LL_USART_IsActiveFlag_TC+0x18>
 8001f22:	2301      	movs	r3, #1
 8001f24:	e000      	b.n	8001f28 <LL_USART_IsActiveFlag_TC+0x1a>
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f44:	2b80      	cmp	r3, #128	@ 0x80
 8001f46:	d101      	bne.n	8001f4c <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e000      	b.n	8001f4e <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8001f4c:	2300      	movs	r3, #0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr

08001f5a <LL_USART_EnableIT_IDLE>:
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b089      	sub	sp, #36	@ 0x24
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	e853 3f00 	ldrex	r3, [r3]
 8001f6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	f043 0310 	orr.w	r3, r3, #16
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	69fa      	ldr	r2, [r7, #28]
 8001f7a:	61ba      	str	r2, [r7, #24]
 8001f7c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f7e:	6979      	ldr	r1, [r7, #20]
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	e841 2300 	strex	r3, r2, [r1]
 8001f86:	613b      	str	r3, [r7, #16]
   return(result);
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1e9      	bne.n	8001f62 <LL_USART_EnableIT_IDLE+0x8>
}
 8001f8e:	bf00      	nop
 8001f90:	bf00      	nop
 8001f92:	3724      	adds	r7, #36	@ 0x24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <LL_USART_EnableIT_TXE_TXFNF>:
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b089      	sub	sp, #36	@ 0x24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	e853 3f00 	ldrex	r3, [r3]
 8001fae:	60bb      	str	r3, [r7, #8]
   return(result);
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fb6:	61fb      	str	r3, [r7, #28]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	69fa      	ldr	r2, [r7, #28]
 8001fbc:	61ba      	str	r2, [r7, #24]
 8001fbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fc0:	6979      	ldr	r1, [r7, #20]
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	e841 2300 	strex	r3, r2, [r1]
 8001fc8:	613b      	str	r3, [r7, #16]
   return(result);
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1e9      	bne.n	8001fa4 <LL_USART_EnableIT_TXE_TXFNF+0x8>
}
 8001fd0:	bf00      	nop
 8001fd2:	bf00      	nop
 8001fd4:	3724      	adds	r7, #36	@ 0x24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <LL_USART_DisableIT_TXE_TXFNF>:
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b089      	sub	sp, #36	@ 0x24
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	e853 3f00 	ldrex	r3, [r3]
 8001ff0:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ff8:	61fb      	str	r3, [r7, #28]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	69fa      	ldr	r2, [r7, #28]
 8001ffe:	61ba      	str	r2, [r7, #24]
 8002000:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002002:	6979      	ldr	r1, [r7, #20]
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	e841 2300 	strex	r3, r2, [r1]
 800200a:	613b      	str	r3, [r7, #16]
   return(result);
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d1e9      	bne.n	8001fe6 <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 8002012:	bf00      	nop
 8002014:	bf00      	nop
 8002016:	3724      	adds	r7, #36	@ 0x24
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_USART_IsEnabledIT_TXE_TXFNF>:
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002030:	2b80      	cmp	r3, #128	@ 0x80
 8002032:	d101      	bne.n	8002038 <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 8002034:	2301      	movs	r3, #1
 8002036:	e000      	b.n	800203a <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <LL_USART_EnableDMAReq_RX>:
{
 8002046:	b480      	push	{r7}
 8002048:	b089      	sub	sp, #36	@ 0x24
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	3308      	adds	r3, #8
 8002052:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	e853 3f00 	ldrex	r3, [r3]
 800205a:	60bb      	str	r3, [r7, #8]
   return(result);
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002062:	61fb      	str	r3, [r7, #28]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3308      	adds	r3, #8
 8002068:	69fa      	ldr	r2, [r7, #28]
 800206a:	61ba      	str	r2, [r7, #24]
 800206c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800206e:	6979      	ldr	r1, [r7, #20]
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	e841 2300 	strex	r3, r2, [r1]
 8002076:	613b      	str	r3, [r7, #16]
   return(result);
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1e7      	bne.n	800204e <LL_USART_EnableDMAReq_RX+0x8>
}
 800207e:	bf00      	nop
 8002080:	bf00      	nop
 8002082:	3724      	adds	r7, #36	@ 0x24
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <LL_USART_DMA_GetRegAddr>:
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d103      	bne.n	80020a4 <LL_USART_DMA_GetRegAddr+0x18>
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3328      	adds	r3, #40	@ 0x28
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	e002      	b.n	80020aa <LL_USART_DMA_GetRegAddr+0x1e>
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3324      	adds	r3, #36	@ 0x24
 80020a8:	60fb      	str	r3, [r7, #12]
  return data_reg_addr;
 80020aa:	68fb      	ldr	r3, [r7, #12]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <LL_USART_TransmitData8>:
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	460b      	mov	r3, r1
 80020c2:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 80020c4:	78fa      	ldrb	r2, [r7, #3]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
	...

080020d8 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(const DMA_TypeDef *DMAx, uint32_t Stream)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	60fb      	str	r3, [r7, #12]

  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 80020e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002118 <LL_DMA_EnableStream+0x40>)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	4413      	add	r3, r2
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	461a      	mov	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4413      	add	r3, r2
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4908      	ldr	r1, [pc, #32]	@ (8002118 <LL_DMA_EnableStream+0x40>)
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	440a      	add	r2, r1
 80020fc:	7812      	ldrb	r2, [r2, #0]
 80020fe:	4611      	mov	r1, r2
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	440a      	add	r2, r1
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6013      	str	r3, [r2, #0]
}
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	08025bb8 	.word	0x08025bb8

0800211c <LL_DMA_DisableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableStream(const DMA_TypeDef *DMAx, uint32_t Stream)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	60fb      	str	r3, [r7, #12]

  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 800212a:	4a0c      	ldr	r2, [pc, #48]	@ (800215c <LL_DMA_DisableStream+0x40>)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	4413      	add	r3, r2
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	461a      	mov	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	4413      	add	r3, r2
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4908      	ldr	r1, [pc, #32]	@ (800215c <LL_DMA_DisableStream+0x40>)
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	440a      	add	r2, r1
 8002140:	7812      	ldrb	r2, [r2, #0]
 8002142:	4611      	mov	r1, r2
 8002144:	68fa      	ldr	r2, [r7, #12]
 8002146:	440a      	add	r2, r1
 8002148:	f023 0301 	bic.w	r3, r3, #1
 800214c:	6013      	str	r3, [r2, #0]
}
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	08025bb8 	.word	0x08025bb8

08002160 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(const DMA_TypeDef *DMAx, uint32_t Stream, uint32_t NbData)
{
 8002160:	b480      	push	{r7}
 8002162:	b087      	sub	sp, #28
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT, NbData);
 8002170:	4a0d      	ldr	r2, [pc, #52]	@ (80021a8 <LL_DMA_SetDataLength+0x48>)
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	4413      	add	r3, r2
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	461a      	mov	r2, r3
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	4413      	add	r3, r2
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	4b0a      	ldr	r3, [pc, #40]	@ (80021ac <LL_DMA_SetDataLength+0x4c>)
 8002182:	4013      	ands	r3, r2
 8002184:	4908      	ldr	r1, [pc, #32]	@ (80021a8 <LL_DMA_SetDataLength+0x48>)
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	440a      	add	r2, r1
 800218a:	7812      	ldrb	r2, [r2, #0]
 800218c:	4611      	mov	r1, r2
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	440a      	add	r2, r1
 8002192:	4611      	mov	r1, r2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	4313      	orrs	r3, r2
 8002198:	604b      	str	r3, [r1, #4]
}
 800219a:	bf00      	nop
 800219c:	371c      	adds	r7, #28
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	08025bb8 	.word	0x08025bb8
 80021ac:	ffff0000 	.word	0xffff0000

080021b0 <LL_DMA_GetDataLength>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval Between 0 to 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(const DMA_TypeDef *DMAx, uint32_t Stream)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	60fb      	str	r3, [r7, #12]

  return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT));
 80021be:	4a07      	ldr	r2, [pc, #28]	@ (80021dc <LL_DMA_GetDataLength+0x2c>)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	4413      	add	r3, r2
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	461a      	mov	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4413      	add	r3, r2
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	b29b      	uxth	r3, r3
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3714      	adds	r7, #20
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	08025bb8 	.word	0x08025bb8

080021e0 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(const DMA_TypeDef *DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b087      	sub	sp, #28
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	617b      	str	r3, [r7, #20]

  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, MemoryAddress);
 80021f0:	4a07      	ldr	r2, [pc, #28]	@ (8002210 <LL_DMA_SetMemoryAddress+0x30>)
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	4413      	add	r3, r2
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	461a      	mov	r2, r3
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	4413      	add	r3, r2
 80021fe:	461a      	mov	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	60d3      	str	r3, [r2, #12]
}
 8002204:	bf00      	nop
 8002206:	371c      	adds	r7, #28
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	08025bb8 	.word	0x08025bb8

08002214 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(const DMA_TypeDef *DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8002214:	b480      	push	{r7}
 8002216:	b087      	sub	sp, #28
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	617b      	str	r3, [r7, #20]

  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, PeriphAddress);
 8002224:	4a07      	ldr	r2, [pc, #28]	@ (8002244 <LL_DMA_SetPeriphAddress+0x30>)
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	4413      	add	r3, r2
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	461a      	mov	r2, r3
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	4413      	add	r3, r2
 8002232:	461a      	mov	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6093      	str	r3, [r2, #8]
}
 8002238:	bf00      	nop
 800223a:	371c      	adds	r7, #28
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	08025bb8 	.word	0x08025bb8

08002248 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(const DMA_TypeDef *DMAx, uint32_t Stream)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	60fb      	str	r3, [r7, #12]

  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE);
 8002256:	4a0c      	ldr	r2, [pc, #48]	@ (8002288 <LL_DMA_EnableIT_HT+0x40>)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	4413      	add	r3, r2
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	461a      	mov	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	4413      	add	r3, r2
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4908      	ldr	r1, [pc, #32]	@ (8002288 <LL_DMA_EnableIT_HT+0x40>)
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	440a      	add	r2, r1
 800226c:	7812      	ldrb	r2, [r2, #0]
 800226e:	4611      	mov	r1, r2
 8002270:	68fa      	ldr	r2, [r7, #12]
 8002272:	440a      	add	r2, r1
 8002274:	f043 0308 	orr.w	r3, r3, #8
 8002278:	6013      	str	r3, [r2, #0]
}
 800227a:	bf00      	nop
 800227c:	3714      	adds	r7, #20
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	08025bb8 	.word	0x08025bb8

0800228c <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(const DMA_TypeDef *DMAx, uint32_t Stream)
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	60fb      	str	r3, [r7, #12]

  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TEIE);
 800229a:	4a0c      	ldr	r2, [pc, #48]	@ (80022cc <LL_DMA_EnableIT_TE+0x40>)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	4413      	add	r3, r2
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	461a      	mov	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	4413      	add	r3, r2
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4908      	ldr	r1, [pc, #32]	@ (80022cc <LL_DMA_EnableIT_TE+0x40>)
 80022ac:	683a      	ldr	r2, [r7, #0]
 80022ae:	440a      	add	r2, r1
 80022b0:	7812      	ldrb	r2, [r2, #0]
 80022b2:	4611      	mov	r1, r2
 80022b4:	68fa      	ldr	r2, [r7, #12]
 80022b6:	440a      	add	r2, r1
 80022b8:	f043 0304 	orr.w	r3, r3, #4
 80022bc:	6013      	str	r3, [r2, #0]
}
 80022be:	bf00      	nop
 80022c0:	3714      	adds	r7, #20
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	08025bb8 	.word	0x08025bb8

080022d0 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(const DMA_TypeDef *DMAx, uint32_t Stream)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	60fb      	str	r3, [r7, #12]

  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 80022de:	4a0c      	ldr	r2, [pc, #48]	@ (8002310 <LL_DMA_EnableIT_TC+0x40>)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	4413      	add	r3, r2
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	461a      	mov	r2, r3
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	4413      	add	r3, r2
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4908      	ldr	r1, [pc, #32]	@ (8002310 <LL_DMA_EnableIT_TC+0x40>)
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	440a      	add	r2, r1
 80022f4:	7812      	ldrb	r2, [r2, #0]
 80022f6:	4611      	mov	r1, r2
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	440a      	add	r2, r1
 80022fc:	f043 0310 	orr.w	r3, r3, #16
 8002300:	6013      	str	r3, [r2, #0]
}
 8002302:	bf00      	nop
 8002304:	3714      	adds	r7, #20
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	08025bb8 	.word	0x08025bb8

08002314 <UART_DMA_Driver_Get>:
#ifndef RESET
#define RESET 						    0U
#endif

UART_DMA_Driver_t* UART_DMA_Driver_Get(USART_TypeDef *uart)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < UART_DMA_DRIVER_COUNT; i++) {
 800231c:	2300      	movs	r3, #0
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	e015      	b.n	800234e <UART_DMA_Driver_Get+0x3a>
        if (uart_dma_drivers[i].uart == uart) {
 8002322:	4910      	ldr	r1, [pc, #64]	@ (8002364 <UART_DMA_Driver_Get+0x50>)
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	4613      	mov	r3, r2
 8002328:	015b      	lsls	r3, r3, #5
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	440b      	add	r3, r1
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	429a      	cmp	r2, r3
 8002336:	d107      	bne.n	8002348 <UART_DMA_Driver_Get+0x34>
            return &uart_dma_drivers[i];
 8002338:	68fa      	ldr	r2, [r7, #12]
 800233a:	4613      	mov	r3, r2
 800233c:	015b      	lsls	r3, r3, #5
 800233e:	1a9b      	subs	r3, r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4a08      	ldr	r2, [pc, #32]	@ (8002364 <UART_DMA_Driver_Get+0x50>)
 8002344:	4413      	add	r3, r2
 8002346:	e006      	b.n	8002356 <UART_DMA_Driver_Get+0x42>
    for (int i = 0; i < UART_DMA_DRIVER_COUNT; i++) {
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	3301      	adds	r3, #1
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2b02      	cmp	r3, #2
 8002352:	dde6      	ble.n	8002322 <UART_DMA_Driver_Get+0xe>
        }
    }
    return NULL;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	2401472c 	.word	0x2401472c

08002368 <UART_DMA_Driver_Init>:

/*************************************************
 *                    Init                       *
 *************************************************/
Std_ReturnType UART_DMA_Driver_Init(void)
{
 8002368:	b5b0      	push	{r4, r5, r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af02      	add	r7, sp, #8
    // USART1 (index 0)
    for (int i = 0; i < UART_DMA_DRIVER_COUNT; i++) {
 800236e:	2300      	movs	r3, #0
 8002370:	607b      	str	r3, [r7, #4]
 8002372:	e022      	b.n	80023ba <UART_DMA_Driver_Init+0x52>
        LL_USART_Disable(uart_dma_drivers[i].uart);
 8002374:	49b5      	ldr	r1, [pc, #724]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	4613      	mov	r3, r2
 800237a:	015b      	lsls	r3, r3, #5
 800237c:	1a9b      	subs	r3, r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fdb2 	bl	8001eee <LL_USART_Disable>
        LL_DMA_DisableStream(uart_dma_drivers[i].dma_rx_instance, uart_dma_drivers[i].dma_rx_channel);
 800238a:	49b0      	ldr	r1, [pc, #704]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	4613      	mov	r3, r2
 8002390:	015b      	lsls	r3, r3, #5
 8002392:	1a9b      	subs	r3, r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	440b      	add	r3, r1
 8002398:	3368      	adds	r3, #104	@ 0x68
 800239a:	6818      	ldr	r0, [r3, #0]
 800239c:	49ab      	ldr	r1, [pc, #684]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	4613      	mov	r3, r2
 80023a2:	015b      	lsls	r3, r3, #5
 80023a4:	1a9b      	subs	r3, r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	440b      	add	r3, r1
 80023aa:	336c      	adds	r3, #108	@ 0x6c
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4619      	mov	r1, r3
 80023b0:	f7ff feb4 	bl	800211c <LL_DMA_DisableStream>
    for (int i = 0; i < UART_DMA_DRIVER_COUNT; i++) {
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	3301      	adds	r3, #1
 80023b8:	607b      	str	r3, [r7, #4]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2b02      	cmp	r3, #2
 80023be:	ddd9      	ble.n	8002374 <UART_DMA_Driver_Init+0xc>
    }

    RingBuffer_Create(&uart_dma_drivers[0].rx_buffer, 1, "UART1_RX", uart1_rx_data, UART1_BUFFER_SIZE);
 80023c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	4ba2      	ldr	r3, [pc, #648]	@ (8002650 <UART_DMA_Driver_Init+0x2e8>)
 80023c8:	4aa2      	ldr	r2, [pc, #648]	@ (8002654 <UART_DMA_Driver_Init+0x2ec>)
 80023ca:	2101      	movs	r1, #1
 80023cc:	48a2      	ldr	r0, [pc, #648]	@ (8002658 <UART_DMA_Driver_Init+0x2f0>)
 80023ce:	f008 f8c2 	bl	800a556 <RingBuffer_Create>
    RingBuffer_Create(&uart_dma_drivers[0].tx_buffer, 2, "UART1_TX", uart1_tx_data, UART1_BUFFER_SIZE);
 80023d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023d6:	9300      	str	r3, [sp, #0]
 80023d8:	4ba0      	ldr	r3, [pc, #640]	@ (800265c <UART_DMA_Driver_Init+0x2f4>)
 80023da:	4aa1      	ldr	r2, [pc, #644]	@ (8002660 <UART_DMA_Driver_Init+0x2f8>)
 80023dc:	2102      	movs	r1, #2
 80023de:	48a1      	ldr	r0, [pc, #644]	@ (8002664 <UART_DMA_Driver_Init+0x2fc>)
 80023e0:	f008 f8b9 	bl	800a556 <RingBuffer_Create>
    uart_dma_drivers[0].rxSemaphore = xSemaphoreCreateBinary();
 80023e4:	2203      	movs	r2, #3
 80023e6:	2100      	movs	r1, #0
 80023e8:	2001      	movs	r0, #1
 80023ea:	f00e fa7c 	bl	80108e6 <xQueueGenericCreate>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4a96      	ldr	r2, [pc, #600]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80023f2:	6653      	str	r3, [r2, #100]	@ 0x64

    LL_DMA_SetPeriphAddress(uart_dma_drivers[0].dma_rx_instance, uart_dma_drivers[0].dma_rx_channel,
 80023f4:	4b95      	ldr	r3, [pc, #596]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80023f6:	6e9c      	ldr	r4, [r3, #104]	@ 0x68
 80023f8:	4b94      	ldr	r3, [pc, #592]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80023fa:	6edd      	ldr	r5, [r3, #108]	@ 0x6c
 80023fc:	2101      	movs	r1, #1
 80023fe:	489a      	ldr	r0, [pc, #616]	@ (8002668 <UART_DMA_Driver_Init+0x300>)
 8002400:	f7ff fe44 	bl	800208c <LL_USART_DMA_GetRegAddr>
 8002404:	4603      	mov	r3, r0
 8002406:	461a      	mov	r2, r3
 8002408:	4629      	mov	r1, r5
 800240a:	4620      	mov	r0, r4
 800240c:	f7ff ff02 	bl	8002214 <LL_DMA_SetPeriphAddress>
                           LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_RECEIVE));
    LL_DMA_SetDataLength(uart_dma_drivers[0].dma_rx_instance, uart_dma_drivers[0].dma_rx_channel,
 8002410:	4b8e      	ldr	r3, [pc, #568]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002412:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002414:	4a8d      	ldr	r2, [pc, #564]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002416:	6ed1      	ldr	r1, [r2, #108]	@ 0x6c
                         uart_dma_drivers[0].dma_rx_buffer_size);
 8002418:	4a8c      	ldr	r2, [pc, #560]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800241a:	f8b2 2074 	ldrh.w	r2, [r2, #116]	@ 0x74
    LL_DMA_SetDataLength(uart_dma_drivers[0].dma_rx_instance, uart_dma_drivers[0].dma_rx_channel,
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff fe9e 	bl	8002160 <LL_DMA_SetDataLength>
    LL_DMA_SetMemoryAddress(uart_dma_drivers[0].dma_rx_instance, uart_dma_drivers[0].dma_rx_channel,
 8002424:	4b89      	ldr	r3, [pc, #548]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002426:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002428:	4a88      	ldr	r2, [pc, #544]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800242a:	6ed1      	ldr	r1, [r2, #108]	@ 0x6c
                            (uint32_t)uart_dma_drivers[0].dma_rx_buffer);
 800242c:	4a87      	ldr	r2, [pc, #540]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800242e:	6f12      	ldr	r2, [r2, #112]	@ 0x70
    LL_DMA_SetMemoryAddress(uart_dma_drivers[0].dma_rx_instance, uart_dma_drivers[0].dma_rx_channel,
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff fed5 	bl	80021e0 <LL_DMA_SetMemoryAddress>
    LL_DMA_EnableIT_TC(uart_dma_drivers[0].dma_rx_instance, uart_dma_drivers[0].dma_rx_channel);
 8002436:	4b85      	ldr	r3, [pc, #532]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002438:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800243a:	4a84      	ldr	r2, [pc, #528]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800243c:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800243e:	4611      	mov	r1, r2
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff ff45 	bl	80022d0 <LL_DMA_EnableIT_TC>
    LL_DMA_EnableIT_HT(uart_dma_drivers[0].dma_rx_instance, uart_dma_drivers[0].dma_rx_channel);
 8002446:	4b81      	ldr	r3, [pc, #516]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002448:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800244a:	4a80      	ldr	r2, [pc, #512]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800244c:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800244e:	4611      	mov	r1, r2
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff fef9 	bl	8002248 <LL_DMA_EnableIT_HT>
    LL_DMA_EnableIT_TE(uart_dma_drivers[0].dma_rx_instance, uart_dma_drivers[0].dma_rx_channel);
 8002456:	4b7d      	ldr	r3, [pc, #500]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002458:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800245a:	4a7c      	ldr	r2, [pc, #496]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800245c:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800245e:	4611      	mov	r1, r2
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff ff13 	bl	800228c <LL_DMA_EnableIT_TE>

    LL_USART_EnableDMAReq_RX(USART1);
 8002466:	4880      	ldr	r0, [pc, #512]	@ (8002668 <UART_DMA_Driver_Init+0x300>)
 8002468:	f7ff fded 	bl	8002046 <LL_USART_EnableDMAReq_RX>
    LL_DMA_EnableStream(uart_dma_drivers[0].dma_rx_instance, uart_dma_drivers[0].dma_rx_channel);
 800246c:	4b77      	ldr	r3, [pc, #476]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800246e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002470:	4a76      	ldr	r2, [pc, #472]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002472:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8002474:	4611      	mov	r1, r2
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff fe2e 	bl	80020d8 <LL_DMA_EnableStream>

    LL_USART_EnableIT_IDLE(USART1);
 800247c:	487a      	ldr	r0, [pc, #488]	@ (8002668 <UART_DMA_Driver_Init+0x300>)
 800247e:	f7ff fd6c 	bl	8001f5a <LL_USART_EnableIT_IDLE>
//    LL_USART_EnableIT_RXNE(USART1);

    // USART2 (index 1)
    RingBuffer_Create(&uart_dma_drivers[1].rx_buffer, 5, "UART2_RX", uart2_rx_data, UART2_BUFFER_SIZE);
 8002482:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	4b78      	ldr	r3, [pc, #480]	@ (800266c <UART_DMA_Driver_Init+0x304>)
 800248a:	4a79      	ldr	r2, [pc, #484]	@ (8002670 <UART_DMA_Driver_Init+0x308>)
 800248c:	2105      	movs	r1, #5
 800248e:	4879      	ldr	r0, [pc, #484]	@ (8002674 <UART_DMA_Driver_Init+0x30c>)
 8002490:	f008 f861 	bl	800a556 <RingBuffer_Create>
    RingBuffer_Create(&uart_dma_drivers[1].tx_buffer, 6, "UART2_TX", uart2_tx_data, UART2_BUFFER_SIZE);
 8002494:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002498:	9300      	str	r3, [sp, #0]
 800249a:	4b77      	ldr	r3, [pc, #476]	@ (8002678 <UART_DMA_Driver_Init+0x310>)
 800249c:	4a77      	ldr	r2, [pc, #476]	@ (800267c <UART_DMA_Driver_Init+0x314>)
 800249e:	2106      	movs	r1, #6
 80024a0:	4877      	ldr	r0, [pc, #476]	@ (8002680 <UART_DMA_Driver_Init+0x318>)
 80024a2:	f008 f858 	bl	800a556 <RingBuffer_Create>
    uart_dma_drivers[1].rxSemaphore = xSemaphoreCreateBinary();
 80024a6:	2203      	movs	r2, #3
 80024a8:	2100      	movs	r1, #0
 80024aa:	2001      	movs	r0, #1
 80024ac:	f00e fa1b 	bl	80108e6 <xQueueGenericCreate>
 80024b0:	4603      	mov	r3, r0
 80024b2:	4a66      	ldr	r2, [pc, #408]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80024b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

    LL_DMA_SetPeriphAddress(uart_dma_drivers[1].dma_rx_instance, uart_dma_drivers[1].dma_rx_channel,
 80024b8:	4b64      	ldr	r3, [pc, #400]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80024ba:	f8d3 40e4 	ldr.w	r4, [r3, #228]	@ 0xe4
 80024be:	4b63      	ldr	r3, [pc, #396]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80024c0:	f8d3 50e8 	ldr.w	r5, [r3, #232]	@ 0xe8
 80024c4:	2101      	movs	r1, #1
 80024c6:	486f      	ldr	r0, [pc, #444]	@ (8002684 <UART_DMA_Driver_Init+0x31c>)
 80024c8:	f7ff fde0 	bl	800208c <LL_USART_DMA_GetRegAddr>
 80024cc:	4603      	mov	r3, r0
 80024ce:	461a      	mov	r2, r3
 80024d0:	4629      	mov	r1, r5
 80024d2:	4620      	mov	r0, r4
 80024d4:	f7ff fe9e 	bl	8002214 <LL_DMA_SetPeriphAddress>
                           LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE));
    LL_DMA_SetDataLength(uart_dma_drivers[1].dma_rx_instance, uart_dma_drivers[1].dma_rx_channel,
 80024d8:	4b5c      	ldr	r3, [pc, #368]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80024da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80024de:	4a5b      	ldr	r2, [pc, #364]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80024e0:	f8d2 10e8 	ldr.w	r1, [r2, #232]	@ 0xe8
                         uart_dma_drivers[1].dma_rx_buffer_size);
 80024e4:	4a59      	ldr	r2, [pc, #356]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80024e6:	f8b2 20f0 	ldrh.w	r2, [r2, #240]	@ 0xf0
    LL_DMA_SetDataLength(uart_dma_drivers[1].dma_rx_instance, uart_dma_drivers[1].dma_rx_channel,
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fe38 	bl	8002160 <LL_DMA_SetDataLength>
    LL_DMA_SetMemoryAddress(uart_dma_drivers[1].dma_rx_instance, uart_dma_drivers[1].dma_rx_channel,
 80024f0:	4b56      	ldr	r3, [pc, #344]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80024f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80024f6:	4a55      	ldr	r2, [pc, #340]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80024f8:	f8d2 10e8 	ldr.w	r1, [r2, #232]	@ 0xe8
                            (uint32_t)uart_dma_drivers[1].dma_rx_buffer);
 80024fc:	4a53      	ldr	r2, [pc, #332]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80024fe:	f8d2 20ec 	ldr.w	r2, [r2, #236]	@ 0xec
    LL_DMA_SetMemoryAddress(uart_dma_drivers[1].dma_rx_instance, uart_dma_drivers[1].dma_rx_channel,
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff fe6c 	bl	80021e0 <LL_DMA_SetMemoryAddress>
    LL_DMA_EnableIT_TC(uart_dma_drivers[1].dma_rx_instance, uart_dma_drivers[1].dma_rx_channel);
 8002508:	4b50      	ldr	r3, [pc, #320]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800250a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800250e:	4a4f      	ldr	r2, [pc, #316]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002510:	f8d2 20e8 	ldr.w	r2, [r2, #232]	@ 0xe8
 8002514:	4611      	mov	r1, r2
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff feda 	bl	80022d0 <LL_DMA_EnableIT_TC>
    LL_DMA_EnableIT_HT(uart_dma_drivers[1].dma_rx_instance, uart_dma_drivers[1].dma_rx_channel);
 800251c:	4b4b      	ldr	r3, [pc, #300]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800251e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002522:	4a4a      	ldr	r2, [pc, #296]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002524:	f8d2 20e8 	ldr.w	r2, [r2, #232]	@ 0xe8
 8002528:	4611      	mov	r1, r2
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff fe8c 	bl	8002248 <LL_DMA_EnableIT_HT>
    LL_DMA_EnableIT_TE(uart_dma_drivers[1].dma_rx_instance, uart_dma_drivers[1].dma_rx_channel);
 8002530:	4b46      	ldr	r3, [pc, #280]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002532:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002536:	4a45      	ldr	r2, [pc, #276]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002538:	f8d2 20e8 	ldr.w	r2, [r2, #232]	@ 0xe8
 800253c:	4611      	mov	r1, r2
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fea4 	bl	800228c <LL_DMA_EnableIT_TE>

    LL_USART_EnableDMAReq_RX(USART2);
 8002544:	484f      	ldr	r0, [pc, #316]	@ (8002684 <UART_DMA_Driver_Init+0x31c>)
 8002546:	f7ff fd7e 	bl	8002046 <LL_USART_EnableDMAReq_RX>
    LL_DMA_EnableStream(uart_dma_drivers[1].dma_rx_instance, uart_dma_drivers[1].dma_rx_channel);
 800254a:	4b40      	ldr	r3, [pc, #256]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800254c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002550:	4a3e      	ldr	r2, [pc, #248]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002552:	f8d2 20e8 	ldr.w	r2, [r2, #232]	@ 0xe8
 8002556:	4611      	mov	r1, r2
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff fdbd 	bl	80020d8 <LL_DMA_EnableStream>

    LL_USART_EnableIT_IDLE(USART2);
 800255e:	4849      	ldr	r0, [pc, #292]	@ (8002684 <UART_DMA_Driver_Init+0x31c>)
 8002560:	f7ff fcfb 	bl	8001f5a <LL_USART_EnableIT_IDLE>
//    LL_USART_EnableIT_RXNE(USART2);

    // UART7 (index 2)
    RingBuffer_Create(&uart_dma_drivers[2].rx_buffer, 7, "UART7_RX", uart7_rx_data, UART7_BUFFER_SIZE);
 8002564:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	4b47      	ldr	r3, [pc, #284]	@ (8002688 <UART_DMA_Driver_Init+0x320>)
 800256c:	4a47      	ldr	r2, [pc, #284]	@ (800268c <UART_DMA_Driver_Init+0x324>)
 800256e:	2107      	movs	r1, #7
 8002570:	4847      	ldr	r0, [pc, #284]	@ (8002690 <UART_DMA_Driver_Init+0x328>)
 8002572:	f007 fff0 	bl	800a556 <RingBuffer_Create>
    RingBuffer_Create(&uart_dma_drivers[2].tx_buffer, 8, "UART7_TX", uart7_tx_data, UART7_BUFFER_SIZE);
 8002576:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	4b45      	ldr	r3, [pc, #276]	@ (8002694 <UART_DMA_Driver_Init+0x32c>)
 800257e:	4a46      	ldr	r2, [pc, #280]	@ (8002698 <UART_DMA_Driver_Init+0x330>)
 8002580:	2108      	movs	r1, #8
 8002582:	4846      	ldr	r0, [pc, #280]	@ (800269c <UART_DMA_Driver_Init+0x334>)
 8002584:	f007 ffe7 	bl	800a556 <RingBuffer_Create>
    uart_dma_drivers[2].rxSemaphore = xSemaphoreCreateBinary();
 8002588:	2203      	movs	r2, #3
 800258a:	2100      	movs	r1, #0
 800258c:	2001      	movs	r0, #1
 800258e:	f00e f9aa 	bl	80108e6 <xQueueGenericCreate>
 8002592:	4603      	mov	r3, r0
 8002594:	4a2d      	ldr	r2, [pc, #180]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002596:	f8c2 315c 	str.w	r3, [r2, #348]	@ 0x15c

    LL_DMA_SetPeriphAddress(uart_dma_drivers[2].dma_rx_instance, uart_dma_drivers[2].dma_rx_channel,
 800259a:	4b2c      	ldr	r3, [pc, #176]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800259c:	f8d3 4160 	ldr.w	r4, [r3, #352]	@ 0x160
 80025a0:	4b2a      	ldr	r3, [pc, #168]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80025a2:	f8d3 5164 	ldr.w	r5, [r3, #356]	@ 0x164
 80025a6:	2101      	movs	r1, #1
 80025a8:	483d      	ldr	r0, [pc, #244]	@ (80026a0 <UART_DMA_Driver_Init+0x338>)
 80025aa:	f7ff fd6f 	bl	800208c <LL_USART_DMA_GetRegAddr>
 80025ae:	4603      	mov	r3, r0
 80025b0:	461a      	mov	r2, r3
 80025b2:	4629      	mov	r1, r5
 80025b4:	4620      	mov	r0, r4
 80025b6:	f7ff fe2d 	bl	8002214 <LL_DMA_SetPeriphAddress>
                           LL_USART_DMA_GetRegAddr(UART7, LL_USART_DMA_REG_DATA_RECEIVE));
    LL_DMA_SetDataLength(uart_dma_drivers[2].dma_rx_instance, uart_dma_drivers[2].dma_rx_channel,
 80025ba:	4b24      	ldr	r3, [pc, #144]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80025bc:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80025c0:	4a22      	ldr	r2, [pc, #136]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80025c2:	f8d2 1164 	ldr.w	r1, [r2, #356]	@ 0x164
                         uart_dma_drivers[2].dma_rx_buffer_size);
 80025c6:	4a21      	ldr	r2, [pc, #132]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80025c8:	f8b2 216c 	ldrh.w	r2, [r2, #364]	@ 0x16c
    LL_DMA_SetDataLength(uart_dma_drivers[2].dma_rx_instance, uart_dma_drivers[2].dma_rx_channel,
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fdc7 	bl	8002160 <LL_DMA_SetDataLength>
    LL_DMA_SetMemoryAddress(uart_dma_drivers[2].dma_rx_instance, uart_dma_drivers[2].dma_rx_channel,
 80025d2:	4b1e      	ldr	r3, [pc, #120]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80025d4:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80025d8:	4a1c      	ldr	r2, [pc, #112]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80025da:	f8d2 1164 	ldr.w	r1, [r2, #356]	@ 0x164
                            (uint32_t)uart_dma_drivers[2].dma_rx_buffer);
 80025de:	4a1b      	ldr	r2, [pc, #108]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80025e0:	f8d2 2168 	ldr.w	r2, [r2, #360]	@ 0x168
    LL_DMA_SetMemoryAddress(uart_dma_drivers[2].dma_rx_instance, uart_dma_drivers[2].dma_rx_channel,
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff fdfb 	bl	80021e0 <LL_DMA_SetMemoryAddress>
    LL_DMA_EnableIT_TC(uart_dma_drivers[2].dma_rx_instance, uart_dma_drivers[2].dma_rx_channel);
 80025ea:	4b18      	ldr	r3, [pc, #96]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80025ec:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80025f0:	4a16      	ldr	r2, [pc, #88]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 80025f2:	f8d2 2164 	ldr.w	r2, [r2, #356]	@ 0x164
 80025f6:	4611      	mov	r1, r2
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff fe69 	bl	80022d0 <LL_DMA_EnableIT_TC>
    LL_DMA_EnableIT_HT(uart_dma_drivers[2].dma_rx_instance, uart_dma_drivers[2].dma_rx_channel);
 80025fe:	4b13      	ldr	r3, [pc, #76]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002600:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8002604:	4a11      	ldr	r2, [pc, #68]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002606:	f8d2 2164 	ldr.w	r2, [r2, #356]	@ 0x164
 800260a:	4611      	mov	r1, r2
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff fe1b 	bl	8002248 <LL_DMA_EnableIT_HT>
    LL_DMA_EnableIT_TE(uart_dma_drivers[2].dma_rx_instance, uart_dma_drivers[2].dma_rx_channel);
 8002612:	4b0e      	ldr	r3, [pc, #56]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002614:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8002618:	4a0c      	ldr	r2, [pc, #48]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800261a:	f8d2 2164 	ldr.w	r2, [r2, #356]	@ 0x164
 800261e:	4611      	mov	r1, r2
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff fe33 	bl	800228c <LL_DMA_EnableIT_TE>

    LL_USART_EnableDMAReq_RX(UART7);
 8002626:	481e      	ldr	r0, [pc, #120]	@ (80026a0 <UART_DMA_Driver_Init+0x338>)
 8002628:	f7ff fd0d 	bl	8002046 <LL_USART_EnableDMAReq_RX>
    LL_DMA_EnableStream(uart_dma_drivers[2].dma_rx_instance, uart_dma_drivers[2].dma_rx_channel);
 800262c:	4b07      	ldr	r3, [pc, #28]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 800262e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8002632:	4a06      	ldr	r2, [pc, #24]	@ (800264c <UART_DMA_Driver_Init+0x2e4>)
 8002634:	f8d2 2164 	ldr.w	r2, [r2, #356]	@ 0x164
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff fd4c 	bl	80020d8 <LL_DMA_EnableStream>

    LL_USART_EnableIT_IDLE(UART7);
 8002640:	4817      	ldr	r0, [pc, #92]	@ (80026a0 <UART_DMA_Driver_Init+0x338>)
 8002642:	f7ff fc8a 	bl	8001f5a <LL_USART_EnableIT_IDLE>
//    LL_USART_EnableIT_RXNE(UART7);

    for (int i = 0; i < UART_DMA_DRIVER_COUNT; i++) {
 8002646:	2300      	movs	r3, #0
 8002648:	603b      	str	r3, [r7, #0]
 800264a:	e039      	b.n	80026c0 <UART_DMA_Driver_Init+0x358>
 800264c:	2401472c 	.word	0x2401472c
 8002650:	2401632c 	.word	0x2401632c
 8002654:	08023578 	.word	0x08023578
 8002658:	24014730 	.word	0x24014730
 800265c:	2401672c 	.word	0x2401672c
 8002660:	08023584 	.word	0x08023584
 8002664:	24014760 	.word	0x24014760
 8002668:	40011000 	.word	0x40011000
 800266c:	24016f2c 	.word	0x24016f2c
 8002670:	08023590 	.word	0x08023590
 8002674:	240147ac 	.word	0x240147ac
 8002678:	2401732c 	.word	0x2401732c
 800267c:	0802359c 	.word	0x0802359c
 8002680:	240147dc 	.word	0x240147dc
 8002684:	40004400 	.word	0x40004400
 8002688:	24017b2c 	.word	0x24017b2c
 800268c:	080235a8 	.word	0x080235a8
 8002690:	24014828 	.word	0x24014828
 8002694:	24017f2c 	.word	0x24017f2c
 8002698:	080235b4 	.word	0x080235b4
 800269c:	24014858 	.word	0x24014858
 80026a0:	40007800 	.word	0x40007800
        LL_USART_Enable(uart_dma_drivers[i].uart);
 80026a4:	490a      	ldr	r1, [pc, #40]	@ (80026d0 <UART_DMA_Driver_Init+0x368>)
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	4613      	mov	r3, r2
 80026aa:	015b      	lsls	r3, r3, #5
 80026ac:	1a9b      	subs	r3, r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	440b      	add	r3, r1
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff fc0a 	bl	8001ece <LL_USART_Enable>
    for (int i = 0; i < UART_DMA_DRIVER_COUNT; i++) {
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	3301      	adds	r3, #1
 80026be:	603b      	str	r3, [r7, #0]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	ddee      	ble.n	80026a4 <UART_DMA_Driver_Init+0x33c>
    }
    return E_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bdb0      	pop	{r4, r5, r7, pc}
 80026d0:	2401472c 	.word	0x2401472c

080026d4 <UART_Driver_Write>:
////    if (!LL_USART_IsEnabledIT_TXE(uart)) {
//        LL_USART_EnableIT_TXE(uart);
////    }
//}
void UART_Driver_Write(USART_TypeDef *uart, uint8_t data)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	460b      	mov	r3, r1
 80026de:	70fb      	strb	r3, [r7, #3]
    UART_DMA_Driver_t *driver = UART_DMA_Driver_Get(uart);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff fe17 	bl	8002314 <UART_DMA_Driver_Get>
 80026e6:	60b8      	str	r0, [r7, #8]
    if (driver == NULL)
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d01f      	beq.n	800272e <UART_Driver_Write+0x5a>
        return;

    uint32_t timeout = 500000;
 80026ee:	4b13      	ldr	r3, [pc, #76]	@ (800273c <UART_Driver_Write+0x68>)
 80026f0:	60fb      	str	r3, [r7, #12]

    while (!RingBuffer_Put(&driver->tx_buffer, data))
 80026f2:	e005      	b.n	8002700 <UART_Driver_Write+0x2c>
    {
        if (--timeout == 0)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	3b01      	subs	r3, #1
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d018      	beq.n	8002732 <UART_Driver_Write+0x5e>
    while (!RingBuffer_Put(&driver->tx_buffer, data))
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	3334      	adds	r3, #52	@ 0x34
 8002704:	78fa      	ldrb	r2, [r7, #3]
 8002706:	4611      	mov	r1, r2
 8002708:	4618      	mov	r0, r3
 800270a:	f007 ff57 	bl	800a5bc <RingBuffer_Put>
 800270e:	4603      	mov	r3, r0
 8002710:	f083 0301 	eor.w	r3, r3, #1
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1ec      	bne.n	80026f4 <UART_Driver_Write+0x20>
        {
            return;
        }
    }

    if (!LL_USART_IsEnabledIT_TXE(uart)) {
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff fc80 	bl	8002020 <LL_USART_IsEnabledIT_TXE_TXFNF>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d106      	bne.n	8002734 <UART_Driver_Write+0x60>
        LL_USART_EnableIT_TXE(uart);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7ff fc38 	bl	8001f9c <LL_USART_EnableIT_TXE_TXFNF>
 800272c:	e002      	b.n	8002734 <UART_Driver_Write+0x60>
        return;
 800272e:	bf00      	nop
 8002730:	e000      	b.n	8002734 <UART_Driver_Write+0x60>
            return;
 8002732:	bf00      	nop
    }
}
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	0007a120 	.word	0x0007a120

08002740 <UART_Driver_SendString>:

void UART_Driver_SendString(USART_TypeDef *uart, const char *str)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
    UART_DMA_Driver_t *driver = UART_DMA_Driver_Get(uart);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7ff fde2 	bl	8002314 <UART_DMA_Driver_Get>
 8002750:	60f8      	str	r0, [r7, #12]
    if (driver == NULL || str == NULL)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d011      	beq.n	800277c <UART_Driver_SendString+0x3c>
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00e      	beq.n	800277c <UART_Driver_SendString+0x3c>
        return;


    while (*str)
 800275e:	e008      	b.n	8002772 <UART_Driver_SendString+0x32>
        {
            UART_Driver_Write(uart, (uint8_t)(*str));
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	4619      	mov	r1, r3
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff ffb4 	bl	80026d4 <UART_Driver_Write>
            str++;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	3301      	adds	r3, #1
 8002770:	603b      	str	r3, [r7, #0]
    while (*str)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f2      	bne.n	8002760 <UART_Driver_SendString+0x20>
 800277a:	e000      	b.n	800277e <UART_Driver_SendString+0x3e>
        return;
 800277c:	bf00      	nop
        }
}
 800277e:	3710      	adds	r7, #16
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <UART_Driver_TX_ISR>:
    atomic_store_explicit(&driver->tx_buffer.head, 0U, memory_order_release);
    atomic_store_explicit(&driver->tx_buffer.tail, 0U, memory_order_release);
}

void UART_Driver_TX_ISR(USART_TypeDef *uart)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
	UART_DMA_Driver_t *driver = UART_DMA_Driver_Get(uart);
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	f7ff fdc1 	bl	8002314 <UART_DMA_Driver_Get>
 8002792:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d042      	beq.n	8002820 <UART_Driver_TX_ISR+0x9c>
        return;

    if (driver->uart->ISR & USART_ISR_FE) {
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d003      	beq.n	80027b0 <UART_Driver_TX_ISR+0x2c>
        driver->uart->ICR = USART_ICR_FECF;  // Clear Framing Error Flag
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2202      	movs	r2, #2
 80027ae:	621a      	str	r2, [r3, #32]
    }

    if (driver->uart->ISR & USART_ISR_NE) {
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <UART_Driver_TX_ISR+0x42>
        driver->uart->ICR = USART_ICR_NECF;  // Clear Noise Error Flag
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2204      	movs	r2, #4
 80027c4:	621a      	str	r2, [r3, #32]

//    if (driver->uart->ISR & USART_ISR_EOBF) {
//        driver->uart->ICR = USART_ICR_EOBCF; // Clear End of Block Flag
//    }

    if (driver->uart->ISR & USART_ISR_CMF) {
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	69db      	ldr	r3, [r3, #28]
 80027cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d004      	beq.n	80027de <UART_Driver_TX_ISR+0x5a>
        driver->uart->ICR = USART_ICR_CMCF;  // Clear Character Match Flag
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80027dc:	621a      	str	r2, [r3, #32]
    }

    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff fba8 	bl	8001f34 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d01b      	beq.n	8002822 <UART_Driver_TX_ISR+0x9e>
        (LL_USART_IsEnabledIT_TXE(uart) != RESET))
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7ff fc18 	bl	8002020 <LL_USART_IsEnabledIT_TXE_TXFNF>
 80027f0:	4603      	mov	r3, r0
    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d015      	beq.n	8002822 <UART_Driver_TX_ISR+0x9e>
    {
        uint8_t tx_data;
        if (RingBuffer_Get(&driver->tx_buffer, &tx_data))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	3334      	adds	r3, #52	@ 0x34
 80027fa:	f107 020b 	add.w	r2, r7, #11
 80027fe:	4611      	mov	r1, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f007 ff21 	bl	800a648 <RingBuffer_Get>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d005      	beq.n	8002818 <UART_Driver_TX_ISR+0x94>
        {
            LL_USART_TransmitData8(uart, tx_data);
 800280c:	7afb      	ldrb	r3, [r7, #11]
 800280e:	4619      	mov	r1, r3
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7ff fc51 	bl	80020b8 <LL_USART_TransmitData8>
 8002816:	e004      	b.n	8002822 <UART_Driver_TX_ISR+0x9e>
        }
        else
        {
            LL_USART_DisableIT_TXE(uart);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff fbe0 	bl	8001fde <LL_USART_DisableIT_TXE_TXFNF>
 800281e:	e000      	b.n	8002822 <UART_Driver_TX_ISR+0x9e>
        return;
 8002820:	bf00      	nop
        }
    }
}
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <UART_DMA_Rx_Check>:

/************************************************
 *                    DMA RX                    *
 ************************************************/
void UART_DMA_Rx_Check(USART_TypeDef *uart) {
 8002828:	b580      	push	{r7, lr}
 800282a:	b08a      	sub	sp, #40	@ 0x28
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002830:	2300      	movs	r3, #0
 8002832:	60bb      	str	r3, [r7, #8]
    UART_DMA_Driver_t *driver = UART_DMA_Driver_Get(uart);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7ff fd6d 	bl	8002314 <UART_DMA_Driver_Get>
 800283a:	61b8      	str	r0, [r7, #24]
    if (driver == NULL)
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d07c      	beq.n	800293c <UART_DMA_Rx_Check+0x114>
        return;

    size_t old_pos = driver->old_dma_pos;
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002846:	617b      	str	r3, [r7, #20]
    size_t pos;

    uint16_t remaining = LL_DMA_GetDataLength(driver->dma_rx_instance, driver->dma_rx_channel);
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002850:	4619      	mov	r1, r3
 8002852:	4610      	mov	r0, r2
 8002854:	f7ff fcac 	bl	80021b0 <LL_DMA_GetDataLength>
 8002858:	4603      	mov	r3, r0
 800285a:	827b      	strh	r3, [r7, #18]
    pos = driver->dma_rx_buffer_size - remaining;
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8002862:	461a      	mov	r2, r3
 8002864:	8a7b      	ldrh	r3, [r7, #18]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	60fb      	str	r3, [r7, #12]
//    if (driver->uart->ISR & USART_ISR_ORE) {
//        driver->uart->ICR = USART_ICR_ORECF;
//        UART_Driver_Polling_SendString(USART1, "Overrun Error detected!\r\n");
//    }

    if (pos != old_pos) {
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	429a      	cmp	r2, r3
 8002870:	d065      	beq.n	800293e <UART_DMA_Rx_Check+0x116>
        if (pos > old_pos) {
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	429a      	cmp	r2, r3
 8002878:	d914      	bls.n	80028a4 <UART_DMA_Rx_Check+0x7c>
            for (size_t i = old_pos; i < pos; i++) {
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	627b      	str	r3, [r7, #36]	@ 0x24
 800287e:	e00c      	b.n	800289a <UART_DMA_Rx_Check+0x72>
                RingBuffer_Put(&driver->rx_buffer, driver->dma_rx_buffer[i]);
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	1d18      	adds	r0, r3, #4
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	4413      	add	r3, r2
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	4619      	mov	r1, r3
 8002890:	f007 fe94 	bl	800a5bc <RingBuffer_Put>
            for (size_t i = old_pos; i < pos; i++) {
 8002894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002896:	3301      	adds	r3, #1
 8002898:	627b      	str	r3, [r7, #36]	@ 0x24
 800289a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d3ee      	bcc.n	8002880 <UART_DMA_Rx_Check+0x58>
 80028a2:	e02a      	b.n	80028fa <UART_DMA_Rx_Check+0xd2>
            }
        } else {
            for (size_t i = old_pos; i < driver->dma_rx_buffer_size; i++) {
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	623b      	str	r3, [r7, #32]
 80028a8:	e00c      	b.n	80028c4 <UART_DMA_Rx_Check+0x9c>
                RingBuffer_Put(&driver->rx_buffer, driver->dma_rx_buffer[i]);
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	1d18      	adds	r0, r3, #4
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	4413      	add	r3, r2
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	4619      	mov	r1, r3
 80028ba:	f007 fe7f 	bl	800a5bc <RingBuffer_Put>
            for (size_t i = old_pos; i < driver->dma_rx_buffer_size; i++) {
 80028be:	6a3b      	ldr	r3, [r7, #32]
 80028c0:	3301      	adds	r3, #1
 80028c2:	623b      	str	r3, [r7, #32]
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 80028ca:	461a      	mov	r2, r3
 80028cc:	6a3b      	ldr	r3, [r7, #32]
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d3eb      	bcc.n	80028aa <UART_DMA_Rx_Check+0x82>
            }
            for (size_t i = 0; i < pos; i++) {
 80028d2:	2300      	movs	r3, #0
 80028d4:	61fb      	str	r3, [r7, #28]
 80028d6:	e00c      	b.n	80028f2 <UART_DMA_Rx_Check+0xca>
                RingBuffer_Put(&driver->rx_buffer, driver->dma_rx_buffer[i]);
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	1d18      	adds	r0, r3, #4
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	4413      	add	r3, r2
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	4619      	mov	r1, r3
 80028e8:	f007 fe68 	bl	800a5bc <RingBuffer_Put>
            for (size_t i = 0; i < pos; i++) {
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	3301      	adds	r3, #1
 80028f0:	61fb      	str	r3, [r7, #28]
 80028f2:	69fa      	ldr	r2, [r7, #28]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d3ee      	bcc.n	80028d8 <UART_DMA_Rx_Check+0xb0>
            }
        }
        xSemaphoreGiveFromISR(driver->rxSemaphore, &xHigherPriorityTaskWoken);
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028fe:	f107 0208 	add.w	r2, r7, #8
 8002902:	4611      	mov	r1, r2
 8002904:	4618      	mov	r0, r3
 8002906:	f00e f9a3 	bl	8010c50 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d007      	beq.n	8002920 <UART_DMA_Rx_Check+0xf8>
 8002910:	4b0c      	ldr	r3, [pc, #48]	@ (8002944 <UART_DMA_Rx_Check+0x11c>)
 8002912:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	f3bf 8f4f 	dsb	sy
 800291c:	f3bf 8f6f 	isb	sy

        driver->old_dma_pos = pos;
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	679a      	str	r2, [r3, #120]	@ 0x78
        if (driver->old_dma_pos == driver->dma_rx_buffer_size) {
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	f8b2 2074 	ldrh.w	r2, [r2, #116]	@ 0x74
 8002930:	4293      	cmp	r3, r2
 8002932:	d104      	bne.n	800293e <UART_DMA_Rx_Check+0x116>
            driver->old_dma_pos = 0;
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	2200      	movs	r2, #0
 8002938:	679a      	str	r2, [r3, #120]	@ 0x78
 800293a:	e000      	b.n	800293e <UART_DMA_Rx_Check+0x116>
        return;
 800293c:	bf00      	nop
        }
    }
}
 800293e:	3728      	adds	r7, #40	@ 0x28
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	e000ed04 	.word	0xe000ed04

08002948 <UART_DMA_Driver_Read>:



int UART_DMA_Driver_Read(USART_TypeDef *uart)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
    UART_DMA_Driver_t *driver = UART_DMA_Driver_Get(uart);
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f7ff fcdf 	bl	8002314 <UART_DMA_Driver_Get>
 8002956:	60f8      	str	r0, [r7, #12]
    if(driver == NULL)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d102      	bne.n	8002964 <UART_DMA_Driver_Read+0x1c>
        return -1;
 800295e:	f04f 33ff 	mov.w	r3, #4294967295
 8002962:	e00e      	b.n	8002982 <UART_DMA_Driver_Read+0x3a>

    RingBufElement data;
    if(RingBuffer_Get(&driver->rx_buffer, &data)){
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	3304      	adds	r3, #4
 8002968:	f107 020b 	add.w	r2, r7, #11
 800296c:	4611      	mov	r1, r2
 800296e:	4618      	mov	r0, r3
 8002970:	f007 fe6a 	bl	800a648 <RingBuffer_Get>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <UART_DMA_Driver_Read+0x36>
        return data;
 800297a:	7afb      	ldrb	r3, [r7, #11]
 800297c:	e001      	b.n	8002982 <UART_DMA_Driver_Read+0x3a>
    }
    return -1;
 800297e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002982:	4618      	mov	r0, r3
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <UART_DMA_Driver_IsDataAvailable>:

_Bool UART_DMA_Driver_IsDataAvailable(USART_TypeDef *uart)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	b084      	sub	sp, #16
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
    UART_DMA_Driver_t *driver = UART_DMA_Driver_Get(uart);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7ff fcbe 	bl	8002314 <UART_DMA_Driver_Get>
 8002998:	60f8      	str	r0, [r7, #12]
    if(driver == NULL)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d101      	bne.n	80029a4 <UART_DMA_Driver_IsDataAvailable+0x1a>
        return false;
 80029a0:	2300      	movs	r3, #0
 80029a2:	e005      	b.n	80029b0 <UART_DMA_Driver_IsDataAvailable+0x26>

    return RingBuffer_IsDataAvailable(&driver->rx_buffer);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	3304      	adds	r3, #4
 80029a8:	4618      	mov	r0, r3
 80029aa:	f007 feca 	bl	800a742 <RingBuffer_IsDataAvailable>
 80029ae:	4603      	mov	r3, r0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <UART_DMA_Driver_TXNumFreeSlots>:

uint16_t UART_DMA_Driver_TXNumFreeSlots(USART_TypeDef *uart)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
	UART_DMA_Driver_t *driver = UART_DMA_Driver_Get(uart);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7ff fca7 	bl	8002314 <UART_DMA_Driver_Get>
 80029c6:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <UART_DMA_Driver_TXNumFreeSlots+0x1a>
        return 0;
 80029ce:	2300      	movs	r3, #0
 80029d0:	e006      	b.n	80029e0 <UART_DMA_Driver_TXNumFreeSlots+0x28>

    return (uint16_t)RingBuffer_NumFreeSlots(&driver->tx_buffer);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	3334      	adds	r3, #52	@ 0x34
 80029d6:	4618      	mov	r0, r3
 80029d8:	f007 fe77 	bl	800a6ca <RingBuffer_NumFreeSlots>
 80029dc:	4603      	mov	r3, r0
 80029de:	bf00      	nop
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3710      	adds	r7, #16
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <UART_Driver_Polling_Write>:

/************************************************************************************************
 *                    						EXPAND FUNCTION                    					*
 ***********************************************************************************************/
void UART_Driver_Polling_Write(USART_TypeDef *uart, uint8_t data)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	460b      	mov	r3, r1
 80029f2:	70fb      	strb	r3, [r7, #3]
    while (!LL_USART_IsActiveFlag_TXE(uart))
 80029f4:	bf00      	nop
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f7ff fa9c 	bl	8001f34 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d0f9      	beq.n	80029f6 <UART_Driver_Polling_Write+0xe>
    {
    }
    LL_USART_TransmitData8(uart, data);
 8002a02:	78fb      	ldrb	r3, [r7, #3]
 8002a04:	4619      	mov	r1, r3
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7ff fb56 	bl	80020b8 <LL_USART_TransmitData8>
    while (!LL_USART_IsActiveFlag_TC(uart))
 8002a0c:	bf00      	nop
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7ff fa7d 	bl	8001f0e <LL_USART_IsActiveFlag_TC>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f9      	beq.n	8002a0e <UART_Driver_Polling_Write+0x26>
    {
    }
}
 8002a1a:	bf00      	nop
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <UART_Driver_Polling_SendString>:

void UART_Driver_Polling_SendString(USART_TypeDef *uart, const char *str)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
    if (str == NULL)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d00e      	beq.n	8002a52 <UART_Driver_Polling_SendString+0x2e>
        return;
    while (*str)
 8002a34:	e008      	b.n	8002a48 <UART_Driver_Polling_SendString+0x24>
    {
    	UART_Driver_Polling_Write(uart, (uint8_t)(*str));
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f7ff ffd3 	bl	80029e8 <UART_Driver_Polling_Write>
        str++;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	3301      	adds	r3, #1
 8002a46:	603b      	str	r3, [r7, #0]
    while (*str)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1f2      	bne.n	8002a36 <UART_Driver_Polling_SendString+0x12>
 8002a50:	e000      	b.n	8002a54 <UART_Driver_Polling_SendString+0x30>
        return;
 8002a52:	bf00      	nop
    }
}
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
	...

08002a5c <fnv1a32>:
static int FRAM_PASSWORD_FAIL = 0;

#define FRAM_USER_PWD_LEN_ADDR  0x0000
#define FRAM_USER_PWD_ADDR      0x0001

static uint32_t fnv1a32(const char *s) {
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
    uint32_t h = 0x811C9DC5u;
 8002a64:	4b0d      	ldr	r3, [pc, #52]	@ (8002a9c <fnv1a32+0x40>)
 8002a66:	60fb      	str	r3, [r7, #12]
    while (*s) {
 8002a68:	e00c      	b.n	8002a84 <fnv1a32+0x28>
        h ^= (uint8_t)(*s++);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	607a      	str	r2, [r7, #4]
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	461a      	mov	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4053      	eors	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]
        h *= 0x01000193u;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	4a08      	ldr	r2, [pc, #32]	@ (8002aa0 <fnv1a32+0x44>)
 8002a7e:	fb02 f303 	mul.w	r3, r2, r3
 8002a82:	60fb      	str	r3, [r7, #12]
    while (*s) {
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1ee      	bne.n	8002a6a <fnv1a32+0xe>
    }
    return h;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	811c9dc5 	.word	0x811c9dc5
 8002aa0:	01000193 	.word	0x01000193

08002aa4 <hash_equal>:
static int hash_equal(uint32_t a, uint32_t b) {
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
    uint32_t diff = a ^ b;
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	4053      	eors	r3, r2
 8002ab4:	60fb      	str	r3, [r7, #12]
    diff |= diff >> 16;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	0c1b      	lsrs	r3, r3, #16
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	60fb      	str	r3, [r7, #12]
    diff |= diff >> 8;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	0a1b      	lsrs	r3, r3, #8
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	60fb      	str	r3, [r7, #12]
    return (diff & 0xFFu) == 0;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	bf0c      	ite	eq
 8002ad2:	2301      	moveq	r3, #1
 8002ad4:	2300      	movne	r3, #0
 8002ad6:	b2db      	uxtb	r3, r3
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <verify_password>:

int verify_password(const char *input_password) {
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
    uint32_t input_hash = fnv1a32(input_password);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff ffb5 	bl	8002a5c <fnv1a32>
 8002af2:	60f8      	str	r0, [r7, #12]
    uint32_t stored_hash = itwasmeulrich;
 8002af4:	4b05      	ldr	r3, [pc, #20]	@ (8002b0c <verify_password+0x28>)
 8002af6:	60bb      	str	r3, [r7, #8]
    return hash_equal(input_hash, stored_hash);
 8002af8:	68b9      	ldr	r1, [r7, #8]
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f7ff ffd2 	bl	8002aa4 <hash_equal>
 8002b00:	4603      	mov	r3, r0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	c5477ba3 	.word	0xc5477ba3

08002b10 <load_user_password>:

static void load_user_password(ShieldInstance_t *instance) {
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
    FRAM_SPI_HandleTypeDef *hfram = FRAM_SPI_GetHandle();
 8002b18:	f005 fffa 	bl	8008b10 <FRAM_SPI_GetHandle>
 8002b1c:	60f8      	str	r0, [r7, #12]
    uint8_t pwd_len = 0;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	72fb      	strb	r3, [r7, #11]

    if (FRAM_SPI_ReadMem(hfram, FRAM_USER_PWD_LEN_ADDR, &pwd_len, 1) != E_OK || pwd_len > MAX_PASSWORD_LEN) {
 8002b22:	f107 020b 	add.w	r2, r7, #11
 8002b26:	2301      	movs	r3, #1
 8002b28:	2100      	movs	r1, #0
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f006 f8e7 	bl	8008cfe <FRAM_SPI_ReadMem>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d102      	bne.n	8002b3c <load_user_password+0x2c>
 8002b36:	7afb      	ldrb	r3, [r7, #11]
 8002b38:	2b10      	cmp	r3, #16
 8002b3a:	d907      	bls.n	8002b4c <load_user_password+0x3c>
        Shield_WriteString(instance, "Could not load user-pwd, please use admin-pwd instead!\r\n");
 8002b3c:	4915      	ldr	r1, [pc, #84]	@ (8002b94 <load_user_password+0x84>)
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 f920 	bl	8002d84 <Shield_WriteString>
    	FRAM_PASSWORD_FAIL = 1;
 8002b44:	4b14      	ldr	r3, [pc, #80]	@ (8002b98 <load_user_password+0x88>)
 8002b46:	2201      	movs	r2, #1
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	e020      	b.n	8002b8e <load_user_password+0x7e>
        return;
    }

    if (pwd_len > 0) {
 8002b4c:	7afb      	ldrb	r3, [r7, #11]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d016      	beq.n	8002b80 <load_user_password+0x70>
        if (FRAM_SPI_ReadMem(hfram, FRAM_USER_PWD_ADDR, (uint8_t *)user_password, pwd_len) == E_OK) {
 8002b52:	7afb      	ldrb	r3, [r7, #11]
 8002b54:	4a11      	ldr	r2, [pc, #68]	@ (8002b9c <load_user_password+0x8c>)
 8002b56:	2101      	movs	r1, #1
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f006 f8d0 	bl	8008cfe <FRAM_SPI_ReadMem>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d105      	bne.n	8002b70 <load_user_password+0x60>
            user_password[pwd_len] = '\0';
 8002b64:	7afb      	ldrb	r3, [r7, #11]
 8002b66:	461a      	mov	r2, r3
 8002b68:	4b0c      	ldr	r3, [pc, #48]	@ (8002b9c <load_user_password+0x8c>)
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	5499      	strb	r1, [r3, r2]
 8002b6e:	e00e      	b.n	8002b8e <load_user_password+0x7e>
        } else {
            Shield_WriteString(instance, "Could not load user-pwd, please use admin-pwd instead!\r\n");
 8002b70:	4908      	ldr	r1, [pc, #32]	@ (8002b94 <load_user_password+0x84>)
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f906 	bl	8002d84 <Shield_WriteString>
        	FRAM_PASSWORD_FAIL = 1;
 8002b78:	4b07      	ldr	r3, [pc, #28]	@ (8002b98 <load_user_password+0x88>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]
 8002b7e:	e006      	b.n	8002b8e <load_user_password+0x7e>
        }
    } else {
        Shield_WriteString(instance, "Could not load user-pwd, please use admin-pwd instead!\r\n");
 8002b80:	4904      	ldr	r1, [pc, #16]	@ (8002b94 <load_user_password+0x84>)
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 f8fe 	bl	8002d84 <Shield_WriteString>
    	FRAM_PASSWORD_FAIL = 1;
 8002b88:	4b03      	ldr	r3, [pc, #12]	@ (8002b98 <load_user_password+0x88>)
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	601a      	str	r2, [r3, #0]
    }
}
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	080235c0 	.word	0x080235c0
 8002b98:	24018340 	.word	0x24018340
 8002b9c:	2401832c 	.word	0x2401832c

08002ba0 <verify_user_password>:

static int verify_user_password(const char *input_password){
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
	if(FRAM_PASSWORD_FAIL == 1){
 8002ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8002be4 <verify_user_password+0x44>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d10b      	bne.n	8002bc8 <verify_user_password+0x28>
	    uint32_t input_hash = fnv1a32(input_password);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f7ff ff53 	bl	8002a5c <fnv1a32>
 8002bb6:	60f8      	str	r0, [r7, #12]
	    uint32_t stored_hash = itwasmeulrich;
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002be8 <verify_user_password+0x48>)
 8002bba:	60bb      	str	r3, [r7, #8]
	    return hash_equal(input_hash, stored_hash);
 8002bbc:	68b9      	ldr	r1, [r7, #8]
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f7ff ff70 	bl	8002aa4 <hash_equal>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	e009      	b.n	8002bdc <verify_user_password+0x3c>
	}else{
		if(strcmp(input_password, user_password) == 0){
 8002bc8:	4908      	ldr	r1, [pc, #32]	@ (8002bec <verify_user_password+0x4c>)
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f7fd fb88 	bl	80002e0 <strcmp>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <verify_user_password+0x3a>
			return 1;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e000      	b.n	8002bdc <verify_user_password+0x3c>
		}else{
			return 0;
 8002bda:	2300      	movs	r3, #0
		}
	}
	return 0;
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	24018340 	.word	0x24018340
 8002be8:	c5477ba3 	.word	0xc5477ba3
 8002bec:	2401832c 	.word	0x2401832c

08002bf0 <Shield_UpdateTimer>:

void Shield_UpdateTimer(ShieldInstance_t *instance){
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
	if(instance->state == AUTH_USER){
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	d110      	bne.n	8002c24 <Shield_UpdateTimer+0x34>
		instance->last_activity_time++;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c06:	1c5a      	adds	r2, r3, #1
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	655a      	str	r2, [r3, #84]	@ 0x54
		if(instance->last_activity_time >= USER_TIMEOUT){
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c10:	4a06      	ldr	r2, [pc, #24]	@ (8002c2c <Shield_UpdateTimer+0x3c>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d306      	bcc.n	8002c24 <Shield_UpdateTimer+0x34>
			Shield_Reset(instance);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f868 	bl	8002cec <Shield_Reset>
		    Shield_WriteString(instance, "\r\nSession timed out due to inactivity.\r\n");
 8002c1c:	4904      	ldr	r1, [pc, #16]	@ (8002c30 <Shield_UpdateTimer+0x40>)
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f8b0 	bl	8002d84 <Shield_WriteString>
		}
	}
}
 8002c24:	bf00      	nop
 8002c26:	3708      	adds	r7, #8
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	000493e0 	.word	0x000493e0
 8002c30:	080235fc 	.word	0x080235fc

08002c34 <Shield_ResetTimer>:
void Shield_ResetTimer(ShieldInstance_t *instance){
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
	if(instance->state == AUTH_USER){
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d102      	bne.n	8002c4c <Shield_ResetTimer+0x18>
		instance->last_activity_time = 0;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	655a      	str	r2, [r3, #84]	@ 0x54
	}
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <Shield_Init>:

void Shield_Init(ShieldInstance_t *instance, void (*write_char_func)(char c)) {
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
    instance->write_char = write_char_func;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	659a      	str	r2, [r3, #88]	@ 0x58
    instance->initreset = 0;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	621a      	str	r2, [r3, #32]
    instance->pos = 0;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	625a      	str	r2, [r3, #36]	@ 0x24
    instance->state = UNAUTHORIZED;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    instance->login_attempts = 0;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	62da      	str	r2, [r3, #44]	@ 0x2c
    instance->password_pos = 0;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	651a      	str	r2, [r3, #80]	@ 0x50
    instance->last_activity_time = 0; // User should set this with actual time if needed
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	655a      	str	r2, [r3, #84]	@ 0x54
    memset(instance->buffer, 0, SHIELD_BUFFER_SIZE);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2220      	movs	r2, #32
 8002c92:	2100      	movs	r1, #0
 8002c94:	4618      	mov	r0, r3
 8002c96:	f01f f9d2 	bl	802203e <memset>
    memset(instance->password_buffer, 0, SHIELD_BUFFER_SIZE);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	3330      	adds	r3, #48	@ 0x30
 8002c9e:	2220      	movs	r2, #32
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f01f f9cb 	bl	802203e <memset>
    Shield_WriteString(instance, "\33[2J");         // Clear screen
 8002ca8:	490b      	ldr	r1, [pc, #44]	@ (8002cd8 <Shield_Init+0x80>)
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 f86a 	bl	8002d84 <Shield_WriteString>
    Shield_WriteString(instance, "\033[0;0H");     // Move to 0:0
 8002cb0:	490a      	ldr	r1, [pc, #40]	@ (8002cdc <Shield_Init+0x84>)
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f866 	bl	8002d84 <Shield_WriteString>
    Shield_WriteString(instance, "OBC: [CM4 -> OBC]");
 8002cb8:	4909      	ldr	r1, [pc, #36]	@ (8002ce0 <Shield_Init+0x88>)
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 f862 	bl	8002d84 <Shield_WriteString>
    Shield_WriteString(instance, "\033[0;1H");
 8002cc0:	4908      	ldr	r1, [pc, #32]	@ (8002ce4 <Shield_Init+0x8c>)
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f85e 	bl	8002d84 <Shield_WriteString>
    Shield_WriteString(instance, SHIELD_NEWLINE);
 8002cc8:	4907      	ldr	r1, [pc, #28]	@ (8002ce8 <Shield_Init+0x90>)
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f85a 	bl	8002d84 <Shield_WriteString>
//    Shield_WriteString(instance, SHIELD_INITATION);
}
 8002cd0:	bf00      	nop
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	08023628 	.word	0x08023628
 8002cdc:	08023630 	.word	0x08023630
 8002ce0:	08023638 	.word	0x08023638
 8002ce4:	0802364c 	.word	0x0802364c
 8002ce8:	08023654 	.word	0x08023654

08002cec <Shield_Reset>:

void Shield_Reset(ShieldInstance_t *instance) {
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
    instance->initreset = 1;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	621a      	str	r2, [r3, #32]
    instance->pos = 0;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	625a      	str	r2, [r3, #36]	@ 0x24
    instance->state = UNAUTHORIZED;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    instance->login_attempts = 0;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	62da      	str	r2, [r3, #44]	@ 0x2c
    instance->password_pos = 0;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	651a      	str	r2, [r3, #80]	@ 0x50
    instance->last_activity_time = 0;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	655a      	str	r2, [r3, #84]	@ 0x54
    memset(instance->buffer, 0, SHIELD_BUFFER_SIZE);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4618      	mov	r0, r3
 8002d22:	f01f f98c 	bl	802203e <memset>
    memset(instance->password_buffer, 0, SHIELD_BUFFER_SIZE);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	3330      	adds	r3, #48	@ 0x30
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f01f f985 	bl	802203e <memset>
    Shield_WriteString(instance, "\33[2J");         // Clear screen
 8002d34:	490d      	ldr	r1, [pc, #52]	@ (8002d6c <Shield_Reset+0x80>)
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f824 	bl	8002d84 <Shield_WriteString>
    Shield_WriteString(instance, "\033[0;0H");     // Move to 0:0
 8002d3c:	490c      	ldr	r1, [pc, #48]	@ (8002d70 <Shield_Reset+0x84>)
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 f820 	bl	8002d84 <Shield_WriteString>
    Shield_WriteString(instance, "OBC: [CM4 -> OBC]");
 8002d44:	490b      	ldr	r1, [pc, #44]	@ (8002d74 <Shield_Reset+0x88>)
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f81c 	bl	8002d84 <Shield_WriteString>
    Shield_WriteString(instance, "\033[0;1H");
 8002d4c:	490a      	ldr	r1, [pc, #40]	@ (8002d78 <Shield_Reset+0x8c>)
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f818 	bl	8002d84 <Shield_WriteString>
    Shield_WriteString(instance, SHIELD_NEWLINE);
 8002d54:	4909      	ldr	r1, [pc, #36]	@ (8002d7c <Shield_Reset+0x90>)
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f814 	bl	8002d84 <Shield_WriteString>
    Shield_WriteString(instance, SHIELD_INITATION);
 8002d5c:	4908      	ldr	r1, [pc, #32]	@ (8002d80 <Shield_Reset+0x94>)
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 f810 	bl	8002d84 <Shield_WriteString>
}
 8002d64:	bf00      	nop
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	08023628 	.word	0x08023628
 8002d70:	08023630 	.word	0x08023630
 8002d74:	08023638 	.word	0x08023638
 8002d78:	0802364c 	.word	0x0802364c
 8002d7c:	08023654 	.word	0x08023654
 8002d80:	08023658 	.word	0x08023658

08002d84 <Shield_WriteString>:

void Shield_WriteString(ShieldInstance_t *instance, const char *str) {
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
    while (*str) {
 8002d8e:	e007      	b.n	8002da0 <Shield_WriteString+0x1c>
        instance->write_char(*str++);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	1c59      	adds	r1, r3, #1
 8002d98:	6039      	str	r1, [r7, #0]
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	4790      	blx	r2
    while (*str) {
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1f3      	bne.n	8002d90 <Shield_WriteString+0xc>
    }
}
 8002da8:	bf00      	nop
 8002daa:	bf00      	nop
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
	...

08002db4 <Shield_Process>:

static void Shield_Process(ShieldInstance_t *instance) {
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
    if (instance->state == UNAUTHORIZED) {
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d137      	bne.n	8002e36 <Shield_Process+0x82>
        if (strcmp(instance->buffer, "admin") == 0) {
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4924      	ldr	r1, [pc, #144]	@ (8002e5c <Shield_Process+0xa8>)
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fd fa88 	bl	80002e0 <strcmp>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10b      	bne.n	8002dee <Shield_Process+0x3a>
            instance->state = LOGIN_ADMIN;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            instance->login_attempts = 0;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	62da      	str	r2, [r3, #44]	@ 0x2c
            Shield_WriteString(instance, "Password: ");
 8002de4:	491e      	ldr	r1, [pc, #120]	@ (8002e60 <Shield_Process+0xac>)
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7ff ffcc 	bl	8002d84 <Shield_WriteString>
            Shield_WriteString(instance, "Login as [admin/user]: ");
        }
    } else if (instance->state == AUTH_ADMIN || instance->state == AUTH_USER) {
        Shield_WriteString(instance, "HelloWorld\r\n");
    }
}
 8002dec:	e031      	b.n	8002e52 <Shield_Process+0x9e>
        } else if (strcmp(instance->buffer, "user") == 0) {
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	491c      	ldr	r1, [pc, #112]	@ (8002e64 <Shield_Process+0xb0>)
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fd fa74 	bl	80002e0 <strcmp>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10e      	bne.n	8002e1c <Shield_Process+0x68>
        	load_user_password(instance);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f7ff fe86 	bl	8002b10 <load_user_password>
            instance->state = LOGIN_USER;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2202      	movs	r2, #2
 8002e08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            instance->login_attempts = 0;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	62da      	str	r2, [r3, #44]	@ 0x2c
            Shield_WriteString(instance, "Password: ");
 8002e12:	4913      	ldr	r1, [pc, #76]	@ (8002e60 <Shield_Process+0xac>)
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7ff ffb5 	bl	8002d84 <Shield_WriteString>
}
 8002e1a:	e01a      	b.n	8002e52 <Shield_Process+0x9e>
            Shield_WriteString(instance, "Unsupported this user name. [admin/user]\r\n");
 8002e1c:	4912      	ldr	r1, [pc, #72]	@ (8002e68 <Shield_Process+0xb4>)
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f7ff ffb0 	bl	8002d84 <Shield_WriteString>
            Shield_WriteString(instance, SHIELD_NEWLINE);
 8002e24:	4911      	ldr	r1, [pc, #68]	@ (8002e6c <Shield_Process+0xb8>)
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7ff ffac 	bl	8002d84 <Shield_WriteString>
            Shield_WriteString(instance, "Login as [admin/user]: ");
 8002e2c:	4910      	ldr	r1, [pc, #64]	@ (8002e70 <Shield_Process+0xbc>)
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff ffa8 	bl	8002d84 <Shield_WriteString>
}
 8002e34:	e00d      	b.n	8002e52 <Shield_Process+0x9e>
    } else if (instance->state == AUTH_ADMIN || instance->state == AUTH_USER) {
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002e3c:	2b03      	cmp	r3, #3
 8002e3e:	d004      	beq.n	8002e4a <Shield_Process+0x96>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d103      	bne.n	8002e52 <Shield_Process+0x9e>
        Shield_WriteString(instance, "HelloWorld\r\n");
 8002e4a:	490a      	ldr	r1, [pc, #40]	@ (8002e74 <Shield_Process+0xc0>)
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f7ff ff99 	bl	8002d84 <Shield_WriteString>
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	08023670 	.word	0x08023670
 8002e60:	08023678 	.word	0x08023678
 8002e64:	08023684 	.word	0x08023684
 8002e68:	0802368c 	.word	0x0802368c
 8002e6c:	08023654 	.word	0x08023654
 8002e70:	08023658 	.word	0x08023658
 8002e74:	080236b8 	.word	0x080236b8

08002e78 <Shield_ReceiveChar>:

void Shield_ReceiveChar(ShieldInstance_t *instance, char ch) {
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	70fb      	strb	r3, [r7, #3]
#ifdef DEBUG_SHIELD
    char hex[6];
    snprintf(hex, sizeof(hex), "0x%02X ", ch);
    Shield_WriteString(instance, hex);
#endif
    if (instance->state == LOGIN_ADMIN || instance->state == LOGIN_USER) {
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d005      	beq.n	8002e9a <Shield_ReceiveChar+0x22>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	f040 80ed 	bne.w	8003074 <Shield_ReceiveChar+0x1fc>
        if (ch == LINE_BREAK || ch == CARRIAGE_RETURN) {
 8002e9a:	220a      	movs	r2, #10
 8002e9c:	78fb      	ldrb	r3, [r7, #3]
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d004      	beq.n	8002eac <Shield_ReceiveChar+0x34>
 8002ea2:	220d      	movs	r2, #13
 8002ea4:	78fb      	ldrb	r3, [r7, #3]
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	f040 80b6 	bne.w	8003018 <Shield_ReceiveChar+0x1a0>
            instance->password_buffer[instance->password_pos] = '\0';
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
            if (instance->state == LOGIN_ADMIN && verify_password(instance->password_buffer) == 1) {
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d138      	bne.n	8002f36 <Shield_ReceiveChar+0xbe>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	3330      	adds	r3, #48	@ 0x30
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff fe0b 	bl	8002ae4 <verify_password>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d130      	bne.n	8002f36 <Shield_ReceiveChar+0xbe>
                instance->state = AUTH_ADMIN;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2203      	movs	r2, #3
 8002ed8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                Shield_WriteString(instance, SHIELD_NEWLINE);
 8002edc:	499a      	ldr	r1, [pc, #616]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff ff50 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "\r\n");
 8002ee4:	4999      	ldr	r1, [pc, #612]	@ (800314c <Shield_ReceiveChar+0x2d4>)
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7ff ff4c 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "Logged in as admin: SLT-OBC v1.2.0");
 8002eec:	4998      	ldr	r1, [pc, #608]	@ (8003150 <Shield_ReceiveChar+0x2d8>)
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff ff48 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, SHIELD_NEWLINE);
 8002ef4:	4994      	ldr	r1, [pc, #592]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f7ff ff44 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "__________________________________\r\n");
 8002efc:	4995      	ldr	r1, [pc, #596]	@ (8003154 <Shield_ReceiveChar+0x2dc>)
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7ff ff40 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "   ______ _______ ____  ___  _____\r\n");
 8002f04:	4994      	ldr	r1, [pc, #592]	@ (8003158 <Shield_ReceiveChar+0x2e0>)
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f7ff ff3c 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "  / __/ //_  __(_) __ \\/ _ )/ ___/\r\n");
 8002f0c:	4993      	ldr	r1, [pc, #588]	@ (800315c <Shield_ReceiveChar+0x2e4>)
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f7ff ff38 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, " _\\ \\/ /__/ / _ / /_/ / _  / /__  \r\n");
 8002f14:	4992      	ldr	r1, [pc, #584]	@ (8003160 <Shield_ReceiveChar+0x2e8>)
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f7ff ff34 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "/___/____/_/ (_)\\____/____/\\___/  \r\n");
 8002f1c:	4991      	ldr	r1, [pc, #580]	@ (8003164 <Shield_ReceiveChar+0x2ec>)
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f7ff ff30 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "__________________________________\r\n");
 8002f24:	498b      	ldr	r1, [pc, #556]	@ (8003154 <Shield_ReceiveChar+0x2dc>)
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f7ff ff2c 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, SHIELD_NEWLINE);
 8002f2c:	4986      	ldr	r1, [pc, #536]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f7ff ff28 	bl	8002d84 <Shield_WriteString>
 8002f34:	e06c      	b.n	8003010 <Shield_ReceiveChar+0x198>
            } else if (instance->state == LOGIN_USER && verify_user_password(instance->password_buffer) == 1) {
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d138      	bne.n	8002fb2 <Shield_ReceiveChar+0x13a>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3330      	adds	r3, #48	@ 0x30
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff fe2b 	bl	8002ba0 <verify_user_password>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d130      	bne.n	8002fb2 <Shield_ReceiveChar+0x13a>
                instance->state = AUTH_USER;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2204      	movs	r2, #4
 8002f54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                Shield_WriteString(instance, SHIELD_NEWLINE);
 8002f58:	497b      	ldr	r1, [pc, #492]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7ff ff12 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "\r\n");
 8002f60:	497a      	ldr	r1, [pc, #488]	@ (800314c <Shield_ReceiveChar+0x2d4>)
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff ff0e 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "Logged in as user: SLT-OBC v1.2.0");
 8002f68:	497f      	ldr	r1, [pc, #508]	@ (8003168 <Shield_ReceiveChar+0x2f0>)
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff ff0a 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, SHIELD_NEWLINE);
 8002f70:	4975      	ldr	r1, [pc, #468]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7ff ff06 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "__________________________________\r\n");
 8002f78:	4976      	ldr	r1, [pc, #472]	@ (8003154 <Shield_ReceiveChar+0x2dc>)
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7ff ff02 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "   ______ _______ ____  ___  _____\r\n");
 8002f80:	4975      	ldr	r1, [pc, #468]	@ (8003158 <Shield_ReceiveChar+0x2e0>)
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7ff fefe 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "  / __/ //_  __(_) __ \\/ _ )/ ___/\r\n");
 8002f88:	4974      	ldr	r1, [pc, #464]	@ (800315c <Shield_ReceiveChar+0x2e4>)
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7ff fefa 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, " _\\ \\/ /__/ / _ / /_/ / _  / /__  \r\n");
 8002f90:	4973      	ldr	r1, [pc, #460]	@ (8003160 <Shield_ReceiveChar+0x2e8>)
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff fef6 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "/___/____/_/ (_)\\____/____/\\___/  \r\n");
 8002f98:	4972      	ldr	r1, [pc, #456]	@ (8003164 <Shield_ReceiveChar+0x2ec>)
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7ff fef2 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, "__________________________________\r\n");
 8002fa0:	496c      	ldr	r1, [pc, #432]	@ (8003154 <Shield_ReceiveChar+0x2dc>)
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff feee 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, SHIELD_NEWLINE);
 8002fa8:	4967      	ldr	r1, [pc, #412]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f7ff feea 	bl	8002d84 <Shield_WriteString>
 8002fb0:	e02e      	b.n	8003010 <Shield_ReceiveChar+0x198>
            } else {
                instance->login_attempts++;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb6:	1c5a      	adds	r2, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	62da      	str	r2, [r3, #44]	@ 0x2c
                Shield_WriteString(instance, SHIELD_NEWLINE);
 8002fbc:	4962      	ldr	r1, [pc, #392]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f7ff fee0 	bl	8002d84 <Shield_WriteString>
                if (instance->login_attempts >= MAX_LOGIN_ATTEMPTS) {
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc8:	2203      	movs	r2, #3
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	db14      	blt.n	8002ff8 <Shield_ReceiveChar+0x180>
                    instance->state = UNAUTHORIZED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                    Shield_WriteString(instance, "Too many failed attempts. Please try again.");
 8002fd6:	4965      	ldr	r1, [pc, #404]	@ (800316c <Shield_ReceiveChar+0x2f4>)
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f7ff fed3 	bl	8002d84 <Shield_WriteString>
                    Shield_WriteString(instance, SHIELD_NEWLINE);
 8002fde:	495a      	ldr	r1, [pc, #360]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f7ff fecf 	bl	8002d84 <Shield_WriteString>
                    Shield_WriteString(instance, SHIELD_NEWLINE);
 8002fe6:	4958      	ldr	r1, [pc, #352]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f7ff fecb 	bl	8002d84 <Shield_WriteString>
                    Shield_WriteString(instance, SHIELD_INITATION);
 8002fee:	4960      	ldr	r1, [pc, #384]	@ (8003170 <Shield_ReceiveChar+0x2f8>)
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f7ff fec7 	bl	8002d84 <Shield_WriteString>
 8002ff6:	e00b      	b.n	8003010 <Shield_ReceiveChar+0x198>
                } else {
                    Shield_WriteString(instance, "Incorrect password. Please try again.");
 8002ff8:	495e      	ldr	r1, [pc, #376]	@ (8003174 <Shield_ReceiveChar+0x2fc>)
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff fec2 	bl	8002d84 <Shield_WriteString>
                    Shield_WriteString(instance, SHIELD_NEWLINE);
 8003000:	4951      	ldr	r1, [pc, #324]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7ff febe 	bl	8002d84 <Shield_WriteString>
                    Shield_WriteString(instance, "Password: ");
 8003008:	495b      	ldr	r1, [pc, #364]	@ (8003178 <Shield_ReceiveChar+0x300>)
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7ff feba 	bl	8002d84 <Shield_WriteString>
                }
            }
            instance->password_pos = 0;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	651a      	str	r2, [r3, #80]	@ 0x50
        if (ch == LINE_BREAK || ch == CARRIAGE_RETURN) {
 8003016:	e092      	b.n	800313e <Shield_ReceiveChar+0x2c6>
        } else if (ch == BACKSPACE) {
 8003018:	227f      	movs	r2, #127	@ 0x7f
 800301a:	78fb      	ldrb	r3, [r7, #3]
 800301c:	4293      	cmp	r3, r2
 800301e:	d116      	bne.n	800304e <Shield_ReceiveChar+0x1d6>
            if (instance->password_pos > 0) {
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003024:	2b00      	cmp	r3, #0
 8003026:	f340 808a 	ble.w	800313e <Shield_ReceiveChar+0x2c6>
                instance->password_pos--;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800302e:	1e5a      	subs	r2, r3, #1
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	651a      	str	r2, [r3, #80]	@ 0x50
                instance->write_char('\b');
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003038:	2008      	movs	r0, #8
 800303a:	4798      	blx	r3
                instance->write_char(' ');
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003040:	2020      	movs	r0, #32
 8003042:	4798      	blx	r3
                instance->write_char('\b');
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003048:	2008      	movs	r0, #8
 800304a:	4798      	blx	r3
        if (ch == LINE_BREAK || ch == CARRIAGE_RETURN) {
 800304c:	e077      	b.n	800313e <Shield_ReceiveChar+0x2c6>
            }
        } else if (instance->password_pos < SHIELD_BUFFER_SIZE - 1) {
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003052:	2b1e      	cmp	r3, #30
 8003054:	dc73      	bgt.n	800313e <Shield_ReceiveChar+0x2c6>
            instance->password_buffer[instance->password_pos++] = ch;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800305a:	1c59      	adds	r1, r3, #1
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6511      	str	r1, [r2, #80]	@ 0x50
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	4413      	add	r3, r2
 8003064:	78fa      	ldrb	r2, [r7, #3]
 8003066:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
            instance->write_char('*'); // Mask password with *
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800306e:	202a      	movs	r0, #42	@ 0x2a
 8003070:	4798      	blx	r3
        if (ch == LINE_BREAK || ch == CARRIAGE_RETURN) {
 8003072:	e064      	b.n	800313e <Shield_ReceiveChar+0x2c6>
        }
    } else if (instance->state == AUTH_ADMIN || instance->state == AUTH_USER) {
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800307a:	2b03      	cmp	r3, #3
 800307c:	d004      	beq.n	8003088 <Shield_ReceiveChar+0x210>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003084:	2b04      	cmp	r3, #4
 8003086:	d104      	bne.n	8003092 <Shield_ReceiveChar+0x21a>
        Shield_WriteString(instance, "Hello123\r\n"); // Placeholder for command processing
 8003088:	493c      	ldr	r1, [pc, #240]	@ (800317c <Shield_ReceiveChar+0x304>)
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f7ff fe7a 	bl	8002d84 <Shield_WriteString>
 8003090:	e056      	b.n	8003140 <Shield_ReceiveChar+0x2c8>
    } else {
        if (ch == LINE_BREAK || ch == CARRIAGE_RETURN) {
 8003092:	220a      	movs	r2, #10
 8003094:	78fb      	ldrb	r3, [r7, #3]
 8003096:	4293      	cmp	r3, r2
 8003098:	d003      	beq.n	80030a2 <Shield_ReceiveChar+0x22a>
 800309a:	220d      	movs	r2, #13
 800309c:	78fb      	ldrb	r3, [r7, #3]
 800309e:	4293      	cmp	r3, r2
 80030a0:	d11c      	bne.n	80030dc <Shield_ReceiveChar+0x264>
            instance->buffer[instance->pos] = '\0';
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	2100      	movs	r1, #0
 80030aa:	54d1      	strb	r1, [r2, r3]
            if (instance->pos > 0) {
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	dd0a      	ble.n	80030ca <Shield_ReceiveChar+0x252>
                Shield_WriteString(instance, SHIELD_NEWLINE);
 80030b4:	4924      	ldr	r1, [pc, #144]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f7ff fe64 	bl	8002d84 <Shield_WriteString>
                Shield_Process(instance);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7ff fe79 	bl	8002db4 <Shield_Process>
                instance->pos = 0;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	625a      	str	r2, [r3, #36]	@ 0x24
            if (instance->pos > 0) {
 80030c8:	e03a      	b.n	8003140 <Shield_ReceiveChar+0x2c8>
            } else {
                Shield_WriteString(instance, SHIELD_NEWLINE);
 80030ca:	491f      	ldr	r1, [pc, #124]	@ (8003148 <Shield_ReceiveChar+0x2d0>)
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f7ff fe59 	bl	8002d84 <Shield_WriteString>
                Shield_WriteString(instance, SHIELD_INITATION);
 80030d2:	4927      	ldr	r1, [pc, #156]	@ (8003170 <Shield_ReceiveChar+0x2f8>)
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f7ff fe55 	bl	8002d84 <Shield_WriteString>
            if (instance->pos > 0) {
 80030da:	e031      	b.n	8003140 <Shield_ReceiveChar+0x2c8>
            }
        } else if (ch == BACKSPACE) {
 80030dc:	227f      	movs	r2, #127	@ 0x7f
 80030de:	78fb      	ldrb	r3, [r7, #3]
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d11a      	bne.n	800311a <Shield_ReceiveChar+0x2a2>
            if (instance->pos > 0) {
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	dd29      	ble.n	8003140 <Shield_ReceiveChar+0x2c8>
                instance->pos--;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f0:	1e5a      	subs	r2, r3, #1
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	625a      	str	r2, [r3, #36]	@ 0x24
                instance->buffer[instance->pos] = '\0';
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	2100      	movs	r1, #0
 80030fe:	54d1      	strb	r1, [r2, r3]
                instance->write_char('\b');
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003104:	2008      	movs	r0, #8
 8003106:	4798      	blx	r3
                instance->write_char(' ');
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310c:	2020      	movs	r0, #32
 800310e:	4798      	blx	r3
                instance->write_char('\b');
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003114:	2008      	movs	r0, #8
 8003116:	4798      	blx	r3
        } else if (instance->pos < SHIELD_BUFFER_SIZE - 1) {
            instance->buffer[instance->pos++] = ch;
            instance->write_char(ch);
        }
    }
}
 8003118:	e012      	b.n	8003140 <Shield_ReceiveChar+0x2c8>
        } else if (instance->pos < SHIELD_BUFFER_SIZE - 1) {
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311e:	2b1e      	cmp	r3, #30
 8003120:	dc0e      	bgt.n	8003140 <Shield_ReceiveChar+0x2c8>
            instance->buffer[instance->pos++] = ch;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	1c59      	adds	r1, r3, #1
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6251      	str	r1, [r2, #36]	@ 0x24
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	78f9      	ldrb	r1, [r7, #3]
 8003130:	54d1      	strb	r1, [r2, r3]
            instance->write_char(ch);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003136:	78fa      	ldrb	r2, [r7, #3]
 8003138:	4610      	mov	r0, r2
 800313a:	4798      	blx	r3
}
 800313c:	e000      	b.n	8003140 <Shield_ReceiveChar+0x2c8>
        if (ch == LINE_BREAK || ch == CARRIAGE_RETURN) {
 800313e:	bf00      	nop
}
 8003140:	bf00      	nop
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	08023654 	.word	0x08023654
 800314c:	080236c8 	.word	0x080236c8
 8003150:	08023734 	.word	0x08023734
 8003154:	08023758 	.word	0x08023758
 8003158:	08023780 	.word	0x08023780
 800315c:	080237a8 	.word	0x080237a8
 8003160:	080237d0 	.word	0x080237d0
 8003164:	080237f8 	.word	0x080237f8
 8003168:	08023820 	.word	0x08023820
 800316c:	08023844 	.word	0x08023844
 8003170:	08023658 	.word	0x08023658
 8003174:	08023870 	.word	0x08023870
 8003178:	08023678 	.word	0x08023678
 800317c:	08023898 	.word	0x08023898

08003180 <Shield_GetState>:

ShieldAuthState_t Shield_GetState(ShieldInstance_t *instance) {
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
    return instance->state;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
}
 800318e:	4618      	mov	r0, r3
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
	...

0800319c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80031a0:	f3bf 8f4f 	dsb	sy
}
 80031a4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80031a6:	4b06      	ldr	r3, [pc, #24]	@ (80031c0 <__NVIC_SystemReset+0x24>)
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80031ae:	4904      	ldr	r1, [pc, #16]	@ (80031c0 <__NVIC_SystemReset+0x24>)
 80031b0:	4b04      	ldr	r3, [pc, #16]	@ (80031c4 <__NVIC_SystemReset+0x28>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80031b6:	f3bf 8f4f 	dsb	sy
}
 80031ba:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80031bc:	bf00      	nop
 80031be:	e7fd      	b.n	80031bc <__NVIC_SystemReset+0x20>
 80031c0:	e000ed00 	.word	0xe000ed00
 80031c4:	05fa0004 	.word	0x05fa0004

080031c8 <LL_GPIO_SetOutputPin>:
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	619a      	str	r2, [r3, #24]
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <LL_GPIO_ResetOutputPin>:
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	041a      	lsls	r2, r3, #16
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	619a      	str	r2, [r3, #24]
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <UpdateCRC16_XMODEM>:
extern uint32_t _ecustom_data;
#define RAM_D2_200KB_START ((uint8_t*)&_scustom_data)
#define RAM_D3_START ((uint8_t*)0x38000000)
#define RAM_D2_200KB_SIZE  (200 * 1024)  // 200KB

static uint16_t UpdateCRC16_XMODEM(uint16_t crc, uint8_t byte) {
 8003202:	b480      	push	{r7}
 8003204:	b085      	sub	sp, #20
 8003206:	af00      	add	r7, sp, #0
 8003208:	4603      	mov	r3, r0
 800320a:	460a      	mov	r2, r1
 800320c:	80fb      	strh	r3, [r7, #6]
 800320e:	4613      	mov	r3, r2
 8003210:	717b      	strb	r3, [r7, #5]
    const uint16_t polynomial = 0x1021; // CRC16 XMODEM
 8003212:	f241 0321 	movw	r3, #4129	@ 0x1021
 8003216:	81bb      	strh	r3, [r7, #12]
    crc ^= (uint16_t)byte << 8;
 8003218:	797b      	ldrb	r3, [r7, #5]
 800321a:	b21b      	sxth	r3, r3
 800321c:	021b      	lsls	r3, r3, #8
 800321e:	b21a      	sxth	r2, r3
 8003220:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003224:	4053      	eors	r3, r2
 8003226:	b21b      	sxth	r3, r3
 8003228:	80fb      	strh	r3, [r7, #6]
    for (uint8_t bit = 0; bit < 8; bit++) {
 800322a:	2300      	movs	r3, #0
 800322c:	73fb      	strb	r3, [r7, #15]
 800322e:	e013      	b.n	8003258 <UpdateCRC16_XMODEM+0x56>
        if (crc & 0x8000) {
 8003230:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003234:	2b00      	cmp	r3, #0
 8003236:	da09      	bge.n	800324c <UpdateCRC16_XMODEM+0x4a>
            crc = (crc << 1) ^ polynomial;
 8003238:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	b21a      	sxth	r2, r3
 8003240:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003244:	4053      	eors	r3, r2
 8003246:	b21b      	sxth	r3, r3
 8003248:	80fb      	strh	r3, [r7, #6]
 800324a:	e002      	b.n	8003252 <UpdateCRC16_XMODEM+0x50>
        } else {
            crc <<= 1;
 800324c:	88fb      	ldrh	r3, [r7, #6]
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	80fb      	strh	r3, [r7, #6]
    for (uint8_t bit = 0; bit < 8; bit++) {
 8003252:	7bfb      	ldrb	r3, [r7, #15]
 8003254:	3301      	adds	r3, #1
 8003256:	73fb      	strb	r3, [r7, #15]
 8003258:	7bfb      	ldrb	r3, [r7, #15]
 800325a:	2b07      	cmp	r3, #7
 800325c:	d9e8      	bls.n	8003230 <UpdateCRC16_XMODEM+0x2e>
        }
    }
    return crc;
 800325e:	88fb      	ldrh	r3, [r7, #6]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <CMD_Test>:

static void CMD_Test(EmbeddedCli *cli, char *args, void *context) {
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1);
 8003278:	2101      	movs	r1, #1
 800327a:	68b8      	ldr	r0, [r7, #8]
 800327c:	f002 fa10 	bl	80056a0 <embeddedCliGetToken>
 8003280:	6178      	str	r0, [r7, #20]
//    char buffer[100];

    if (arg1 == NULL) {
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d104      	bne.n	8003292 <CMD_Test+0x26>
        embeddedCliPrint(cli, "Usage: test <arg>");
 8003288:	493f      	ldr	r1, [pc, #252]	@ (8003388 <CMD_Test+0x11c>)
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f002 f946 	bl	800551c <embeddedCliPrint>
        return;
 8003290:	e076      	b.n	8003380 <CMD_Test+0x114>
    }

    int option = atoi(arg1);
 8003292:	6978      	ldr	r0, [r7, #20]
 8003294:	f01e fc0e 	bl	8021ab4 <atoi>
 8003298:	6138      	str	r0, [r7, #16]

    switch (option){
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	2b1e      	cmp	r3, #30
 800329e:	d86a      	bhi.n	8003376 <CMD_Test+0x10a>
 80032a0:	a201      	add	r2, pc, #4	@ (adr r2, 80032a8 <CMD_Test+0x3c>)
 80032a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a6:	bf00      	nop
 80032a8:	08003325 	.word	0x08003325
 80032ac:	0800332d 	.word	0x0800332d
 80032b0:	08003337 	.word	0x08003337
 80032b4:	08003377 	.word	0x08003377
 80032b8:	08003377 	.word	0x08003377
 80032bc:	08003377 	.word	0x08003377
 80032c0:	08003377 	.word	0x08003377
 80032c4:	08003377 	.word	0x08003377
 80032c8:	08003377 	.word	0x08003377
 80032cc:	08003377 	.word	0x08003377
 80032d0:	08003341 	.word	0x08003341
 80032d4:	08003349 	.word	0x08003349
 80032d8:	08003351 	.word	0x08003351
 80032dc:	08003359 	.word	0x08003359
 80032e0:	08003377 	.word	0x08003377
 80032e4:	08003377 	.word	0x08003377
 80032e8:	08003377 	.word	0x08003377
 80032ec:	08003377 	.word	0x08003377
 80032f0:	08003377 	.word	0x08003377
 80032f4:	08003377 	.word	0x08003377
 80032f8:	08003361 	.word	0x08003361
 80032fc:	0800336b 	.word	0x0800336b
 8003300:	08003377 	.word	0x08003377
 8003304:	08003377 	.word	0x08003377
 8003308:	08003377 	.word	0x08003377
 800330c:	08003377 	.word	0x08003377
 8003310:	08003377 	.word	0x08003377
 8003314:	08003377 	.word	0x08003377
 8003318:	08003377 	.word	0x08003377
 800331c:	08003377 	.word	0x08003377
 8003320:	08003371 	.word	0x08003371
		case 0:
			Min_Send_CONTROL_TEMP_CMD(30);
 8003324:	201e      	movs	r0, #30
 8003326:	f004 fc75 	bl	8007c14 <Min_Send_CONTROL_TEMP_CMD>
			break;
 800332a:	e025      	b.n	8003378 <CMD_Test+0x10c>
		case 1:
			Min_Send_COLLECT_DATA(1024);
 800332c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003330:	f004 fcb2 	bl	8007c98 <Min_Send_COLLECT_DATA>
			break;
 8003334:	e020      	b.n	8003378 <CMD_Test+0x10c>
		case 2:
			Min_Send_PRE_DATA(512);
 8003336:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800333a:	f004 fcfd 	bl	8007d38 <Min_Send_PRE_DATA>
			break;
 800333e:	e01b      	b.n	8003378 <CMD_Test+0x10c>
		case 10:
			Min_Send_PRE_CHUNK(0);
 8003340:	2000      	movs	r0, #0
 8003342:	f004 fd43 	bl	8007dcc <Min_Send_PRE_CHUNK>
			break;
 8003346:	e017      	b.n	8003378 <CMD_Test+0x10c>
		case 11:
			Min_Send_PRE_CHUNK(1);
 8003348:	2001      	movs	r0, #1
 800334a:	f004 fd3f 	bl	8007dcc <Min_Send_PRE_CHUNK>
			break;
 800334e:	e013      	b.n	8003378 <CMD_Test+0x10c>
		case 12:
			Min_Send_PRE_CHUNK(2);
 8003350:	2002      	movs	r0, #2
 8003352:	f004 fd3b 	bl	8007dcc <Min_Send_PRE_CHUNK>
			break;
 8003356:	e00f      	b.n	8003378 <CMD_Test+0x10c>
		case 13:
			Min_Send_PRE_CHUNK(3);
 8003358:	2003      	movs	r0, #3
 800335a:	f004 fd37 	bl	8007dcc <Min_Send_PRE_CHUNK>
			break;
 800335e:	e00b      	b.n	8003378 <CMD_Test+0x10c>
		case 20:
			Min_Send_SAMPLERATE_SET(0xABCD);
 8003360:	f64a 30cd 	movw	r0, #43981	@ 0xabcd
 8003364:	f004 fd74 	bl	8007e50 <Min_Send_SAMPLERATE_SET>
			break;
 8003368:	e006      	b.n	8003378 <CMD_Test+0x10c>
		case 21:
			Min_Send_SAMPLERATE_GET();
 800336a:	f004 fdc1 	bl	8007ef0 <Min_Send_SAMPLERATE_GET>
			break;
 800336e:	e003      	b.n	8003378 <CMD_Test+0x10c>
		case 30:
			Min_Send_COLLECT_PACKAGE();
 8003370:	f004 fdfa 	bl	8007f68 <Min_Send_COLLECT_PACKAGE>
			break;
 8003374:	e000      	b.n	8003378 <CMD_Test+0x10c>


		default:

			break;
 8003376:	bf00      	nop
    }

//    snprintf(buffer, sizeof(buffer), "");
//    embeddedCliPrint(cli, buffer);

    embeddedCliPrint(cli, "");
 8003378:	4904      	ldr	r1, [pc, #16]	@ (800338c <CMD_Test+0x120>)
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f002 f8ce 	bl	800551c <embeddedCliPrint>
}
 8003380:	3718      	adds	r7, #24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	08023f28 	.word	0x08023f28
 800338c:	08023f3c 	.word	0x08023f3c

08003390 <CMD_RamFill>:

static void CMD_RamFill(EmbeddedCli *cli, char *args, void *context) {
 8003390:	b580      	push	{r7, lr}
 8003392:	b0a8      	sub	sp, #160	@ 0xa0
 8003394:	af02      	add	r7, sp, #8
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1); // option (1, 2, 3)
 800339c:	2101      	movs	r1, #1
 800339e:	68b8      	ldr	r0, [r7, #8]
 80033a0:	f002 f97e 	bl	80056a0 <embeddedCliGetToken>
 80033a4:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    const char *arg2 = embeddedCliGetToken(args, 2); // size (byte)
 80033a8:	2102      	movs	r1, #2
 80033aa:	68b8      	ldr	r0, [r7, #8]
 80033ac:	f002 f978 	bl	80056a0 <embeddedCliGetToken>
 80033b0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    char buffer[100];
    uint16_t crc = 0x0000;
 80033b4:	2300      	movs	r3, #0
 80033b6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (arg1 == NULL || arg2 == NULL) {
 80033ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <CMD_RamFill+0x3a>
 80033c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d104      	bne.n	80033d4 <CMD_RamFill+0x44>
        embeddedCliPrint(cli, "Usage: ram_fill <1|2|3> <size> (1: 0-255, 2: ASCII, 3: random, size: 1-200KB)");
 80033ca:	49a0      	ldr	r1, [pc, #640]	@ (800364c <CMD_RamFill+0x2bc>)
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f002 f8a5 	bl	800551c <embeddedCliPrint>
        return;
 80033d2:	e138      	b.n	8003646 <CMD_RamFill+0x2b6>
    }

    int option = atoi(arg1);
 80033d4:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80033d8:	f01e fb6c 	bl	8021ab4 <atoi>
 80033dc:	67f8      	str	r0, [r7, #124]	@ 0x7c
    uint32_t size = (uint32_t)strtoul(arg2, NULL, 0);
 80033de:	2200      	movs	r2, #0
 80033e0:	2100      	movs	r1, #0
 80033e2:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80033e6:	f01e fc99 	bl	8021d1c <strtoul>
 80033ea:	67b8      	str	r0, [r7, #120]	@ 0x78

    if (size < 1 || size > RAM_D2_200KB_SIZE) {
 80033ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <CMD_RamFill+0x6a>
 80033f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033f4:	f5b3 3f48 	cmp.w	r3, #204800	@ 0x32000
 80033f8:	d90e      	bls.n	8003418 <CMD_RamFill+0x88>
        snprintf(buffer, sizeof(buffer), "Invalid size. Must be 1 to %lu bytes.", (unsigned long)RAM_D2_200KB_SIZE);
 80033fa:	f107 0010 	add.w	r0, r7, #16
 80033fe:	f44f 3348 	mov.w	r3, #204800	@ 0x32000
 8003402:	4a93      	ldr	r2, [pc, #588]	@ (8003650 <CMD_RamFill+0x2c0>)
 8003404:	2164      	movs	r1, #100	@ 0x64
 8003406:	f01e fd55 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 800340a:	f107 0310 	add.w	r3, r7, #16
 800340e:	4619      	mov	r1, r3
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	f002 f883 	bl	800551c <embeddedCliPrint>
        return;
 8003416:	e116      	b.n	8003646 <CMD_RamFill+0x2b6>
    }

    if (toCM4_GetState() != TOCM4_IDLE) {
 8003418:	f7fd fb7c 	bl	8000b14 <toCM4_GetState>
 800341c:	4603      	mov	r3, r0
 800341e:	2b03      	cmp	r3, #3
 8003420:	d01b      	beq.n	800345a <CMD_RamFill+0xca>
        snprintf(buffer, sizeof(buffer), "Cannot fill RAM. Current state: %s",
                 toCM4_GetState() == TOCM4_BUSY ? "BUSY" :
 8003422:	f7fd fb77 	bl	8000b14 <toCM4_GetState>
 8003426:	4603      	mov	r3, r0
        snprintf(buffer, sizeof(buffer), "Cannot fill RAM. Current state: %s",
 8003428:	2b02      	cmp	r3, #2
 800342a:	d008      	beq.n	800343e <CMD_RamFill+0xae>
                 toCM4_GetState() == TOCM4_READYSEND ? "READYSEND" : "ERROR");
 800342c:	f7fd fb72 	bl	8000b14 <toCM4_GetState>
 8003430:	4603      	mov	r3, r0
 8003432:	2b01      	cmp	r3, #1
 8003434:	d101      	bne.n	800343a <CMD_RamFill+0xaa>
 8003436:	4b87      	ldr	r3, [pc, #540]	@ (8003654 <CMD_RamFill+0x2c4>)
 8003438:	e002      	b.n	8003440 <CMD_RamFill+0xb0>
 800343a:	4b87      	ldr	r3, [pc, #540]	@ (8003658 <CMD_RamFill+0x2c8>)
 800343c:	e000      	b.n	8003440 <CMD_RamFill+0xb0>
        snprintf(buffer, sizeof(buffer), "Cannot fill RAM. Current state: %s",
 800343e:	4b87      	ldr	r3, [pc, #540]	@ (800365c <CMD_RamFill+0x2cc>)
 8003440:	f107 0010 	add.w	r0, r7, #16
 8003444:	4a86      	ldr	r2, [pc, #536]	@ (8003660 <CMD_RamFill+0x2d0>)
 8003446:	2164      	movs	r1, #100	@ 0x64
 8003448:	f01e fd34 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 800344c:	f107 0310 	add.w	r3, r7, #16
 8003450:	4619      	mov	r1, r3
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f002 f862 	bl	800551c <embeddedCliPrint>
        return;
 8003458:	e0f5      	b.n	8003646 <CMD_RamFill+0x2b6>
    }

    toCM4_SetState(TOCM4_BUSY);
 800345a:	2002      	movs	r0, #2
 800345c:	f7fd fb08 	bl	8000a70 <toCM4_SetState>

    switch (option) {
 8003460:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003462:	2b03      	cmp	r3, #3
 8003464:	d06d      	beq.n	8003542 <CMD_RamFill+0x1b2>
 8003466:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003468:	2b03      	cmp	r3, #3
 800346a:	f300 809c 	bgt.w	80035a6 <CMD_RamFill+0x216>
 800346e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003470:	2b01      	cmp	r3, #1
 8003472:	d003      	beq.n	800347c <CMD_RamFill+0xec>
 8003474:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003476:	2b02      	cmp	r3, #2
 8003478:	d02c      	beq.n	80034d4 <CMD_RamFill+0x144>
 800347a:	e094      	b.n	80035a6 <CMD_RamFill+0x216>
        case 1:  // 0-255
            for (uint32_t i = 0; i < size; i++) {
 800347c:	2300      	movs	r3, #0
 800347e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003482:	e01a      	b.n	80034ba <CMD_RamFill+0x12a>
                uint8_t value = (uint8_t)(i % 256);
 8003484:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003488:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
                RAM_D2_200KB_START[i] = value;
 800348c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003490:	4a74      	ldr	r2, [pc, #464]	@ (8003664 <CMD_RamFill+0x2d4>)
 8003492:	4413      	add	r3, r2
 8003494:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 8003498:	701a      	strb	r2, [r3, #0]
                crc = UpdateCRC16_XMODEM(crc, value);
 800349a:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 800349e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80034a2:	4611      	mov	r1, r2
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7ff feac 	bl	8003202 <UpdateCRC16_XMODEM>
 80034aa:	4603      	mov	r3, r0
 80034ac:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
            for (uint32_t i = 0; i < size; i++) {
 80034b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80034b4:	3301      	adds	r3, #1
 80034b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80034ba:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80034be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d3df      	bcc.n	8003484 <CMD_RamFill+0xf4>
            }
            snprintf(buffer, sizeof(buffer), "Filled %lu bytes with pattern 0-255 repeating", (unsigned long)size);
 80034c4:	f107 0010 	add.w	r0, r7, #16
 80034c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034ca:	4a67      	ldr	r2, [pc, #412]	@ (8003668 <CMD_RamFill+0x2d8>)
 80034cc:	2164      	movs	r1, #100	@ 0x64
 80034ce:	f01e fcf1 	bl	8021eb4 <sniprintf>
            break;
 80034d2:	e070      	b.n	80035b6 <CMD_RamFill+0x226>

        case 2:  // ASCII 0x20-0x7F
            for (uint32_t i = 0; i < size; i++) {
 80034d4:	2300      	movs	r3, #0
 80034d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80034da:	e025      	b.n	8003528 <CMD_RamFill+0x198>
                uint8_t value = (uint8_t)(0x20 + (i % (0x7F - 0x20 + 1)));
 80034dc:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 80034e0:	4b62      	ldr	r3, [pc, #392]	@ (800366c <CMD_RamFill+0x2dc>)
 80034e2:	fba3 2301 	umull	r2, r3, r3, r1
 80034e6:	099a      	lsrs	r2, r3, #6
 80034e8:	4613      	mov	r3, r2
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	4413      	add	r3, r2
 80034ee:	015b      	lsls	r3, r3, #5
 80034f0:	1aca      	subs	r2, r1, r3
 80034f2:	b2d3      	uxtb	r3, r2
 80034f4:	3320      	adds	r3, #32
 80034f6:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
                RAM_D2_200KB_START[i] = value;
 80034fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034fe:	4a59      	ldr	r2, [pc, #356]	@ (8003664 <CMD_RamFill+0x2d4>)
 8003500:	4413      	add	r3, r2
 8003502:	f897 2076 	ldrb.w	r2, [r7, #118]	@ 0x76
 8003506:	701a      	strb	r2, [r3, #0]
                crc = UpdateCRC16_XMODEM(crc, value);
 8003508:	f897 2076 	ldrb.w	r2, [r7, #118]	@ 0x76
 800350c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003510:	4611      	mov	r1, r2
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff fe75 	bl	8003202 <UpdateCRC16_XMODEM>
 8003518:	4603      	mov	r3, r0
 800351a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
            for (uint32_t i = 0; i < size; i++) {
 800351e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003522:	3301      	adds	r3, #1
 8003524:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003528:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800352c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800352e:	429a      	cmp	r2, r3
 8003530:	d3d4      	bcc.n	80034dc <CMD_RamFill+0x14c>
            }
            snprintf(buffer, sizeof(buffer), "Filled %lu bytes with ASCII pattern (0x20-0x7F)", (unsigned long)size);
 8003532:	f107 0010 	add.w	r0, r7, #16
 8003536:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003538:	4a4d      	ldr	r2, [pc, #308]	@ (8003670 <CMD_RamFill+0x2e0>)
 800353a:	2164      	movs	r1, #100	@ 0x64
 800353c:	f01e fcba 	bl	8021eb4 <sniprintf>
            break;
 8003540:	e039      	b.n	80035b6 <CMD_RamFill+0x226>

        case 3:  // Random
            for (uint32_t i = 0; i < size; i++) {
 8003542:	2300      	movs	r3, #0
 8003544:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003548:	e020      	b.n	800358c <CMD_RamFill+0x1fc>
                uint8_t value = (uint8_t)(rand() % 256);
 800354a:	f01e fab7 	bl	8021abc <rand>
 800354e:	4603      	mov	r3, r0
 8003550:	425a      	negs	r2, r3
 8003552:	b2db      	uxtb	r3, r3
 8003554:	b2d2      	uxtb	r2, r2
 8003556:	bf58      	it	pl
 8003558:	4253      	negpl	r3, r2
 800355a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
                RAM_D2_200KB_START[i] = value;
 800355e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003562:	4a40      	ldr	r2, [pc, #256]	@ (8003664 <CMD_RamFill+0x2d4>)
 8003564:	4413      	add	r3, r2
 8003566:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 800356a:	701a      	strb	r2, [r3, #0]
                crc = UpdateCRC16_XMODEM(crc, value);
 800356c:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8003570:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003574:	4611      	mov	r1, r2
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff fe43 	bl	8003202 <UpdateCRC16_XMODEM>
 800357c:	4603      	mov	r3, r0
 800357e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
            for (uint32_t i = 0; i < size; i++) {
 8003582:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003586:	3301      	adds	r3, #1
 8003588:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800358c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003590:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003592:	429a      	cmp	r2, r3
 8003594:	d3d9      	bcc.n	800354a <CMD_RamFill+0x1ba>
            }
            snprintf(buffer, sizeof(buffer), "Filled %lu bytes with random bytes", (unsigned long)size);
 8003596:	f107 0010 	add.w	r0, r7, #16
 800359a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800359c:	4a35      	ldr	r2, [pc, #212]	@ (8003674 <CMD_RamFill+0x2e4>)
 800359e:	2164      	movs	r1, #100	@ 0x64
 80035a0:	f01e fc88 	bl	8021eb4 <sniprintf>
            break;
 80035a4:	e007      	b.n	80035b6 <CMD_RamFill+0x226>

        default:
            embeddedCliPrint(cli, "Invalid option. Use: ram_fill <1|2|3> <size>");
 80035a6:	4934      	ldr	r1, [pc, #208]	@ (8003678 <CMD_RamFill+0x2e8>)
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f001 ffb7 	bl	800551c <embeddedCliPrint>
            toCM4_SetState(TOCM4_IDLE);
 80035ae:	2003      	movs	r0, #3
 80035b0:	f7fd fa5e 	bl	8000a70 <toCM4_SetState>
            return;
 80035b4:	e047      	b.n	8003646 <CMD_RamFill+0x2b6>
    }

    vTaskDelay(pdMS_TO_TICKS(1000));
 80035b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80035ba:	f00e fba1 	bl	8011d00 <vTaskDelay>

    toCM4_SetState(TOCM4_READYSEND);
 80035be:	2001      	movs	r0, #1
 80035c0:	f7fd fa56 	bl	8000a70 <toCM4_SetState>

    embeddedCliPrint(cli, buffer);
 80035c4:	f107 0310 	add.w	r3, r7, #16
 80035c8:	4619      	mov	r1, r3
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f001 ffa6 	bl	800551c <embeddedCliPrint>
    snprintf(buffer, sizeof(buffer), "Start of RAM_D2 (0x%08lX): 0x%02X",
 80035d0:	4a24      	ldr	r2, [pc, #144]	@ (8003664 <CMD_RamFill+0x2d4>)
             (uint32_t)RAM_D2_200KB_START, RAM_D2_200KB_START[0]);
 80035d2:	4b24      	ldr	r3, [pc, #144]	@ (8003664 <CMD_RamFill+0x2d4>)
 80035d4:	781b      	ldrb	r3, [r3, #0]
    snprintf(buffer, sizeof(buffer), "Start of RAM_D2 (0x%08lX): 0x%02X",
 80035d6:	f107 0010 	add.w	r0, r7, #16
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	4613      	mov	r3, r2
 80035de:	4a27      	ldr	r2, [pc, #156]	@ (800367c <CMD_RamFill+0x2ec>)
 80035e0:	2164      	movs	r1, #100	@ 0x64
 80035e2:	f01e fc67 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 80035e6:	f107 0310 	add.w	r3, r7, #16
 80035ea:	4619      	mov	r1, r3
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f001 ff95 	bl	800551c <embeddedCliPrint>
    snprintf(buffer, sizeof(buffer), "End of RAM_D2 (0x%08lX): 0x%02X",
             (uint32_t)(RAM_D2_200KB_START + size - 1),
 80035f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035f4:	3b01      	subs	r3, #1
 80035f6:	4a1b      	ldr	r2, [pc, #108]	@ (8003664 <CMD_RamFill+0x2d4>)
 80035f8:	4413      	add	r3, r2
    snprintf(buffer, sizeof(buffer), "End of RAM_D2 (0x%08lX): 0x%02X",
 80035fa:	4619      	mov	r1, r3
             RAM_D2_200KB_START[size - 1]);
 80035fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035fe:	3b01      	subs	r3, #1
 8003600:	4a18      	ldr	r2, [pc, #96]	@ (8003664 <CMD_RamFill+0x2d4>)
 8003602:	4413      	add	r3, r2
 8003604:	781b      	ldrb	r3, [r3, #0]
    snprintf(buffer, sizeof(buffer), "End of RAM_D2 (0x%08lX): 0x%02X",
 8003606:	f107 0010 	add.w	r0, r7, #16
 800360a:	9300      	str	r3, [sp, #0]
 800360c:	460b      	mov	r3, r1
 800360e:	4a1c      	ldr	r2, [pc, #112]	@ (8003680 <CMD_RamFill+0x2f0>)
 8003610:	2164      	movs	r1, #100	@ 0x64
 8003612:	f01e fc4f 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 8003616:	f107 0310 	add.w	r3, r7, #16
 800361a:	4619      	mov	r1, r3
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f001 ff7d 	bl	800551c <embeddedCliPrint>
    snprintf(buffer, sizeof(buffer), "CRC16-XMODEM: 0x%04X", crc);
 8003622:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003626:	f107 0010 	add.w	r0, r7, #16
 800362a:	4a16      	ldr	r2, [pc, #88]	@ (8003684 <CMD_RamFill+0x2f4>)
 800362c:	2164      	movs	r1, #100	@ 0x64
 800362e:	f01e fc41 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 8003632:	f107 0310 	add.w	r3, r7, #16
 8003636:	4619      	mov	r1, r3
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f001 ff6f 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 800363e:	4912      	ldr	r1, [pc, #72]	@ (8003688 <CMD_RamFill+0x2f8>)
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f001 ff6b 	bl	800551c <embeddedCliPrint>
}
 8003646:	3798      	adds	r7, #152	@ 0x98
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	08023f40 	.word	0x08023f40
 8003650:	08023f90 	.word	0x08023f90
 8003654:	08023fb8 	.word	0x08023fb8
 8003658:	08023fc4 	.word	0x08023fc4
 800365c:	08023fcc 	.word	0x08023fcc
 8003660:	08023fd4 	.word	0x08023fd4
 8003664:	30000000 	.word	0x30000000
 8003668:	08023ff8 	.word	0x08023ff8
 800366c:	aaaaaaab 	.word	0xaaaaaaab
 8003670:	08024028 	.word	0x08024028
 8003674:	08024058 	.word	0x08024058
 8003678:	0802407c 	.word	0x0802407c
 800367c:	080240ac 	.word	0x080240ac
 8003680:	080240d0 	.word	0x080240d0
 8003684:	080240f0 	.word	0x080240f0
 8003688:	08023f3c 	.word	0x08023f3c

0800368c <CMD_RamDump>:

static void CMD_RamDump(EmbeddedCli *cli, char *args, void *context) {
 800368c:	b580      	push	{r7, lr}
 800368e:	b0aa      	sub	sp, #168	@ 0xa8
 8003690:	af02      	add	r7, sp, #8
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1); // size
 8003698:	2101      	movs	r1, #1
 800369a:	68b8      	ldr	r0, [r7, #8]
 800369c:	f002 f800 	bl	80056a0 <embeddedCliGetToken>
 80036a0:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    char buffer[100];
    const uint32_t bytes_per_line = 16;
 80036a4:	2310      	movs	r3, #16
 80036a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    uint32_t byte_count = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    uint16_t crc = 0x0000;
 80036b0:	2300      	movs	r3, #0
 80036b2:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a

    if (arg1 == NULL) {
 80036b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d104      	bne.n	80036c8 <CMD_RamDump+0x3c>
        embeddedCliPrint(cli, "Usage: ram_dump <size> (size: 1-200KB)");
 80036be:	4980      	ldr	r1, [pc, #512]	@ (80038c0 <CMD_RamDump+0x234>)
 80036c0:	68f8      	ldr	r0, [r7, #12]
 80036c2:	f001 ff2b 	bl	800551c <embeddedCliPrint>
        return;
 80036c6:	e0f7      	b.n	80038b8 <CMD_RamDump+0x22c>
    }

    uint32_t size = (uint32_t)strtoul(arg1, NULL, 0);
 80036c8:	2200      	movs	r2, #0
 80036ca:	2100      	movs	r1, #0
 80036cc:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80036d0:	f01e fb24 	bl	8021d1c <strtoul>
 80036d4:	67f8      	str	r0, [r7, #124]	@ 0x7c

    if (size < 1 || size > RAM_D2_200KB_SIZE) {
 80036d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <CMD_RamDump+0x58>
 80036dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036de:	f5b3 3f48 	cmp.w	r3, #204800	@ 0x32000
 80036e2:	d90e      	bls.n	8003702 <CMD_RamDump+0x76>
        snprintf(buffer, sizeof(buffer), "Invalid size. Must be 1 to %lu bytes.", (unsigned long)RAM_D2_200KB_SIZE);
 80036e4:	f107 0014 	add.w	r0, r7, #20
 80036e8:	f44f 3348 	mov.w	r3, #204800	@ 0x32000
 80036ec:	4a75      	ldr	r2, [pc, #468]	@ (80038c4 <CMD_RamDump+0x238>)
 80036ee:	2164      	movs	r1, #100	@ 0x64
 80036f0:	f01e fbe0 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 80036f4:	f107 0314 	add.w	r3, r7, #20
 80036f8:	4619      	mov	r1, r3
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f001 ff0e 	bl	800551c <embeddedCliPrint>
        return;
 8003700:	e0da      	b.n	80038b8 <CMD_RamDump+0x22c>
    }

    snprintf(buffer, sizeof(buffer), "Dumping %lu bytes of RAM_D3 contents:", (unsigned long)size);
 8003702:	f107 0014 	add.w	r0, r7, #20
 8003706:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003708:	4a6f      	ldr	r2, [pc, #444]	@ (80038c8 <CMD_RamDump+0x23c>)
 800370a:	2164      	movs	r1, #100	@ 0x64
 800370c:	f01e fbd2 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 8003710:	f107 0314 	add.w	r3, r7, #20
 8003714:	4619      	mov	r1, r3
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f001 ff00 	bl	800551c <embeddedCliPrint>

    for (uint32_t i = 0; i < size; i += bytes_per_line) {
 800371c:	2300      	movs	r3, #0
 800371e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003722:	e0ae      	b.n	8003882 <CMD_RamDump+0x1f6>
        snprintf(buffer, sizeof(buffer), "0x%08lX: ", (uint32_t)(0x38000000 + i));
 8003724:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003728:	f103 5360 	add.w	r3, r3, #939524096	@ 0x38000000
 800372c:	f107 0014 	add.w	r0, r7, #20
 8003730:	4a66      	ldr	r2, [pc, #408]	@ (80038cc <CMD_RamDump+0x240>)
 8003732:	2164      	movs	r1, #100	@ 0x64
 8003734:	f01e fbbe 	bl	8021eb4 <sniprintf>
        char *ptr = buffer + strlen(buffer);
 8003738:	f107 0314 	add.w	r3, r7, #20
 800373c:	4618      	mov	r0, r3
 800373e:	f7fc fdd9 	bl	80002f4 <strlen>
 8003742:	4602      	mov	r2, r0
 8003744:	f107 0314 	add.w	r3, r7, #20
 8003748:	4413      	add	r3, r2
 800374a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

        for (uint32_t j = 0; j < bytes_per_line && (i + j) < size; j++) {
 800374e:	2300      	movs	r3, #0
 8003750:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003754:	e031      	b.n	80037ba <CMD_RamDump+0x12e>
            uint8_t value = RAM_D3_START[i + j];
 8003756:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800375a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800375e:	4413      	add	r3, r2
 8003760:	f103 5360 	add.w	r3, r3, #939524096	@ 0x38000000
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
            snprintf(ptr, sizeof(buffer) - (ptr - buffer), "%02X ", value);
 800376a:	f107 0314 	add.w	r3, r7, #20
 800376e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	f1c3 0164 	rsb	r1, r3, #100	@ 0x64
 8003778:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800377c:	4a54      	ldr	r2, [pc, #336]	@ (80038d0 <CMD_RamDump+0x244>)
 800377e:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8003782:	f01e fb97 	bl	8021eb4 <sniprintf>
            ptr += 3;
 8003786:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800378a:	3303      	adds	r3, #3
 800378c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
            byte_count++;
 8003790:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003794:	3301      	adds	r3, #1
 8003796:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            crc = UpdateCRC16_XMODEM(crc, value);
 800379a:	f897 207b 	ldrb.w	r2, [r7, #123]	@ 0x7b
 800379e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 80037a2:	4611      	mov	r1, r2
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff fd2c 	bl	8003202 <UpdateCRC16_XMODEM>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
        for (uint32_t j = 0; j < bytes_per_line && (i + j) < size; j++) {
 80037b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037b4:	3301      	adds	r3, #1
 80037b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80037ba:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80037be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d207      	bcs.n	80037d6 <CMD_RamDump+0x14a>
 80037c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80037ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037ce:	4413      	add	r3, r2
 80037d0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d8bf      	bhi.n	8003756 <CMD_RamDump+0xca>
        }

        *ptr++ = ' ';
 80037d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80037da:	1c5a      	adds	r2, r3, #1
 80037dc:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80037e0:	2220      	movs	r2, #32
 80037e2:	701a      	strb	r2, [r3, #0]
        *ptr++ = '|';
 80037e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80037e8:	1c5a      	adds	r2, r3, #1
 80037ea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80037ee:	227c      	movs	r2, #124	@ 0x7c
 80037f0:	701a      	strb	r2, [r3, #0]
        for (uint32_t j = 0; j < bytes_per_line && (i + j) < size; j++) {
 80037f2:	2300      	movs	r3, #0
 80037f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80037f8:	e021      	b.n	800383e <CMD_RamDump+0x1b2>
            uint8_t c = RAM_D3_START[i + j];
 80037fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80037fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003802:	4413      	add	r3, r2
 8003804:	f103 5360 	add.w	r3, r3, #939524096	@ 0x38000000
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
            *ptr++ = (c >= 32 && c <= 126) ? c : '.';
 800380e:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 8003812:	2b1f      	cmp	r3, #31
 8003814:	d906      	bls.n	8003824 <CMD_RamDump+0x198>
 8003816:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 800381a:	2b7e      	cmp	r3, #126	@ 0x7e
 800381c:	d802      	bhi.n	8003824 <CMD_RamDump+0x198>
 800381e:	f897 107a 	ldrb.w	r1, [r7, #122]	@ 0x7a
 8003822:	e000      	b.n	8003826 <CMD_RamDump+0x19a>
 8003824:	212e      	movs	r1, #46	@ 0x2e
 8003826:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800382a:	1c5a      	adds	r2, r3, #1
 800382c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8003830:	460a      	mov	r2, r1
 8003832:	701a      	strb	r2, [r3, #0]
        for (uint32_t j = 0; j < bytes_per_line && (i + j) < size; j++) {
 8003834:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003838:	3301      	adds	r3, #1
 800383a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800383e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003842:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003846:	429a      	cmp	r2, r3
 8003848:	d207      	bcs.n	800385a <CMD_RamDump+0x1ce>
 800384a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800384e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003852:	4413      	add	r3, r2
 8003854:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003856:	429a      	cmp	r2, r3
 8003858:	d8cf      	bhi.n	80037fa <CMD_RamDump+0x16e>
        }
        *ptr = '\0';
 800385a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800385e:	2200      	movs	r2, #0
 8003860:	701a      	strb	r2, [r3, #0]

        embeddedCliPrint(cli, buffer);
 8003862:	f107 0314 	add.w	r3, r7, #20
 8003866:	4619      	mov	r1, r3
 8003868:	68f8      	ldr	r0, [r7, #12]
 800386a:	f001 fe57 	bl	800551c <embeddedCliPrint>

        vTaskDelay(pdMS_TO_TICKS(1));
 800386e:	2001      	movs	r0, #1
 8003870:	f00e fa46 	bl	8011d00 <vTaskDelay>
    for (uint32_t i = 0; i < size; i += bytes_per_line) {
 8003874:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003878:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800387c:	4413      	add	r3, r2
 800387e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003882:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003886:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003888:	429a      	cmp	r2, r3
 800388a:	f4ff af4b 	bcc.w	8003724 <CMD_RamDump+0x98>
    }

    snprintf(buffer, sizeof(buffer), "Dump complete. Counted bytes: %lu, CRC16-XMODEM: 0x%04X",
 800388e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8003892:	f107 0014 	add.w	r0, r7, #20
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800389c:	4a0d      	ldr	r2, [pc, #52]	@ (80038d4 <CMD_RamDump+0x248>)
 800389e:	2164      	movs	r1, #100	@ 0x64
 80038a0:	f01e fb08 	bl	8021eb4 <sniprintf>
             (unsigned long)byte_count, crc);
    embeddedCliPrint(cli, buffer);
 80038a4:	f107 0314 	add.w	r3, r7, #20
 80038a8:	4619      	mov	r1, r3
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f001 fe36 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 80038b0:	4909      	ldr	r1, [pc, #36]	@ (80038d8 <CMD_RamDump+0x24c>)
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f001 fe32 	bl	800551c <embeddedCliPrint>
}
 80038b8:	37a0      	adds	r7, #160	@ 0xa0
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	08024108 	.word	0x08024108
 80038c4:	08023f90 	.word	0x08023f90
 80038c8:	08024130 	.word	0x08024130
 80038cc:	08024158 	.word	0x08024158
 80038d0:	08024164 	.word	0x08024164
 80038d4:	0802416c 	.word	0x0802416c
 80038d8:	08023f3c 	.word	0x08023f3c

080038dc <CMD_StateToCM4>:

static void CMD_StateToCM4(EmbeddedCli *cli, char *args, void *context) {
 80038dc:	b580      	push	{r7, lr}
 80038de:	b0a0      	sub	sp, #128	@ 0x80
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1);
 80038e8:	2101      	movs	r1, #1
 80038ea:	68b8      	ldr	r0, [r7, #8]
 80038ec:	f001 fed8 	bl	80056a0 <embeddedCliGetToken>
 80038f0:	67f8      	str	r0, [r7, #124]	@ 0x7c
    char buffer[100];

    if (arg1 == NULL) {
 80038f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d104      	bne.n	8003902 <CMD_StateToCM4+0x26>
        embeddedCliPrint(cli, "Usage: state_tocm4 <get|reset>");
 80038f8:	4934      	ldr	r1, [pc, #208]	@ (80039cc <CMD_StateToCM4+0xf0>)
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f001 fe0e 	bl	800551c <embeddedCliPrint>
 8003900:	e060      	b.n	80039c4 <CMD_StateToCM4+0xe8>
        return;
    }

    if (strcmp(arg1, "get") == 0) {
 8003902:	4933      	ldr	r1, [pc, #204]	@ (80039d0 <CMD_StateToCM4+0xf4>)
 8003904:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003906:	f7fc fceb 	bl	80002e0 <strcmp>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d142      	bne.n	8003996 <CMD_StateToCM4+0xba>
        toCM4_State_t state = toCM4_GetState();
 8003910:	f7fd f900 	bl	8000b14 <toCM4_GetState>
 8003914:	4603      	mov	r3, r0
 8003916:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        switch (state) {
 800391a:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800391e:	2b03      	cmp	r3, #3
 8003920:	d82a      	bhi.n	8003978 <CMD_StateToCM4+0x9c>
 8003922:	a201      	add	r2, pc, #4	@ (adr r2, 8003928 <CMD_StateToCM4+0x4c>)
 8003924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003928:	08003939 	.word	0x08003939
 800392c:	08003949 	.word	0x08003949
 8003930:	08003959 	.word	0x08003959
 8003934:	08003969 	.word	0x08003969
            case TOCM4_ERROR:
                snprintf(buffer, sizeof(buffer), "toCM4 State: ERROR");
 8003938:	f107 0314 	add.w	r3, r7, #20
 800393c:	4a25      	ldr	r2, [pc, #148]	@ (80039d4 <CMD_StateToCM4+0xf8>)
 800393e:	2164      	movs	r1, #100	@ 0x64
 8003940:	4618      	mov	r0, r3
 8003942:	f01e fab7 	bl	8021eb4 <sniprintf>
                break;
 8003946:	e01f      	b.n	8003988 <CMD_StateToCM4+0xac>
            case TOCM4_READYSEND:
                snprintf(buffer, sizeof(buffer), "toCM4 State: READYSEND");
 8003948:	f107 0314 	add.w	r3, r7, #20
 800394c:	4a22      	ldr	r2, [pc, #136]	@ (80039d8 <CMD_StateToCM4+0xfc>)
 800394e:	2164      	movs	r1, #100	@ 0x64
 8003950:	4618      	mov	r0, r3
 8003952:	f01e faaf 	bl	8021eb4 <sniprintf>
                break;
 8003956:	e017      	b.n	8003988 <CMD_StateToCM4+0xac>
            case TOCM4_BUSY:
                snprintf(buffer, sizeof(buffer), "toCM4 State: BUSY");
 8003958:	f107 0314 	add.w	r3, r7, #20
 800395c:	4a1f      	ldr	r2, [pc, #124]	@ (80039dc <CMD_StateToCM4+0x100>)
 800395e:	2164      	movs	r1, #100	@ 0x64
 8003960:	4618      	mov	r0, r3
 8003962:	f01e faa7 	bl	8021eb4 <sniprintf>
                break;
 8003966:	e00f      	b.n	8003988 <CMD_StateToCM4+0xac>
            case TOCM4_IDLE:
                snprintf(buffer, sizeof(buffer), "toCM4 State: IDLE");
 8003968:	f107 0314 	add.w	r3, r7, #20
 800396c:	4a1c      	ldr	r2, [pc, #112]	@ (80039e0 <CMD_StateToCM4+0x104>)
 800396e:	2164      	movs	r1, #100	@ 0x64
 8003970:	4618      	mov	r0, r3
 8003972:	f01e fa9f 	bl	8021eb4 <sniprintf>
                break;
 8003976:	e007      	b.n	8003988 <CMD_StateToCM4+0xac>
            default:
                snprintf(buffer, sizeof(buffer), "toCM4 State: UNKNOWN");
 8003978:	f107 0314 	add.w	r3, r7, #20
 800397c:	4a19      	ldr	r2, [pc, #100]	@ (80039e4 <CMD_StateToCM4+0x108>)
 800397e:	2164      	movs	r1, #100	@ 0x64
 8003980:	4618      	mov	r0, r3
 8003982:	f01e fa97 	bl	8021eb4 <sniprintf>
                break;
 8003986:	bf00      	nop
        }
        embeddedCliPrint(cli, buffer);
 8003988:	f107 0314 	add.w	r3, r7, #20
 800398c:	4619      	mov	r1, r3
 800398e:	68f8      	ldr	r0, [r7, #12]
 8003990:	f001 fdc4 	bl	800551c <embeddedCliPrint>
 8003994:	e012      	b.n	80039bc <CMD_StateToCM4+0xe0>
    } else if (strcmp(arg1, "reset") == 0) {
 8003996:	4914      	ldr	r1, [pc, #80]	@ (80039e8 <CMD_StateToCM4+0x10c>)
 8003998:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800399a:	f7fc fca1 	bl	80002e0 <strcmp>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d107      	bne.n	80039b4 <CMD_StateToCM4+0xd8>
        toCM4_SetState(TOCM4_IDLE);
 80039a4:	2003      	movs	r0, #3
 80039a6:	f7fd f863 	bl	8000a70 <toCM4_SetState>
        embeddedCliPrint(cli, "toCM4 State reset to IDLE");
 80039aa:	4910      	ldr	r1, [pc, #64]	@ (80039ec <CMD_StateToCM4+0x110>)
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f001 fdb5 	bl	800551c <embeddedCliPrint>
 80039b2:	e003      	b.n	80039bc <CMD_StateToCM4+0xe0>
    } else {
        embeddedCliPrint(cli, "Invalid option. Usage: state_tocm4 <get|reset>");
 80039b4:	490e      	ldr	r1, [pc, #56]	@ (80039f0 <CMD_StateToCM4+0x114>)
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	f001 fdb0 	bl	800551c <embeddedCliPrint>
    }
    embeddedCliPrint(cli, "");
 80039bc:	490d      	ldr	r1, [pc, #52]	@ (80039f4 <CMD_StateToCM4+0x118>)
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f001 fdac 	bl	800551c <embeddedCliPrint>
}
 80039c4:	3780      	adds	r7, #128	@ 0x80
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	080241a4 	.word	0x080241a4
 80039d0:	080241c4 	.word	0x080241c4
 80039d4:	080241c8 	.word	0x080241c8
 80039d8:	080241dc 	.word	0x080241dc
 80039dc:	080241f4 	.word	0x080241f4
 80039e0:	08024208 	.word	0x08024208
 80039e4:	0802421c 	.word	0x0802421c
 80039e8:	08023d60 	.word	0x08023d60
 80039ec:	08024234 	.word	0x08024234
 80039f0:	08024250 	.word	0x08024250
 80039f4:	08023f3c 	.word	0x08023f3c

080039f8 <CMD_SPISlaveRST>:

static void CMD_SPISlaveRST(EmbeddedCli *cli, char *args, void *context) {
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b0a0      	sub	sp, #128	@ 0x80
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
    char buffer[100];

    SPI_SlaveDevice_t *device = SPI_SlaveDevice_GetHandle();
 8003a04:	f005 ff28 	bl	8009858 <SPI_SlaveDevice_GetHandle>
 8003a08:	67f8      	str	r0, [r7, #124]	@ 0x7c
    if (!device->is_initialized) {
 8003a0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a0c:	7d1b      	ldrb	r3, [r3, #20]
 8003a0e:	f083 0301 	eor.w	r3, r3, #1
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d004      	beq.n	8003a22 <CMD_SPISlaveRST+0x2a>
        embeddedCliPrint(cli, "SPI Slave Device not initialized");
 8003a18:	4917      	ldr	r1, [pc, #92]	@ (8003a78 <CMD_SPISlaveRST+0x80>)
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f001 fd7e 	bl	800551c <embeddedCliPrint>
 8003a20:	e027      	b.n	8003a72 <CMD_SPISlaveRST+0x7a>
        return;
    }

    Std_ReturnType ret = SPI_SlaveDevice_Disable();
 8003a22:	f006 f863 	bl	8009aec <SPI_SlaveDevice_Disable>
 8003a26:	4603      	mov	r3, r0
 8003a28:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (ret == E_OK) {
 8003a2c:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d10d      	bne.n	8003a50 <CMD_SPISlaveRST+0x58>
        snprintf(buffer, sizeof(buffer), "SPI Slave Device reset to IDLE state");
 8003a34:	f107 0314 	add.w	r3, r7, #20
 8003a38:	4a10      	ldr	r2, [pc, #64]	@ (8003a7c <CMD_SPISlaveRST+0x84>)
 8003a3a:	2164      	movs	r1, #100	@ 0x64
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f01e fa39 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8003a42:	f107 0314 	add.w	r3, r7, #20
 8003a46:	4619      	mov	r1, r3
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f001 fd67 	bl	800551c <embeddedCliPrint>
 8003a4e:	e00c      	b.n	8003a6a <CMD_SPISlaveRST+0x72>
    } else {
        snprintf(buffer, sizeof(buffer), "Failed to reset SPI Slave Device");
 8003a50:	f107 0314 	add.w	r3, r7, #20
 8003a54:	4a0a      	ldr	r2, [pc, #40]	@ (8003a80 <CMD_SPISlaveRST+0x88>)
 8003a56:	2164      	movs	r1, #100	@ 0x64
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f01e fa2b 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8003a5e:	f107 0314 	add.w	r3, r7, #20
 8003a62:	4619      	mov	r1, r3
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f001 fd59 	bl	800551c <embeddedCliPrint>
    }

    embeddedCliPrint(cli, "");
 8003a6a:	4906      	ldr	r1, [pc, #24]	@ (8003a84 <CMD_SPISlaveRST+0x8c>)
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f001 fd55 	bl	800551c <embeddedCliPrint>
}
 8003a72:	3780      	adds	r7, #128	@ 0x80
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	08024280 	.word	0x08024280
 8003a7c:	080242a4 	.word	0x080242a4
 8003a80:	080242cc 	.word	0x080242cc
 8003a84:	08023f3c 	.word	0x08023f3c

08003a88 <CMD_CollectData>:

static void CMD_CollectData(EmbeddedCli *cli, char *args, void *context) {
 8003a88:	b590      	push	{r4, r7, lr}
 8003a8a:	b0ab      	sub	sp, #172	@ 0xac
 8003a8c:	af04      	add	r7, sp, #16
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1); // type
 8003a94:	2101      	movs	r1, #1
 8003a96:	68b8      	ldr	r0, [r7, #8]
 8003a98:	f001 fe02 	bl	80056a0 <embeddedCliGetToken>
 8003a9c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    const char *arg2 = embeddedCliGetToken(args, 2); // sample
 8003aa0:	2102      	movs	r1, #2
 8003aa2:	68b8      	ldr	r0, [r7, #8]
 8003aa4:	f001 fdfc 	bl	80056a0 <embeddedCliGetToken>
 8003aa8:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    char buffer[100];

    if (arg1 == NULL || arg2 == NULL) {
 8003aac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <CMD_CollectData+0x34>
 8003ab4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d104      	bne.n	8003ac6 <CMD_CollectData+0x3e>
        embeddedCliPrint(cli, "Usage: collect_data <type> <sample>");
 8003abc:	4934      	ldr	r1, [pc, #208]	@ (8003b90 <CMD_CollectData+0x108>)
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f001 fd2c 	bl	800551c <embeddedCliPrint>
 8003ac4:	e061      	b.n	8003b8a <CMD_CollectData+0x102>
        return;
    }

    uint8_t type = (uint8_t)atoi(arg1);
 8003ac6:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8003aca:	f01d fff3 	bl	8021ab4 <atoi>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    uint32_t sample = (uint32_t)strtoul(arg2, NULL, 0);
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8003adc:	f01e f91e 	bl	8021d1c <strtoul>
 8003ae0:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

    Std_ReturnType ret = SPI_SlaveDevice_CollectData(type, sample, (uint32_t)RAM_D2_200KB_START);
 8003ae4:	4a2b      	ldr	r2, [pc, #172]	@ (8003b94 <CMD_CollectData+0x10c>)
 8003ae6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003aea:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 8003aee:	4618      	mov	r0, r3
 8003af0:	f005 feea 	bl	80098c8 <SPI_SlaveDevice_CollectData>
 8003af4:	4603      	mov	r3, r0
 8003af6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    if (ret == E_OK) {
 8003afa:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d11e      	bne.n	8003b40 <CMD_CollectData+0xb8>
        DataProcessContext_t ctx;
        if (SPI_SlaveDevice_GetDataInfo(&ctx) == E_OK) {
 8003b02:	f107 0310 	add.w	r3, r7, #16
 8003b06:	4618      	mov	r0, r3
 8003b08:	f005 ff7a 	bl	8009a00 <SPI_SlaveDevice_GetDataInfo>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d137      	bne.n	8003b82 <CMD_CollectData+0xfa>
            snprintf(buffer, sizeof(buffer), "Collected %lu samples (type %d), size: %lu bytes, CRC: 0x%04X",
                     (unsigned long)ctx.sample, ctx.type, (unsigned long)ctx.data_size, ctx.crc);
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	7c3b      	ldrb	r3, [r7, #16]
            snprintf(buffer, sizeof(buffer), "Collected %lu samples (type %d), size: %lu bytes, CRC: 0x%04X",
 8003b16:	4619      	mov	r1, r3
                     (unsigned long)ctx.sample, ctx.type, (unsigned long)ctx.data_size, ctx.crc);
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	8bb8      	ldrh	r0, [r7, #28]
            snprintf(buffer, sizeof(buffer), "Collected %lu samples (type %d), size: %lu bytes, CRC: 0x%04X",
 8003b1c:	4604      	mov	r4, r0
 8003b1e:	f107 0020 	add.w	r0, r7, #32
 8003b22:	9402      	str	r4, [sp, #8]
 8003b24:	9301      	str	r3, [sp, #4]
 8003b26:	9100      	str	r1, [sp, #0]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	4a1b      	ldr	r2, [pc, #108]	@ (8003b98 <CMD_CollectData+0x110>)
 8003b2c:	2164      	movs	r1, #100	@ 0x64
 8003b2e:	f01e f9c1 	bl	8021eb4 <sniprintf>
            embeddedCliPrint(cli, buffer);
 8003b32:	f107 0320 	add.w	r3, r7, #32
 8003b36:	4619      	mov	r1, r3
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f001 fcef 	bl	800551c <embeddedCliPrint>
 8003b3e:	e020      	b.n	8003b82 <CMD_CollectData+0xfa>
        }
    } else if (ret == E_BUSY) {
 8003b40:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d10e      	bne.n	8003b66 <CMD_CollectData+0xde>
        snprintf(buffer, sizeof(buffer), "Type %d not implemented yet.", type);
 8003b48:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003b4c:	f107 0020 	add.w	r0, r7, #32
 8003b50:	4a12      	ldr	r2, [pc, #72]	@ (8003b9c <CMD_CollectData+0x114>)
 8003b52:	2164      	movs	r1, #100	@ 0x64
 8003b54:	f01e f9ae 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8003b58:	f107 0320 	add.w	r3, r7, #32
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f001 fcdc 	bl	800551c <embeddedCliPrint>
 8003b64:	e00d      	b.n	8003b82 <CMD_CollectData+0xfa>
    } else {
        snprintf(buffer, sizeof(buffer), "Failed to collect data. Error code: %d", ret);
 8003b66:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003b6a:	f107 0020 	add.w	r0, r7, #32
 8003b6e:	4a0c      	ldr	r2, [pc, #48]	@ (8003ba0 <CMD_CollectData+0x118>)
 8003b70:	2164      	movs	r1, #100	@ 0x64
 8003b72:	f01e f99f 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8003b76:	f107 0320 	add.w	r3, r7, #32
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f001 fccd 	bl	800551c <embeddedCliPrint>
    }

    embeddedCliPrint(cli, "");
 8003b82:	4908      	ldr	r1, [pc, #32]	@ (8003ba4 <CMD_CollectData+0x11c>)
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f001 fcc9 	bl	800551c <embeddedCliPrint>
}
 8003b8a:	379c      	adds	r7, #156	@ 0x9c
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd90      	pop	{r4, r7, pc}
 8003b90:	080242f0 	.word	0x080242f0
 8003b94:	30000000 	.word	0x30000000
 8003b98:	08024314 	.word	0x08024314
 8003b9c:	08024354 	.word	0x08024354
 8003ba0:	08024374 	.word	0x08024374
 8003ba4:	08023f3c 	.word	0x08023f3c

08003ba8 <CMD_PullData>:

static void CMD_PullData(EmbeddedCli *cli, char *args, void *context) {
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b0a4      	sub	sp, #144	@ 0x90
 8003bac:	af02      	add	r7, sp, #8
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
    char buffer[100];
    toCM4_State_t state = SPI_SlaveDevice_GetCM4State();
 8003bb4:	f005 ffd4 	bl	8009b60 <SPI_SlaveDevice_GetCM4State>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    switch (state) {
 8003bbe:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d838      	bhi.n	8003c38 <CMD_PullData+0x90>
 8003bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003bcc <CMD_PullData+0x24>)
 8003bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bcc:	08003c2f 	.word	0x08003c2f
 8003bd0:	08003bf1 	.word	0x08003bf1
 8003bd4:	08003be7 	.word	0x08003be7
 8003bd8:	08003bdd 	.word	0x08003bdd
        case TOCM4_IDLE:
            embeddedCliPrint(cli, "State: IDLE");
 8003bdc:	491d      	ldr	r1, [pc, #116]	@ (8003c54 <CMD_PullData+0xac>)
 8003bde:	68f8      	ldr	r0, [r7, #12]
 8003be0:	f001 fc9c 	bl	800551c <embeddedCliPrint>
            break;
 8003be4:	e02d      	b.n	8003c42 <CMD_PullData+0x9a>
        case TOCM4_BUSY:
            embeddedCliPrint(cli, "State: BUSY");
 8003be6:	491c      	ldr	r1, [pc, #112]	@ (8003c58 <CMD_PullData+0xb0>)
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f001 fc97 	bl	800551c <embeddedCliPrint>
            break;
 8003bee:	e028      	b.n	8003c42 <CMD_PullData+0x9a>
        case TOCM4_READYSEND:
        {
            DataProcessContext_t ctx;
            if (SPI_SlaveDevice_GetDataInfo(&ctx) == E_OK) {
 8003bf0:	f107 0310 	add.w	r3, r7, #16
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f005 ff03 	bl	8009a00 <SPI_SlaveDevice_GetDataInfo>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d111      	bne.n	8003c24 <CMD_PullData+0x7c>
                snprintf(buffer, sizeof(buffer), "State: READYSEND, CRC: 0x%04X, Size: %lu bytes",
                         ctx.crc, (unsigned long)ctx.data_size);
 8003c00:	8bbb      	ldrh	r3, [r7, #28]
                snprintf(buffer, sizeof(buffer), "State: READYSEND, CRC: 0x%04X, Size: %lu bytes",
 8003c02:	461a      	mov	r2, r3
                         ctx.crc, (unsigned long)ctx.data_size);
 8003c04:	69bb      	ldr	r3, [r7, #24]
                snprintf(buffer, sizeof(buffer), "State: READYSEND, CRC: 0x%04X, Size: %lu bytes",
 8003c06:	f107 0020 	add.w	r0, r7, #32
 8003c0a:	9300      	str	r3, [sp, #0]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	4a13      	ldr	r2, [pc, #76]	@ (8003c5c <CMD_PullData+0xb4>)
 8003c10:	2164      	movs	r1, #100	@ 0x64
 8003c12:	f01e f94f 	bl	8021eb4 <sniprintf>
                embeddedCliPrint(cli, buffer);
 8003c16:	f107 0320 	add.w	r3, r7, #32
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f001 fc7d 	bl	800551c <embeddedCliPrint>
            } else {
                embeddedCliPrint(cli, "State: READYSEND, but no valid data context");
            }
            break;
 8003c22:	e00e      	b.n	8003c42 <CMD_PullData+0x9a>
                embeddedCliPrint(cli, "State: READYSEND, but no valid data context");
 8003c24:	490e      	ldr	r1, [pc, #56]	@ (8003c60 <CMD_PullData+0xb8>)
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f001 fc78 	bl	800551c <embeddedCliPrint>
            break;
 8003c2c:	e009      	b.n	8003c42 <CMD_PullData+0x9a>
        }
        case TOCM4_ERROR:
            embeddedCliPrint(cli, "State: ERROR");
 8003c2e:	490d      	ldr	r1, [pc, #52]	@ (8003c64 <CMD_PullData+0xbc>)
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f001 fc73 	bl	800551c <embeddedCliPrint>
            break;
 8003c36:	e004      	b.n	8003c42 <CMD_PullData+0x9a>
        default:
            embeddedCliPrint(cli, "State: UNKNOWN");
 8003c38:	490b      	ldr	r1, [pc, #44]	@ (8003c68 <CMD_PullData+0xc0>)
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f001 fc6e 	bl	800551c <embeddedCliPrint>
            break;
 8003c40:	bf00      	nop
    }

    embeddedCliPrint(cli, "");
 8003c42:	490a      	ldr	r1, [pc, #40]	@ (8003c6c <CMD_PullData+0xc4>)
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f001 fc69 	bl	800551c <embeddedCliPrint>
}
 8003c4a:	bf00      	nop
 8003c4c:	3788      	adds	r7, #136	@ 0x88
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	0802439c 	.word	0x0802439c
 8003c58:	080243a8 	.word	0x080243a8
 8003c5c:	080243b4 	.word	0x080243b4
 8003c60:	080243e4 	.word	0x080243e4
 8003c64:	08024410 	.word	0x08024410
 8003c68:	08024420 	.word	0x08024420
 8003c6c:	08023f3c 	.word	0x08023f3c

08003c70 <CMD_MasterRead>:

static void CMD_MasterRead(EmbeddedCli *cli, char *args, void *context) {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b0a6      	sub	sp, #152	@ 0x98
 8003c74:	af02      	add	r7, sp, #8
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1); // size
 8003c7c:	2101      	movs	r1, #1
 8003c7e:	68b8      	ldr	r0, [r7, #8]
 8003c80:	f001 fd0e 	bl	80056a0 <embeddedCliGetToken>
 8003c84:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    char buffer[100];

    if (arg1 == NULL) {
 8003c88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d104      	bne.n	8003c9a <CMD_MasterRead+0x2a>
        embeddedCliPrint(cli, "Usage: master_read <size> (size: 1-200KB)");
 8003c90:	4943      	ldr	r1, [pc, #268]	@ (8003da0 <CMD_MasterRead+0x130>)
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f001 fc42 	bl	800551c <embeddedCliPrint>
        return;
 8003c98:	e07f      	b.n	8003d9a <CMD_MasterRead+0x12a>
    }

    uint32_t size = (uint32_t)strtoul(arg1, NULL, 0);
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8003ca2:	f01e f83b 	bl	8021d1c <strtoul>
 8003ca6:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    if (size < 1 || size > RAM_D2_200KB_SIZE) {
 8003caa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d004      	beq.n	8003cbc <CMD_MasterRead+0x4c>
 8003cb2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003cb6:	f5b3 3f48 	cmp.w	r3, #204800	@ 0x32000
 8003cba:	d90e      	bls.n	8003cda <CMD_MasterRead+0x6a>
        snprintf(buffer, sizeof(buffer), "Invalid size. Must be 1 to %lu bytes.", (unsigned long)RAM_D2_200KB_SIZE);
 8003cbc:	f107 0014 	add.w	r0, r7, #20
 8003cc0:	f44f 3348 	mov.w	r3, #204800	@ 0x32000
 8003cc4:	4a37      	ldr	r2, [pc, #220]	@ (8003da4 <CMD_MasterRead+0x134>)
 8003cc6:	2164      	movs	r1, #100	@ 0x64
 8003cc8:	f01e f8f4 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8003ccc:	f107 0314 	add.w	r3, r7, #20
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f001 fc22 	bl	800551c <embeddedCliPrint>
        return;
 8003cd8:	e05f      	b.n	8003d9a <CMD_MasterRead+0x12a>
//                 toCM4_GetState() == TOCM4_READYSEND ? "READYSEND" : "ERROR");
//        embeddedCliPrint(cli, buffer);
//        return;
//    }

    SPI_MasterDevice_t *device = SPI_MasterDevice_GetHandle();
 8003cda:	f005 fa83 	bl	80091e4 <SPI_MasterDevice_GetHandle>
 8003cde:	67f8      	str	r0, [r7, #124]	@ 0x7c
    if (!device->is_initialized) {
 8003ce0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ce2:	7adb      	ldrb	r3, [r3, #11]
 8003ce4:	f083 0301 	eor.w	r3, r3, #1
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d004      	beq.n	8003cf8 <CMD_MasterRead+0x88>
        embeddedCliPrint(cli, "SPI Master Device not initialized");
 8003cee:	492e      	ldr	r1, [pc, #184]	@ (8003da8 <CMD_MasterRead+0x138>)
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f001 fc13 	bl	800551c <embeddedCliPrint>
        return;
 8003cf6:	e050      	b.n	8003d9a <CMD_MasterRead+0x12a>
    }

    Std_ReturnType ret = SPI_MasterDevice_ReadDMA(0x38000000, size);
 8003cf8:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8003cfc:	f04f 5060 	mov.w	r0, #939524096	@ 0x38000000
 8003d00:	f005 fabc 	bl	800927c <SPI_MasterDevice_ReadDMA>
 8003d04:	4603      	mov	r3, r0
 8003d06:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (ret == E_OK) {
 8003d0a:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d131      	bne.n	8003d76 <CMD_MasterRead+0x106>
        uint16_t crc = 0x0000;
 8003d12:	2300      	movs	r3, #0
 8003d14:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
        for (uint32_t i = 0; i < size; i++) {
 8003d18:	2300      	movs	r3, #0
 8003d1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d1e:	e012      	b.n	8003d46 <CMD_MasterRead+0xd6>
            crc = UpdateCRC16_XMODEM(crc, RAM_D3_START[i]);
 8003d20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d24:	f103 5360 	add.w	r3, r3, #939524096	@ 0x38000000
 8003d28:	781a      	ldrb	r2, [r3, #0]
 8003d2a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003d2e:	4611      	mov	r1, r2
 8003d30:	4618      	mov	r0, r3
 8003d32:	f7ff fa66 	bl	8003202 <UpdateCRC16_XMODEM>
 8003d36:	4603      	mov	r3, r0
 8003d38:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
        for (uint32_t i = 0; i < size; i++) {
 8003d3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d40:	3301      	adds	r3, #1
 8003d42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d46:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003d4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d3e6      	bcc.n	8003d20 <CMD_MasterRead+0xb0>
        }
        snprintf(buffer, sizeof(buffer), "Read %lu bytes via SPI6 Master, CRC: 0x%04X",
 8003d52:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003d56:	f107 0014 	add.w	r0, r7, #20
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d60:	4a12      	ldr	r2, [pc, #72]	@ (8003dac <CMD_MasterRead+0x13c>)
 8003d62:	2164      	movs	r1, #100	@ 0x64
 8003d64:	f01e f8a6 	bl	8021eb4 <sniprintf>
                 (unsigned long)size, crc);
        embeddedCliPrint(cli, buffer);
 8003d68:	f107 0314 	add.w	r3, r7, #20
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f001 fbd4 	bl	800551c <embeddedCliPrint>
 8003d74:	e00d      	b.n	8003d92 <CMD_MasterRead+0x122>
    } else {
        snprintf(buffer, sizeof(buffer), "Failed to read data. Error code: %d", ret);
 8003d76:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8003d7a:	f107 0014 	add.w	r0, r7, #20
 8003d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8003db0 <CMD_MasterRead+0x140>)
 8003d80:	2164      	movs	r1, #100	@ 0x64
 8003d82:	f01e f897 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8003d86:	f107 0314 	add.w	r3, r7, #20
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f001 fbc5 	bl	800551c <embeddedCliPrint>
    }

    embeddedCliPrint(cli, "");
 8003d92:	4908      	ldr	r1, [pc, #32]	@ (8003db4 <CMD_MasterRead+0x144>)
 8003d94:	68f8      	ldr	r0, [r7, #12]
 8003d96:	f001 fbc1 	bl	800551c <embeddedCliPrint>
}
 8003d9a:	3790      	adds	r7, #144	@ 0x90
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	08024430 	.word	0x08024430
 8003da4:	08023f90 	.word	0x08023f90
 8003da8:	0802445c 	.word	0x0802445c
 8003dac:	08024480 	.word	0x08024480
 8003db0:	080244ac 	.word	0x080244ac
 8003db4:	08023f3c 	.word	0x08023f3c

08003db8 <CMD_ClearCLI>:

static void CMD_ClearCLI(EmbeddedCli *cli, char *args, void *context) {
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b088      	sub	sp, #32
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
    char buffer[10];
    snprintf(buffer, sizeof(buffer), "\33[2J");
 8003dc4:	f107 0314 	add.w	r3, r7, #20
 8003dc8:	4a07      	ldr	r2, [pc, #28]	@ (8003de8 <CMD_ClearCLI+0x30>)
 8003dca:	210a      	movs	r1, #10
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f01e f871 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 8003dd2:	f107 0314 	add.w	r3, r7, #20
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f001 fb9f 	bl	800551c <embeddedCliPrint>
}
 8003dde:	bf00      	nop
 8003de0:	3720      	adds	r7, #32
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	080244d0 	.word	0x080244d0

08003dec <CMD_RtcSet>:

static void CMD_RtcSet(EmbeddedCli *cli, char *args, void *context) {
 8003dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dee:	b0b3      	sub	sp, #204	@ 0xcc
 8003df0:	af06      	add	r7, sp, #24
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1); // hour
 8003df8:	2101      	movs	r1, #1
 8003dfa:	68b8      	ldr	r0, [r7, #8]
 8003dfc:	f001 fc50 	bl	80056a0 <embeddedCliGetToken>
 8003e00:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
    const char *arg2 = embeddedCliGetToken(args, 2); // minute
 8003e04:	2102      	movs	r1, #2
 8003e06:	68b8      	ldr	r0, [r7, #8]
 8003e08:	f001 fc4a 	bl	80056a0 <embeddedCliGetToken>
 8003e0c:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
    const char *arg3 = embeddedCliGetToken(args, 3); // second
 8003e10:	2103      	movs	r1, #3
 8003e12:	68b8      	ldr	r0, [r7, #8]
 8003e14:	f001 fc44 	bl	80056a0 <embeddedCliGetToken>
 8003e18:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
    const char *arg4 = embeddedCliGetToken(args, 4); // day
 8003e1c:	2104      	movs	r1, #4
 8003e1e:	68b8      	ldr	r0, [r7, #8]
 8003e20:	f001 fc3e 	bl	80056a0 <embeddedCliGetToken>
 8003e24:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    const char *arg5 = embeddedCliGetToken(args, 5); // month
 8003e28:	2105      	movs	r1, #5
 8003e2a:	68b8      	ldr	r0, [r7, #8]
 8003e2c:	f001 fc38 	bl	80056a0 <embeddedCliGetToken>
 8003e30:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
    const char *arg6 = embeddedCliGetToken(args, 6); // year
 8003e34:	2106      	movs	r1, #6
 8003e36:	68b8      	ldr	r0, [r7, #8]
 8003e38:	f001 fc32 	bl	80056a0 <embeddedCliGetToken>
 8003e3c:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    char buffer[100];
    if (arg1 == NULL || arg2 == NULL || arg3 == NULL ||
 8003e40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d013      	beq.n	8003e70 <CMD_RtcSet+0x84>
 8003e48:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00f      	beq.n	8003e70 <CMD_RtcSet+0x84>
 8003e50:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00b      	beq.n	8003e70 <CMD_RtcSet+0x84>
 8003e58:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d007      	beq.n	8003e70 <CMD_RtcSet+0x84>
        arg4 == NULL || arg5 == NULL || arg6 == NULL) {
 8003e60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <CMD_RtcSet+0x84>
 8003e68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10d      	bne.n	8003e8c <CMD_RtcSet+0xa0>
        snprintf(buffer, sizeof(buffer),
 8003e70:	f107 0318 	add.w	r3, r7, #24
 8003e74:	4a62      	ldr	r2, [pc, #392]	@ (8004000 <CMD_RtcSet+0x214>)
 8003e76:	2164      	movs	r1, #100	@ 0x64
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f01e f81b 	bl	8021eb4 <sniprintf>
                 "Usage: rtc_set <hour> <minute> <second> <day> <month> <year>");
        embeddedCliPrint(cli, buffer);
 8003e7e:	f107 0318 	add.w	r3, r7, #24
 8003e82:	4619      	mov	r1, r3
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f001 fb49 	bl	800551c <embeddedCliPrint>
        return;
 8003e8a:	e0b6      	b.n	8003ffa <CMD_RtcSet+0x20e>
    }

    int hour   = atoi(arg1);
 8003e8c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8003e90:	f01d fe10 	bl	8021ab4 <atoi>
 8003e94:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    int minute = atoi(arg2);
 8003e98:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003e9c:	f01d fe0a 	bl	8021ab4 <atoi>
 8003ea0:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    int second = atoi(arg3);
 8003ea4:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8003ea8:	f01d fe04 	bl	8021ab4 <atoi>
 8003eac:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    int day    = atoi(arg4);
 8003eb0:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8003eb4:	f01d fdfe 	bl	8021ab4 <atoi>
 8003eb8:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
    int month  = atoi(arg5);
 8003ebc:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8003ec0:	f01d fdf8 	bl	8021ab4 <atoi>
 8003ec4:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    int year   = atoi(arg6);
 8003ec8:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003ecc:	f01d fdf2 	bl	8021ab4 <atoi>
 8003ed0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    if (hour < 0 || hour > 23) {
 8003ed4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	db03      	blt.n	8003ee4 <CMD_RtcSet+0xf8>
 8003edc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ee0:	2b17      	cmp	r3, #23
 8003ee2:	dd04      	ble.n	8003eee <CMD_RtcSet+0x102>
        embeddedCliPrint(cli, "Invalid hour (must be 0-23). Please enter again.");
 8003ee4:	4947      	ldr	r1, [pc, #284]	@ (8004004 <CMD_RtcSet+0x218>)
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f001 fb18 	bl	800551c <embeddedCliPrint>
        return;
 8003eec:	e085      	b.n	8003ffa <CMD_RtcSet+0x20e>
    }
    if (minute < 0 || minute > 59) {
 8003eee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	db03      	blt.n	8003efe <CMD_RtcSet+0x112>
 8003ef6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003efa:	2b3b      	cmp	r3, #59	@ 0x3b
 8003efc:	dd04      	ble.n	8003f08 <CMD_RtcSet+0x11c>
        embeddedCliPrint(cli, "Invalid minute (must be 0-59). Please enter again.");
 8003efe:	4942      	ldr	r1, [pc, #264]	@ (8004008 <CMD_RtcSet+0x21c>)
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f001 fb0b 	bl	800551c <embeddedCliPrint>
        return;
 8003f06:	e078      	b.n	8003ffa <CMD_RtcSet+0x20e>
    }
    if (second < 0 || second > 59) {
 8003f08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	db03      	blt.n	8003f18 <CMD_RtcSet+0x12c>
 8003f10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f14:	2b3b      	cmp	r3, #59	@ 0x3b
 8003f16:	dd04      	ble.n	8003f22 <CMD_RtcSet+0x136>
        embeddedCliPrint(cli, "Invalid second (must be 0-59). Please enter again.");
 8003f18:	493c      	ldr	r1, [pc, #240]	@ (800400c <CMD_RtcSet+0x220>)
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f001 fafe 	bl	800551c <embeddedCliPrint>
        return;
 8003f20:	e06b      	b.n	8003ffa <CMD_RtcSet+0x20e>
    }
    if (day < 1 || day > 31) {
 8003f22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	dd03      	ble.n	8003f32 <CMD_RtcSet+0x146>
 8003f2a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f2e:	2b1f      	cmp	r3, #31
 8003f30:	dd04      	ble.n	8003f3c <CMD_RtcSet+0x150>
        embeddedCliPrint(cli, "Invalid day (must be 1-31). Please enter again.");
 8003f32:	4937      	ldr	r1, [pc, #220]	@ (8004010 <CMD_RtcSet+0x224>)
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f001 faf1 	bl	800551c <embeddedCliPrint>
        return;
 8003f3a:	e05e      	b.n	8003ffa <CMD_RtcSet+0x20e>
    }
    if (month < 1 || month > 12) {
 8003f3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	dd03      	ble.n	8003f4c <CMD_RtcSet+0x160>
 8003f44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f48:	2b0c      	cmp	r3, #12
 8003f4a:	dd04      	ble.n	8003f56 <CMD_RtcSet+0x16a>
        embeddedCliPrint(cli, "Invalid month (must be 1-12). Please enter again.");
 8003f4c:	4931      	ldr	r1, [pc, #196]	@ (8004014 <CMD_RtcSet+0x228>)
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f001 fae4 	bl	800551c <embeddedCliPrint>
        return;
 8003f54:	e051      	b.n	8003ffa <CMD_RtcSet+0x20e>
    }
    if (year < 0 || year > 99) {
 8003f56:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	db03      	blt.n	8003f66 <CMD_RtcSet+0x17a>
 8003f5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f62:	2b63      	cmp	r3, #99	@ 0x63
 8003f64:	dd04      	ble.n	8003f70 <CMD_RtcSet+0x184>
        embeddedCliPrint(cli, "Invalid year (must be 2 digits, e.g., 25 for 2025). Please enter again.");
 8003f66:	492c      	ldr	r1, [pc, #176]	@ (8004018 <CMD_RtcSet+0x22c>)
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f001 fad7 	bl	800551c <embeddedCliPrint>
        return;
 8003f6e:	e044      	b.n	8003ffa <CMD_RtcSet+0x20e>
    }

    s_DateTime dt;
    dt.hour   = (uint8_t)hour;
 8003f70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	74fb      	strb	r3, [r7, #19]
    dt.minute = (uint8_t)minute;
 8003f78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	753b      	strb	r3, [r7, #20]
    dt.second = (uint8_t)second;
 8003f80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	757b      	strb	r3, [r7, #21]
    dt.day    = (uint8_t)day;
 8003f88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	743b      	strb	r3, [r7, #16]
    dt.month  = (uint8_t)month;
 8003f90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	747b      	strb	r3, [r7, #17]
    dt.year   = (uint8_t)year;
 8003f98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	74bb      	strb	r3, [r7, #18]

    Utils_SetRTC(&dt);
 8003fa0:	f107 0310 	add.w	r3, r7, #16
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f006 f93f 	bl	800a228 <Utils_SetRTC>
    RV3129_HandleTypeDef *hrtc = RV3129_GetHandle();
 8003faa:	f004 fc81 	bl	80088b0 <RV3129_GetHandle>
 8003fae:	67f8      	str	r0, [r7, #124]	@ 0x7c
    RV3129_SetTime(hrtc, &dt);
 8003fb0:	f107 0310 	add.w	r3, r7, #16
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003fb8:	f004 fcd0 	bl	800895c <RV3129_SetTime>

    snprintf(buffer, sizeof(buffer),
             "--> RTC set to %02d:%02d:%02d, %02d/%02d/20%02d",
             dt.hour, dt.minute, dt.second, dt.day, dt.month, dt.year);
 8003fbc:	7cfb      	ldrb	r3, [r7, #19]
    snprintf(buffer, sizeof(buffer),
 8003fbe:	461e      	mov	r6, r3
             dt.hour, dt.minute, dt.second, dt.day, dt.month, dt.year);
 8003fc0:	7d3b      	ldrb	r3, [r7, #20]
 8003fc2:	7d7a      	ldrb	r2, [r7, #21]
 8003fc4:	7c39      	ldrb	r1, [r7, #16]
 8003fc6:	7c78      	ldrb	r0, [r7, #17]
    snprintf(buffer, sizeof(buffer),
 8003fc8:	4604      	mov	r4, r0
             dt.hour, dt.minute, dt.second, dt.day, dt.month, dt.year);
 8003fca:	7cb8      	ldrb	r0, [r7, #18]
    snprintf(buffer, sizeof(buffer),
 8003fcc:	4605      	mov	r5, r0
 8003fce:	f107 0018 	add.w	r0, r7, #24
 8003fd2:	9504      	str	r5, [sp, #16]
 8003fd4:	9403      	str	r4, [sp, #12]
 8003fd6:	9102      	str	r1, [sp, #8]
 8003fd8:	9201      	str	r2, [sp, #4]
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	4633      	mov	r3, r6
 8003fde:	4a0f      	ldr	r2, [pc, #60]	@ (800401c <CMD_RtcSet+0x230>)
 8003fe0:	2164      	movs	r1, #100	@ 0x64
 8003fe2:	f01d ff67 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 8003fe6:	f107 0318 	add.w	r3, r7, #24
 8003fea:	4619      	mov	r1, r3
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f001 fa95 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 8003ff2:	490b      	ldr	r1, [pc, #44]	@ (8004020 <CMD_RtcSet+0x234>)
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f001 fa91 	bl	800551c <embeddedCliPrint>
}
 8003ffa:	37b4      	adds	r7, #180	@ 0xb4
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004000:	080244d8 	.word	0x080244d8
 8004004:	08024518 	.word	0x08024518
 8004008:	0802454c 	.word	0x0802454c
 800400c:	08024580 	.word	0x08024580
 8004010:	080245b4 	.word	0x080245b4
 8004014:	080245e4 	.word	0x080245e4
 8004018:	08024618 	.word	0x08024618
 800401c:	08024660 	.word	0x08024660
 8004020:	08023f3c 	.word	0x08023f3c

08004024 <CMD_RtcGet>:

static void CMD_RtcGet(EmbeddedCli *cli, char *args, void *context) {
 8004024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004026:	b0b5      	sub	sp, #212	@ 0xd4
 8004028:	af06      	add	r7, sp, #24
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	60b9      	str	r1, [r7, #8]
 800402e:	607a      	str	r2, [r7, #4]
    const char *mode = embeddedCliGetToken(args, 1);
 8004030:	2101      	movs	r1, #1
 8004032:	68b8      	ldr	r0, [r7, #8]
 8004034:	f001 fb34 	bl	80056a0 <embeddedCliGetToken>
 8004038:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
    char buffer[100];

    if (mode == NULL) {
 800403c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10d      	bne.n	8004060 <CMD_RtcGet+0x3c>
        snprintf(buffer, sizeof(buffer), "Usage: rtc_get <hard|soft|work|all>");
 8004044:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004048:	4ab9      	ldr	r2, [pc, #740]	@ (8004330 <CMD_RtcGet+0x30c>)
 800404a:	2164      	movs	r1, #100	@ 0x64
 800404c:	4618      	mov	r0, r3
 800404e:	f01d ff31 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004052:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004056:	4619      	mov	r1, r3
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f001 fa5f 	bl	800551c <embeddedCliPrint>
 800405e:	e163      	b.n	8004328 <CMD_RtcGet+0x304>
        return;
    }

    //Hard
    if (strcmp(mode, "hard") == 0) {
 8004060:	49b4      	ldr	r1, [pc, #720]	@ (8004334 <CMD_RtcGet+0x310>)
 8004062:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8004066:	f7fc f93b 	bl	80002e0 <strcmp>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d13f      	bne.n	80040f0 <CMD_RtcGet+0xcc>
        s_DateTime currentTime;
        RV3129_HandleTypeDef *hrtc = RV3129_GetHandle();
 8004070:	f004 fc1e 	bl	80088b0 <RV3129_GetHandle>
 8004074:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
        if (RV3129_GetTime(hrtc, &currentTime) == E_OK) {
 8004078:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800407c:	4619      	mov	r1, r3
 800407e:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8004082:	f004 fc1f 	bl	80088c4 <RV3129_GetTime>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d12c      	bne.n	80040e6 <CMD_RtcGet+0xc2>
            int16_t temp;
            RV3129_GetTemp(hrtc, &temp);
 800408c:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8004090:	4619      	mov	r1, r3
 8004092:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8004096:	f004 fca5 	bl	80089e4 <RV3129_GetTemp>
            snprintf(buffer, sizeof(buffer),
                     "--> Hard RTC: Time: %02d:%02d:%02d, Date: %02d/%02d/20%02d, Temp: %d",
                     currentTime.hour, currentTime.minute, currentTime.second,
 800409a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
            snprintf(buffer, sizeof(buffer),
 800409e:	469c      	mov	ip, r3
                     currentTime.hour, currentTime.minute, currentTime.second,
 80040a0:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80040a4:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
                     currentTime.day, currentTime.month, currentTime.year, temp);
 80040a8:	f897 103c 	ldrb.w	r1, [r7, #60]	@ 0x3c
 80040ac:	f897 003d 	ldrb.w	r0, [r7, #61]	@ 0x3d
            snprintf(buffer, sizeof(buffer),
 80040b0:	4604      	mov	r4, r0
                     currentTime.day, currentTime.month, currentTime.year, temp);
 80040b2:	f897 003e 	ldrb.w	r0, [r7, #62]	@ 0x3e
            snprintf(buffer, sizeof(buffer),
 80040b6:	4605      	mov	r5, r0
 80040b8:	f9b7 003a 	ldrsh.w	r0, [r7, #58]	@ 0x3a
 80040bc:	4606      	mov	r6, r0
 80040be:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80040c2:	9605      	str	r6, [sp, #20]
 80040c4:	9504      	str	r5, [sp, #16]
 80040c6:	9403      	str	r4, [sp, #12]
 80040c8:	9102      	str	r1, [sp, #8]
 80040ca:	9201      	str	r2, [sp, #4]
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	4663      	mov	r3, ip
 80040d0:	4a99      	ldr	r2, [pc, #612]	@ (8004338 <CMD_RtcGet+0x314>)
 80040d2:	2164      	movs	r1, #100	@ 0x64
 80040d4:	f01d feee 	bl	8021eb4 <sniprintf>
            embeddedCliPrint(cli, buffer);
 80040d8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80040dc:	4619      	mov	r1, r3
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f001 fa1c 	bl	800551c <embeddedCliPrint>
 80040e4:	e11c      	b.n	8004320 <CMD_RtcGet+0x2fc>
        } else {
            embeddedCliPrint(cli, "Failed to get hard RTC\r\n");
 80040e6:	4995      	ldr	r1, [pc, #596]	@ (800433c <CMD_RtcGet+0x318>)
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f001 fa17 	bl	800551c <embeddedCliPrint>
 80040ee:	e117      	b.n	8004320 <CMD_RtcGet+0x2fc>
        }
    } else if (strcmp(mode, "soft") == 0) {
 80040f0:	4993      	ldr	r1, [pc, #588]	@ (8004340 <CMD_RtcGet+0x31c>)
 80040f2:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80040f6:	f7fc f8f3 	bl	80002e0 <strcmp>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d126      	bne.n	800414e <CMD_RtcGet+0x12a>
        s_DateTime rtc;
        Utils_GetRTC(&rtc);
 8004100:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004104:	4618      	mov	r0, r3
 8004106:	f006 f879 	bl	800a1fc <Utils_GetRTC>
        snprintf(buffer, sizeof(buffer),
                 "--> Soft RTC: Time: %02d:%02d:%02d, Date: %02d/%02d/20%02d",
                 rtc.hour, rtc.minute, rtc.second,
 800410a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
        snprintf(buffer, sizeof(buffer),
 800410e:	461e      	mov	r6, r3
                 rtc.hour, rtc.minute, rtc.second,
 8004110:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8004114:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
                 rtc.day, rtc.month, rtc.year);
 8004118:	f897 1034 	ldrb.w	r1, [r7, #52]	@ 0x34
 800411c:	f897 0035 	ldrb.w	r0, [r7, #53]	@ 0x35
        snprintf(buffer, sizeof(buffer),
 8004120:	4604      	mov	r4, r0
                 rtc.day, rtc.month, rtc.year);
 8004122:	f897 0036 	ldrb.w	r0, [r7, #54]	@ 0x36
        snprintf(buffer, sizeof(buffer),
 8004126:	4605      	mov	r5, r0
 8004128:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800412c:	9504      	str	r5, [sp, #16]
 800412e:	9403      	str	r4, [sp, #12]
 8004130:	9102      	str	r1, [sp, #8]
 8004132:	9201      	str	r2, [sp, #4]
 8004134:	9300      	str	r3, [sp, #0]
 8004136:	4633      	mov	r3, r6
 8004138:	4a82      	ldr	r2, [pc, #520]	@ (8004344 <CMD_RtcGet+0x320>)
 800413a:	2164      	movs	r1, #100	@ 0x64
 800413c:	f01d feba 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004140:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004144:	4619      	mov	r1, r3
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f001 f9e8 	bl	800551c <embeddedCliPrint>
 800414c:	e0e8      	b.n	8004320 <CMD_RtcGet+0x2fc>
    } else if (strcmp(mode, "work") == 0) {
 800414e:	497e      	ldr	r1, [pc, #504]	@ (8004348 <CMD_RtcGet+0x324>)
 8004150:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8004154:	f7fc f8c4 	bl	80002e0 <strcmp>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d12e      	bne.n	80041bc <CMD_RtcGet+0x198>
        uint32_t days = 0;
 800415e:	2300      	movs	r3, #0
 8004160:	633b      	str	r3, [r7, #48]	@ 0x30
        uint8_t hours = 0, minutes = 0, seconds = 0;
 8004162:	2300      	movs	r3, #0
 8004164:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004168:	2300      	movs	r3, #0
 800416a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800416e:	2300      	movs	r3, #0
 8004170:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        Utils_GetWorkingTime(&days, &hours, &minutes, &seconds);
 8004174:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 8004178:	f107 022e 	add.w	r2, r7, #46	@ 0x2e
 800417c:	f107 012f 	add.w	r1, r7, #47	@ 0x2f
 8004180:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8004184:	f006 f894 	bl	800a2b0 <Utils_GetWorkingTime>
        snprintf(buffer, sizeof(buffer),
 8004188:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800418c:	461c      	mov	r4, r3
 800418e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004192:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
                        "--> Working Uptime: Time: %02d:%02d:%02d, Days: %d",
                        hours, minutes, seconds, (uint8_t)days);
 8004196:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004198:	b2c9      	uxtb	r1, r1
        snprintf(buffer, sizeof(buffer),
 800419a:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800419e:	9102      	str	r1, [sp, #8]
 80041a0:	9201      	str	r2, [sp, #4]
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	4623      	mov	r3, r4
 80041a6:	4a69      	ldr	r2, [pc, #420]	@ (800434c <CMD_RtcGet+0x328>)
 80041a8:	2164      	movs	r1, #100	@ 0x64
 80041aa:	f01d fe83 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 80041ae:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80041b2:	4619      	mov	r1, r3
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f001 f9b1 	bl	800551c <embeddedCliPrint>
 80041ba:	e0b1      	b.n	8004320 <CMD_RtcGet+0x2fc>
    } else if (strcmp(mode, "all") == 0) {
 80041bc:	4964      	ldr	r1, [pc, #400]	@ (8004350 <CMD_RtcGet+0x32c>)
 80041be:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80041c2:	f7fc f88d 	bl	80002e0 <strcmp>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f040 809c 	bne.w	8004306 <CMD_RtcGet+0x2e2>
        s_DateTime currentTime;
        RV3129_HandleTypeDef *hrtc = RV3129_GetHandle();
 80041ce:	f004 fb6f 	bl	80088b0 <RV3129_GetHandle>
 80041d2:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        if (RV3129_GetTime(hrtc, &currentTime) == E_OK) {
 80041d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041da:	4619      	mov	r1, r3
 80041dc:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 80041e0:	f004 fb70 	bl	80088c4 <RV3129_GetTime>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d12c      	bne.n	8004244 <CMD_RtcGet+0x220>
            int16_t temp;
            RV3129_GetTemp(hrtc, &temp);
 80041ea:	f107 0312 	add.w	r3, r7, #18
 80041ee:	4619      	mov	r1, r3
 80041f0:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 80041f4:	f004 fbf6 	bl	80089e4 <RV3129_GetTemp>
            snprintf(buffer, sizeof(buffer),
                     "--> Hard RTC: Time: %02d:%02d:%02d, Date: %02d/%02d/20%02d, Temp: %d",
                     currentTime.hour, currentTime.minute, currentTime.second,
 80041f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
            snprintf(buffer, sizeof(buffer),
 80041fc:	469c      	mov	ip, r3
                     currentTime.hour, currentTime.minute, currentTime.second,
 80041fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004202:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
                     currentTime.day, currentTime.month, currentTime.year, temp);
 8004206:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 800420a:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
            snprintf(buffer, sizeof(buffer),
 800420e:	4604      	mov	r4, r0
                     currentTime.day, currentTime.month, currentTime.year, temp);
 8004210:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
            snprintf(buffer, sizeof(buffer),
 8004214:	4605      	mov	r5, r0
 8004216:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
 800421a:	4606      	mov	r6, r0
 800421c:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8004220:	9605      	str	r6, [sp, #20]
 8004222:	9504      	str	r5, [sp, #16]
 8004224:	9403      	str	r4, [sp, #12]
 8004226:	9102      	str	r1, [sp, #8]
 8004228:	9201      	str	r2, [sp, #4]
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	4663      	mov	r3, ip
 800422e:	4a42      	ldr	r2, [pc, #264]	@ (8004338 <CMD_RtcGet+0x314>)
 8004230:	2164      	movs	r1, #100	@ 0x64
 8004232:	f01d fe3f 	bl	8021eb4 <sniprintf>
            embeddedCliPrint(cli, buffer);
 8004236:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800423a:	4619      	mov	r1, r3
 800423c:	68f8      	ldr	r0, [r7, #12]
 800423e:	f001 f96d 	bl	800551c <embeddedCliPrint>
 8004242:	e003      	b.n	800424c <CMD_RtcGet+0x228>
        } else {
            embeddedCliPrint(cli, "Failed to get hard RTC");
 8004244:	4943      	ldr	r1, [pc, #268]	@ (8004354 <CMD_RtcGet+0x330>)
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f001 f968 	bl	800551c <embeddedCliPrint>
        }
        // Soft RTC
        s_DateTime rtc;
        Utils_GetRTC(&rtc);
 800424c:	f107 031c 	add.w	r3, r7, #28
 8004250:	4618      	mov	r0, r3
 8004252:	f005 ffd3 	bl	800a1fc <Utils_GetRTC>
        snprintf(buffer, sizeof(buffer),
                 "--> Soft RTC: Time: %02d:%02d:%02d, Date: %02d/%02d/20%02d",
                 rtc.hour, rtc.minute, rtc.second,
 8004256:	7ffb      	ldrb	r3, [r7, #31]
        snprintf(buffer, sizeof(buffer),
 8004258:	461e      	mov	r6, r3
                 rtc.hour, rtc.minute, rtc.second,
 800425a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800425e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
                 rtc.day, rtc.month, rtc.year);
 8004262:	7f39      	ldrb	r1, [r7, #28]
 8004264:	7f78      	ldrb	r0, [r7, #29]
        snprintf(buffer, sizeof(buffer),
 8004266:	4604      	mov	r4, r0
                 rtc.day, rtc.month, rtc.year);
 8004268:	7fb8      	ldrb	r0, [r7, #30]
        snprintf(buffer, sizeof(buffer),
 800426a:	4605      	mov	r5, r0
 800426c:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8004270:	9504      	str	r5, [sp, #16]
 8004272:	9403      	str	r4, [sp, #12]
 8004274:	9102      	str	r1, [sp, #8]
 8004276:	9201      	str	r2, [sp, #4]
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	4633      	mov	r3, r6
 800427c:	4a31      	ldr	r2, [pc, #196]	@ (8004344 <CMD_RtcGet+0x320>)
 800427e:	2164      	movs	r1, #100	@ 0x64
 8004280:	f01d fe18 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004284:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004288:	4619      	mov	r1, r3
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	f001 f946 	bl	800551c <embeddedCliPrint>
        // Working uptime:
        uint32_t days = 0;
 8004290:	2300      	movs	r3, #0
 8004292:	61bb      	str	r3, [r7, #24]
        uint8_t hours = 0, minutes = 0, seconds = 0;
 8004294:	2300      	movs	r3, #0
 8004296:	75fb      	strb	r3, [r7, #23]
 8004298:	2300      	movs	r3, #0
 800429a:	75bb      	strb	r3, [r7, #22]
 800429c:	2300      	movs	r3, #0
 800429e:	757b      	strb	r3, [r7, #21]
        Utils_GetWorkingTime(&days, &hours, &minutes, &seconds);
 80042a0:	f107 0315 	add.w	r3, r7, #21
 80042a4:	f107 0216 	add.w	r2, r7, #22
 80042a8:	f107 0117 	add.w	r1, r7, #23
 80042ac:	f107 0018 	add.w	r0, r7, #24
 80042b0:	f005 fffe 	bl	800a2b0 <Utils_GetWorkingTime>
        snprintf(buffer, sizeof(buffer),
 80042b4:	7dfb      	ldrb	r3, [r7, #23]
 80042b6:	461c      	mov	r4, r3
 80042b8:	7dbb      	ldrb	r3, [r7, #22]
 80042ba:	7d7a      	ldrb	r2, [r7, #21]
                        "--> Working Uptime: Time: %02d:%02d:%02d, Days: %d",
                        hours, minutes, seconds, (uint8_t)days);
 80042bc:	69b9      	ldr	r1, [r7, #24]
 80042be:	b2c9      	uxtb	r1, r1
        snprintf(buffer, sizeof(buffer),
 80042c0:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80042c4:	9102      	str	r1, [sp, #8]
 80042c6:	9201      	str	r2, [sp, #4]
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	4623      	mov	r3, r4
 80042cc:	4a1f      	ldr	r2, [pc, #124]	@ (800434c <CMD_RtcGet+0x328>)
 80042ce:	2164      	movs	r1, #100	@ 0x64
 80042d0:	f01d fdf0 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 80042d4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80042d8:	4619      	mov	r1, r3
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f001 f91e 	bl	800551c <embeddedCliPrint>
        // Epoch
        uint32_t epoch = Utils_GetEpoch();
 80042e0:	f005 ffd8 	bl	800a294 <Utils_GetEpoch>
 80042e4:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        snprintf(buffer, sizeof(buffer), "--> Epoch: %lu", (unsigned long)epoch);
 80042e8:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80042ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80042f0:	4a19      	ldr	r2, [pc, #100]	@ (8004358 <CMD_RtcGet+0x334>)
 80042f2:	2164      	movs	r1, #100	@ 0x64
 80042f4:	f01d fdde 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 80042f8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80042fc:	4619      	mov	r1, r3
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f001 f90c 	bl	800551c <embeddedCliPrint>
 8004304:	e00c      	b.n	8004320 <CMD_RtcGet+0x2fc>
    } else {
        snprintf(buffer, sizeof(buffer), "Unknown mode. Use: rtc_get <hard|soft|work|all>");
 8004306:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800430a:	4a14      	ldr	r2, [pc, #80]	@ (800435c <CMD_RtcGet+0x338>)
 800430c:	2164      	movs	r1, #100	@ 0x64
 800430e:	4618      	mov	r0, r3
 8004310:	f01d fdd0 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004314:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004318:	4619      	mov	r1, r3
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f001 f8fe 	bl	800551c <embeddedCliPrint>
    }
    embeddedCliPrint(cli, "");
 8004320:	490f      	ldr	r1, [pc, #60]	@ (8004360 <CMD_RtcGet+0x33c>)
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f001 f8fa 	bl	800551c <embeddedCliPrint>
}
 8004328:	37bc      	adds	r7, #188	@ 0xbc
 800432a:	46bd      	mov	sp, r7
 800432c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800432e:	bf00      	nop
 8004330:	08024690 	.word	0x08024690
 8004334:	080246b4 	.word	0x080246b4
 8004338:	080246bc 	.word	0x080246bc
 800433c:	08024704 	.word	0x08024704
 8004340:	08024720 	.word	0x08024720
 8004344:	08024728 	.word	0x08024728
 8004348:	08024764 	.word	0x08024764
 800434c:	0802476c 	.word	0x0802476c
 8004350:	080247a0 	.word	0x080247a0
 8004354:	080247a4 	.word	0x080247a4
 8004358:	080247bc 	.word	0x080247bc
 800435c:	080247cc 	.word	0x080247cc
 8004360:	08023f3c 	.word	0x08023f3c

08004364 <CMD_RtcSetEpoch>:

static void CMD_RtcSetEpoch(EmbeddedCli *cli, char *args, void *context) {
 8004364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004366:	b0a9      	sub	sp, #164	@ 0xa4
 8004368:	af06      	add	r7, sp, #24
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1);
 8004370:	2101      	movs	r1, #1
 8004372:	68b8      	ldr	r0, [r7, #8]
 8004374:	f001 f994 	bl	80056a0 <embeddedCliGetToken>
 8004378:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    char buffer[100];
    if (arg1 == NULL) {
 800437c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10d      	bne.n	80043a0 <CMD_RtcSetEpoch+0x3c>
        snprintf(buffer, sizeof(buffer), "Usage: rtc_setepoch <epoch>");
 8004384:	f107 031c 	add.w	r3, r7, #28
 8004388:	4a2b      	ldr	r2, [pc, #172]	@ (8004438 <CMD_RtcSetEpoch+0xd4>)
 800438a:	2164      	movs	r1, #100	@ 0x64
 800438c:	4618      	mov	r0, r3
 800438e:	f01d fd91 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004392:	f107 031c 	add.w	r3, r7, #28
 8004396:	4619      	mov	r1, r3
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f001 f8bf 	bl	800551c <embeddedCliPrint>
        return;
 800439e:	e047      	b.n	8004430 <CMD_RtcSetEpoch+0xcc>
    }

    uint32_t epoch = (uint32_t)strtoul(arg1, NULL, 0);
 80043a0:	2200      	movs	r2, #0
 80043a2:	2100      	movs	r1, #0
 80043a4:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80043a8:	f01d fcb8 	bl	8021d1c <strtoul>
 80043ac:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    if (epoch < EPOCH_OFFSET_UNIX) {
 80043b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80043b4:	4a21      	ldr	r2, [pc, #132]	@ (800443c <CMD_RtcSetEpoch+0xd8>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d80d      	bhi.n	80043d6 <CMD_RtcSetEpoch+0x72>
        snprintf(buffer, sizeof(buffer), "Invalid epoch. Must be >= %lu", (unsigned long)EPOCH_OFFSET_UNIX);
 80043ba:	f107 001c 	add.w	r0, r7, #28
 80043be:	4b20      	ldr	r3, [pc, #128]	@ (8004440 <CMD_RtcSetEpoch+0xdc>)
 80043c0:	4a20      	ldr	r2, [pc, #128]	@ (8004444 <CMD_RtcSetEpoch+0xe0>)
 80043c2:	2164      	movs	r1, #100	@ 0x64
 80043c4:	f01d fd76 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 80043c8:	f107 031c 	add.w	r3, r7, #28
 80043cc:	4619      	mov	r1, r3
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f001 f8a4 	bl	800551c <embeddedCliPrint>
        return;
 80043d4:	e02c      	b.n	8004430 <CMD_RtcSetEpoch+0xcc>
    }

    Utils_SetEpoch(epoch);
 80043d6:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80043da:	f005 ff3b 	bl	800a254 <Utils_SetEpoch>

    s_DateTime dt;
    EpochToDateTime(epoch - EPOCH_OFFSET_UNIX, &dt);
 80043de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80043e2:	4b19      	ldr	r3, [pc, #100]	@ (8004448 <CMD_RtcSetEpoch+0xe4>)
 80043e4:	4413      	add	r3, r2
 80043e6:	f107 0214 	add.w	r2, r7, #20
 80043ea:	4611      	mov	r1, r2
 80043ec:	4618      	mov	r0, r3
 80043ee:	f005 fc69 	bl	8009cc4 <EpochToDateTime>
    snprintf(buffer, sizeof(buffer),
             "--> RTC set to %02d:%02d:%02d, %02d/%02d/20%02d",
             dt.hour, dt.minute, dt.second, dt.day, dt.month, dt.year);
 80043f2:	7dfb      	ldrb	r3, [r7, #23]
    snprintf(buffer, sizeof(buffer),
 80043f4:	461e      	mov	r6, r3
             dt.hour, dt.minute, dt.second, dt.day, dt.month, dt.year);
 80043f6:	7e3b      	ldrb	r3, [r7, #24]
 80043f8:	7e7a      	ldrb	r2, [r7, #25]
 80043fa:	7d39      	ldrb	r1, [r7, #20]
 80043fc:	7d78      	ldrb	r0, [r7, #21]
    snprintf(buffer, sizeof(buffer),
 80043fe:	4604      	mov	r4, r0
             dt.hour, dt.minute, dt.second, dt.day, dt.month, dt.year);
 8004400:	7db8      	ldrb	r0, [r7, #22]
    snprintf(buffer, sizeof(buffer),
 8004402:	4605      	mov	r5, r0
 8004404:	f107 001c 	add.w	r0, r7, #28
 8004408:	9504      	str	r5, [sp, #16]
 800440a:	9403      	str	r4, [sp, #12]
 800440c:	9102      	str	r1, [sp, #8]
 800440e:	9201      	str	r2, [sp, #4]
 8004410:	9300      	str	r3, [sp, #0]
 8004412:	4633      	mov	r3, r6
 8004414:	4a0d      	ldr	r2, [pc, #52]	@ (800444c <CMD_RtcSetEpoch+0xe8>)
 8004416:	2164      	movs	r1, #100	@ 0x64
 8004418:	f01d fd4c 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 800441c:	f107 031c 	add.w	r3, r7, #28
 8004420:	4619      	mov	r1, r3
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f001 f87a 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 8004428:	4909      	ldr	r1, [pc, #36]	@ (8004450 <CMD_RtcSetEpoch+0xec>)
 800442a:	68f8      	ldr	r0, [r7, #12]
 800442c:	f001 f876 	bl	800551c <embeddedCliPrint>
}
 8004430:	378c      	adds	r7, #140	@ 0x8c
 8004432:	46bd      	mov	sp, r7
 8004434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004436:	bf00      	nop
 8004438:	080247fc 	.word	0x080247fc
 800443c:	386d437f 	.word	0x386d437f
 8004440:	386d4380 	.word	0x386d4380
 8004444:	08024818 	.word	0x08024818
 8004448:	c792bc80 	.word	0xc792bc80
 800444c:	08024660 	.word	0x08024660
 8004450:	08023f3c 	.word	0x08023f3c

08004454 <CMD_FramWrite>:


static void CMD_FramWrite(EmbeddedCli *cli, char *args, void *context) {
 8004454:	b580      	push	{r7, lr}
 8004456:	b0a4      	sub	sp, #144	@ 0x90
 8004458:	af02      	add	r7, sp, #8
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1); // Address
 8004460:	2101      	movs	r1, #1
 8004462:	68b8      	ldr	r0, [r7, #8]
 8004464:	f001 f91c 	bl	80056a0 <embeddedCliGetToken>
 8004468:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    const char *arg2 = embeddedCliGetToken(args, 2); // Value
 800446c:	2102      	movs	r1, #2
 800446e:	68b8      	ldr	r0, [r7, #8]
 8004470:	f001 f916 	bl	80056a0 <embeddedCliGetToken>
 8004474:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    char buffer[100];

    if (arg1 == NULL || arg2 == NULL) {
 8004478:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800447c:	2b00      	cmp	r3, #0
 800447e:	d003      	beq.n	8004488 <CMD_FramWrite+0x34>
 8004480:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004484:	2b00      	cmp	r3, #0
 8004486:	d10d      	bne.n	80044a4 <CMD_FramWrite+0x50>
        snprintf(buffer, sizeof(buffer), "Usage: fram_write [address] [value]");
 8004488:	f107 0314 	add.w	r3, r7, #20
 800448c:	4a25      	ldr	r2, [pc, #148]	@ (8004524 <CMD_FramWrite+0xd0>)
 800448e:	2164      	movs	r1, #100	@ 0x64
 8004490:	4618      	mov	r0, r3
 8004492:	f01d fd0f 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004496:	f107 0314 	add.w	r3, r7, #20
 800449a:	4619      	mov	r1, r3
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f001 f83d 	bl	800551c <embeddedCliPrint>
 80044a2:	e03c      	b.n	800451e <CMD_FramWrite+0xca>
        return;
    }

    uint16_t address = (uint16_t)strtol(arg1, NULL, 0);
 80044a4:	2200      	movs	r2, #0
 80044a6:	2100      	movs	r1, #0
 80044a8:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80044ac:	f01d fbbe 	bl	8021c2c <strtol>
 80044b0:	4603      	mov	r3, r0
 80044b2:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    uint8_t value = (uint8_t)strtol(arg2, NULL, 0);
 80044b6:	2200      	movs	r2, #0
 80044b8:	2100      	movs	r1, #0
 80044ba:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80044be:	f01d fbb5 	bl	8021c2c <strtol>
 80044c2:	4603      	mov	r3, r0
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	74fb      	strb	r3, [r7, #19]

    FRAM_SPI_HandleTypeDef *hfram = FRAM_SPI_GetHandle();
 80044c8:	f004 fb22 	bl	8008b10 <FRAM_SPI_GetHandle>
 80044cc:	67b8      	str	r0, [r7, #120]	@ 0x78
    if (FRAM_SPI_WriteMem(hfram, address, &value, 1) == E_OK) {
 80044ce:	f8b7 107e 	ldrh.w	r1, [r7, #126]	@ 0x7e
 80044d2:	f107 0213 	add.w	r2, r7, #19
 80044d6:	2301      	movs	r3, #1
 80044d8:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80044da:	f004 fb81 	bl	8008be0 <FRAM_SPI_WriteMem>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d10a      	bne.n	80044fa <CMD_FramWrite+0xa6>
        snprintf(buffer, sizeof(buffer), "Write OK: Addr 0x%04X = 0x%02X", address, value);
 80044e4:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80044e8:	7cfa      	ldrb	r2, [r7, #19]
 80044ea:	f107 0014 	add.w	r0, r7, #20
 80044ee:	9200      	str	r2, [sp, #0]
 80044f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004528 <CMD_FramWrite+0xd4>)
 80044f2:	2164      	movs	r1, #100	@ 0x64
 80044f4:	f01d fcde 	bl	8021eb4 <sniprintf>
 80044f8:	e007      	b.n	800450a <CMD_FramWrite+0xb6>
    } else {
        snprintf(buffer, sizeof(buffer), "FRAM Write Error at 0x%04X", address);
 80044fa:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80044fe:	f107 0014 	add.w	r0, r7, #20
 8004502:	4a0a      	ldr	r2, [pc, #40]	@ (800452c <CMD_FramWrite+0xd8>)
 8004504:	2164      	movs	r1, #100	@ 0x64
 8004506:	f01d fcd5 	bl	8021eb4 <sniprintf>
    }

    embeddedCliPrint(cli, buffer);
 800450a:	f107 0314 	add.w	r3, r7, #20
 800450e:	4619      	mov	r1, r3
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f001 f803 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 8004516:	4906      	ldr	r1, [pc, #24]	@ (8004530 <CMD_FramWrite+0xdc>)
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f000 ffff 	bl	800551c <embeddedCliPrint>
}
 800451e:	3788      	adds	r7, #136	@ 0x88
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	08024838 	.word	0x08024838
 8004528:	0802485c 	.word	0x0802485c
 800452c:	0802487c 	.word	0x0802487c
 8004530:	08023f3c 	.word	0x08023f3c

08004534 <CMD_FramRead>:

static void CMD_FramRead(EmbeddedCli *cli, char *args, void *context) {
 8004534:	b580      	push	{r7, lr}
 8004536:	b0a4      	sub	sp, #144	@ 0x90
 8004538:	af02      	add	r7, sp, #8
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1); // Address
 8004540:	2101      	movs	r1, #1
 8004542:	68b8      	ldr	r0, [r7, #8]
 8004544:	f001 f8ac 	bl	80056a0 <embeddedCliGetToken>
 8004548:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84

    char buffer[100];

    if (arg1 == NULL) {
 800454c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10d      	bne.n	8004570 <CMD_FramRead+0x3c>
        snprintf(buffer, sizeof(buffer), "Usage: fram_read [address]");
 8004554:	f107 0318 	add.w	r3, r7, #24
 8004558:	4a22      	ldr	r2, [pc, #136]	@ (80045e4 <CMD_FramRead+0xb0>)
 800455a:	2164      	movs	r1, #100	@ 0x64
 800455c:	4618      	mov	r0, r3
 800455e:	f01d fca9 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004562:	f107 0318 	add.w	r3, r7, #24
 8004566:	4619      	mov	r1, r3
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f000 ffd7 	bl	800551c <embeddedCliPrint>
 800456e:	e035      	b.n	80045dc <CMD_FramRead+0xa8>
        return;
    }

    uint16_t address = (uint16_t)strtol(arg1, NULL, 0);
 8004570:	2200      	movs	r2, #0
 8004572:	2100      	movs	r1, #0
 8004574:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8004578:	f01d fb58 	bl	8021c2c <strtol>
 800457c:	4603      	mov	r3, r0
 800457e:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
    uint8_t readData = 0;
 8004582:	2300      	movs	r3, #0
 8004584:	75fb      	strb	r3, [r7, #23]

    FRAM_SPI_HandleTypeDef *hfram = FRAM_SPI_GetHandle();
 8004586:	f004 fac3 	bl	8008b10 <FRAM_SPI_GetHandle>
 800458a:	67f8      	str	r0, [r7, #124]	@ 0x7c
    if (FRAM_SPI_ReadMem(hfram, address, &readData, 1) == E_OK) {
 800458c:	f8b7 1082 	ldrh.w	r1, [r7, #130]	@ 0x82
 8004590:	f107 0217 	add.w	r2, r7, #23
 8004594:	2301      	movs	r3, #1
 8004596:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8004598:	f004 fbb1 	bl	8008cfe <FRAM_SPI_ReadMem>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10a      	bne.n	80045b8 <CMD_FramRead+0x84>
        snprintf(buffer, sizeof(buffer), "Read OK: Addr 0x%04X = 0x%02X", address, readData);
 80045a2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80045a6:	7dfa      	ldrb	r2, [r7, #23]
 80045a8:	f107 0018 	add.w	r0, r7, #24
 80045ac:	9200      	str	r2, [sp, #0]
 80045ae:	4a0e      	ldr	r2, [pc, #56]	@ (80045e8 <CMD_FramRead+0xb4>)
 80045b0:	2164      	movs	r1, #100	@ 0x64
 80045b2:	f01d fc7f 	bl	8021eb4 <sniprintf>
 80045b6:	e007      	b.n	80045c8 <CMD_FramRead+0x94>
    } else {
        snprintf(buffer, sizeof(buffer), "FRAM Read Error at 0x%04X", address);
 80045b8:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80045bc:	f107 0018 	add.w	r0, r7, #24
 80045c0:	4a0a      	ldr	r2, [pc, #40]	@ (80045ec <CMD_FramRead+0xb8>)
 80045c2:	2164      	movs	r1, #100	@ 0x64
 80045c4:	f01d fc76 	bl	8021eb4 <sniprintf>
    }

    embeddedCliPrint(cli, buffer);
 80045c8:	f107 0318 	add.w	r3, r7, #24
 80045cc:	4619      	mov	r1, r3
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f000 ffa4 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 80045d4:	4906      	ldr	r1, [pc, #24]	@ (80045f0 <CMD_FramRead+0xbc>)
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f000 ffa0 	bl	800551c <embeddedCliPrint>
}
 80045dc:	3788      	adds	r7, #136	@ 0x88
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	08024898 	.word	0x08024898
 80045e8:	080248b4 	.word	0x080248b4
 80045ec:	080248d4 	.word	0x080248d4
 80045f0:	08023f3c 	.word	0x08023f3c

080045f4 <CMD_ls>:

static void CMD_ls(EmbeddedCli *cli, char *args, void *context) {
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
    FS_ListFiles_path(cli);
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f003 f981 	bl	8007908 <FS_ListFiles_path>
    embeddedCliPrint(cli, "");
 8004606:	4904      	ldr	r1, [pc, #16]	@ (8004618 <CMD_ls+0x24>)
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 ff87 	bl	800551c <embeddedCliPrint>
}
 800460e:	bf00      	nop
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	08023f3c 	.word	0x08023f3c

0800461c <CMD_sd_lockin>:

static void CMD_sd_lockin(EmbeddedCli *cli, char *args, void *context) {
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
    SD_Lockin();
 8004628:	f002 fe12 	bl	8007250 <SD_Lockin>
    embeddedCliPrint(cli, "SD filesystem locked-in");
 800462c:	490d      	ldr	r1, [pc, #52]	@ (8004664 <CMD_sd_lockin+0x48>)
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 ff74 	bl	800551c <embeddedCliPrint>
	Std_ReturnType ret = Link_SDFS_Driver();
 8004634:	f002 ff80 	bl	8007538 <Link_SDFS_Driver>
 8004638:	4603      	mov	r3, r0
 800463a:	75fb      	strb	r3, [r7, #23]
	if(ret != E_OK){
 800463c:	7dfb      	ldrb	r3, [r7, #23]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d004      	beq.n	800464c <CMD_sd_lockin+0x30>
        embeddedCliPrint(cli, "[Link FATFS Fail]");
 8004642:	4909      	ldr	r1, [pc, #36]	@ (8004668 <CMD_sd_lockin+0x4c>)
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 ff69 	bl	800551c <embeddedCliPrint>
 800464a:	e003      	b.n	8004654 <CMD_sd_lockin+0x38>
	}else{
        embeddedCliPrint(cli, "[Link FATFS Successfully]");
 800464c:	4907      	ldr	r1, [pc, #28]	@ (800466c <CMD_sd_lockin+0x50>)
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f000 ff64 	bl	800551c <embeddedCliPrint>
	}
    embeddedCliPrint(cli, "");
 8004654:	4906      	ldr	r1, [pc, #24]	@ (8004670 <CMD_sd_lockin+0x54>)
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 ff60 	bl	800551c <embeddedCliPrint>
}
 800465c:	bf00      	nop
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	080248f0 	.word	0x080248f0
 8004668:	08024908 	.word	0x08024908
 800466c:	0802491c 	.word	0x0802491c
 8004670:	08023f3c 	.word	0x08023f3c

08004674 <CMD_sd_release>:

static void CMD_sd_release(EmbeddedCli *cli, char *args, void *context) {
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
    SD_Release();
 8004680:	f002 fdf8 	bl	8007274 <SD_Release>
    embeddedCliPrint(cli, "SD filesystem released");
 8004684:	4905      	ldr	r1, [pc, #20]	@ (800469c <CMD_sd_release+0x28>)
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f000 ff48 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 800468c:	4904      	ldr	r1, [pc, #16]	@ (80046a0 <CMD_sd_release+0x2c>)
 800468e:	68f8      	ldr	r0, [r7, #12]
 8004690:	f000 ff44 	bl	800551c <embeddedCliPrint>
}
 8004694:	bf00      	nop
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	08024938 	.word	0x08024938
 80046a0:	08023f3c 	.word	0x08023f3c

080046a4 <CMD_vim_bypass>:

static void CMD_vim_bypass(EmbeddedCli *cli, char *args, void *context) {
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b0a6      	sub	sp, #152	@ 0x98
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	607a      	str	r2, [r7, #4]
    const char *filename = embeddedCliGetToken(args, 1);
 80046b0:	2101      	movs	r1, #1
 80046b2:	68b8      	ldr	r0, [r7, #8]
 80046b4:	f000 fff4 	bl	80056a0 <embeddedCliGetToken>
 80046b8:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    const char *content = embeddedCliGetToken(args, 2);
 80046bc:	2102      	movs	r1, #2
 80046be:	68b8      	ldr	r0, [r7, #8]
 80046c0:	f000 ffee 	bl	80056a0 <embeddedCliGetToken>
 80046c4:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    char buffer[128];

    if (filename == NULL || content == NULL) {
 80046c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d003      	beq.n	80046d8 <CMD_vim_bypass+0x34>
 80046d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d104      	bne.n	80046e2 <CMD_vim_bypass+0x3e>
        embeddedCliPrint(cli, "Usage: vim <filename> \"content\"");
 80046d8:	4911      	ldr	r1, [pc, #68]	@ (8004720 <CMD_vim_bypass+0x7c>)
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 ff1e 	bl	800551c <embeddedCliPrint>
 80046e0:	e01b      	b.n	800471a <CMD_vim_bypass+0x76>
        return;
    }

    if (Vim_SDFS(cli, filename, content) == 0) {
 80046e2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80046e6:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f003 f820 	bl	8007730 <Vim_SDFS>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10d      	bne.n	8004712 <CMD_vim_bypass+0x6e>
        snprintf(buffer, sizeof(buffer), "Content written to %s", filename);
 80046f6:	f107 0010 	add.w	r0, r7, #16
 80046fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046fe:	4a09      	ldr	r2, [pc, #36]	@ (8004724 <CMD_vim_bypass+0x80>)
 8004700:	2180      	movs	r1, #128	@ 0x80
 8004702:	f01d fbd7 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004706:	f107 0310 	add.w	r3, r7, #16
 800470a:	4619      	mov	r1, r3
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 ff05 	bl	800551c <embeddedCliPrint>
    }
    embeddedCliPrint(cli, "");
 8004712:	4905      	ldr	r1, [pc, #20]	@ (8004728 <CMD_vim_bypass+0x84>)
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 ff01 	bl	800551c <embeddedCliPrint>
}
 800471a:	3798      	adds	r7, #152	@ 0x98
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}
 8004720:	08024950 	.word	0x08024950
 8004724:	08024970 	.word	0x08024970
 8004728:	08023f3c 	.word	0x08023f3c

0800472c <CMD_vim>:

static void CMD_vim(EmbeddedCli *cli, char *args, void *context) {
 800472c:	b580      	push	{r7, lr}
 800472e:	b0a8      	sub	sp, #160	@ 0xa0
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
    const char *filename = embeddedCliGetToken(args, 1);
 8004738:	2101      	movs	r1, #1
 800473a:	68b8      	ldr	r0, [r7, #8]
 800473c:	f000 ffb0 	bl	80056a0 <embeddedCliGetToken>
 8004740:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
    const char *content = embeddedCliGetToken(args, 2);
 8004744:	2102      	movs	r1, #2
 8004746:	68b8      	ldr	r0, [r7, #8]
 8004748:	f000 ffaa 	bl	80056a0 <embeddedCliGetToken>
 800474c:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    char buffer[128];

    if (filename == NULL || content == NULL) {
 8004750:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004754:	2b00      	cmp	r3, #0
 8004756:	d003      	beq.n	8004760 <CMD_vim+0x34>
 8004758:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800475c:	2b00      	cmp	r3, #0
 800475e:	d104      	bne.n	800476a <CMD_vim+0x3e>
        embeddedCliPrint(cli, "Usage: vim <filename> \"content\"");
 8004760:	491c      	ldr	r1, [pc, #112]	@ (80047d4 <CMD_vim+0xa8>)
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f000 feda 	bl	800551c <embeddedCliPrint>
        return;
 8004768:	e031      	b.n	80047ce <CMD_vim+0xa2>
    }

    size_t content_len = strlen(content);
 800476a:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800476e:	f7fb fdc1 	bl	80002f4 <strlen>
 8004772:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if (content_len > (8 * 1024) ){
 8004776:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800477a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800477e:	d904      	bls.n	800478a <CMD_vim+0x5e>
        embeddedCliPrint(cli, "Content exceeds 8KB limit");
 8004780:	4915      	ldr	r1, [pc, #84]	@ (80047d8 <CMD_vim+0xac>)
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f000 feca 	bl	800551c <embeddedCliPrint>
        return;
 8004788:	e021      	b.n	80047ce <CMD_vim+0xa2>
    }

    if (FS_Request_Write(filename, (uint8_t*)content, content_len) == E_OK) {
 800478a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800478e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8004792:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8004796:	f002 fe27 	bl	80073e8 <FS_Request_Write>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d10e      	bne.n	80047be <CMD_vim+0x92>
        snprintf(buffer, sizeof(buffer), "Content written to %s", filename);
 80047a0:	f107 0014 	add.w	r0, r7, #20
 80047a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047a8:	4a0c      	ldr	r2, [pc, #48]	@ (80047dc <CMD_vim+0xb0>)
 80047aa:	2180      	movs	r1, #128	@ 0x80
 80047ac:	f01d fb82 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 80047b0:	f107 0314 	add.w	r3, r7, #20
 80047b4:	4619      	mov	r1, r3
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 feb0 	bl	800551c <embeddedCliPrint>
 80047bc:	e003      	b.n	80047c6 <CMD_vim+0x9a>
    } else {
        embeddedCliPrint(cli, "Failed to write to file");
 80047be:	4908      	ldr	r1, [pc, #32]	@ (80047e0 <CMD_vim+0xb4>)
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f000 feab 	bl	800551c <embeddedCliPrint>
    }
    embeddedCliPrint(cli, "");
 80047c6:	4907      	ldr	r1, [pc, #28]	@ (80047e4 <CMD_vim+0xb8>)
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 fea7 	bl	800551c <embeddedCliPrint>
}
 80047ce:	37a0      	adds	r7, #160	@ 0xa0
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	08024950 	.word	0x08024950
 80047d8:	08024988 	.word	0x08024988
 80047dc:	08024970 	.word	0x08024970
 80047e0:	080249a4 	.word	0x080249a4
 80047e4:	08023f3c 	.word	0x08023f3c

080047e8 <CMD_cat>:

static void CMD_cat(EmbeddedCli *cli, char *args, void *context) {
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
    const char *filename = embeddedCliGetToken(args, 1);
 80047f4:	2101      	movs	r1, #1
 80047f6:	68b8      	ldr	r0, [r7, #8]
 80047f8:	f000 ff52 	bl	80056a0 <embeddedCliGetToken>
 80047fc:	6178      	str	r0, [r7, #20]

    if (filename == NULL) {
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d104      	bne.n	800480e <CMD_cat+0x26>
        embeddedCliPrint(cli, "Usage: cat <filename>");
 8004804:	4907      	ldr	r1, [pc, #28]	@ (8004824 <CMD_cat+0x3c>)
 8004806:	68f8      	ldr	r0, [r7, #12]
 8004808:	f000 fe88 	bl	800551c <embeddedCliPrint>
        return;
 800480c:	e007      	b.n	800481e <CMD_cat+0x36>
    }

    Cat_SDFS(cli, filename);
 800480e:	6979      	ldr	r1, [r7, #20]
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f002 feb3 	bl	800757c <Cat_SDFS>
    embeddedCliPrint(cli, "");
 8004816:	4904      	ldr	r1, [pc, #16]	@ (8004828 <CMD_cat+0x40>)
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 fe7f 	bl	800551c <embeddedCliPrint>
}
 800481e:	3718      	adds	r7, #24
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	080249bc 	.word	0x080249bc
 8004828:	08023f3c 	.word	0x08023f3c

0800482c <CMD_Cm4Rst>:

static void CMD_Cm4Rst(EmbeddedCli *cli, char *args, void *context) {
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
    GPIO_SetLow(CM4_RST_Port, CM4_RST_Pin);
 8004838:	2180      	movs	r1, #128	@ 0x80
 800483a:	480b      	ldr	r0, [pc, #44]	@ (8004868 <CMD_Cm4Rst+0x3c>)
 800483c:	f7fe fcd2 	bl	80031e4 <LL_GPIO_ResetOutputPin>
    vTaskDelay(pdMS_TO_TICKS(100));
 8004840:	2064      	movs	r0, #100	@ 0x64
 8004842:	f00d fa5d 	bl	8011d00 <vTaskDelay>
    GPIO_SetHigh(CM4_RST_Port, CM4_RST_Pin);
 8004846:	2180      	movs	r1, #128	@ 0x80
 8004848:	4807      	ldr	r0, [pc, #28]	@ (8004868 <CMD_Cm4Rst+0x3c>)
 800484a:	f7fe fcbd 	bl	80031c8 <LL_GPIO_SetOutputPin>
    embeddedCliPrint(cli, "CM4 reset pulse triggered.");
 800484e:	4907      	ldr	r1, [pc, #28]	@ (800486c <CMD_Cm4Rst+0x40>)
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 fe63 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 8004856:	4906      	ldr	r1, [pc, #24]	@ (8004870 <CMD_Cm4Rst+0x44>)
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f000 fe5f 	bl	800551c <embeddedCliPrint>
}
 800485e:	bf00      	nop
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	58021800 	.word	0x58021800
 800486c:	080249d4 	.word	0x080249d4
 8004870:	08023f3c 	.word	0x08023f3c

08004874 <CMD_Cm4Dis>:

static void CMD_Cm4Dis(EmbeddedCli *cli, char *args, void *context) {
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
    GPIO_SetLow(CM4_ENA_Port, CM4_ENA_Pin);
 8004880:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004884:	4807      	ldr	r0, [pc, #28]	@ (80048a4 <CMD_Cm4Dis+0x30>)
 8004886:	f7fe fcad 	bl	80031e4 <LL_GPIO_ResetOutputPin>
    embeddedCliPrint(cli, "CM4 power disabled (enable driven low).");
 800488a:	4907      	ldr	r1, [pc, #28]	@ (80048a8 <CMD_Cm4Dis+0x34>)
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 fe45 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 8004892:	4906      	ldr	r1, [pc, #24]	@ (80048ac <CMD_Cm4Dis+0x38>)
 8004894:	68f8      	ldr	r0, [r7, #12]
 8004896:	f000 fe41 	bl	800551c <embeddedCliPrint>
}
 800489a:	bf00      	nop
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	58021800 	.word	0x58021800
 80048a8:	080249f0 	.word	0x080249f0
 80048ac:	08023f3c 	.word	0x08023f3c

080048b0 <CMD_Cm4Ena>:

static void CMD_Cm4Ena(EmbeddedCli *cli, char *args, void *context) {
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
    GPIO_SetHigh(CM4_ENA_Port, CM4_ENA_Pin);
 80048bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80048c0:	4807      	ldr	r0, [pc, #28]	@ (80048e0 <CMD_Cm4Ena+0x30>)
 80048c2:	f7fe fc81 	bl	80031c8 <LL_GPIO_SetOutputPin>
    embeddedCliPrint(cli, "CM4 power enabled (enable driven high).");
 80048c6:	4907      	ldr	r1, [pc, #28]	@ (80048e4 <CMD_Cm4Ena+0x34>)
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f000 fe27 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 80048ce:	4906      	ldr	r1, [pc, #24]	@ (80048e8 <CMD_Cm4Ena+0x38>)
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 fe23 	bl	800551c <embeddedCliPrint>
}
 80048d6:	bf00      	nop
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	58021800 	.word	0x58021800
 80048e4:	08024a18 	.word	0x08024a18
 80048e8:	08023f3c 	.word	0x08023f3c

080048ec <CMD_ExpForward>:

static void CMD_ExpForward(EmbeddedCli *cli, char *args, void *context) {
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
    const char *param = embeddedCliGetToken(args, 1);
 80048f8:	2101      	movs	r1, #1
 80048fa:	68b8      	ldr	r0, [r7, #8]
 80048fc:	f000 fed0 	bl	80056a0 <embeddedCliGetToken>
 8004900:	6178      	str	r0, [r7, #20]
    if (param == NULL) {
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d104      	bne.n	8004912 <CMD_ExpForward+0x26>
        embeddedCliPrint(cli, "Usage: exp_forward <cm4|usb|normal>");
 8004908:	491e      	ldr	r1, [pc, #120]	@ (8004984 <CMD_ExpForward+0x98>)
 800490a:	68f8      	ldr	r0, [r7, #12]
 800490c:	f000 fe06 	bl	800551c <embeddedCliPrint>
        return;
 8004910:	e035      	b.n	800497e <CMD_ExpForward+0x92>
    }

    if (strcmp(param, "cm4") == 0) {
 8004912:	491d      	ldr	r1, [pc, #116]	@ (8004988 <CMD_ExpForward+0x9c>)
 8004914:	6978      	ldr	r0, [r7, #20]
 8004916:	f7fb fce3 	bl	80002e0 <strcmp>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d107      	bne.n	8004930 <CMD_ExpForward+0x44>
        embeddedCliPrint(cli, "Forward mode enabled: CM4 <-> EXP forwarding.");
 8004920:	491a      	ldr	r1, [pc, #104]	@ (800498c <CMD_ExpForward+0xa0>)
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fdfa 	bl	800551c <embeddedCliPrint>
        ForwardMode_Set(FORWARD_MODE_UART);
 8004928:	2001      	movs	r0, #1
 800492a:	f7fc f92d 	bl	8000b88 <ForwardMode_Set>
 800492e:	e022      	b.n	8004976 <CMD_ExpForward+0x8a>
    } else if (strcmp(param, "usb") == 0) {
 8004930:	4917      	ldr	r1, [pc, #92]	@ (8004990 <CMD_ExpForward+0xa4>)
 8004932:	6978      	ldr	r0, [r7, #20]
 8004934:	f7fb fcd4 	bl	80002e0 <strcmp>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d107      	bne.n	800494e <CMD_ExpForward+0x62>
        embeddedCliPrint(cli, "Forward mode enabled: CDC <-> EXP forwarding.");
 800493e:	4915      	ldr	r1, [pc, #84]	@ (8004994 <CMD_ExpForward+0xa8>)
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 fdeb 	bl	800551c <embeddedCliPrint>
        ForwardMode_Set(FORWARD_MODE_USB);
 8004946:	2002      	movs	r0, #2
 8004948:	f7fc f91e 	bl	8000b88 <ForwardMode_Set>
 800494c:	e013      	b.n	8004976 <CMD_ExpForward+0x8a>
    } else if (strcmp(param, "normal") == 0) {
 800494e:	4912      	ldr	r1, [pc, #72]	@ (8004998 <CMD_ExpForward+0xac>)
 8004950:	6978      	ldr	r0, [r7, #20]
 8004952:	f7fb fcc5 	bl	80002e0 <strcmp>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d107      	bne.n	800496c <CMD_ExpForward+0x80>
        embeddedCliPrint(cli, "Forward mode disabled. Operating in NORMAL mode.");
 800495c:	490f      	ldr	r1, [pc, #60]	@ (800499c <CMD_ExpForward+0xb0>)
 800495e:	68f8      	ldr	r0, [r7, #12]
 8004960:	f000 fddc 	bl	800551c <embeddedCliPrint>
        ForwardMode_Set(FORWARD_MODE_NORMAL);
 8004964:	2000      	movs	r0, #0
 8004966:	f7fc f90f 	bl	8000b88 <ForwardMode_Set>
 800496a:	e004      	b.n	8004976 <CMD_ExpForward+0x8a>
    } else {
        embeddedCliPrint(cli, "Invalid parameter. Usage: exp_forward <cm4|usb|normal>");
 800496c:	490c      	ldr	r1, [pc, #48]	@ (80049a0 <CMD_ExpForward+0xb4>)
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 fdd4 	bl	800551c <embeddedCliPrint>
        return;
 8004974:	e003      	b.n	800497e <CMD_ExpForward+0x92>
    }

    embeddedCliPrint(cli, "");
 8004976:	490b      	ldr	r1, [pc, #44]	@ (80049a4 <CMD_ExpForward+0xb8>)
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 fdcf 	bl	800551c <embeddedCliPrint>
}
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	08024a40 	.word	0x08024a40
 8004988:	08024a64 	.word	0x08024a64
 800498c:	08024a68 	.word	0x08024a68
 8004990:	08024a98 	.word	0x08024a98
 8004994:	08024a9c 	.word	0x08024a9c
 8004998:	08024acc 	.word	0x08024acc
 800499c:	08024ad4 	.word	0x08024ad4
 80049a0:	08024b08 	.word	0x08024b08
 80049a4:	08023f3c 	.word	0x08023f3c

080049a8 <CMD_ExpListen>:

static void CMD_ExpListen(EmbeddedCli *cli, char *args, void *context) {
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
    const char *param = embeddedCliGetToken(args, 1);
 80049b4:	2101      	movs	r1, #1
 80049b6:	68b8      	ldr	r0, [r7, #8]
 80049b8:	f000 fe72 	bl	80056a0 <embeddedCliGetToken>
 80049bc:	6178      	str	r0, [r7, #20]
    if (param == NULL) {
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d104      	bne.n	80049ce <CMD_ExpListen+0x26>
        embeddedCliPrint(cli, "Usage: exp_listen <cm4|usb|off>");
 80049c4:	491e      	ldr	r1, [pc, #120]	@ (8004a40 <CMD_ExpListen+0x98>)
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f000 fda8 	bl	800551c <embeddedCliPrint>
        return;
 80049cc:	e034      	b.n	8004a38 <CMD_ExpListen+0x90>
    }

    if (strcmp(param, "cm4") == 0) {
 80049ce:	491d      	ldr	r1, [pc, #116]	@ (8004a44 <CMD_ExpListen+0x9c>)
 80049d0:	6978      	ldr	r0, [r7, #20]
 80049d2:	f7fb fc85 	bl	80002e0 <strcmp>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d107      	bne.n	80049ec <CMD_ExpListen+0x44>
        ForwardMode_Set(FORWARD_MODE_LISTEN_CM4);
 80049dc:	2003      	movs	r0, #3
 80049de:	f7fc f8d3 	bl	8000b88 <ForwardMode_Set>
        embeddedCliPrint(cli, "Listen mode enabled: EXP data from UART7 will be sent to UART_DEBUG.");
 80049e2:	4919      	ldr	r1, [pc, #100]	@ (8004a48 <CMD_ExpListen+0xa0>)
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	f000 fd99 	bl	800551c <embeddedCliPrint>
 80049ea:	e021      	b.n	8004a30 <CMD_ExpListen+0x88>
    } else if (strcmp(param, "usb") == 0) {
 80049ec:	4917      	ldr	r1, [pc, #92]	@ (8004a4c <CMD_ExpListen+0xa4>)
 80049ee:	6978      	ldr	r0, [r7, #20]
 80049f0:	f7fb fc76 	bl	80002e0 <strcmp>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d107      	bne.n	8004a0a <CMD_ExpListen+0x62>
        ForwardMode_Set(FORWARD_MODE_LISTEN_USB);
 80049fa:	2004      	movs	r0, #4
 80049fc:	f7fc f8c4 	bl	8000b88 <ForwardMode_Set>
        embeddedCliPrint(cli, "Listen mode enabled: EXP data from UART7 will be sent to CDC.");
 8004a00:	4913      	ldr	r1, [pc, #76]	@ (8004a50 <CMD_ExpListen+0xa8>)
 8004a02:	68f8      	ldr	r0, [r7, #12]
 8004a04:	f000 fd8a 	bl	800551c <embeddedCliPrint>
 8004a08:	e012      	b.n	8004a30 <CMD_ExpListen+0x88>
    } else if (strcmp(param, "off") == 0) {
 8004a0a:	4912      	ldr	r1, [pc, #72]	@ (8004a54 <CMD_ExpListen+0xac>)
 8004a0c:	6978      	ldr	r0, [r7, #20]
 8004a0e:	f7fb fc67 	bl	80002e0 <strcmp>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d107      	bne.n	8004a28 <CMD_ExpListen+0x80>
        ForwardMode_Set(FORWARD_MODE_NORMAL);
 8004a18:	2000      	movs	r0, #0
 8004a1a:	f7fc f8b5 	bl	8000b88 <ForwardMode_Set>
        embeddedCliPrint(cli, "Listen mode disabled. Operating in NORMAL mode.");
 8004a1e:	490e      	ldr	r1, [pc, #56]	@ (8004a58 <CMD_ExpListen+0xb0>)
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 fd7b 	bl	800551c <embeddedCliPrint>
 8004a26:	e003      	b.n	8004a30 <CMD_ExpListen+0x88>
    } else {
        embeddedCliPrint(cli, "Invalid parameter. Usage: exp_listen <cm4|usb|off>");
 8004a28:	490c      	ldr	r1, [pc, #48]	@ (8004a5c <CMD_ExpListen+0xb4>)
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 fd76 	bl	800551c <embeddedCliPrint>
    }
    embeddedCliPrint(cli, "");
 8004a30:	490b      	ldr	r1, [pc, #44]	@ (8004a60 <CMD_ExpListen+0xb8>)
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f000 fd72 	bl	800551c <embeddedCliPrint>
}
 8004a38:	3718      	adds	r7, #24
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	08024b40 	.word	0x08024b40
 8004a44:	08024a64 	.word	0x08024a64
 8004a48:	08024b60 	.word	0x08024b60
 8004a4c:	08024a98 	.word	0x08024a98
 8004a50:	08024ba8 	.word	0x08024ba8
 8004a54:	08024be8 	.word	0x08024be8
 8004a58:	08024bec 	.word	0x08024bec
 8004a5c:	08024c1c 	.word	0x08024c1c
 8004a60:	08023f3c 	.word	0x08023f3c

08004a64 <CMD_ExpSend>:

static void CMD_ExpSend(EmbeddedCli *cli, char *args, void *context) {
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b088      	sub	sp, #32
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
    const char *msg = embeddedCliGetToken(args, 1);
 8004a70:	2101      	movs	r1, #1
 8004a72:	68b8      	ldr	r0, [r7, #8]
 8004a74:	f000 fe14 	bl	80056a0 <embeddedCliGetToken>
 8004a78:	61b8      	str	r0, [r7, #24]
    if (msg == NULL) {
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d104      	bne.n	8004a8a <CMD_ExpSend+0x26>
        embeddedCliPrint(cli, "Usage: exp_send \"message\"");
 8004a80:	4916      	ldr	r1, [pc, #88]	@ (8004adc <CMD_ExpSend+0x78>)
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 fd4a 	bl	800551c <embeddedCliPrint>
        return;
 8004a88:	e025      	b.n	8004ad6 <CMD_ExpSend+0x72>
    }
    size_t len = strlen(msg);
 8004a8a:	69b8      	ldr	r0, [r7, #24]
 8004a8c:	f7fb fc32 	bl	80002f4 <strlen>
 8004a90:	6178      	str	r0, [r7, #20]
    UART_Driver_Write(UART_EXP, '\r');
 8004a92:	210d      	movs	r1, #13
 8004a94:	4812      	ldr	r0, [pc, #72]	@ (8004ae0 <CMD_ExpSend+0x7c>)
 8004a96:	f7fd fe1d 	bl	80026d4 <UART_Driver_Write>
    for (size_t i = 0; i < len; i++) {
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
 8004a9e:	e00a      	b.n	8004ab6 <CMD_ExpSend+0x52>
        UART_Driver_Write(UART_EXP, (uint8_t)msg[i]);
 8004aa0:	69ba      	ldr	r2, [r7, #24]
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	480d      	ldr	r0, [pc, #52]	@ (8004ae0 <CMD_ExpSend+0x7c>)
 8004aac:	f7fd fe12 	bl	80026d4 <UART_Driver_Write>
    for (size_t i = 0; i < len; i++) {
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	61fb      	str	r3, [r7, #28]
 8004ab6:	69fa      	ldr	r2, [r7, #28]
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d3f0      	bcc.n	8004aa0 <CMD_ExpSend+0x3c>
    }
    UART_Driver_Write(UART_EXP, '\r');
 8004abe:	210d      	movs	r1, #13
 8004ac0:	4807      	ldr	r0, [pc, #28]	@ (8004ae0 <CMD_ExpSend+0x7c>)
 8004ac2:	f7fd fe07 	bl	80026d4 <UART_Driver_Write>
    embeddedCliPrint(cli, "Message sent to EXP via UART7.");
 8004ac6:	4907      	ldr	r1, [pc, #28]	@ (8004ae4 <CMD_ExpSend+0x80>)
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f000 fd27 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 8004ace:	4906      	ldr	r1, [pc, #24]	@ (8004ae8 <CMD_ExpSend+0x84>)
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 fd23 	bl	800551c <embeddedCliPrint>
}
 8004ad6:	3720      	adds	r7, #32
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	08024c50 	.word	0x08024c50
 8004ae0:	40007800 	.word	0x40007800
 8004ae4:	08024c6c 	.word	0x08024c6c
 8004ae8:	08023f3c 	.word	0x08023f3c

08004aec <callback_every>:

void callback_every(void *context) {
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
    EmbeddedCli *cli = (EmbeddedCli *)context;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	60fb      	str	r3, [r7, #12]
    embeddedCliPrint(cli, "Callback Every");
 8004af8:	4903      	ldr	r1, [pc, #12]	@ (8004b08 <callback_every+0x1c>)
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f000 fd0e 	bl	800551c <embeddedCliPrint>
}
 8004b00:	bf00      	nop
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	08024c8c 	.word	0x08024c8c

08004b0c <callback_moment>:

void callback_moment(void *context) {
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
    EmbeddedCli *cli = (EmbeddedCli *)context;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	60fb      	str	r3, [r7, #12]
    embeddedCliPrint(cli, "Callback Moment");
 8004b18:	4903      	ldr	r1, [pc, #12]	@ (8004b28 <callback_moment+0x1c>)
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f000 fcfe 	bl	800551c <embeddedCliPrint>
}
 8004b20:	bf00      	nop
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	08024c9c 	.word	0x08024c9c

08004b2c <callback_countdown>:

void callback_countdown(void *context) {
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
    EmbeddedCli *cli = (EmbeddedCli *)context;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	60fb      	str	r3, [r7, #12]
    embeddedCliPrint(cli, "Callback Countdown");
 8004b38:	4903      	ldr	r1, [pc, #12]	@ (8004b48 <callback_countdown+0x1c>)
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f000 fcee 	bl	800551c <embeddedCliPrint>
}
 8004b40:	bf00      	nop
 8004b42:	3710      	adds	r7, #16
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	08024cac 	.word	0x08024cac

08004b4c <CMD_AliveCheck>:

static void CMD_AliveCheck(EmbeddedCli *cli, char *args, void *context) {
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b088      	sub	sp, #32
 8004b50:	af04      	add	r7, sp, #16
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	607a      	str	r2, [r7, #4]
	Utils_Cronjob_SetEvery(EVERY_SECOND, 10, 0, callback_every, cli, 0);
 8004b58:	2300      	movs	r3, #0
 8004b5a:	9301      	str	r3, [sp, #4]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	9300      	str	r3, [sp, #0]
 8004b60:	4b16      	ldr	r3, [pc, #88]	@ (8004bbc <CMD_AliveCheck+0x70>)
 8004b62:	2200      	movs	r2, #0
 8004b64:	210a      	movs	r1, #10
 8004b66:	2002      	movs	r0, #2
 8004b68:	f005 fc6e 	bl	800a448 <Utils_Cronjob_SetEvery>
	Utils_Cronjob_SetMoment(10, 20, 30, 0, callback_moment, cli, 1);
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	9302      	str	r3, [sp, #8]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	9301      	str	r3, [sp, #4]
 8004b74:	4b12      	ldr	r3, [pc, #72]	@ (8004bc0 <CMD_AliveCheck+0x74>)
 8004b76:	9300      	str	r3, [sp, #0]
 8004b78:	2300      	movs	r3, #0
 8004b7a:	221e      	movs	r2, #30
 8004b7c:	2114      	movs	r1, #20
 8004b7e:	200a      	movs	r0, #10
 8004b80:	f005 fbc2 	bl	800a308 <Utils_Cronjob_SetMoment>
	Utils_Cronjob_SetCountdown(20, 0, callback_countdown, cli, 2);
 8004b84:	2302      	movs	r3, #2
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8004bc4 <CMD_AliveCheck+0x78>)
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	2014      	movs	r0, #20
 8004b90:	f005 fc10 	bl	800a3b4 <Utils_Cronjob_SetCountdown>

    embeddedCliPrint(cli, "Hello from OBC-STM32. Status: OK");
 8004b94:	490c      	ldr	r1, [pc, #48]	@ (8004bc8 <CMD_AliveCheck+0x7c>)
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f000 fcc0 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "Sparrow call Eagle. Code: OK");
 8004b9c:	490b      	ldr	r1, [pc, #44]	@ (8004bcc <CMD_AliveCheck+0x80>)
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 fcbc 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "Eagle clear, end. Code: OK");
 8004ba4:	490a      	ldr	r1, [pc, #40]	@ (8004bd0 <CMD_AliveCheck+0x84>)
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f000 fcb8 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "");
 8004bac:	4909      	ldr	r1, [pc, #36]	@ (8004bd4 <CMD_AliveCheck+0x88>)
 8004bae:	68f8      	ldr	r0, [r7, #12]
 8004bb0:	f000 fcb4 	bl	800551c <embeddedCliPrint>
}
 8004bb4:	bf00      	nop
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	08004aed 	.word	0x08004aed
 8004bc0:	08004b0d 	.word	0x08004b0d
 8004bc4:	08004b2d 	.word	0x08004b2d
 8004bc8:	08024cc0 	.word	0x08024cc0
 8004bcc:	08024ce4 	.word	0x08024ce4
 8004bd0:	08024d04 	.word	0x08024d04
 8004bd4:	08023f3c 	.word	0x08023f3c

08004bd8 <CMD_RtosCheck>:

static void CMD_RtosCheck(EmbeddedCli *cli, char *args, void *context) {
 8004bd8:	b590      	push	{r4, r7, lr}
 8004bda:	f2ad 4d0c 	subw	sp, sp, #1036	@ 0x40c
 8004bde:	af04      	add	r7, sp, #16
 8004be0:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004be4:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004be8:	6018      	str	r0, [r3, #0]
 8004bea:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004bee:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 8004bf2:	6019      	str	r1, [r3, #0]
 8004bf4:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004bf8:	f5a3 737d 	sub.w	r3, r3, #1012	@ 0x3f4
 8004bfc:	601a      	str	r2, [r3, #0]
    TaskStatus_t taskStatusArray[20];
    UBaseType_t arraySize = 20;
 8004bfe:	2314      	movs	r3, #20
 8004c00:	f8c7 33ec 	str.w	r3, [r7, #1004]	@ 0x3ec
    UBaseType_t totalTasks;
    char buffer[256];

    UBaseType_t numTasks = uxTaskGetNumberOfTasks();
 8004c04:	f00d faee 	bl	80121e4 <uxTaskGetNumberOfTasks>
 8004c08:	f8c7 03e8 	str.w	r0, [r7, #1000]	@ 0x3e8
        snprintf(buffer, sizeof(buffer), "Number of tasks running: %lu", (unsigned long)numTasks);
 8004c0c:	f107 0014 	add.w	r0, r7, #20
 8004c10:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 8004c14:	4a73      	ldr	r2, [pc, #460]	@ (8004de4 <CMD_RtosCheck+0x20c>)
 8004c16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004c1a:	f01d f94b 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004c1e:	f107 0214 	add.w	r2, r7, #20
 8004c22:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004c26:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004c2a:	4611      	mov	r1, r2
 8004c2c:	6818      	ldr	r0, [r3, #0]
 8004c2e:	f000 fc75 	bl	800551c <embeddedCliPrint>

    totalTasks = uxTaskGetSystemState(taskStatusArray, arraySize, NULL);
 8004c32:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8004c36:	2200      	movs	r2, #0
 8004c38:	f8d7 13ec 	ldr.w	r1, [r7, #1004]	@ 0x3ec
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f00d fadd 	bl	80121fc <uxTaskGetSystemState>
 8004c42:	f8c7 03e4 	str.w	r0, [r7, #996]	@ 0x3e4

    if (totalTasks == 0) {
 8004c46:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d110      	bne.n	8004c70 <CMD_RtosCheck+0x98>
        embeddedCliPrint(cli, "No tasks found or error occurred.");
 8004c4e:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004c52:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004c56:	4964      	ldr	r1, [pc, #400]	@ (8004de8 <CMD_RtosCheck+0x210>)
 8004c58:	6818      	ldr	r0, [r3, #0]
 8004c5a:	f000 fc5f 	bl	800551c <embeddedCliPrint>
        embeddedCliPrint(cli, "");
 8004c5e:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004c62:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004c66:	4961      	ldr	r1, [pc, #388]	@ (8004dec <CMD_RtosCheck+0x214>)
 8004c68:	6818      	ldr	r0, [r3, #0]
 8004c6a:	f000 fc57 	bl	800551c <embeddedCliPrint>
 8004c6e:	e0b4      	b.n	8004dda <CMD_RtosCheck+0x202>
        return;
    }

    snprintf(buffer, sizeof(buffer), "Total Tasks: %lu", (unsigned long)totalTasks);
 8004c70:	f107 0014 	add.w	r0, r7, #20
 8004c74:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8004c78:	4a5d      	ldr	r2, [pc, #372]	@ (8004df0 <CMD_RtosCheck+0x218>)
 8004c7a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004c7e:	f01d f919 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 8004c82:	f107 0214 	add.w	r2, r7, #20
 8004c86:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004c8a:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004c8e:	4611      	mov	r1, r2
 8004c90:	6818      	ldr	r0, [r3, #0]
 8004c92:	f000 fc43 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "Task Name          State     Prio  Stack Left");
 8004c96:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004c9a:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004c9e:	4955      	ldr	r1, [pc, #340]	@ (8004df4 <CMD_RtosCheck+0x21c>)
 8004ca0:	6818      	ldr	r0, [r3, #0]
 8004ca2:	f000 fc3b 	bl	800551c <embeddedCliPrint>
    embeddedCliPrint(cli, "----------------------------------------");
 8004ca6:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004caa:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004cae:	4952      	ldr	r1, [pc, #328]	@ (8004df8 <CMD_RtosCheck+0x220>)
 8004cb0:	6818      	ldr	r0, [r3, #0]
 8004cb2:	f000 fc33 	bl	800551c <embeddedCliPrint>

	for (UBaseType_t i = 0; i < totalTasks; i++) {
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	f8c7 33f4 	str.w	r3, [r7, #1012]	@ 0x3f4
 8004cbc:	e077      	b.n	8004dae <CMD_RtosCheck+0x1d6>
		const char *stateStr;
		switch (taskStatusArray[i].eCurrentState) {
 8004cbe:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004cc2:	f5a3 7139 	sub.w	r1, r3, #740	@ 0x2e4
 8004cc6:	f8d7 23f4 	ldr.w	r2, [r7, #1012]	@ 0x3f4
 8004cca:	4613      	mov	r3, r2
 8004ccc:	00db      	lsls	r3, r3, #3
 8004cce:	4413      	add	r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	440b      	add	r3, r1
 8004cd4:	330c      	adds	r3, #12
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	2b04      	cmp	r3, #4
 8004cda:	d821      	bhi.n	8004d20 <CMD_RtosCheck+0x148>
 8004cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ce4 <CMD_RtosCheck+0x10c>)
 8004cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce2:	bf00      	nop
 8004ce4:	08004cf9 	.word	0x08004cf9
 8004ce8:	08004d01 	.word	0x08004d01
 8004cec:	08004d09 	.word	0x08004d09
 8004cf0:	08004d11 	.word	0x08004d11
 8004cf4:	08004d19 	.word	0x08004d19
		case eRunning:
			stateStr = "Running";
 8004cf8:	4b40      	ldr	r3, [pc, #256]	@ (8004dfc <CMD_RtosCheck+0x224>)
 8004cfa:	f8c7 33f0 	str.w	r3, [r7, #1008]	@ 0x3f0
			break;
 8004cfe:	e013      	b.n	8004d28 <CMD_RtosCheck+0x150>
		case eReady:
			stateStr = "Ready";
 8004d00:	4b3f      	ldr	r3, [pc, #252]	@ (8004e00 <CMD_RtosCheck+0x228>)
 8004d02:	f8c7 33f0 	str.w	r3, [r7, #1008]	@ 0x3f0
			break;
 8004d06:	e00f      	b.n	8004d28 <CMD_RtosCheck+0x150>
		case eBlocked:
			stateStr = "Blocked";
 8004d08:	4b3e      	ldr	r3, [pc, #248]	@ (8004e04 <CMD_RtosCheck+0x22c>)
 8004d0a:	f8c7 33f0 	str.w	r3, [r7, #1008]	@ 0x3f0
			break;
 8004d0e:	e00b      	b.n	8004d28 <CMD_RtosCheck+0x150>
		case eSuspended:
			stateStr = "Suspend";
 8004d10:	4b3d      	ldr	r3, [pc, #244]	@ (8004e08 <CMD_RtosCheck+0x230>)
 8004d12:	f8c7 33f0 	str.w	r3, [r7, #1008]	@ 0x3f0
			break;
 8004d16:	e007      	b.n	8004d28 <CMD_RtosCheck+0x150>
		case eDeleted:
			stateStr = "Deleted";
 8004d18:	4b3c      	ldr	r3, [pc, #240]	@ (8004e0c <CMD_RtosCheck+0x234>)
 8004d1a:	f8c7 33f0 	str.w	r3, [r7, #1008]	@ 0x3f0
			break;
 8004d1e:	e003      	b.n	8004d28 <CMD_RtosCheck+0x150>
		default:
			stateStr = "Unknown";
 8004d20:	4b3b      	ldr	r3, [pc, #236]	@ (8004e10 <CMD_RtosCheck+0x238>)
 8004d22:	f8c7 33f0 	str.w	r3, [r7, #1008]	@ 0x3f0
			break;
 8004d26:	bf00      	nop
		}

		snprintf(buffer, sizeof(buffer), "%-18s %-10s %-4lu %10lu",
 8004d28:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004d2c:	f5a3 7139 	sub.w	r1, r3, #740	@ 0x2e4
 8004d30:	f8d7 23f4 	ldr.w	r2, [r7, #1012]	@ 0x3f4
 8004d34:	4613      	mov	r3, r2
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	4413      	add	r3, r2
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	440b      	add	r3, r1
 8004d3e:	3304      	adds	r3, #4
 8004d40:	681c      	ldr	r4, [r3, #0]
 8004d42:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004d46:	f5a3 7139 	sub.w	r1, r3, #740	@ 0x2e4
 8004d4a:	f8d7 23f4 	ldr.w	r2, [r7, #1012]	@ 0x3f4
 8004d4e:	4613      	mov	r3, r2
 8004d50:	00db      	lsls	r3, r3, #3
 8004d52:	4413      	add	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	440b      	add	r3, r1
 8004d58:	3310      	adds	r3, #16
 8004d5a:	6819      	ldr	r1, [r3, #0]
 8004d5c:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004d60:	f5a3 7039 	sub.w	r0, r3, #740	@ 0x2e4
 8004d64:	f8d7 23f4 	ldr.w	r2, [r7, #1012]	@ 0x3f4
 8004d68:	4613      	mov	r3, r2
 8004d6a:	00db      	lsls	r3, r3, #3
 8004d6c:	4413      	add	r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	4403      	add	r3, r0
 8004d72:	3320      	adds	r3, #32
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f107 0014 	add.w	r0, r7, #20
 8004d7a:	9302      	str	r3, [sp, #8]
 8004d7c:	9101      	str	r1, [sp, #4]
 8004d7e:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	@ 0x3f0
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	4623      	mov	r3, r4
 8004d86:	4a23      	ldr	r2, [pc, #140]	@ (8004e14 <CMD_RtosCheck+0x23c>)
 8004d88:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004d8c:	f01d f892 	bl	8021eb4 <sniprintf>
				taskStatusArray[i].pcTaskName, stateStr,
				taskStatusArray[i].uxCurrentPriority,
				taskStatusArray[i].usStackHighWaterMark);
		embeddedCliPrint(cli, buffer);
 8004d90:	f107 0214 	add.w	r2, r7, #20
 8004d94:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004d98:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004d9c:	4611      	mov	r1, r2
 8004d9e:	6818      	ldr	r0, [r3, #0]
 8004da0:	f000 fbbc 	bl	800551c <embeddedCliPrint>
	for (UBaseType_t i = 0; i < totalTasks; i++) {
 8004da4:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8004da8:	3301      	adds	r3, #1
 8004daa:	f8c7 33f4 	str.w	r3, [r7, #1012]	@ 0x3f4
 8004dae:	f8d7 23f4 	ldr.w	r2, [r7, #1012]	@ 0x3f4
 8004db2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d381      	bcc.n	8004cbe <CMD_RtosCheck+0xe6>
	}

	embeddedCliPrint(cli, "----------------------------------------");
 8004dba:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004dbe:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004dc2:	490d      	ldr	r1, [pc, #52]	@ (8004df8 <CMD_RtosCheck+0x220>)
 8004dc4:	6818      	ldr	r0, [r3, #0]
 8004dc6:	f000 fba9 	bl	800551c <embeddedCliPrint>
	embeddedCliPrint(cli, "");
 8004dca:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 8004dce:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8004dd2:	4906      	ldr	r1, [pc, #24]	@ (8004dec <CMD_RtosCheck+0x214>)
 8004dd4:	6818      	ldr	r0, [r3, #0]
 8004dd6:	f000 fba1 	bl	800551c <embeddedCliPrint>
}
 8004dda:	f507 777f 	add.w	r7, r7, #1020	@ 0x3fc
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd90      	pop	{r4, r7, pc}
 8004de2:	bf00      	nop
 8004de4:	08024d20 	.word	0x08024d20
 8004de8:	08024d40 	.word	0x08024d40
 8004dec:	08023f3c 	.word	0x08023f3c
 8004df0:	08024d64 	.word	0x08024d64
 8004df4:	08024d78 	.word	0x08024d78
 8004df8:	08024da8 	.word	0x08024da8
 8004dfc:	08024dd4 	.word	0x08024dd4
 8004e00:	08024ddc 	.word	0x08024ddc
 8004e04:	08024de4 	.word	0x08024de4
 8004e08:	08024dec 	.word	0x08024dec
 8004e0c:	08024df4 	.word	0x08024df4
 8004e10:	08024dfc 	.word	0x08024dfc
 8004e14:	08024e04 	.word	0x08024e04

08004e18 <LogoutTimerCallback>:

static TimerHandle_t logoutTimer = NULL;
static void LogoutTimerCallback(TimerHandle_t xTimer) {
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
    Shield_Reset(&auth_usb);
 8004e20:	4803      	ldr	r0, [pc, #12]	@ (8004e30 <LogoutTimerCallback+0x18>)
 8004e22:	f7fd ff63 	bl	8002cec <Shield_Reset>
}
 8004e26:	bf00      	nop
 8004e28:	3708      	adds	r7, #8
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	24014a70 	.word	0x24014a70

08004e34 <CMD_LogOut>:
static void CMD_LogOut(EmbeddedCli *cli, char *args, void *context) {
 8004e34:	b590      	push	{r4, r7, lr}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af02      	add	r7, sp, #8
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
    embeddedCliPrint(cli, "Logging out...");
 8004e40:	4913      	ldr	r1, [pc, #76]	@ (8004e90 <CMD_LogOut+0x5c>)
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 fb6a 	bl	800551c <embeddedCliPrint>
    if (logoutTimer == NULL) {
 8004e48:	4b12      	ldr	r3, [pc, #72]	@ (8004e94 <CMD_LogOut+0x60>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10a      	bne.n	8004e66 <CMD_LogOut+0x32>
        logoutTimer = xTimerCreate("LogoutTimer", pdMS_TO_TICKS(100), pdFALSE, NULL, LogoutTimerCallback);
 8004e50:	4b11      	ldr	r3, [pc, #68]	@ (8004e98 <CMD_LogOut+0x64>)
 8004e52:	9300      	str	r3, [sp, #0]
 8004e54:	2300      	movs	r3, #0
 8004e56:	2200      	movs	r2, #0
 8004e58:	2164      	movs	r1, #100	@ 0x64
 8004e5a:	4810      	ldr	r0, [pc, #64]	@ (8004e9c <CMD_LogOut+0x68>)
 8004e5c:	f00e fc3a 	bl	80136d4 <xTimerCreate>
 8004e60:	4603      	mov	r3, r0
 8004e62:	4a0c      	ldr	r2, [pc, #48]	@ (8004e94 <CMD_LogOut+0x60>)
 8004e64:	6013      	str	r3, [r2, #0]
    }
    if (logoutTimer != NULL) {
 8004e66:	4b0b      	ldr	r3, [pc, #44]	@ (8004e94 <CMD_LogOut+0x60>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00b      	beq.n	8004e86 <CMD_LogOut+0x52>
        xTimerStart(logoutTimer, 0);
 8004e6e:	4b09      	ldr	r3, [pc, #36]	@ (8004e94 <CMD_LogOut+0x60>)
 8004e70:	681c      	ldr	r4, [r3, #0]
 8004e72:	f00d f9a7 	bl	80121c4 <xTaskGetTickCount>
 8004e76:	4602      	mov	r2, r0
 8004e78:	2300      	movs	r3, #0
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	2101      	movs	r1, #1
 8004e80:	4620      	mov	r0, r4
 8004e82:	f00e fc83 	bl	801378c <xTimerGenericCommandFromTask>
    }
}
 8004e86:	bf00      	nop
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd90      	pop	{r4, r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	08024e1c 	.word	0x08024e1c
 8004e94:	24018344 	.word	0x24018344
 8004e98:	08004e19 	.word	0x08004e19
 8004e9c:	08024e2c 	.word	0x08024e2c

08004ea0 <CMD_PwdChange>:

static void CMD_PwdChange(EmbeddedCli *cli, char *args, void *context) {
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08a      	sub	sp, #40	@ 0x28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
    const char *new_password = embeddedCliGetToken(args, 1);
 8004eac:	2101      	movs	r1, #1
 8004eae:	68b8      	ldr	r0, [r7, #8]
 8004eb0:	f000 fbf6 	bl	80056a0 <embeddedCliGetToken>
 8004eb4:	6278      	str	r0, [r7, #36]	@ 0x24
    if (new_password == NULL) {
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d104      	bne.n	8004ec6 <CMD_PwdChange+0x26>
        embeddedCliPrint(cli, "Usage: pwd_change <new_password>");
 8004ebc:	4929      	ldr	r1, [pc, #164]	@ (8004f64 <CMD_PwdChange+0xc4>)
 8004ebe:	68f8      	ldr	r0, [r7, #12]
 8004ec0:	f000 fb2c 	bl	800551c <embeddedCliPrint>
        return;
 8004ec4:	e04a      	b.n	8004f5c <CMD_PwdChange+0xbc>
    }

	ShieldAuthState_t auth_state;
	auth_state = Shield_GetState(&auth_usb);
 8004ec6:	4828      	ldr	r0, [pc, #160]	@ (8004f68 <CMD_PwdChange+0xc8>)
 8004ec8:	f7fe f95a 	bl	8003180 <Shield_GetState>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    if (auth_state == AUTH_ADMIN) {
 8004ed2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ed6:	2b03      	cmp	r3, #3
 8004ed8:	d13b      	bne.n	8004f52 <CMD_PwdChange+0xb2>
    	size_t pwd_len = strlen(new_password);
 8004eda:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004edc:	f7fb fa0a 	bl	80002f4 <strlen>
 8004ee0:	61f8      	str	r0, [r7, #28]
        if (pwd_len > MAX_PASSWORD_LEN) {
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	2b10      	cmp	r3, #16
 8004ee6:	d904      	bls.n	8004ef2 <CMD_PwdChange+0x52>
        	embeddedCliPrint(cli, "Password too long (max 16 characters).");
 8004ee8:	4920      	ldr	r1, [pc, #128]	@ (8004f6c <CMD_PwdChange+0xcc>)
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 fb16 	bl	800551c <embeddedCliPrint>
            return;
 8004ef0:	e034      	b.n	8004f5c <CMD_PwdChange+0xbc>
        }
        FRAM_SPI_HandleTypeDef *hfram = FRAM_SPI_GetHandle();
 8004ef2:	f003 fe0d 	bl	8008b10 <FRAM_SPI_GetHandle>
 8004ef6:	61b8      	str	r0, [r7, #24]
        uint8_t len = (uint8_t)pwd_len;
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	75fb      	strb	r3, [r7, #23]
        if (FRAM_SPI_WriteMem(hfram, FRAM_USER_PWD_LEN_ADDR, &len, 1) != E_OK) {
 8004efe:	f107 0217 	add.w	r2, r7, #23
 8004f02:	2301      	movs	r3, #1
 8004f04:	2100      	movs	r1, #0
 8004f06:	69b8      	ldr	r0, [r7, #24]
 8004f08:	f003 fe6a 	bl	8008be0 <FRAM_SPI_WriteMem>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d004      	beq.n	8004f1c <CMD_PwdChange+0x7c>
        	embeddedCliPrint(cli, "Failed to write password length to FRAM.\r\n");
 8004f12:	4917      	ldr	r1, [pc, #92]	@ (8004f70 <CMD_PwdChange+0xd0>)
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f000 fb01 	bl	800551c <embeddedCliPrint>
            return;
 8004f1a:	e01f      	b.n	8004f5c <CMD_PwdChange+0xbc>
        }
        if (pwd_len > 0) {
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00e      	beq.n	8004f40 <CMD_PwdChange+0xa0>
            if (FRAM_SPI_WriteMem(hfram, FRAM_USER_PWD_ADDR, (uint8_t *)new_password, pwd_len) != E_OK) {
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f28:	2101      	movs	r1, #1
 8004f2a:	69b8      	ldr	r0, [r7, #24]
 8004f2c:	f003 fe58 	bl	8008be0 <FRAM_SPI_WriteMem>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d004      	beq.n	8004f40 <CMD_PwdChange+0xa0>
            	embeddedCliPrint(cli, "Failed to write password to FRAM.\r\n");
 8004f36:	490f      	ldr	r1, [pc, #60]	@ (8004f74 <CMD_PwdChange+0xd4>)
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f000 faef 	bl	800551c <embeddedCliPrint>
                return;
 8004f3e:	e00d      	b.n	8004f5c <CMD_PwdChange+0xbc>
            }
        }
        embeddedCliPrint(cli, "User password updated successfully.");
 8004f40:	490d      	ldr	r1, [pc, #52]	@ (8004f78 <CMD_PwdChange+0xd8>)
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 faea 	bl	800551c <embeddedCliPrint>
    } else {
        embeddedCliPrint(cli, "Must be logged in as admin to change password.");
        return;
    }
    embeddedCliPrint(cli, "");
 8004f48:	490c      	ldr	r1, [pc, #48]	@ (8004f7c <CMD_PwdChange+0xdc>)
 8004f4a:	68f8      	ldr	r0, [r7, #12]
 8004f4c:	f000 fae6 	bl	800551c <embeddedCliPrint>
 8004f50:	e004      	b.n	8004f5c <CMD_PwdChange+0xbc>
        embeddedCliPrint(cli, "Must be logged in as admin to change password.");
 8004f52:	490b      	ldr	r1, [pc, #44]	@ (8004f80 <CMD_PwdChange+0xe0>)
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 fae1 	bl	800551c <embeddedCliPrint>
        return;
 8004f5a:	bf00      	nop
}
 8004f5c:	3728      	adds	r7, #40	@ 0x28
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	08024e38 	.word	0x08024e38
 8004f68:	24014a70 	.word	0x24014a70
 8004f6c:	08024e5c 	.word	0x08024e5c
 8004f70:	08024e84 	.word	0x08024e84
 8004f74:	08024eb0 	.word	0x08024eb0
 8004f78:	08024ed4 	.word	0x08024ed4
 8004f7c:	08023f3c 	.word	0x08023f3c
 8004f80:	08024ef8 	.word	0x08024ef8

08004f84 <CMD_Dmesg>:

static void CMD_Dmesg(EmbeddedCli *cli, char *args, void *context) {
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b096      	sub	sp, #88	@ 0x58
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	607a      	str	r2, [r7, #4]
    const char *arg1 = embeddedCliGetToken(args, 1);
 8004f90:	2101      	movs	r1, #1
 8004f92:	68b8      	ldr	r0, [r7, #8]
 8004f94:	f000 fb84 	bl	80056a0 <embeddedCliGetToken>
 8004f98:	6578      	str	r0, [r7, #84]	@ 0x54
    char buffer[64];
    embeddedCliPrint(cli, "Dmesg - Logger Message:");
 8004f9a:	4919      	ldr	r1, [pc, #100]	@ (8005000 <CMD_Dmesg+0x7c>)
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f000 fabd 	bl	800551c <embeddedCliPrint>

    if (arg1 == NULL) {
 8004fa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d10b      	bne.n	8004fc0 <CMD_Dmesg+0x3c>
        embeddedCliPrint(cli, "--> Oldest >>");
 8004fa8:	4916      	ldr	r1, [pc, #88]	@ (8005004 <CMD_Dmesg+0x80>)
 8004faa:	68f8      	ldr	r0, [r7, #12]
 8004fac:	f000 fab6 	bl	800551c <embeddedCliPrint>
        Dmesg_GetLogs(cli);
 8004fb0:	68f8      	ldr	r0, [r7, #12]
 8004fb2:	f002 f86b 	bl	800708c <Dmesg_GetLogs>
        embeddedCliPrint(cli, "--> Latest <<");
 8004fb6:	4914      	ldr	r1, [pc, #80]	@ (8005008 <CMD_Dmesg+0x84>)
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 faaf 	bl	800551c <embeddedCliPrint>
 8004fbe:	e016      	b.n	8004fee <CMD_Dmesg+0x6a>
    } else {
        size_t N = (size_t)strtoul(arg1, NULL, 10);
 8004fc0:	220a      	movs	r2, #10
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8004fc6:	f01c fea9 	bl	8021d1c <strtoul>
 8004fca:	6538      	str	r0, [r7, #80]	@ 0x50
        snprintf(buffer, sizeof(buffer), "Latest %lu Logs:", (unsigned long)N);
 8004fcc:	f107 0010 	add.w	r0, r7, #16
 8004fd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800500c <CMD_Dmesg+0x88>)
 8004fd4:	2140      	movs	r1, #64	@ 0x40
 8004fd6:	f01c ff6d 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8004fda:	f107 0310 	add.w	r3, r7, #16
 8004fde:	4619      	mov	r1, r3
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 fa9b 	bl	800551c <embeddedCliPrint>
        Dmesg_GetLatestN(N, cli);
 8004fe6:	68f9      	ldr	r1, [r7, #12]
 8004fe8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8004fea:	f002 f883 	bl	80070f4 <Dmesg_GetLatestN>
    }

    embeddedCliPrint(cli, "");
 8004fee:	4908      	ldr	r1, [pc, #32]	@ (8005010 <CMD_Dmesg+0x8c>)
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f000 fa93 	bl	800551c <embeddedCliPrint>
}
 8004ff6:	bf00      	nop
 8004ff8:	3758      	adds	r7, #88	@ 0x58
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	08024f28 	.word	0x08024f28
 8005004:	08024f40 	.word	0x08024f40
 8005008:	08024f50 	.word	0x08024f50
 800500c:	08024f60 	.word	0x08024f60
 8005010:	08023f3c 	.word	0x08023f3c

08005014 <CMD_Reset>:
static void CMD_Reset(EmbeddedCli *cli, char *args, void *context) {
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
	NVIC_SystemReset();
 8005020:	f7fe f8bc 	bl	800319c <__NVIC_SystemReset>

08005024 <getCliStaticBindings>:
 *************************************************/

/*************************************************
 *                Getter - Helper                *
 *************************************************/
const CliCommandBinding *getCliStaticBindings(void) {
 8005024:	b480      	push	{r7}
 8005026:	af00      	add	r7, sp, #0
    return cliStaticBindings_internal;
 8005028:	4b02      	ldr	r3, [pc, #8]	@ (8005034 <getCliStaticBindings+0x10>)
}
 800502a:	4618      	mov	r0, r3
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr
 8005034:	08025bc0 	.word	0x08025bc0

08005038 <getCliStaticBindingCount>:

uint16_t getCliStaticBindingCount(void) {
 8005038:	b480      	push	{r7}
 800503a:	af00      	add	r7, sp, #0
    return sizeof(cliStaticBindings_internal) / sizeof(cliStaticBindings_internal[0]);
 800503c:	2322      	movs	r3, #34	@ 0x22
}
 800503e:	4618      	mov	r0, r3
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <writeCharToCli_USBCDC>:

/*************************************************
 *          Tx Transmit CLI Byte Buffer          *
 *************************************************/

static void writeCharToCli_USBCDC(EmbeddedCli *embeddedCli, char c) {
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	460b      	mov	r3, r1
 8005052:	70fb      	strb	r3, [r7, #3]
    uint8_t c_to_send = c;
 8005054:	78fb      	ldrb	r3, [r7, #3]
 8005056:	73fb      	strb	r3, [r7, #15]
    UART_Driver_Write(UART_USB, c_to_send);
 8005058:	7bfb      	ldrb	r3, [r7, #15]
 800505a:	4619      	mov	r1, r3
 800505c:	4803      	ldr	r0, [pc, #12]	@ (800506c <writeCharToCli_USBCDC+0x24>)
 800505e:	f7fd fb39 	bl	80026d4 <UART_Driver_Write>
}
 8005062:	bf00      	nop
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	40011000 	.word	0x40011000

08005070 <writeCharToCli_UARTCM4>:

static void writeCharToCli_UARTCM4(EmbeddedCli *embeddedCli, char c) {
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	460b      	mov	r3, r1
 800507a:	70fb      	strb	r3, [r7, #3]
    uint8_t c_to_send = c;
 800507c:	78fb      	ldrb	r3, [r7, #3]
 800507e:	73fb      	strb	r3, [r7, #15]
    UART_Driver_Write(UART_DEBUG, c_to_send);
 8005080:	7bfb      	ldrb	r3, [r7, #15]
 8005082:	4619      	mov	r1, r3
 8005084:	4803      	ldr	r0, [pc, #12]	@ (8005094 <writeCharToCli_UARTCM4+0x24>)
 8005086:	f7fd fb25 	bl	80026d4 <UART_Driver_Write>
}
 800508a:	bf00      	nop
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	40004400 	.word	0x40004400

08005098 <SystemCLI_Init>:

//Call before FREERTOS be initialized
//Call After UART Driver Init (or Peripheral use CLI)

Std_ReturnType SystemCLI_Init() {
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
    // Initialize the CLI configuration settings
    // Initialize USB CDC CLI
    EmbeddedCliConfig *usbcdc_config = embeddedCliDefaultConfig();
 800509e:	f000 f89f 	bl	80051e0 <embeddedCliDefaultConfig>
 80050a2:	6078      	str	r0, [r7, #4]
    usbcdc_config->cliBuffer = usbcdc_cliStaticBuffer;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a39      	ldr	r2, [pc, #228]	@ (800518c <SystemCLI_Init+0xf4>)
 80050a8:	60da      	str	r2, [r3, #12]
    usbcdc_config->cliBufferSize = USBCDC_CLI_BUFFER_SIZE;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050b0:	821a      	strh	r2, [r3, #16]
    usbcdc_config->rxBufferSize = CLI_RX_BUFFER_SIZE;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2210      	movs	r2, #16
 80050b6:	809a      	strh	r2, [r3, #4]
    usbcdc_config->cmdBufferSize = CLI_CMD_BUFFER_SIZE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2240      	movs	r2, #64	@ 0x40
 80050bc:	80da      	strh	r2, [r3, #6]
    usbcdc_config->historyBufferSize = CLI_HISTORY_SIZE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2280      	movs	r2, #128	@ 0x80
 80050c2:	811a      	strh	r2, [r3, #8]
    usbcdc_config->maxBindingCount = CLI_MAX_BINDING_COUNT;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2220      	movs	r2, #32
 80050c8:	815a      	strh	r2, [r3, #10]
    usbcdc_config->enableAutoComplete = CLI_AUTO_COMPLETE;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	749a      	strb	r2, [r3, #18]
    usbcdc_config->invitation = CLI_INITATION_USB;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a2f      	ldr	r2, [pc, #188]	@ (8005190 <SystemCLI_Init+0xf8>)
 80050d4:	601a      	str	r2, [r3, #0]
    usbcdc_config->staticBindings = getCliStaticBindings();
 80050d6:	f7ff ffa5 	bl	8005024 <getCliStaticBindings>
 80050da:	4602      	mov	r2, r0
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	615a      	str	r2, [r3, #20]
    usbcdc_config->staticBindingCount = getCliStaticBindingCount();
 80050e0:	f7ff ffaa 	bl	8005038 <getCliStaticBindingCount>
 80050e4:	4603      	mov	r3, r0
 80050e6:	461a      	mov	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	831a      	strh	r2, [r3, #24]

    cli_usbcdc = embeddedCliNew(usbcdc_config);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 f8d2 	bl	8005296 <embeddedCliNew>
 80050f2:	4603      	mov	r3, r0
 80050f4:	4a27      	ldr	r2, [pc, #156]	@ (8005194 <SystemCLI_Init+0xfc>)
 80050f6:	6013      	str	r3, [r2, #0]
    if (cli_usbcdc == NULL) {
 80050f8:	4b26      	ldr	r3, [pc, #152]	@ (8005194 <SystemCLI_Init+0xfc>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <SystemCLI_Init+0x6c>
        return E_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e03e      	b.n	8005182 <SystemCLI_Init+0xea>
    }
    cli_usbcdc->writeChar = writeCharToCli_USBCDC;
 8005104:	4b23      	ldr	r3, [pc, #140]	@ (8005194 <SystemCLI_Init+0xfc>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a23      	ldr	r2, [pc, #140]	@ (8005198 <SystemCLI_Init+0x100>)
 800510a:	601a      	str	r2, [r3, #0]

    // Initialize UART CM4 CLI
    EmbeddedCliConfig *uartcm4_config = embeddedCliDefaultConfig();
 800510c:	f000 f868 	bl	80051e0 <embeddedCliDefaultConfig>
 8005110:	6038      	str	r0, [r7, #0]
    uartcm4_config->cliBuffer = uartcm4_cliStaticBuffer;
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	4a21      	ldr	r2, [pc, #132]	@ (800519c <SystemCLI_Init+0x104>)
 8005116:	60da      	str	r2, [r3, #12]
    uartcm4_config->cliBufferSize = UARTCM4_CLI_BUFFER_SIZE;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800511e:	821a      	strh	r2, [r3, #16]
    uartcm4_config->rxBufferSize = CLI_RX_BUFFER_SIZE;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	2210      	movs	r2, #16
 8005124:	809a      	strh	r2, [r3, #4]
    uartcm4_config->cmdBufferSize = CLI_CMD_BUFFER_SIZE;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2240      	movs	r2, #64	@ 0x40
 800512a:	80da      	strh	r2, [r3, #6]
    uartcm4_config->historyBufferSize = CLI_HISTORY_SIZE;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	2280      	movs	r2, #128	@ 0x80
 8005130:	811a      	strh	r2, [r3, #8]
    uartcm4_config->maxBindingCount = CLI_MAX_BINDING_COUNT;
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	2220      	movs	r2, #32
 8005136:	815a      	strh	r2, [r3, #10]
    uartcm4_config->enableAutoComplete = CLI_AUTO_COMPLETE;
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	2201      	movs	r2, #1
 800513c:	749a      	strb	r2, [r3, #18]
    uartcm4_config->invitation = CLI_INITATION_CM4;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	4a17      	ldr	r2, [pc, #92]	@ (80051a0 <SystemCLI_Init+0x108>)
 8005142:	601a      	str	r2, [r3, #0]
    uartcm4_config->staticBindings = getCliStaticBindings();
 8005144:	f7ff ff6e 	bl	8005024 <getCliStaticBindings>
 8005148:	4602      	mov	r2, r0
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	615a      	str	r2, [r3, #20]
    uartcm4_config->staticBindingCount = getCliStaticBindingCount();
 800514e:	f7ff ff73 	bl	8005038 <getCliStaticBindingCount>
 8005152:	4603      	mov	r3, r0
 8005154:	461a      	mov	r2, r3
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	831a      	strh	r2, [r3, #24]

    cli_uartcm4 = embeddedCliNew(uartcm4_config);
 800515a:	6838      	ldr	r0, [r7, #0]
 800515c:	f000 f89b 	bl	8005296 <embeddedCliNew>
 8005160:	4603      	mov	r3, r0
 8005162:	4a10      	ldr	r2, [pc, #64]	@ (80051a4 <SystemCLI_Init+0x10c>)
 8005164:	6013      	str	r3, [r2, #0]
    if (cli_uartcm4 == NULL) {
 8005166:	4b0f      	ldr	r3, [pc, #60]	@ (80051a4 <SystemCLI_Init+0x10c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <SystemCLI_Init+0xda>
        return E_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e007      	b.n	8005182 <SystemCLI_Init+0xea>
    }
    cli_uartcm4->writeChar = writeCharToCli_UARTCM4;
 8005172:	4b0c      	ldr	r3, [pc, #48]	@ (80051a4 <SystemCLI_Init+0x10c>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a0c      	ldr	r2, [pc, #48]	@ (80051a8 <SystemCLI_Init+0x110>)
 8005178:	601a      	str	r2, [r3, #0]

    // Init the CLI with blank screen
//    onClearCLI(cli, NULL, NULL);

    // CLI has now been initialized, set bool to true to enable interrupts.
    cliIsReady = true;
 800517a:	4b0c      	ldr	r3, [pc, #48]	@ (80051ac <SystemCLI_Init+0x114>)
 800517c:	2201      	movs	r2, #1
 800517e:	701a      	strb	r2, [r3, #0]

    return E_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3708      	adds	r7, #8
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	24018348 	.word	0x24018348
 8005190:	08024f74 	.word	0x08024f74
 8005194:	24019348 	.word	0x24019348
 8005198:	08005049 	.word	0x08005049
 800519c:	24018b48 	.word	0x24018b48
 80051a0:	08024f88 	.word	0x08024f88
 80051a4:	2401934c 	.word	0x2401934c
 80051a8:	08005071 	.word	0x08005071
 80051ac:	24019350 	.word	0x24019350

080051b0 <getUsbCdcCliPointer>:


/*************************************************
 *             Get CLI Pointers                  *
 *************************************************/
EmbeddedCli *getUsbCdcCliPointer() {
 80051b0:	b480      	push	{r7}
 80051b2:	af00      	add	r7, sp, #0
    return cli_usbcdc;
 80051b4:	4b03      	ldr	r3, [pc, #12]	@ (80051c4 <getUsbCdcCliPointer+0x14>)
 80051b6:	681b      	ldr	r3, [r3, #0]
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	24019348 	.word	0x24019348

080051c8 <getUartCm4CliPointer>:

EmbeddedCli *getUartCm4CliPointer() {
 80051c8:	b480      	push	{r7}
 80051ca:	af00      	add	r7, sp, #0
    return cli_uartcm4;
 80051cc:	4b03      	ldr	r3, [pc, #12]	@ (80051dc <getUartCm4CliPointer+0x14>)
 80051ce:	681b      	ldr	r3, [r3, #0]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	2401934c 	.word	0x2401934c

080051e0 <embeddedCliDefaultConfig>:
 * @param pos - token position (counted from 1)
 * @return index of first char of specified token
 */
static uint16_t getTokenPosition(const char *tokenizedStr, uint16_t pos);

EmbeddedCliConfig *embeddedCliDefaultConfig(void) {
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0
    defaultConfig.rxBufferSize = 64;
 80051e4:	4b11      	ldr	r3, [pc, #68]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 80051e6:	2240      	movs	r2, #64	@ 0x40
 80051e8:	809a      	strh	r2, [r3, #4]
    defaultConfig.cmdBufferSize = 64;
 80051ea:	4b10      	ldr	r3, [pc, #64]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 80051ec:	2240      	movs	r2, #64	@ 0x40
 80051ee:	80da      	strh	r2, [r3, #6]
    defaultConfig.historyBufferSize = 128;
 80051f0:	4b0e      	ldr	r3, [pc, #56]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 80051f2:	2280      	movs	r2, #128	@ 0x80
 80051f4:	811a      	strh	r2, [r3, #8]
    defaultConfig.cliBuffer = NULL;
 80051f6:	4b0d      	ldr	r3, [pc, #52]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	60da      	str	r2, [r3, #12]
    defaultConfig.cliBufferSize = 0;
 80051fc:	4b0b      	ldr	r3, [pc, #44]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 80051fe:	2200      	movs	r2, #0
 8005200:	821a      	strh	r2, [r3, #16]
    defaultConfig.maxBindingCount = 8;
 8005202:	4b0a      	ldr	r3, [pc, #40]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 8005204:	2208      	movs	r2, #8
 8005206:	815a      	strh	r2, [r3, #10]
    defaultConfig.enableAutoComplete = true;
 8005208:	4b08      	ldr	r3, [pc, #32]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 800520a:	2201      	movs	r2, #1
 800520c:	749a      	strb	r2, [r3, #18]
    defaultConfig.invitation = "> ";
 800520e:	4b07      	ldr	r3, [pc, #28]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 8005210:	4a07      	ldr	r2, [pc, #28]	@ (8005230 <embeddedCliDefaultConfig+0x50>)
 8005212:	601a      	str	r2, [r3, #0]
    defaultConfig.staticBindingCount = 0;
 8005214:	4b05      	ldr	r3, [pc, #20]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 8005216:	2200      	movs	r2, #0
 8005218:	831a      	strh	r2, [r3, #24]
    defaultConfig.staticBindings = NULL;
 800521a:	4b04      	ldr	r3, [pc, #16]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
 800521c:	2200      	movs	r2, #0
 800521e:	615a      	str	r2, [r3, #20]
    return &defaultConfig;
 8005220:	4b02      	ldr	r3, [pc, #8]	@ (800522c <embeddedCliDefaultConfig+0x4c>)
}
 8005222:	4618      	mov	r0, r3
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	24019354 	.word	0x24019354
 8005230:	08024fb8 	.word	0x08024fb8

08005234 <embeddedCliRequiredSize>:

uint16_t embeddedCliRequiredSize(EmbeddedCliConfig *config) {
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
    uint16_t bindingCount = (config->staticBindings == NULL) ?
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d102      	bne.n	800524a <embeddedCliRequiredSize+0x16>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	895b      	ldrh	r3, [r3, #10]
 8005248:	e000      	b.n	800524c <embeddedCliRequiredSize+0x18>
 800524a:	2300      	movs	r3, #0
 800524c:	81fb      	strh	r3, [r7, #14]
                            (config->maxBindingCount) : 0;
    return (CLI_UINT_SIZE * (
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli)) +
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl)) +
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	889b      	ldrh	r3, [r3, #4]
 8005252:	3303      	adds	r3, #3
 8005254:	089a      	lsrs	r2, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	88db      	ldrh	r3, [r3, #6]
 800525a:	3303      	adds	r3, #3
 800525c:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 800525e:	441a      	add	r2, r3
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	891b      	ldrh	r3, [r3, #8]
 8005264:	3303      	adds	r3, #3
 8005266:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 8005268:	18d1      	adds	r1, r2, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 800526a:	89fa      	ldrh	r2, [r7, #14]
 800526c:	4613      	mov	r3, r2
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	4413      	add	r3, r2
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	3303      	adds	r3, #3
 8005276:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 8005278:	18ca      	adds	r2, r1, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(uint8_t))
 800527a:	89fb      	ldrh	r3, [r7, #14]
 800527c:	3303      	adds	r3, #3
 800527e:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 8005280:	4413      	add	r3, r2
 8005282:	3312      	adds	r3, #18
    return (CLI_UINT_SIZE * (
 8005284:	b29b      	uxth	r3, r3
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	b29b      	uxth	r3, r3
    ));
}
 800528a:	4618      	mov	r0, r3
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <embeddedCliNew>:

EmbeddedCli *embeddedCliNew(EmbeddedCliConfig *config) {
 8005296:	b580      	push	{r7, lr}
 8005298:	b088      	sub	sp, #32
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
    EmbeddedCli *cli = NULL;
 800529e:	2300      	movs	r3, #0
 80052a0:	61fb      	str	r3, [r7, #28]

    size_t totalSize = embeddedCliRequiredSize(config);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7ff ffc6 	bl	8005234 <embeddedCliRequiredSize>
 80052a8:	4603      	mov	r3, r0
 80052aa:	61bb      	str	r3, [r7, #24]

    _Bool allocated = false;
 80052ac:	2300      	movs	r3, #0
 80052ae:	75fb      	strb	r3, [r7, #23]

    if (config->cliBuffer == NULL || config->cliBufferSize < totalSize) {
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d005      	beq.n	80052c4 <embeddedCliNew+0x2e>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	8a1b      	ldrh	r3, [r3, #16]
 80052bc:	461a      	mov	r2, r3
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d901      	bls.n	80052c8 <embeddedCliNew+0x32>
        return NULL;
 80052c4:	2300      	movs	r3, #0
 80052c6:	e071      	b.n	80053ac <embeddedCliNew+0x116>
    }

    CLI_UINT *buf = config->cliBuffer;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	613b      	str	r3, [r7, #16]

    memset(buf, 0, totalSize);
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	2100      	movs	r1, #0
 80052d2:	6938      	ldr	r0, [r7, #16]
 80052d4:	f01c feb3 	bl	802203e <memset>

    cli = (EmbeddedCli *) buf;
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	61fb      	str	r3, [r7, #28]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli));
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	3310      	adds	r3, #16
 80052e0:	613b      	str	r3, [r7, #16]

    cli->_impl = (EmbeddedCliImpl *) buf;
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	60da      	str	r2, [r3, #12]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl));
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	3338      	adds	r3, #56	@ 0x38
 80052ec:	613b      	str	r3, [r7, #16]

    PREPARE_IMPL(cli);
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	60fb      	str	r3, [r7, #12]
    impl->rxBuffer.buf = (char *) buf;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	611a      	str	r2, [r3, #16]
    buf += BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	889b      	ldrh	r3, [r3, #4]
 80052fe:	3303      	adds	r3, #3
 8005300:	f023 0303 	bic.w	r3, r3, #3
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	4413      	add	r3, r2
 8005308:	613b      	str	r3, [r7, #16]

    impl->cmdBuffer = (char *) buf;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	61da      	str	r2, [r3, #28]
    buf += BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char));
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	88db      	ldrh	r3, [r3, #6]
 8005314:	3303      	adds	r3, #3
 8005316:	f023 0303 	bic.w	r3, r3, #3
 800531a:	693a      	ldr	r2, [r7, #16]
 800531c:	4413      	add	r3, r2
 800531e:	613b      	str	r3, [r7, #16]


    impl->bindings = (CliCommandBinding *) config->staticBindings;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	695a      	ldr	r2, [r3, #20]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	625a      	str	r2, [r3, #36]	@ 0x24
    impl->bindingsCount = config->staticBindingCount;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	8b1a      	ldrh	r2, [r3, #24]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    impl->maxBindingsCount = config->staticBindingCount;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	8b1a      	ldrh	r2, [r3, #24]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	85da      	strh	r2, [r3, #46]	@ 0x2e


    impl->history.buf = (char *) buf;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	693a      	ldr	r2, [r7, #16]
 800533c:	605a      	str	r2, [r3, #4]
    impl->history.bufferSize = config->historyBufferSize;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	891a      	ldrh	r2, [r3, #8]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	811a      	strh	r2, [r3, #8]

    if (allocated)
 8005346:	7dfb      	ldrb	r3, [r7, #23]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d008      	beq.n	800535e <embeddedCliNew+0xc8>
        SET_FLAG(impl->flags, CLI_FLAG_ALLOCATED);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005352:	f043 0304 	orr.w	r3, r3, #4
 8005356:	b2da      	uxtb	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    if (config->enableAutoComplete)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	7c9b      	ldrb	r3, [r3, #18]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d008      	beq.n	8005378 <embeddedCliNew+0xe2>
        SET_FLAG(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800536c:	f043 0320 	orr.w	r3, r3, #32
 8005370:	b2da      	uxtb	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    impl->rxBuffer.size = config->rxBufferSize;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	889a      	ldrh	r2, [r3, #4]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	831a      	strh	r2, [r3, #24]
    impl->rxBuffer.front = 0;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	829a      	strh	r2, [r3, #20]
    impl->rxBuffer.back = 0;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	82da      	strh	r2, [r3, #22]
    impl->cmdMaxSize = config->cmdBufferSize;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	88da      	ldrh	r2, [r3, #6]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	845a      	strh	r2, [r3, #34]	@ 0x22
    impl->lastChar = '\0';
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    impl->invitation = config->invitation;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	601a      	str	r2, [r3, #0]
    impl->cursorPos = 0;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	869a      	strh	r2, [r3, #52]	@ 0x34

    return cli;
 80053aa:	69fb      	ldr	r3, [r7, #28]
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3720      	adds	r7, #32
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <embeddedCliReceiveChar>:

void embeddedCliReceiveChar(EmbeddedCli *cli, char c) {
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	460b      	mov	r3, r1
 80053be:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	60fb      	str	r3, [r7, #12]

    if (!fifoBufPush(&impl->rxBuffer, c)) {
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	3310      	adds	r3, #16
 80053ca:	78fa      	ldrb	r2, [r7, #3]
 80053cc:	4611      	mov	r1, r2
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 ff8a 	bl	80062e8 <fifoBufPush>
 80053d4:	4603      	mov	r3, r0
 80053d6:	f083 0301 	eor.w	r3, r3, #1
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d008      	beq.n	80053f2 <embeddedCliReceiveChar+0x3e>
        SET_FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80053e6:	f043 0301 	orr.w	r3, r3, #1
 80053ea:	b2da      	uxtb	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    }
}
 80053f2:	bf00      	nop
 80053f4:	3710      	adds	r7, #16
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <embeddedCliProcess>:

void embeddedCliProcess(EmbeddedCli *cli) {
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b084      	sub	sp, #16
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
    if (cli->writeChar == NULL)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 8083 	beq.w	8005512 <embeddedCliProcess+0x118>
        return;

    PREPARE_IMPL(cli);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	60fb      	str	r3, [r7, #12]


    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_INIT_COMPLETE)) {
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d155      	bne.n	80054cc <embeddedCliProcess+0xd2>
        SET_FLAG(impl->flags, CLI_FLAG_INIT_COMPLETE);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005426:	f043 0302 	orr.w	r3, r3, #2
 800542a:	b2da      	uxtb	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        writeToOutput(cli, impl->invitation);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4619      	mov	r1, r3
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f000 fe7e 	bl	800613a <writeToOutput>
    }

    while (fifoBufAvailable(&impl->rxBuffer)) {
 800543e:	e045      	b.n	80054cc <embeddedCliProcess+0xd2>
        char c = fifoBufPop(&impl->rxBuffer);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	3310      	adds	r3, #16
 8005444:	4618      	mov	r0, r3
 8005446:	f000 ff27 	bl	8006298 <fifoBufPop>
 800544a:	4603      	mov	r3, r0
 800544c:	72fb      	strb	r3, [r7, #11]

        if (IS_FLAG_SET(impl->flags, CLI_FLAG_ESCAPE_MODE)) {
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005454:	f003 0308 	and.w	r3, r3, #8
 8005458:	2b00      	cmp	r3, #0
 800545a:	d005      	beq.n	8005468 <embeddedCliProcess+0x6e>
            onEscapedInput(cli, c);
 800545c:	7afb      	ldrb	r3, [r7, #11]
 800545e:	4619      	mov	r1, r3
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f9f5 	bl	8005850 <onEscapedInput>
 8005466:	e02a      	b.n	80054be <embeddedCliProcess+0xc4>
        } else if (impl->lastChar == 0x1B && c == '[') {
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800546e:	2b1b      	cmp	r3, #27
 8005470:	d10c      	bne.n	800548c <embeddedCliProcess+0x92>
 8005472:	7afb      	ldrb	r3, [r7, #11]
 8005474:	2b5b      	cmp	r3, #91	@ 0x5b
 8005476:	d109      	bne.n	800548c <embeddedCliProcess+0x92>
            //enter escape mode
            SET_FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800547e:	f043 0308 	orr.w	r3, r3, #8
 8005482:	b2da      	uxtb	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 800548a:	e018      	b.n	80054be <embeddedCliProcess+0xc4>
        } else if (isControlChar(c)) {
 800548c:	7afb      	ldrb	r3, [r7, #11]
 800548e:	4618      	mov	r0, r3
 8005490:	f000 feaa 	bl	80061e8 <isControlChar>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d005      	beq.n	80054a6 <embeddedCliProcess+0xac>
            onControlInput(cli, c);
 800549a:	7afb      	ldrb	r3, [r7, #11]
 800549c:	4619      	mov	r1, r3
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 fa86 	bl	80059b0 <onControlInput>
 80054a4:	e00b      	b.n	80054be <embeddedCliProcess+0xc4>
        } else if (isDisplayableChar(c)) {
 80054a6:	7afb      	ldrb	r3, [r7, #11]
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 febd 	bl	8006228 <isDisplayableChar>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d004      	beq.n	80054be <embeddedCliProcess+0xc4>
            onCharInput(cli, c);
 80054b4:	7afb      	ldrb	r3, [r7, #11]
 80054b6:	4619      	mov	r1, r3
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 fa27 	bl	800590c <onCharInput>
        }

        printLiveAutocompletion(cli);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 fd12 	bl	8005ee8 <printLiveAutocompletion>

        impl->lastChar = c;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	7afa      	ldrb	r2, [r7, #11]
 80054c8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    while (fifoBufAvailable(&impl->rxBuffer)) {
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	3310      	adds	r3, #16
 80054d0:	4618      	mov	r0, r3
 80054d2:	f000 fec0 	bl	8006256 <fifoBufAvailable>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1b1      	bne.n	8005440 <embeddedCliProcess+0x46>
    }

    // discard unfinished command if overflow happened
    if (IS_FLAG_SET(impl->flags, CLI_FLAG_OVERFLOW)) {
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d014      	beq.n	8005514 <embeddedCliProcess+0x11a>
        impl->cmdSize = 0;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	69db      	ldr	r3, [r3, #28]
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	8c12      	ldrh	r2, [r2, #32]
 80054f8:	4413      	add	r3, r2
 80054fa:	2200      	movs	r2, #0
 80054fc:	701a      	strb	r2, [r3, #0]
        UNSET_U8FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005504:	f023 0301 	bic.w	r3, r3, #1
 8005508:	b2da      	uxtb	r2, r3
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 8005510:	e000      	b.n	8005514 <embeddedCliProcess+0x11a>
        return;
 8005512:	bf00      	nop
    }
}
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
	...

0800551c <embeddedCliPrint>:

void embeddedCliPrint(EmbeddedCli *cli, const char *string) {
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
    if (cli->writeChar == NULL)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d03e      	beq.n	80055ac <embeddedCliPrint+0x90>
        return;

    PREPARE_IMPL(cli);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	60fb      	str	r3, [r7, #12]

    // Save cursor position
    uint16_t cursorPosSave = impl->cursorPos;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005538:	817b      	strh	r3, [r7, #10]

    // remove chars for autocompletion and live command
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005540:	f003 0310 	and.w	r3, r3, #16
 8005544:	2b00      	cmp	r3, #0
 8005546:	d102      	bne.n	800554e <embeddedCliPrint+0x32>
        clearCurrentLine(cli);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 fdc1 	bl	80060d0 <clearCurrentLine>

    // Restore cursor position
    impl->cursorPos = cursorPosSave;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	897a      	ldrh	r2, [r7, #10]
 8005552:	869a      	strh	r2, [r3, #52]	@ 0x34

    // print provided string
    writeToOutput(cli, string);
 8005554:	6839      	ldr	r1, [r7, #0]
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 fdef 	bl	800613a <writeToOutput>
    writeToOutput(cli, lineBreak);
 800555c:	4b15      	ldr	r3, [pc, #84]	@ (80055b4 <embeddedCliPrint+0x98>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4619      	mov	r1, r3
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 fde9 	bl	800613a <writeToOutput>

    // print current command back to screen
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT)) {
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800556e:	f003 0310 	and.w	r3, r3, #16
 8005572:	2b00      	cmp	r3, #0
 8005574:	d11b      	bne.n	80055ae <embeddedCliPrint+0x92>
        writeToOutput(cli, impl->invitation);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4619      	mov	r1, r3
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 fddc 	bl	800613a <writeToOutput>
        writeToOutput(cli, impl->cmdBuffer);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	69db      	ldr	r3, [r3, #28]
 8005586:	4619      	mov	r1, r3
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 fdd6 	bl	800613a <writeToOutput>
        impl->inputLineLength = impl->cmdSize;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8c1a      	ldrh	r2, [r3, #32]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	861a      	strh	r2, [r3, #48]	@ 0x30
        moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_BACKWARD);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800559a:	2200      	movs	r2, #0
 800559c:	4619      	mov	r1, r3
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fdec 	bl	800617c <moveCursor>

        printLiveAutocompletion(cli);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f000 fc9f 	bl	8005ee8 <printLiveAutocompletion>
 80055aa:	e000      	b.n	80055ae <embeddedCliPrint+0x92>
        return;
 80055ac:	bf00      	nop
    }
}
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	240148a0 	.word	0x240148a0

080055b8 <embeddedCliTokenizeArgs>:

void embeddedCliTokenizeArgs(char *args) {
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b088      	sub	sp, #32
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
    if (args == NULL)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d066      	beq.n	8005694 <embeddedCliTokenizeArgs+0xdc>
        return;

    // for now only space, but can add more later
    const char *separators = " ";
 80055c6:	4b35      	ldr	r3, [pc, #212]	@ (800569c <embeddedCliTokenizeArgs+0xe4>)
 80055c8:	60fb      	str	r3, [r7, #12]

    // indicates that arg is quoted so separators are copied as is
    bool quotesEnabled = false;
 80055ca:	2300      	movs	r3, #0
 80055cc:	77fb      	strb	r3, [r7, #31]
    // indicates that previous char was a slash, so next char is copied as is
    bool escapeActivated = false;
 80055ce:	2300      	movs	r3, #0
 80055d0:	77bb      	strb	r3, [r7, #30]
    int insertPos = 0;
 80055d2:	2300      	movs	r3, #0
 80055d4:	61bb      	str	r3, [r7, #24]

    int i = 0;
 80055d6:	2300      	movs	r3, #0
 80055d8:	617b      	str	r3, [r7, #20]
    char currentChar;
    while ((currentChar = args[i]) != '\0') {
 80055da:	e047      	b.n	800566c <embeddedCliTokenizeArgs+0xb4>
        ++i;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	3301      	adds	r3, #1
 80055e0:	617b      	str	r3, [r7, #20]

        if (escapeActivated) {
 80055e2:	7fbb      	ldrb	r3, [r7, #30]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d002      	beq.n	80055ee <embeddedCliTokenizeArgs+0x36>
            escapeActivated = false;
 80055e8:	2300      	movs	r3, #0
 80055ea:	77bb      	strb	r3, [r7, #30]
 80055ec:	e029      	b.n	8005642 <embeddedCliTokenizeArgs+0x8a>
        } else if (currentChar == '\\') {
 80055ee:	7cfb      	ldrb	r3, [r7, #19]
 80055f0:	2b5c      	cmp	r3, #92	@ 0x5c
 80055f2:	d102      	bne.n	80055fa <embeddedCliTokenizeArgs+0x42>
            escapeActivated = true;
 80055f4:	2301      	movs	r3, #1
 80055f6:	77bb      	strb	r3, [r7, #30]
            continue;
 80055f8:	e038      	b.n	800566c <embeddedCliTokenizeArgs+0xb4>
        } else if (currentChar == '"') {
 80055fa:	7cfb      	ldrb	r3, [r7, #19]
 80055fc:	2b22      	cmp	r3, #34	@ 0x22
 80055fe:	d110      	bne.n	8005622 <embeddedCliTokenizeArgs+0x6a>
            quotesEnabled = !quotesEnabled;
 8005600:	7ffb      	ldrb	r3, [r7, #31]
 8005602:	2b00      	cmp	r3, #0
 8005604:	bf14      	ite	ne
 8005606:	2301      	movne	r3, #1
 8005608:	2300      	moveq	r3, #0
 800560a:	b2db      	uxtb	r3, r3
 800560c:	f083 0301 	eor.w	r3, r3, #1
 8005610:	b2db      	uxtb	r3, r3
 8005612:	77fb      	strb	r3, [r7, #31]
 8005614:	7ffb      	ldrb	r3, [r7, #31]
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	77fb      	strb	r3, [r7, #31]
            currentChar = '\0';
 800561c:	2300      	movs	r3, #0
 800561e:	74fb      	strb	r3, [r7, #19]
 8005620:	e00f      	b.n	8005642 <embeddedCliTokenizeArgs+0x8a>
        } else if (!quotesEnabled && strchr(separators, currentChar) != NULL) {
 8005622:	7ffb      	ldrb	r3, [r7, #31]
 8005624:	f083 0301 	eor.w	r3, r3, #1
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d009      	beq.n	8005642 <embeddedCliTokenizeArgs+0x8a>
 800562e:	7cfb      	ldrb	r3, [r7, #19]
 8005630:	4619      	mov	r1, r3
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f01c fd1a 	bl	802206c <strchr>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <embeddedCliTokenizeArgs+0x8a>
            currentChar = '\0';
 800563e:	2300      	movs	r3, #0
 8005640:	74fb      	strb	r3, [r7, #19]
        }

        // null chars are only copied once and not copied to the beginning
        if (currentChar != '\0' || (insertPos > 0 && args[insertPos - 1] != '\0')) {
 8005642:	7cfb      	ldrb	r3, [r7, #19]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d109      	bne.n	800565c <embeddedCliTokenizeArgs+0xa4>
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	2b00      	cmp	r3, #0
 800564c:	dd0e      	ble.n	800566c <embeddedCliTokenizeArgs+0xb4>
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	3b01      	subs	r3, #1
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	4413      	add	r3, r2
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d007      	beq.n	800566c <embeddedCliTokenizeArgs+0xb4>
            args[insertPos] = currentChar;
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	4413      	add	r3, r2
 8005662:	7cfa      	ldrb	r2, [r7, #19]
 8005664:	701a      	strb	r2, [r3, #0]
            ++insertPos;
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	3301      	adds	r3, #1
 800566a:	61bb      	str	r3, [r7, #24]
    while ((currentChar = args[i]) != '\0') {
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	4413      	add	r3, r2
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	74fb      	strb	r3, [r7, #19]
 8005676:	7cfb      	ldrb	r3, [r7, #19]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1af      	bne.n	80055dc <embeddedCliTokenizeArgs+0x24>
        }
    }

    // make args double null-terminated source buffer must be big enough to contain extra spaces
    args[insertPos] = '\0';
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	4413      	add	r3, r2
 8005682:	2200      	movs	r2, #0
 8005684:	701a      	strb	r2, [r3, #0]
    args[insertPos + 1] = '\0';
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	3301      	adds	r3, #1
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	4413      	add	r3, r2
 800568e:	2200      	movs	r2, #0
 8005690:	701a      	strb	r2, [r3, #0]
 8005692:	e000      	b.n	8005696 <embeddedCliTokenizeArgs+0xde>
        return;
 8005694:	bf00      	nop
}
 8005696:	3720      	adds	r7, #32
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	08024fbc 	.word	0x08024fbc

080056a0 <embeddedCliGetToken>:

const char *embeddedCliGetToken(const char *tokenizedStr, uint16_t pos) {
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	460b      	mov	r3, r1
 80056aa:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 80056ac:	887b      	ldrh	r3, [r7, #2]
 80056ae:	4619      	mov	r1, r3
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 ff20 	bl	80064f6 <getTokenPosition>
 80056b6:	4603      	mov	r3, r0
 80056b8:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 80056ba:	89fb      	ldrh	r3, [r7, #14]
 80056bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d003      	beq.n	80056cc <embeddedCliGetToken+0x2c>
        return &tokenizedStr[i];
 80056c4:	89fb      	ldrh	r3, [r7, #14]
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	4413      	add	r3, r2
 80056ca:	e000      	b.n	80056ce <embeddedCliGetToken+0x2e>
    else
        return NULL;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <embeddedCliGetTokenVariable>:

char *embeddedCliGetTokenVariable(char *tokenizedStr, uint16_t pos) {
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b084      	sub	sp, #16
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
 80056de:	460b      	mov	r3, r1
 80056e0:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 80056e2:	887b      	ldrh	r3, [r7, #2]
 80056e4:	4619      	mov	r1, r3
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 ff05 	bl	80064f6 <getTokenPosition>
 80056ec:	4603      	mov	r3, r0
 80056ee:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 80056f0:	89fb      	ldrh	r3, [r7, #14]
 80056f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d003      	beq.n	8005702 <embeddedCliGetTokenVariable+0x2c>
        return &tokenizedStr[i];
 80056fa:	89fb      	ldrh	r3, [r7, #14]
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	4413      	add	r3, r2
 8005700:	e000      	b.n	8005704 <embeddedCliGetTokenVariable+0x2e>
    else
        return NULL;
 8005702:	2300      	movs	r3, #0
}
 8005704:	4618      	mov	r0, r3
 8005706:	3710      	adds	r7, #16
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <embeddedCliGetTokenCount>:
    }

    return 0;
}

uint16_t embeddedCliGetTokenCount(const char *tokenizedStr) {
 800570c:	b480      	push	{r7}
 800570e:	b085      	sub	sp, #20
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
    if (tokenizedStr == NULL || tokenizedStr[0] == '\0')
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <embeddedCliGetTokenCount+0x16>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <embeddedCliGetTokenCount+0x1a>
        return 0;
 8005722:	2300      	movs	r3, #0
 8005724:	e019      	b.n	800575a <embeddedCliGetTokenCount+0x4e>

    int i = 0;
 8005726:	2300      	movs	r3, #0
 8005728:	60fb      	str	r3, [r7, #12]
    uint16_t tokenCount = 1;
 800572a:	2301      	movs	r3, #1
 800572c:	817b      	strh	r3, [r7, #10]
    while (true) {
        if (tokenizedStr[i] == '\0') {
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	4413      	add	r3, r2
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d109      	bne.n	800574e <embeddedCliGetTokenCount+0x42>
            if (tokenizedStr[i + 1] == '\0')
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	3301      	adds	r3, #1
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	4413      	add	r3, r2
 8005742:	781b      	ldrb	r3, [r3, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d006      	beq.n	8005756 <embeddedCliGetTokenCount+0x4a>
                break;
            ++tokenCount;
 8005748:	897b      	ldrh	r3, [r7, #10]
 800574a:	3301      	adds	r3, #1
 800574c:	817b      	strh	r3, [r7, #10]
        }
        ++i;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	3301      	adds	r3, #1
 8005752:	60fb      	str	r3, [r7, #12]
        if (tokenizedStr[i] == '\0') {
 8005754:	e7eb      	b.n	800572e <embeddedCliGetTokenCount+0x22>
                break;
 8005756:	bf00      	nop
    }

    return tokenCount;
 8005758:	897b      	ldrh	r3, [r7, #10]
}
 800575a:	4618      	mov	r0, r3
 800575c:	3714      	adds	r7, #20
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
	...

08005768 <navigateHistory>:

static void navigateHistory(EmbeddedCli *cli, bool navigateUp) {
 8005768:	b580      	push	{r7, lr}
 800576a:	b086      	sub	sp, #24
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	460b      	mov	r3, r1
 8005772:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	613b      	str	r3, [r7, #16]
    if (impl->history.itemsCount == 0 ||
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	899b      	ldrh	r3, [r3, #12]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d05f      	beq.n	8005842 <navigateHistory+0xda>
 8005782:	78fb      	ldrb	r3, [r7, #3]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d005      	beq.n	8005794 <navigateHistory+0x2c>
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	895a      	ldrh	r2, [r3, #10]
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	899b      	ldrh	r3, [r3, #12]
 8005790:	429a      	cmp	r2, r3
 8005792:	d056      	beq.n	8005842 <navigateHistory+0xda>
        (!navigateUp && impl->history.current == 0))
 8005794:	78fb      	ldrb	r3, [r7, #3]
 8005796:	f083 0301 	eor.w	r3, r3, #1
 800579a:	b2db      	uxtb	r3, r3
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 800579c:	2b00      	cmp	r3, #0
 800579e:	d003      	beq.n	80057a8 <navigateHistory+0x40>
        (!navigateUp && impl->history.current == 0))
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	895b      	ldrh	r3, [r3, #10]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d04c      	beq.n	8005842 <navigateHistory+0xda>
        return;

    clearCurrentLine(cli);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 fc91 	bl	80060d0 <clearCurrentLine>

    writeToOutput(cli, impl->invitation);
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4619      	mov	r1, r3
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 fcc0 	bl	800613a <writeToOutput>

    if (navigateUp)
 80057ba:	78fb      	ldrb	r3, [r7, #3]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d006      	beq.n	80057ce <navigateHistory+0x66>
        ++impl->history.current;
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	895b      	ldrh	r3, [r3, #10]
 80057c4:	3301      	adds	r3, #1
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	815a      	strh	r2, [r3, #10]
 80057cc:	e005      	b.n	80057da <navigateHistory+0x72>
    else
        --impl->history.current;
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	895b      	ldrh	r3, [r3, #10]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	815a      	strh	r2, [r3, #10]

    const char *item = historyGet(&impl->history, impl->history.current);
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	1d1a      	adds	r2, r3, #4
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	895b      	ldrh	r3, [r3, #10]
 80057e2:	4619      	mov	r1, r3
 80057e4:	4610      	mov	r0, r2
 80057e6:	f000 fe0d 	bl	8006404 <historyGet>
 80057ea:	6178      	str	r0, [r7, #20]
    // simple way to handle empty command the same way as others
    if (item == NULL)
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <navigateHistory+0x8e>
        item = "";
 80057f2:	4b16      	ldr	r3, [pc, #88]	@ (800584c <navigateHistory+0xe4>)
 80057f4:	617b      	str	r3, [r7, #20]
    uint16_t len = (uint16_t) strlen(item);
 80057f6:	6978      	ldr	r0, [r7, #20]
 80057f8:	f7fa fd7c 	bl	80002f4 <strlen>
 80057fc:	4603      	mov	r3, r0
 80057fe:	81fb      	strh	r3, [r7, #14]
    memcpy(impl->cmdBuffer, item, len);
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	69db      	ldr	r3, [r3, #28]
 8005804:	89fa      	ldrh	r2, [r7, #14]
 8005806:	6979      	ldr	r1, [r7, #20]
 8005808:	4618      	mov	r0, r3
 800580a:	f01c fcc2 	bl	8022192 <memcpy>
    impl->cmdBuffer[len] = '\0';
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	69da      	ldr	r2, [r3, #28]
 8005812:	89fb      	ldrh	r3, [r7, #14]
 8005814:	4413      	add	r3, r2
 8005816:	2200      	movs	r2, #0
 8005818:	701a      	strb	r2, [r3, #0]
    impl->cmdSize = len;
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	89fa      	ldrh	r2, [r7, #14]
 800581e:	841a      	strh	r2, [r3, #32]

    writeToOutput(cli, impl->cmdBuffer);
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	69db      	ldr	r3, [r3, #28]
 8005824:	4619      	mov	r1, r3
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 fc87 	bl	800613a <writeToOutput>
    impl->inputLineLength = impl->cmdSize;
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	8c1a      	ldrh	r2, [r3, #32]
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cursorPos = 0;
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	2200      	movs	r2, #0
 8005838:	869a      	strh	r2, [r3, #52]	@ 0x34

    printLiveAutocompletion(cli);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fb54 	bl	8005ee8 <printLiveAutocompletion>
 8005840:	e000      	b.n	8005844 <navigateHistory+0xdc>
        return;
 8005842:	bf00      	nop
}
 8005844:	3718      	adds	r7, #24
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	08024fc0 	.word	0x08024fc0

08005850 <onEscapedInput>:

static void onEscapedInput(EmbeddedCli *cli, char c) {
 8005850:	b590      	push	{r4, r7, lr}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	460b      	mov	r3, r1
 800585a:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	60fb      	str	r3, [r7, #12]

    if (c >= 64 && c <= 126) {
 8005862:	78fb      	ldrb	r3, [r7, #3]
 8005864:	2b3f      	cmp	r3, #63	@ 0x3f
 8005866:	d948      	bls.n	80058fa <onEscapedInput+0xaa>
 8005868:	78fb      	ldrb	r3, [r7, #3]
 800586a:	2b7e      	cmp	r3, #126	@ 0x7e
 800586c:	d845      	bhi.n	80058fa <onEscapedInput+0xaa>
        // handle escape sequence
        UNSET_U8FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005874:	f023 0308 	bic.w	r3, r3, #8
 8005878:	b2da      	uxtb	r2, r3
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

        if (c == 'A' || c == 'B') {
 8005880:	78fb      	ldrb	r3, [r7, #3]
 8005882:	2b41      	cmp	r3, #65	@ 0x41
 8005884:	d002      	beq.n	800588c <onEscapedInput+0x3c>
 8005886:	78fb      	ldrb	r3, [r7, #3]
 8005888:	2b42      	cmp	r3, #66	@ 0x42
 800588a:	d109      	bne.n	80058a0 <onEscapedInput+0x50>
            // treat \e[..A as cursor up and \e[..B as cursor down
            // there might be extra chars between [ and A/B, just ignore them
            navigateHistory(cli, c == 'A');
 800588c:	78fb      	ldrb	r3, [r7, #3]
 800588e:	2b41      	cmp	r3, #65	@ 0x41
 8005890:	bf0c      	ite	eq
 8005892:	2301      	moveq	r3, #1
 8005894:	2300      	movne	r3, #0
 8005896:	b2db      	uxtb	r3, r3
 8005898:	4619      	mov	r1, r3
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7ff ff64 	bl	8005768 <navigateHistory>
        }

        if (c == 'C' && impl->cursorPos > 0) {
 80058a0:	78fb      	ldrb	r3, [r7, #3]
 80058a2:	2b43      	cmp	r3, #67	@ 0x43
 80058a4:	d10f      	bne.n	80058c6 <onEscapedInput+0x76>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00b      	beq.n	80058c6 <onEscapedInput+0x76>
            impl->cursorPos--;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80058b2:	3b01      	subs	r3, #1
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorRight);
 80058ba:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <onEscapedInput+0xb4>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4619      	mov	r1, r3
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 fc3a 	bl	800613a <writeToOutput>
        }

        if (c == 'D' && impl->cursorPos < strlen(impl->cmdBuffer)) {
 80058c6:	78fb      	ldrb	r3, [r7, #3]
 80058c8:	2b44      	cmp	r3, #68	@ 0x44
 80058ca:	d116      	bne.n	80058fa <onEscapedInput+0xaa>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80058d0:	461c      	mov	r4, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	69db      	ldr	r3, [r3, #28]
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7fa fd0c 	bl	80002f4 <strlen>
 80058dc:	4603      	mov	r3, r0
 80058de:	429c      	cmp	r4, r3
 80058e0:	d20b      	bcs.n	80058fa <onEscapedInput+0xaa>
            impl->cursorPos++;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80058e6:	3301      	adds	r3, #1
 80058e8:	b29a      	uxth	r2, r3
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorLeft);
 80058ee:	4b06      	ldr	r3, [pc, #24]	@ (8005908 <onEscapedInput+0xb8>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4619      	mov	r1, r3
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f000 fc20 	bl	800613a <writeToOutput>
        }
    }
}
 80058fa:	bf00      	nop
 80058fc:	3714      	adds	r7, #20
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd90      	pop	{r4, r7, pc}
 8005902:	bf00      	nop
 8005904:	240148a4 	.word	0x240148a4
 8005908:	240148a8 	.word	0x240148a8

0800590c <onCharInput>:

static void onCharInput(EmbeddedCli *cli, char c) {
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	460b      	mov	r3, r1
 8005916:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	60fb      	str	r3, [r7, #12]

    // have to reserve two extra chars for command ending (used in tokenization)
    if (impl->cmdSize + 2 >= impl->cmdMaxSize)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	8c1b      	ldrh	r3, [r3, #32]
 8005922:	3302      	adds	r3, #2
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 8005928:	4293      	cmp	r3, r2
 800592a:	da3b      	bge.n	80059a4 <onCharInput+0x98>
        return;

    size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	69db      	ldr	r3, [r3, #28]
 8005930:	4618      	mov	r0, r3
 8005932:	f7fa fcdf 	bl	80002f4 <strlen>
 8005936:	4602      	mov	r2, r0
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	60bb      	str	r3, [r7, #8]

    memmove(&impl->cmdBuffer[insertPos + 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	69da      	ldr	r2, [r3, #28]
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	3301      	adds	r3, #1
 8005948:	18d0      	adds	r0, r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	69da      	ldr	r2, [r3, #28]
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	18d1      	adds	r1, r2, r3
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005956:	3301      	adds	r3, #1
 8005958:	461a      	mov	r2, r3
 800595a:	f01c fb56 	bl	802200a <memmove>

    ++impl->cmdSize;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	8c1b      	ldrh	r3, [r3, #32]
 8005962:	3301      	adds	r3, #1
 8005964:	b29a      	uxth	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	841a      	strh	r2, [r3, #32]
    ++impl->inputLineLength;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800596e:	3301      	adds	r3, #1
 8005970:	b29a      	uxth	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cmdBuffer[insertPos] = c;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	69da      	ldr	r2, [r3, #28]
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	4413      	add	r3, r2
 800597e:	78fa      	ldrb	r2, [r7, #3]
 8005980:	701a      	strb	r2, [r3, #0]

    if (impl->cursorPos > 0)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005986:	2b00      	cmp	r3, #0
 8005988:	d005      	beq.n	8005996 <onCharInput+0x8a>
        writeToOutput(cli, escSeqInsertChar); // Insert Character
 800598a:	4b08      	ldr	r3, [pc, #32]	@ (80059ac <onCharInput+0xa0>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4619      	mov	r1, r3
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 fbd2 	bl	800613a <writeToOutput>

    cli->writeChar(cli, c);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	78fa      	ldrb	r2, [r7, #3]
 800599c:	4611      	mov	r1, r2
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	4798      	blx	r3
 80059a2:	e000      	b.n	80059a6 <onCharInput+0x9a>
        return;
 80059a4:	bf00      	nop
}
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	240148b4 	.word	0x240148b4

080059b0 <onControlInput>:

static void onControlInput(EmbeddedCli *cli, char c) {
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	460b      	mov	r3, r1
 80059ba:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	60fb      	str	r3, [r7, #12]

    // process \r\n and \n\r as single \r\n command
    if ((impl->lastChar == '\r' && c == '\n') ||
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80059c8:	2b0d      	cmp	r3, #13
 80059ca:	d102      	bne.n	80059d2 <onControlInput+0x22>
 80059cc:	78fb      	ldrb	r3, [r7, #3]
 80059ce:	2b0a      	cmp	r3, #10
 80059d0:	d078      	beq.n	8005ac4 <onControlInput+0x114>
        (impl->lastChar == '\n' && c == '\r'))
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
    if ((impl->lastChar == '\r' && c == '\n') ||
 80059d8:	2b0a      	cmp	r3, #10
 80059da:	d102      	bne.n	80059e2 <onControlInput+0x32>
        (impl->lastChar == '\n' && c == '\r'))
 80059dc:	78fb      	ldrb	r3, [r7, #3]
 80059de:	2b0d      	cmp	r3, #13
 80059e0:	d070      	beq.n	8005ac4 <onControlInput+0x114>
        return;

    if (c == '\r' || c == '\n') {
 80059e2:	78fb      	ldrb	r3, [r7, #3]
 80059e4:	2b0d      	cmp	r3, #13
 80059e6:	d002      	beq.n	80059ee <onControlInput+0x3e>
 80059e8:	78fb      	ldrb	r3, [r7, #3]
 80059ea:	2b0a      	cmp	r3, #10
 80059ec:	d129      	bne.n	8005a42 <onControlInput+0x92>
        // try to autocomplete command and then process it
        onAutocompleteRequest(cli);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 fadc 	bl	8005fac <onAutocompleteRequest>

        writeToOutput(cli, lineBreak);
 80059f4:	4b35      	ldr	r3, [pc, #212]	@ (8005acc <onControlInput+0x11c>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4619      	mov	r1, r3
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 fb9d 	bl	800613a <writeToOutput>

        if (impl->cmdSize > 0)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	8c1b      	ldrh	r3, [r3, #32]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <onControlInput+0x5e>
            parseCommand(cli);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f865 	bl	8005ad8 <parseCommand>
        impl->cmdSize = 0;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	68fa      	ldr	r2, [r7, #12]
 8005a1a:	8c12      	ldrh	r2, [r2, #32]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	2200      	movs	r2, #0
 8005a20:	701a      	strb	r2, [r3, #0]
        impl->inputLineLength = 0;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->history.current = 0;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	815a      	strh	r2, [r3, #10]
        impl->cursorPos = 0;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	869a      	strh	r2, [r3, #52]	@ 0x34

        writeToOutput(cli, impl->invitation);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4619      	mov	r1, r3
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 fb7d 	bl	800613a <writeToOutput>
 8005a40:	e041      	b.n	8005ac6 <onControlInput+0x116>
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 8005a42:	78fb      	ldrb	r3, [r7, #3]
 8005a44:	2b08      	cmp	r3, #8
 8005a46:	d002      	beq.n	8005a4e <onControlInput+0x9e>
 8005a48:	78fb      	ldrb	r3, [r7, #3]
 8005a4a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a4c:	d133      	bne.n	8005ab6 <onControlInput+0x106>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	8c1b      	ldrh	r3, [r3, #32]
 8005a52:	461a      	mov	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	dd2b      	ble.n	8005ab6 <onControlInput+0x106>
        // remove char from screen
        writeToOutput(cli, escSeqCursorLeft); // Move cursor to left
 8005a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8005ad0 <onControlInput+0x120>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4619      	mov	r1, r3
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 fb68 	bl	800613a <writeToOutput>
        writeToOutput(cli, escSeqDeleteChar); // And remove character
 8005a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ad4 <onControlInput+0x124>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4619      	mov	r1, r3
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 fb62 	bl	800613a <writeToOutput>
        // and from buffer
        size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	69db      	ldr	r3, [r3, #28]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7fa fc3a 	bl	80002f4 <strlen>
 8005a80:	4602      	mov	r2, r0
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	60bb      	str	r3, [r7, #8]
        memmove(&impl->cmdBuffer[insertPos - 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	69da      	ldr	r2, [r3, #28]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	3b01      	subs	r3, #1
 8005a92:	18d0      	adds	r0, r2, r3
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	69da      	ldr	r2, [r3, #28]
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	18d1      	adds	r1, r2, r3
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	f01c fab1 	bl	802200a <memmove>
        --impl->cmdSize;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8c1b      	ldrh	r3, [r3, #32]
 8005aac:	3b01      	subs	r3, #1
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	841a      	strh	r2, [r3, #32]
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 8005ab4:	e007      	b.n	8005ac6 <onControlInput+0x116>
    } else if (c == '\t') {
 8005ab6:	78fb      	ldrb	r3, [r7, #3]
 8005ab8:	2b09      	cmp	r3, #9
 8005aba:	d104      	bne.n	8005ac6 <onControlInput+0x116>
        onAutocompleteRequest(cli);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 fa75 	bl	8005fac <onAutocompleteRequest>
 8005ac2:	e000      	b.n	8005ac6 <onControlInput+0x116>
        return;
 8005ac4:	bf00      	nop
    }

}
 8005ac6:	3710      	adds	r7, #16
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	240148a0 	.word	0x240148a0
 8005ad0:	240148a8 	.word	0x240148a8
 8005ad4:	240148b8 	.word	0x240148b8

08005ad8 <parseCommand>:

static void parseCommand(EmbeddedCli *cli) {
 8005ad8:	b590      	push	{r4, r7, lr}
 8005ada:	b08f      	sub	sp, #60	@ 0x3c
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	61bb      	str	r3, [r7, #24]

    bool isEmpty = true;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    for (int i = 0; i < impl->cmdSize; ++i) {
 8005aec:	2300      	movs	r3, #0
 8005aee:	633b      	str	r3, [r7, #48]	@ 0x30
 8005af0:	e00d      	b.n	8005b0e <parseCommand+0x36>
        if (impl->cmdBuffer[i] != ' ') {
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	69da      	ldr	r2, [r3, #28]
 8005af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af8:	4413      	add	r3, r2
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	2b20      	cmp	r3, #32
 8005afe:	d003      	beq.n	8005b08 <parseCommand+0x30>
            isEmpty = false;
 8005b00:	2300      	movs	r3, #0
 8005b02:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 8005b06:	e008      	b.n	8005b1a <parseCommand+0x42>
    for (int i = 0; i < impl->cmdSize; ++i) {
 8005b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	8c1b      	ldrh	r3, [r3, #32]
 8005b12:	461a      	mov	r2, r3
 8005b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b16:	4293      	cmp	r3, r2
 8005b18:	dbeb      	blt.n	8005af2 <parseCommand+0x1a>
        }
    }
    // do not process empty commands
    if (isEmpty)
 8005b1a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	f040 80fa 	bne.w	8005d18 <parseCommand+0x240>
        return;
    // push command to history before buffer is modified
    historyPut(&impl->history, impl->cmdBuffer);
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	1d1a      	adds	r2, r3, #4
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	69db      	ldr	r3, [r3, #28]
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	4610      	mov	r0, r2
 8005b30:	f000 fc04 	bl	800633c <historyPut>

    char *cmdName = NULL;
 8005b34:	2300      	movs	r3, #0
 8005b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    char *cmdArgs = NULL;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    bool nameFinished = false;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // find command name and command args inside command buffer
    for (int i = 0; i < impl->cmdSize; ++i) {
 8005b42:	2300      	movs	r3, #0
 8005b44:	623b      	str	r3, [r7, #32]
 8005b46:	e030      	b.n	8005baa <parseCommand+0xd2>
        char c = impl->cmdBuffer[i];
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	69da      	ldr	r2, [r3, #28]
 8005b4c:	6a3b      	ldr	r3, [r7, #32]
 8005b4e:	4413      	add	r3, r2
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	75fb      	strb	r3, [r7, #23]

        if (c == ' ') {
 8005b54:	7dfb      	ldrb	r3, [r7, #23]
 8005b56:	2b20      	cmp	r3, #32
 8005b58:	d10f      	bne.n	8005b7a <parseCommand+0xa2>
            // all spaces between name and args are filled with zeros
            // so name is a correct null-terminated string
            if (cmdArgs == NULL)
 8005b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d105      	bne.n	8005b6c <parseCommand+0x94>
                impl->cmdBuffer[i] = '\0';
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	69da      	ldr	r2, [r3, #28]
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	4413      	add	r3, r2
 8005b68:	2200      	movs	r2, #0
 8005b6a:	701a      	strb	r2, [r3, #0]
            if (cmdName != NULL)
 8005b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d018      	beq.n	8005ba4 <parseCommand+0xcc>
                nameFinished = true;
 8005b72:	2301      	movs	r3, #1
 8005b74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005b78:	e014      	b.n	8005ba4 <parseCommand+0xcc>

        } else if (cmdName == NULL) {
 8005b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d105      	bne.n	8005b8c <parseCommand+0xb4>
            cmdName = &impl->cmdBuffer[i];
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	69da      	ldr	r2, [r3, #28]
 8005b84:	6a3b      	ldr	r3, [r7, #32]
 8005b86:	4413      	add	r3, r2
 8005b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b8a:	e00b      	b.n	8005ba4 <parseCommand+0xcc>
        } else if (cmdArgs == NULL && nameFinished) {
 8005b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d108      	bne.n	8005ba4 <parseCommand+0xcc>
 8005b92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d004      	beq.n	8005ba4 <parseCommand+0xcc>
            cmdArgs = &impl->cmdBuffer[i];
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	69da      	ldr	r2, [r3, #28]
 8005b9e:	6a3b      	ldr	r3, [r7, #32]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (int i = 0; i < impl->cmdSize; ++i) {
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	623b      	str	r3, [r7, #32]
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	8c1b      	ldrh	r3, [r3, #32]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	6a3b      	ldr	r3, [r7, #32]
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	dbc8      	blt.n	8005b48 <parseCommand+0x70>
        }
    }

    // we keep two last bytes in cmd buffer reserved so cmdSize is always by 2
    // less than cmdMaxSize
    impl->cmdBuffer[impl->cmdSize + 1] = '\0';
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	69da      	ldr	r2, [r3, #28]
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	8c1b      	ldrh	r3, [r3, #32]
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	4413      	add	r3, r2
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	701a      	strb	r2, [r3, #0]

    if (cmdName == NULL)
 8005bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f000 80a7 	beq.w	8005d1c <parseCommand+0x244>
        return;

    // try to find command in bindings
    for (int i = 0; i < impl->bindingsCount; ++i) {
 8005bce:	2300      	movs	r3, #0
 8005bd0:	61fb      	str	r3, [r7, #28]
 8005bd2:	e072      	b.n	8005cba <parseCommand+0x1e2>
        if (strcmp(cmdName, impl->bindings[i].name) == 0) {
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005bd8:	69fa      	ldr	r2, [r7, #28]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	005b      	lsls	r3, r3, #1
 8005bde:	4413      	add	r3, r2
 8005be0:	00db      	lsls	r3, r3, #3
 8005be2:	440b      	add	r3, r1
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	4619      	mov	r1, r3
 8005be8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bea:	f7fa fb79 	bl	80002e0 <strcmp>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d15f      	bne.n	8005cb4 <parseCommand+0x1dc>
            if (impl->bindings[i].binding == NULL)
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005bf8:	69fa      	ldr	r2, [r7, #28]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	005b      	lsls	r3, r3, #1
 8005bfe:	4413      	add	r3, r2
 8005c00:	00db      	lsls	r3, r3, #3
 8005c02:	440b      	add	r3, r1
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d05e      	beq.n	8005cc8 <parseCommand+0x1f0>
                break;

            if (impl->bindings[i].tokenizeArgs)
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005c0e:	69fa      	ldr	r2, [r7, #28]
 8005c10:	4613      	mov	r3, r2
 8005c12:	005b      	lsls	r3, r3, #1
 8005c14:	4413      	add	r3, r2
 8005c16:	00db      	lsls	r3, r3, #3
 8005c18:	440b      	add	r3, r1
 8005c1a:	7b1b      	ldrb	r3, [r3, #12]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d002      	beq.n	8005c26 <parseCommand+0x14e>
                embeddedCliTokenizeArgs(cmdArgs);
 8005c20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c22:	f7ff fcc9 	bl	80055b8 <embeddedCliTokenizeArgs>
            // currently, output is blank line, so we can just print directly
            SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005c2c:	f043 0310 	orr.w	r3, r3, #16
 8005c30:	b2da      	uxtb	r2, r3
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            // check if help was requested (help is printed when no other options are set)
            if (cmdArgs != NULL && (strcmp(cmdArgs, "-h") == 0 || strcmp(cmdArgs, "--help") == 0)) {
 8005c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d01a      	beq.n	8005c74 <parseCommand+0x19c>
 8005c3e:	4939      	ldr	r1, [pc, #228]	@ (8005d24 <parseCommand+0x24c>)
 8005c40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c42:	f7fa fb4d 	bl	80002e0 <strcmp>
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d006      	beq.n	8005c5a <parseCommand+0x182>
 8005c4c:	4936      	ldr	r1, [pc, #216]	@ (8005d28 <parseCommand+0x250>)
 8005c4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c50:	f7fa fb46 	bl	80002e0 <strcmp>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d10c      	bne.n	8005c74 <parseCommand+0x19c>
                printBindingHelp(cli, &impl->bindings[i]);
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005c5e:	69fa      	ldr	r2, [r7, #28]
 8005c60:	4613      	mov	r3, r2
 8005c62:	005b      	lsls	r3, r3, #1
 8005c64:	4413      	add	r3, r2
 8005c66:	00db      	lsls	r3, r3, #3
 8005c68:	440b      	add	r3, r1
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 f85d 	bl	8005d2c <printBindingHelp>
 8005c72:	e015      	b.n	8005ca0 <parseCommand+0x1c8>
            } else {
                impl->bindings[i].binding(cli, cmdArgs, impl->bindings[i].context);
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005c78:	69fa      	ldr	r2, [r7, #28]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	005b      	lsls	r3, r3, #1
 8005c7e:	4413      	add	r3, r2
 8005c80:	00db      	lsls	r3, r3, #3
 8005c82:	440b      	add	r3, r1
 8005c84:	695c      	ldr	r4, [r3, #20]
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005c8a:	69fa      	ldr	r2, [r7, #28]
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	005b      	lsls	r3, r3, #1
 8005c90:	4413      	add	r3, r2
 8005c92:	00db      	lsls	r3, r3, #3
 8005c94:	440b      	add	r3, r1
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	461a      	mov	r2, r3
 8005c9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	47a0      	blx	r4
            }
            UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005ca6:	f023 0310 	bic.w	r3, r3, #16
 8005caa:	b2da      	uxtb	r2, r3
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            return;
 8005cb2:	e034      	b.n	8005d1e <parseCommand+0x246>
    for (int i = 0; i < impl->bindingsCount; ++i) {
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	61fb      	str	r3, [r7, #28]
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	db86      	blt.n	8005bd4 <parseCommand+0xfc>
 8005cc6:	e000      	b.n	8005cca <parseCommand+0x1f2>
                break;
 8005cc8:	bf00      	nop
        }
    }

    // command not found in bindings or binding was null
    // try to call default callback
    if (cli->onCommand != NULL) {
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d01d      	beq.n	8005d0e <parseCommand+0x236>
        CliCommand command;
        command.name = cmdName;
 8005cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd4:	60fb      	str	r3, [r7, #12]
        command.args = cmdArgs;
 8005cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd8:	613b      	str	r3, [r7, #16]

        // currently, output is blank line, so we can just print directly
        SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005ce0:	f043 0310 	orr.w	r3, r3, #16
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        cli->onCommand(cli, &command);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f107 020c 	add.w	r2, r7, #12
 8005cf4:	4611      	mov	r1, r2
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	4798      	blx	r3
        UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005d00:	f023 0310 	bic.w	r3, r3, #16
 8005d04:	b2da      	uxtb	r2, r3
 8005d06:	69bb      	ldr	r3, [r7, #24]
 8005d08:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 8005d0c:	e007      	b.n	8005d1e <parseCommand+0x246>
    } else {
        onUnknownCommand(cli, cmdName);
 8005d0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f001 f845 	bl	8006da0 <onUnknownCommand>
 8005d16:	e002      	b.n	8005d1e <parseCommand+0x246>
        return;
 8005d18:	bf00      	nop
 8005d1a:	e000      	b.n	8005d1e <parseCommand+0x246>
        return;
 8005d1c:	bf00      	nop
    }
}
 8005d1e:	373c      	adds	r7, #60	@ 0x3c
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd90      	pop	{r4, r7, pc}
 8005d24:	08024fc4 	.word	0x08024fc4
 8005d28:	08024fc8 	.word	0x08024fc8

08005d2c <printBindingHelp>:

static void printBindingHelp(EmbeddedCli *cli, CliCommandBinding *binding) {
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
    if (binding->help != NULL) {
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d010      	beq.n	8005d60 <printBindingHelp+0x34>
        cli->writeChar(cli, '\t');
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2109      	movs	r1, #9
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	4798      	blx	r3
        writeToOutput(cli, binding->help);
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f9f3 	bl	800613a <writeToOutput>
        writeToOutput(cli, lineBreak);
 8005d54:	4b04      	ldr	r3, [pc, #16]	@ (8005d68 <printBindingHelp+0x3c>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4619      	mov	r1, r3
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f9ed 	bl	800613a <writeToOutput>
    }
}
 8005d60:	bf00      	nop
 8005d62:	3708      	adds	r7, #8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	240148a0 	.word	0x240148a0

08005d6c <getAutocompletedCommand>:

static AutocompletedCommand getAutocompletedCommand(EmbeddedCli *cli, const char *prefix) {
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b08e      	sub	sp, #56	@ 0x38
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	607a      	str	r2, [r7, #4]
    AutocompletedCommand cmd = {NULL, 0, 0};
 8005d78:	2300      	movs	r3, #0
 8005d7a:	613b      	str	r3, [r7, #16]
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	82bb      	strh	r3, [r7, #20]
 8005d80:	2300      	movs	r3, #0
 8005d82:	82fb      	strh	r3, [r7, #22]

    size_t prefixLen = strlen(prefix);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f7fa fab5 	bl	80002f4 <strlen>
 8005d8a:	6278      	str	r0, [r7, #36]	@ 0x24

    PREPARE_IMPL(cli);
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	623b      	str	r3, [r7, #32]
    if (impl->bindingsCount == 0 || prefixLen == 0)
 8005d92:	6a3b      	ldr	r3, [r7, #32]
 8005d94:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d002      	beq.n	8005da0 <getAutocompletedCommand+0x34>
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d108      	bne.n	8005db2 <getAutocompletedCommand+0x46>
        return cmd;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	461a      	mov	r2, r3
 8005da4:	f107 0310 	add.w	r3, r7, #16
 8005da8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005dac:	e882 0003 	stmia.w	r2, {r0, r1}
 8005db0:	e095      	b.n	8005ede <getAutocompletedCommand+0x172>


    for (int i = 0; i < impl->bindingsCount; ++i) {
 8005db2:	2300      	movs	r3, #0
 8005db4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005db6:	e083      	b.n	8005ec0 <getAutocompletedCommand+0x154>
        const char *name = impl->bindings[i].name;
 8005db8:	6a3b      	ldr	r3, [r7, #32]
 8005dba:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005dbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	4413      	add	r3, r2
 8005dc4:	00db      	lsls	r3, r3, #3
 8005dc6:	440b      	add	r3, r1
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	61fb      	str	r3, [r7, #28]
        size_t len = strlen(name);
 8005dcc:	69f8      	ldr	r0, [r7, #28]
 8005dce:	f7fa fa91 	bl	80002f4 <strlen>
 8005dd2:	61b8      	str	r0, [r7, #24]

        // unset autocomplete flag
        UNSET_U8FLAG(impl->bindingsFlags[i], BINDING_FLAG_AUTOCOMPLETE);
 8005dd4:	6a3b      	ldr	r3, [r7, #32]
 8005dd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dda:	4413      	add	r3, r2
 8005ddc:	781a      	ldrb	r2, [r3, #0]
 8005dde:	6a3b      	ldr	r3, [r7, #32]
 8005de0:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de4:	440b      	add	r3, r1
 8005de6:	f022 0201 	bic.w	r2, r2, #1
 8005dea:	b2d2      	uxtb	r2, r2
 8005dec:	701a      	strb	r2, [r3, #0]

        if (len < prefixLen)
 8005dee:	69ba      	ldr	r2, [r7, #24]
 8005df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d35e      	bcc.n	8005eb4 <getAutocompletedCommand+0x148>
            continue;

        // check if this command is candidate for autocomplete
        bool isCandidate = true;
 8005df6:	2301      	movs	r3, #1
 8005df8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        for (size_t j = 0; j < prefixLen; ++j) {
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e00:	e010      	b.n	8005e24 <getAutocompletedCommand+0xb8>
            if (prefix[j] != name[j]) {
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e06:	4413      	add	r3, r2
 8005e08:	781a      	ldrb	r2, [r3, #0]
 8005e0a:	69f9      	ldr	r1, [r7, #28]
 8005e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e0e:	440b      	add	r3, r1
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d003      	beq.n	8005e1e <getAutocompletedCommand+0xb2>
                isCandidate = false;
 8005e16:	2300      	movs	r3, #0
 8005e18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                break;
 8005e1c:	e006      	b.n	8005e2c <getAutocompletedCommand+0xc0>
        for (size_t j = 0; j < prefixLen; ++j) {
 8005e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e20:	3301      	adds	r3, #1
 8005e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d3ea      	bcc.n	8005e02 <getAutocompletedCommand+0x96>
            }
        }
        if (!isCandidate)
 8005e2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005e30:	f083 0301 	eor.w	r3, r3, #1
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d13e      	bne.n	8005eb8 <getAutocompletedCommand+0x14c>
            continue;

        impl->bindingsFlags[i] |= BINDING_FLAG_AUTOCOMPLETE;
 8005e3a:	6a3b      	ldr	r3, [r7, #32]
 8005e3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e40:	4413      	add	r3, r2
 8005e42:	781a      	ldrb	r2, [r3, #0]
 8005e44:	6a3b      	ldr	r3, [r7, #32]
 8005e46:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e4a:	440b      	add	r3, r1
 8005e4c:	f042 0201 	orr.w	r2, r2, #1
 8005e50:	b2d2      	uxtb	r2, r2
 8005e52:	701a      	strb	r2, [r3, #0]

        if (cmd.candidateCount == 0 || len < cmd.autocompletedLen)
 8005e54:	8afb      	ldrh	r3, [r7, #22]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d004      	beq.n	8005e64 <getAutocompletedCommand+0xf8>
 8005e5a:	8abb      	ldrh	r3, [r7, #20]
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d202      	bcs.n	8005e6a <getAutocompletedCommand+0xfe>
            cmd.autocompletedLen = (uint16_t) len;
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	82bb      	strh	r3, [r7, #20]

        ++cmd.candidateCount;
 8005e6a:	8afb      	ldrh	r3, [r7, #22]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	82fb      	strh	r3, [r7, #22]

        if (cmd.candidateCount == 1) {
 8005e72:	8afb      	ldrh	r3, [r7, #22]
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d102      	bne.n	8005e7e <getAutocompletedCommand+0x112>
            cmd.firstCandidate = name;
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	613b      	str	r3, [r7, #16]
            continue;
 8005e7c:	e01d      	b.n	8005eba <getAutocompletedCommand+0x14e>
        }

        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 8005e7e:	6a3b      	ldr	r3, [r7, #32]
 8005e80:	8c1b      	ldrh	r3, [r3, #32]
 8005e82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e84:	e010      	b.n	8005ea8 <getAutocompletedCommand+0x13c>
            if (cmd.firstCandidate[j] != name[j]) {
 8005e86:	693a      	ldr	r2, [r7, #16]
 8005e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e8a:	4413      	add	r3, r2
 8005e8c:	781a      	ldrb	r2, [r3, #0]
 8005e8e:	69f9      	ldr	r1, [r7, #28]
 8005e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e92:	440b      	add	r3, r1
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d003      	beq.n	8005ea2 <getAutocompletedCommand+0x136>
                cmd.autocompletedLen = (uint16_t) j;
 8005e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	82bb      	strh	r3, [r7, #20]
                break;
 8005ea0:	e00b      	b.n	8005eba <getAutocompletedCommand+0x14e>
        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 8005ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ea8:	8abb      	ldrh	r3, [r7, #20]
 8005eaa:	461a      	mov	r2, r3
 8005eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d3e9      	bcc.n	8005e86 <getAutocompletedCommand+0x11a>
 8005eb2:	e002      	b.n	8005eba <getAutocompletedCommand+0x14e>
            continue;
 8005eb4:	bf00      	nop
 8005eb6:	e000      	b.n	8005eba <getAutocompletedCommand+0x14e>
            continue;
 8005eb8:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 8005eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ec0:	6a3b      	ldr	r3, [r7, #32]
 8005ec2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	f6ff af75 	blt.w	8005db8 <getAutocompletedCommand+0x4c>
            }
        }
    }

    return cmd;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	f107 0310 	add.w	r3, r7, #16
 8005ed6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005eda:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	3738      	adds	r7, #56	@ 0x38
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
	...

08005ee8 <printLiveAutocompletion>:

static void printLiveAutocompletion(EmbeddedCli *cli) {
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b088      	sub	sp, #32
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	617b      	str	r3, [r7, #20]

    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED))
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8005efc:	f003 0320 	and.w	r3, r3, #32
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d04a      	beq.n	8005f9a <printLiveAutocompletion+0xb2>
        return;

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	69da      	ldr	r2, [r3, #28]
 8005f08:	f107 030c 	add.w	r3, r7, #12
 8005f0c:	6879      	ldr	r1, [r7, #4]
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7ff ff2c 	bl	8005d6c <getAutocompletedCommand>

    if (cmd.candidateCount == 0) {
 8005f14:	8a7b      	ldrh	r3, [r7, #18]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d102      	bne.n	8005f20 <printLiveAutocompletion+0x38>
        cmd.autocompletedLen = impl->cmdSize;
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	8c1b      	ldrh	r3, [r3, #32]
 8005f1e:	823b      	strh	r3, [r7, #16]
    }

    // save cursor location
    writeToOutput(cli, escSeqCursorSave);
 8005f20:	4b20      	ldr	r3, [pc, #128]	@ (8005fa4 <printLiveAutocompletion+0xbc>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4619      	mov	r1, r3
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f907 	bl	800613a <writeToOutput>

    moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_FORWARD);
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005f30:	2201      	movs	r2, #1
 8005f32:	4619      	mov	r1, r3
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 f921 	bl	800617c <moveCursor>

    // print live autocompletion (or nothing, if it doesn't exist)
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	8c1b      	ldrh	r3, [r3, #32]
 8005f3e:	61fb      	str	r3, [r7, #28]
 8005f40:	e00b      	b.n	8005f5a <printLiveAutocompletion+0x72>
        cli->writeChar(cli, cmd.firstCandidate[i]);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	68f9      	ldr	r1, [r7, #12]
 8005f48:	69fa      	ldr	r2, [r7, #28]
 8005f4a:	440a      	add	r2, r1
 8005f4c:	7812      	ldrb	r2, [r2, #0]
 8005f4e:	4611      	mov	r1, r2
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	4798      	blx	r3
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	3301      	adds	r3, #1
 8005f58:	61fb      	str	r3, [r7, #28]
 8005f5a:	8a3b      	ldrh	r3, [r7, #16]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d3ee      	bcc.n	8005f42 <printLiveAutocompletion+0x5a>
    }
    // replace with spaces previous autocompletion
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 8005f64:	8a3b      	ldrh	r3, [r7, #16]
 8005f66:	61bb      	str	r3, [r7, #24]
 8005f68:	e007      	b.n	8005f7a <printLiveAutocompletion+0x92>
        cli->writeChar(cli, ' ');
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2120      	movs	r1, #32
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	4798      	blx	r3
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	3301      	adds	r3, #1
 8005f78:	61bb      	str	r3, [r7, #24]
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8005f7e:	461a      	mov	r2, r3
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d3f1      	bcc.n	8005f6a <printLiveAutocompletion+0x82>
    }
    impl->inputLineLength = cmd.autocompletedLen;
 8005f86:	8a3a      	ldrh	r2, [r7, #16]
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	861a      	strh	r2, [r3, #48]	@ 0x30

    // restore cursor
    writeToOutput(cli, escSeqCursorRestore);
 8005f8c:	4b06      	ldr	r3, [pc, #24]	@ (8005fa8 <printLiveAutocompletion+0xc0>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4619      	mov	r1, r3
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 f8d1 	bl	800613a <writeToOutput>
 8005f98:	e000      	b.n	8005f9c <printLiveAutocompletion+0xb4>
        return;
 8005f9a:	bf00      	nop
}
 8005f9c:	3720      	adds	r7, #32
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	240148ac 	.word	0x240148ac
 8005fa8:	240148b0 	.word	0x240148b0

08005fac <onAutocompleteRequest>:

static void onAutocompleteRequest(EmbeddedCli *cli) {
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b088      	sub	sp, #32
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	61bb      	str	r3, [r7, #24]

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	69da      	ldr	r2, [r3, #28]
 8005fbe:	f107 030c 	add.w	r3, r7, #12
 8005fc2:	6879      	ldr	r1, [r7, #4]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7ff fed1 	bl	8005d6c <getAutocompletedCommand>

    if (cmd.candidateCount == 0)
 8005fca:	8a7b      	ldrh	r3, [r7, #18]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d078      	beq.n	80060c2 <onAutocompleteRequest+0x116>
        return;

    if (cmd.candidateCount == 1 || cmd.autocompletedLen > impl->cmdSize) {
 8005fd0:	8a7b      	ldrh	r3, [r7, #18]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d004      	beq.n	8005fe0 <onAutocompleteRequest+0x34>
 8005fd6:	8a3a      	ldrh	r2, [r7, #16]
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	8c1b      	ldrh	r3, [r3, #32]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d931      	bls.n	8006044 <onAutocompleteRequest+0x98>
        // can copy from index cmdSize, but prefix is the same, so copy everything
        memcpy(impl->cmdBuffer, cmd.firstCandidate, cmd.autocompletedLen);
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	69db      	ldr	r3, [r3, #28]
 8005fe4:	68f9      	ldr	r1, [r7, #12]
 8005fe6:	8a3a      	ldrh	r2, [r7, #16]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f01c f8d2 	bl	8022192 <memcpy>
        if (cmd.candidateCount == 1) {
 8005fee:	8a7b      	ldrh	r3, [r7, #18]
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d109      	bne.n	8006008 <onAutocompleteRequest+0x5c>
            impl->cmdBuffer[cmd.autocompletedLen] = ' ';
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	69db      	ldr	r3, [r3, #28]
 8005ff8:	8a3a      	ldrh	r2, [r7, #16]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	2220      	movs	r2, #32
 8005ffe:	701a      	strb	r2, [r3, #0]
            ++cmd.autocompletedLen;
 8006000:	8a3b      	ldrh	r3, [r7, #16]
 8006002:	3301      	adds	r3, #1
 8006004:	b29b      	uxth	r3, r3
 8006006:	823b      	strh	r3, [r7, #16]
        }
        impl->cmdBuffer[cmd.autocompletedLen] = '\0';
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	69db      	ldr	r3, [r3, #28]
 800600c:	8a3a      	ldrh	r2, [r7, #16]
 800600e:	4413      	add	r3, r2
 8006010:	2200      	movs	r2, #0
 8006012:	701a      	strb	r2, [r3, #0]

        writeToOutput(cli, &impl->cmdBuffer[impl->cmdSize - impl->cursorPos]);
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	69db      	ldr	r3, [r3, #28]
 8006018:	69ba      	ldr	r2, [r7, #24]
 800601a:	8c12      	ldrh	r2, [r2, #32]
 800601c:	4611      	mov	r1, r2
 800601e:	69ba      	ldr	r2, [r7, #24]
 8006020:	8e92      	ldrh	r2, [r2, #52]	@ 0x34
 8006022:	1a8a      	subs	r2, r1, r2
 8006024:	4413      	add	r3, r2
 8006026:	4619      	mov	r1, r3
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 f886 	bl	800613a <writeToOutput>
        impl->cmdSize = cmd.autocompletedLen;
 800602e:	8a3a      	ldrh	r2, [r7, #16]
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	841a      	strh	r2, [r3, #32]
        impl->inputLineLength = impl->cmdSize;
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	8c1a      	ldrh	r2, [r3, #32]
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->cursorPos = 0; // Cursor has been moved to the end
 800603c:	69bb      	ldr	r3, [r7, #24]
 800603e:	2200      	movs	r2, #0
 8006040:	869a      	strh	r2, [r3, #52]	@ 0x34
        return;
 8006042:	e03f      	b.n	80060c4 <onAutocompleteRequest+0x118>
    }

    // with multiple candidates when we already completed to common prefix
    // we show all candidates and print input again
    // we need to completely clear current line since it begins with invitation
    clearCurrentLine(cli);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 f843 	bl	80060d0 <clearCurrentLine>

    for (int i = 0; i < impl->bindingsCount; ++i) {
 800604a:	2300      	movs	r3, #0
 800604c:	61fb      	str	r3, [r7, #28]
 800604e:	e021      	b.n	8006094 <onAutocompleteRequest+0xe8>
        // autocomplete flag is set for all candidates by last call to
        // getAutocompletedCommand
        if (!(impl->bindingsFlags[i] & BINDING_FLAG_AUTOCOMPLETE))
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	4413      	add	r3, r2
 8006058:	781b      	ldrb	r3, [r3, #0]
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d014      	beq.n	800608c <onAutocompleteRequest+0xe0>
            continue;

        const char *name = impl->bindings[i].name;
 8006062:	69bb      	ldr	r3, [r7, #24]
 8006064:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006066:	69fa      	ldr	r2, [r7, #28]
 8006068:	4613      	mov	r3, r2
 800606a:	005b      	lsls	r3, r3, #1
 800606c:	4413      	add	r3, r2
 800606e:	00db      	lsls	r3, r3, #3
 8006070:	440b      	add	r3, r1
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	617b      	str	r3, [r7, #20]

        writeToOutput(cli, name);
 8006076:	6979      	ldr	r1, [r7, #20]
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 f85e 	bl	800613a <writeToOutput>
        writeToOutput(cli, lineBreak);
 800607e:	4b13      	ldr	r3, [pc, #76]	@ (80060cc <onAutocompleteRequest+0x120>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4619      	mov	r1, r3
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 f858 	bl	800613a <writeToOutput>
 800608a:	e000      	b.n	800608e <onAutocompleteRequest+0xe2>
            continue;
 800608c:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	3301      	adds	r3, #1
 8006092:	61fb      	str	r3, [r7, #28]
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006098:	461a      	mov	r2, r3
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	4293      	cmp	r3, r2
 800609e:	dbd7      	blt.n	8006050 <onAutocompleteRequest+0xa4>
    }

    writeToOutput(cli, impl->invitation);
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4619      	mov	r1, r3
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 f847 	bl	800613a <writeToOutput>
    writeToOutput(cli, impl->cmdBuffer);
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	69db      	ldr	r3, [r3, #28]
 80060b0:	4619      	mov	r1, r3
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 f841 	bl	800613a <writeToOutput>

    impl->inputLineLength = impl->cmdSize;
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	8c1a      	ldrh	r2, [r3, #32]
 80060bc:	69bb      	ldr	r3, [r7, #24]
 80060be:	861a      	strh	r2, [r3, #48]	@ 0x30
 80060c0:	e000      	b.n	80060c4 <onAutocompleteRequest+0x118>
        return;
 80060c2:	bf00      	nop
}
 80060c4:	3720      	adds	r7, #32
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	240148a0 	.word	0x240148a0

080060d0 <clearCurrentLine>:

static void clearCurrentLine(EmbeddedCli *cli) {
 80060d0:	b590      	push	{r4, r7, lr}
 80060d2:	b087      	sub	sp, #28
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	613b      	str	r3, [r7, #16]
    size_t len = impl->inputLineLength + strlen(impl->invitation);
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80060e2:	461c      	mov	r4, r3
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4618      	mov	r0, r3
 80060ea:	f7fa f903 	bl	80002f4 <strlen>
 80060ee:	4603      	mov	r3, r0
 80060f0:	4423      	add	r3, r4
 80060f2:	60fb      	str	r3, [r7, #12]

    cli->writeChar(cli, '\r');
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	210d      	movs	r1, #13
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 80060fe:	2300      	movs	r3, #0
 8006100:	617b      	str	r3, [r7, #20]
 8006102:	e007      	b.n	8006114 <clearCurrentLine+0x44>
        cli->writeChar(cli, ' ');
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2120      	movs	r1, #32
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	3301      	adds	r3, #1
 8006112:	617b      	str	r3, [r7, #20]
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	429a      	cmp	r2, r3
 800611a:	d3f3      	bcc.n	8006104 <clearCurrentLine+0x34>
    }
    cli->writeChar(cli, '\r');
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	210d      	movs	r1, #13
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	4798      	blx	r3
    impl->inputLineLength = 0;
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	2200      	movs	r2, #0
 800612a:	861a      	strh	r2, [r3, #48]	@ 0x30

    impl->cursorPos = 0;
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	2200      	movs	r2, #0
 8006130:	869a      	strh	r2, [r3, #52]	@ 0x34
}
 8006132:	bf00      	nop
 8006134:	371c      	adds	r7, #28
 8006136:	46bd      	mov	sp, r7
 8006138:	bd90      	pop	{r4, r7, pc}

0800613a <writeToOutput>:

static void writeToOutput(EmbeddedCli *cli, const char *str) {
 800613a:	b580      	push	{r7, lr}
 800613c:	b084      	sub	sp, #16
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]
 8006142:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 8006144:	6838      	ldr	r0, [r7, #0]
 8006146:	f7fa f8d5 	bl	80002f4 <strlen>
 800614a:	60b8      	str	r0, [r7, #8]

    for (size_t i = 0; i < len; ++i) {
 800614c:	2300      	movs	r3, #0
 800614e:	60fb      	str	r3, [r7, #12]
 8006150:	e00b      	b.n	800616a <writeToOutput+0x30>
        cli->writeChar(cli, str[i]);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	6839      	ldr	r1, [r7, #0]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	440a      	add	r2, r1
 800615c:	7812      	ldrb	r2, [r2, #0]
 800615e:	4611      	mov	r1, r2
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	3301      	adds	r3, #1
 8006168:	60fb      	str	r3, [r7, #12]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	429a      	cmp	r2, r3
 8006170:	d3ef      	bcc.n	8006152 <writeToOutput+0x18>
    }
}
 8006172:	bf00      	nop
 8006174:	bf00      	nop
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <moveCursor>:

static void moveCursor(EmbeddedCli* cli, uint16_t count, bool direction) {
 800617c:	b580      	push	{r7, lr}
 800617e:	b086      	sub	sp, #24
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	460b      	mov	r3, r1
 8006186:	807b      	strh	r3, [r7, #2]
 8006188:	4613      	mov	r3, r2
 800618a:	707b      	strb	r3, [r7, #1]
    // Check if we need to send any command
    if (count == 0)
 800618c:	887b      	ldrh	r3, [r7, #2]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d020      	beq.n	80061d4 <moveCursor+0x58>
        return;

    // 5 = uint16_t max, 3 = escape sequence, 1 = string termination
    char escBuffer[5 + 3 + 1] = { 0 };
 8006192:	f107 030c 	add.w	r3, r7, #12
 8006196:	2200      	movs	r2, #0
 8006198:	601a      	str	r2, [r3, #0]
 800619a:	605a      	str	r2, [r3, #4]
 800619c:	721a      	strb	r2, [r3, #8]
    char dirChar = direction ? escSeqCursorRight[2] : escSeqCursorLeft[2];
 800619e:	787b      	ldrb	r3, [r7, #1]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d004      	beq.n	80061ae <moveCursor+0x32>
 80061a4:	4b0d      	ldr	r3, [pc, #52]	@ (80061dc <moveCursor+0x60>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	3302      	adds	r3, #2
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	e003      	b.n	80061b6 <moveCursor+0x3a>
 80061ae:	4b0c      	ldr	r3, [pc, #48]	@ (80061e0 <moveCursor+0x64>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	3302      	adds	r3, #2
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	75fb      	strb	r3, [r7, #23]
    sprintf(escBuffer, "\x1B[%u%c", count, dirChar);
 80061b8:	887a      	ldrh	r2, [r7, #2]
 80061ba:	7dfb      	ldrb	r3, [r7, #23]
 80061bc:	f107 000c 	add.w	r0, r7, #12
 80061c0:	4908      	ldr	r1, [pc, #32]	@ (80061e4 <moveCursor+0x68>)
 80061c2:	f01b fead 	bl	8021f20 <siprintf>
    writeToOutput(cli, escBuffer);
 80061c6:	f107 030c 	add.w	r3, r7, #12
 80061ca:	4619      	mov	r1, r3
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f7ff ffb4 	bl	800613a <writeToOutput>
 80061d2:	e000      	b.n	80061d6 <moveCursor+0x5a>
        return;
 80061d4:	bf00      	nop
}
 80061d6:	3718      	adds	r7, #24
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	240148a4 	.word	0x240148a4
 80061e0:	240148a8 	.word	0x240148a8
 80061e4:	08024fd0 	.word	0x08024fd0

080061e8 <isControlChar>:

static bool isControlChar(char c) {
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	4603      	mov	r3, r0
 80061f0:	71fb      	strb	r3, [r7, #7]
    return c == '\r' || c == '\n' || c == '\b' || c == '\t' || c == 0x7F;
 80061f2:	79fb      	ldrb	r3, [r7, #7]
 80061f4:	2b0d      	cmp	r3, #13
 80061f6:	d00b      	beq.n	8006210 <isControlChar+0x28>
 80061f8:	79fb      	ldrb	r3, [r7, #7]
 80061fa:	2b0a      	cmp	r3, #10
 80061fc:	d008      	beq.n	8006210 <isControlChar+0x28>
 80061fe:	79fb      	ldrb	r3, [r7, #7]
 8006200:	2b08      	cmp	r3, #8
 8006202:	d005      	beq.n	8006210 <isControlChar+0x28>
 8006204:	79fb      	ldrb	r3, [r7, #7]
 8006206:	2b09      	cmp	r3, #9
 8006208:	d002      	beq.n	8006210 <isControlChar+0x28>
 800620a:	79fb      	ldrb	r3, [r7, #7]
 800620c:	2b7f      	cmp	r3, #127	@ 0x7f
 800620e:	d101      	bne.n	8006214 <isControlChar+0x2c>
 8006210:	2301      	movs	r3, #1
 8006212:	e000      	b.n	8006216 <isControlChar+0x2e>
 8006214:	2300      	movs	r3, #0
 8006216:	f003 0301 	and.w	r3, r3, #1
 800621a:	b2db      	uxtb	r3, r3
}
 800621c:	4618      	mov	r0, r3
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <isDisplayableChar>:

static bool isDisplayableChar(char c) {
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	4603      	mov	r3, r0
 8006230:	71fb      	strb	r3, [r7, #7]
    return (c >= 32 && c <= 126);
 8006232:	79fb      	ldrb	r3, [r7, #7]
 8006234:	2b1f      	cmp	r3, #31
 8006236:	d904      	bls.n	8006242 <isDisplayableChar+0x1a>
 8006238:	79fb      	ldrb	r3, [r7, #7]
 800623a:	2b7e      	cmp	r3, #126	@ 0x7e
 800623c:	d801      	bhi.n	8006242 <isDisplayableChar+0x1a>
 800623e:	2301      	movs	r3, #1
 8006240:	e000      	b.n	8006244 <isDisplayableChar+0x1c>
 8006242:	2300      	movs	r3, #0
 8006244:	f003 0301 	and.w	r3, r3, #1
 8006248:	b2db      	uxtb	r3, r3
}
 800624a:	4618      	mov	r0, r3
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <fifoBufAvailable>:

static uint16_t fifoBufAvailable(FifoBuf *buffer) {
 8006256:	b480      	push	{r7}
 8006258:	b083      	sub	sp, #12
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
    if (buffer->back >= buffer->front)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	88da      	ldrh	r2, [r3, #6]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	889b      	ldrh	r3, [r3, #4]
 8006266:	429a      	cmp	r2, r3
 8006268:	d306      	bcc.n	8006278 <fifoBufAvailable+0x22>
        return (uint16_t) (buffer->back - buffer->front);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	88da      	ldrh	r2, [r3, #6]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	889b      	ldrh	r3, [r3, #4]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	b29b      	uxth	r3, r3
 8006276:	e009      	b.n	800628c <fifoBufAvailable+0x36>
    else
        return (uint16_t) (buffer->size - buffer->front + buffer->back);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	891a      	ldrh	r2, [r3, #8]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	889b      	ldrh	r3, [r3, #4]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	b29a      	uxth	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	88db      	ldrh	r3, [r3, #6]
 8006288:	4413      	add	r3, r2
 800628a:	b29b      	uxth	r3, r3
}
 800628c:	4618      	mov	r0, r3
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <fifoBufPop>:

static char fifoBufPop(FifoBuf *buffer) {
 8006298:	b480      	push	{r7}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
    char a = '\0';
 80062a0:	2300      	movs	r3, #0
 80062a2:	73fb      	strb	r3, [r7, #15]
    if (buffer->front != buffer->back) {
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	889a      	ldrh	r2, [r3, #4]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	88db      	ldrh	r3, [r3, #6]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d014      	beq.n	80062da <fifoBufPop+0x42>
        a = buffer->buf[buffer->front];
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	8892      	ldrh	r2, [r2, #4]
 80062b8:	4413      	add	r3, r2
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	73fb      	strb	r3, [r7, #15]
        buffer->front = (uint16_t) (buffer->front + 1) % buffer->size;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	889b      	ldrh	r3, [r3, #4]
 80062c2:	3301      	adds	r3, #1
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	8912      	ldrh	r2, [r2, #8]
 80062ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80062ce:	fb01 f202 	mul.w	r2, r1, r2
 80062d2:	1a9b      	subs	r3, r3, r2
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	809a      	strh	r2, [r3, #4]
    }
    return a;
 80062da:	7bfb      	ldrb	r3, [r7, #15]
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3714      	adds	r7, #20
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <fifoBufPush>:

static bool fifoBufPush(FifoBuf *buffer, char a) {
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	460b      	mov	r3, r1
 80062f2:	70fb      	strb	r3, [r7, #3]
    uint16_t newBack = (uint16_t) (buffer->back + 1) % buffer->size;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	88db      	ldrh	r3, [r3, #6]
 80062f8:	3301      	adds	r3, #1
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	8912      	ldrh	r2, [r2, #8]
 8006300:	fbb3 f1f2 	udiv	r1, r3, r2
 8006304:	fb01 f202 	mul.w	r2, r1, r2
 8006308:	1a9b      	subs	r3, r3, r2
 800630a:	81fb      	strh	r3, [r7, #14]
    if (newBack != buffer->front) {
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	889b      	ldrh	r3, [r3, #4]
 8006310:	89fa      	ldrh	r2, [r7, #14]
 8006312:	429a      	cmp	r2, r3
 8006314:	d00b      	beq.n	800632e <fifoBufPush+0x46>
        buffer->buf[buffer->back] = a;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	88d2      	ldrh	r2, [r2, #6]
 800631e:	4413      	add	r3, r2
 8006320:	78fa      	ldrb	r2, [r7, #3]
 8006322:	701a      	strb	r2, [r3, #0]
        buffer->back = newBack;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	89fa      	ldrh	r2, [r7, #14]
 8006328:	80da      	strh	r2, [r3, #6]
        return true;
 800632a:	2301      	movs	r3, #1
 800632c:	e000      	b.n	8006330 <fifoBufPush+0x48>
    }
    return false;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3714      	adds	r7, #20
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <historyPut>:

static bool historyPut(CliHistory *history, const char *str) {
 800633c:	b580      	push	{r7, lr}
 800633e:	b088      	sub	sp, #32
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 8006346:	6838      	ldr	r0, [r7, #0]
 8006348:	f7f9 ffd4 	bl	80002f4 <strlen>
 800634c:	61b8      	str	r0, [r7, #24]
    // each item is ended with \0 so, need to have that much space at least
    if (history->bufferSize < len + 1)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	889b      	ldrh	r3, [r3, #4]
 8006352:	461a      	mov	r2, r3
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	3301      	adds	r3, #1
 8006358:	429a      	cmp	r2, r3
 800635a:	d201      	bcs.n	8006360 <historyPut+0x24>
        return false;
 800635c:	2300      	movs	r3, #0
 800635e:	e04d      	b.n	80063fc <historyPut+0xc0>

    // remove str from history (if it's present) so we don't get duplicates
    historyRemove(history, str);
 8006360:	6839      	ldr	r1, [r7, #0]
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f86a 	bl	800643c <historyRemove>

    size_t usedSize;
    // remove old items if new one can't fit into buffer
    while (history->itemsCount > 0) {
 8006368:	e024      	b.n	80063b4 <historyPut+0x78>
        const char *item = historyGet(history, history->itemsCount);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	891b      	ldrh	r3, [r3, #8]
 800636e:	4619      	mov	r1, r3
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 f847 	bl	8006404 <historyGet>
 8006376:	6178      	str	r0, [r7, #20]
        size_t itemLen = strlen(item);
 8006378:	6978      	ldr	r0, [r7, #20]
 800637a:	f7f9 ffbb 	bl	80002f4 <strlen>
 800637e:	6138      	str	r0, [r7, #16]
        usedSize = ((size_t) (item - history->buf)) + itemLen + 1;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	461a      	mov	r2, r3
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	4413      	add	r3, r2
 800638e:	3301      	adds	r3, #1
 8006390:	61fb      	str	r3, [r7, #28]

        size_t freeSpace = history->bufferSize - usedSize;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	889b      	ldrh	r3, [r3, #4]
 8006396:	461a      	mov	r2, r3
 8006398:	69fb      	ldr	r3, [r7, #28]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	60fb      	str	r3, [r7, #12]

        if (freeSpace >= len + 1)
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	3301      	adds	r3, #1
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d20a      	bcs.n	80063be <historyPut+0x82>
            break;

        // space not enough, remove last element
        --history->itemsCount;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	891b      	ldrh	r3, [r3, #8]
 80063ac:	3b01      	subs	r3, #1
 80063ae:	b29a      	uxth	r2, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	811a      	strh	r2, [r3, #8]
    while (history->itemsCount > 0) {
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	891b      	ldrh	r3, [r3, #8]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1d6      	bne.n	800636a <historyPut+0x2e>
 80063bc:	e000      	b.n	80063c0 <historyPut+0x84>
            break;
 80063be:	bf00      	nop
    }
    if (history->itemsCount > 0) {
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	891b      	ldrh	r3, [r3, #8]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d00a      	beq.n	80063de <historyPut+0xa2>
        // when history not empty, shift elements so new item is first
        memmove(&history->buf[len + 1], history->buf, usedSize);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	3301      	adds	r3, #1
 80063d0:	18d0      	adds	r0, r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	69fa      	ldr	r2, [r7, #28]
 80063d8:	4619      	mov	r1, r3
 80063da:	f01b fe16 	bl	802200a <memmove>
    }
    memcpy(history->buf, str, len + 1);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6818      	ldr	r0, [r3, #0]
 80063e2:	69bb      	ldr	r3, [r7, #24]
 80063e4:	3301      	adds	r3, #1
 80063e6:	461a      	mov	r2, r3
 80063e8:	6839      	ldr	r1, [r7, #0]
 80063ea:	f01b fed2 	bl	8022192 <memcpy>
    ++history->itemsCount;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	891b      	ldrh	r3, [r3, #8]
 80063f2:	3301      	adds	r3, #1
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	811a      	strh	r2, [r3, #8]

    return true;
 80063fa:	2301      	movs	r3, #1
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3720      	adds	r7, #32
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}

08006404 <historyGet>:

static const char *historyGet(CliHistory *history, uint16_t item) {
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	460b      	mov	r3, r1
 800640e:	807b      	strh	r3, [r7, #2]
    if (item == 0 || item > history->itemsCount)
 8006410:	887b      	ldrh	r3, [r7, #2]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d004      	beq.n	8006420 <historyGet+0x1c>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	891b      	ldrh	r3, [r3, #8]
 800641a:	887a      	ldrh	r2, [r7, #2]
 800641c:	429a      	cmp	r2, r3
 800641e:	d901      	bls.n	8006424 <historyGet+0x20>
        return NULL;
 8006420:	2300      	movs	r3, #0
 8006422:	e007      	b.n	8006434 <historyGet+0x30>

    // items are stored in the same way (separated by \0 and counted from 1),
    // so can use this call
    return embeddedCliGetToken(history->buf, item);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	887a      	ldrh	r2, [r7, #2]
 800642a:	4611      	mov	r1, r2
 800642c:	4618      	mov	r0, r3
 800642e:	f7ff f937 	bl	80056a0 <embeddedCliGetToken>
 8006432:	4603      	mov	r3, r0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3708      	adds	r7, #8
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}

0800643c <historyRemove>:

static void historyRemove(CliHistory *history, const char *str) {
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
    if (str == NULL || history->itemsCount == 0)
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d04c      	beq.n	80064e6 <historyRemove+0xaa>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	891b      	ldrh	r3, [r3, #8]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d048      	beq.n	80064e6 <historyRemove+0xaa>
        return;
    char *item = NULL;
 8006454:	2300      	movs	r3, #0
 8006456:	617b      	str	r3, [r7, #20]
    uint16_t itemPosition;
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 8006458:	2301      	movs	r3, #1
 800645a:	827b      	strh	r3, [r7, #18]
 800645c:	e013      	b.n	8006486 <historyRemove+0x4a>
        // items are stored in the same way (separated by \0 and counted from 1),
        // so can use this call
        item = embeddedCliGetTokenVariable(history->buf, itemPosition);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	8a7a      	ldrh	r2, [r7, #18]
 8006464:	4611      	mov	r1, r2
 8006466:	4618      	mov	r0, r3
 8006468:	f7ff f935 	bl	80056d6 <embeddedCliGetTokenVariable>
 800646c:	6178      	str	r0, [r7, #20]
        if (strcmp(item, str) == 0) {
 800646e:	6839      	ldr	r1, [r7, #0]
 8006470:	6978      	ldr	r0, [r7, #20]
 8006472:	f7f9 ff35 	bl	80002e0 <strcmp>
 8006476:	4603      	mov	r3, r0
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00a      	beq.n	8006492 <historyRemove+0x56>
            break;
        }
        item = NULL;
 800647c:	2300      	movs	r3, #0
 800647e:	617b      	str	r3, [r7, #20]
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 8006480:	8a7b      	ldrh	r3, [r7, #18]
 8006482:	3301      	adds	r3, #1
 8006484:	827b      	strh	r3, [r7, #18]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	891b      	ldrh	r3, [r3, #8]
 800648a:	8a7a      	ldrh	r2, [r7, #18]
 800648c:	429a      	cmp	r2, r3
 800648e:	d9e6      	bls.n	800645e <historyRemove+0x22>
 8006490:	e000      	b.n	8006494 <historyRemove+0x58>
            break;
 8006492:	bf00      	nop
    }
    if (item == NULL)
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d027      	beq.n	80064ea <historyRemove+0xae>
        return;

    --history->itemsCount;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	891b      	ldrh	r3, [r3, #8]
 800649e:	3b01      	subs	r3, #1
 80064a0:	b29a      	uxth	r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	811a      	strh	r2, [r3, #8]
    if (itemPosition == (history->itemsCount + 1)) {
 80064a6:	8a7a      	ldrh	r2, [r7, #18]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	891b      	ldrh	r3, [r3, #8]
 80064ac:	3301      	adds	r3, #1
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d01d      	beq.n	80064ee <historyRemove+0xb2>
        // if this is a last element, nothing is remaining to move
        return;
    }

    size_t len = strlen(item);
 80064b2:	6978      	ldr	r0, [r7, #20]
 80064b4:	f7f9 ff1e 	bl	80002f4 <strlen>
 80064b8:	60f8      	str	r0, [r7, #12]
    size_t remaining = (size_t) (history->bufferSize - (item + len + 1 - history->buf));
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	889b      	ldrh	r3, [r3, #4]
 80064be:	4619      	mov	r1, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	3301      	adds	r3, #1
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	441a      	add	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	1acb      	subs	r3, r1, r3
 80064d0:	60bb      	str	r3, [r7, #8]
    // move everything to the right of found item
    memmove(item, &item[len + 1], remaining);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	3301      	adds	r3, #1
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	4413      	add	r3, r2
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	4619      	mov	r1, r3
 80064de:	6978      	ldr	r0, [r7, #20]
 80064e0:	f01b fd93 	bl	802200a <memmove>
 80064e4:	e004      	b.n	80064f0 <historyRemove+0xb4>
        return;
 80064e6:	bf00      	nop
 80064e8:	e002      	b.n	80064f0 <historyRemove+0xb4>
        return;
 80064ea:	bf00      	nop
 80064ec:	e000      	b.n	80064f0 <historyRemove+0xb4>
        return;
 80064ee:	bf00      	nop
}
 80064f0:	3718      	adds	r7, #24
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <getTokenPosition>:

static uint16_t getTokenPosition(const char *tokenizedStr, uint16_t pos) {
 80064f6:	b480      	push	{r7}
 80064f8:	b085      	sub	sp, #20
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
 80064fe:	460b      	mov	r3, r1
 8006500:	807b      	strh	r3, [r7, #2]
    if (tokenizedStr == NULL || pos == 0)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d002      	beq.n	800650e <getTokenPosition+0x18>
 8006508:	887b      	ldrh	r3, [r7, #2]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d102      	bne.n	8006514 <getTokenPosition+0x1e>
        return CLI_TOKEN_NPOS;
 800650e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006512:	e028      	b.n	8006566 <getTokenPosition+0x70>
    uint16_t i = 0;
 8006514:	2300      	movs	r3, #0
 8006516:	81fb      	strh	r3, [r7, #14]
    uint16_t tokenCount = 1;
 8006518:	2301      	movs	r3, #1
 800651a:	81bb      	strh	r3, [r7, #12]
    while (true) {
        if (tokenCount == pos)
 800651c:	89ba      	ldrh	r2, [r7, #12]
 800651e:	887b      	ldrh	r3, [r7, #2]
 8006520:	429a      	cmp	r2, r3
 8006522:	d013      	beq.n	800654c <getTokenPosition+0x56>
            break;

        if (tokenizedStr[i] == '\0') {
 8006524:	89fb      	ldrh	r3, [r7, #14]
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	4413      	add	r3, r2
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d109      	bne.n	8006544 <getTokenPosition+0x4e>
            ++tokenCount;
 8006530:	89bb      	ldrh	r3, [r7, #12]
 8006532:	3301      	adds	r3, #1
 8006534:	81bb      	strh	r3, [r7, #12]
            if (tokenizedStr[i + 1] == '\0')
 8006536:	89fb      	ldrh	r3, [r7, #14]
 8006538:	3301      	adds	r3, #1
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	4413      	add	r3, r2
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d005      	beq.n	8006550 <getTokenPosition+0x5a>
                break;
        }

        ++i;
 8006544:	89fb      	ldrh	r3, [r7, #14]
 8006546:	3301      	adds	r3, #1
 8006548:	81fb      	strh	r3, [r7, #14]
        if (tokenCount == pos)
 800654a:	e7e7      	b.n	800651c <getTokenPosition+0x26>
            break;
 800654c:	bf00      	nop
 800654e:	e000      	b.n	8006552 <getTokenPosition+0x5c>
                break;
 8006550:	bf00      	nop
    }

    if (tokenizedStr[i] != '\0')
 8006552:	89fb      	ldrh	r3, [r7, #14]
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	4413      	add	r3, r2
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d001      	beq.n	8006562 <getTokenPosition+0x6c>
        return i;
 800655e:	89fb      	ldrh	r3, [r7, #14]
 8006560:	e001      	b.n	8006566 <getTokenPosition+0x70>
    else
        return CLI_TOKEN_NPOS;
 8006562:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8006566:	4618      	mov	r0, r3
 8006568:	3714      	adds	r7, #20
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr

08006572 <findCategoryIndex>:

/*************************************************
 *                   Helper API                  *
 *************************************************/
static int findCategoryIndex(const char* cat, const char* categories[], int catCount) {
 8006572:	b580      	push	{r7, lr}
 8006574:	b086      	sub	sp, #24
 8006576:	af00      	add	r7, sp, #0
 8006578:	60f8      	str	r0, [r7, #12]
 800657a:	60b9      	str	r1, [r7, #8]
 800657c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < catCount; i++) {
 800657e:	2300      	movs	r3, #0
 8006580:	617b      	str	r3, [r7, #20]
 8006582:	e010      	b.n	80065a6 <findCategoryIndex+0x34>
        if (strcmp(cat, categories[i]) == 0) {
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	68ba      	ldr	r2, [r7, #8]
 800658a:	4413      	add	r3, r2
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4619      	mov	r1, r3
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f7f9 fea5 	bl	80002e0 <strcmp>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d101      	bne.n	80065a0 <findCategoryIndex+0x2e>
            return i;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	e008      	b.n	80065b2 <findCategoryIndex+0x40>
    for (int i = 0; i < catCount; i++) {
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	3301      	adds	r3, #1
 80065a4:	617b      	str	r3, [r7, #20]
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	dbea      	blt.n	8006584 <findCategoryIndex+0x12>
        }
    }
    return -1;
 80065ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3718      	adds	r7, #24
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
	...

080065bc <printAlignedColumn>:

static void printAlignedColumn(EmbeddedCli *cli, const char *str, int colWidth) {
 80065bc:	b580      	push	{r7, lr}
 80065be:	b086      	sub	sp, #24
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
    int len = strlen(str);
 80065c8:	68b8      	ldr	r0, [r7, #8]
 80065ca:	f7f9 fe93 	bl	80002f4 <strlen>
 80065ce:	4603      	mov	r3, r0
 80065d0:	613b      	str	r3, [r7, #16]
    writeToOutput(cli, str);
 80065d2:	68b9      	ldr	r1, [r7, #8]
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f7ff fdb0 	bl	800613a <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 80065da:	2300      	movs	r3, #0
 80065dc:	617b      	str	r3, [r7, #20]
 80065de:	e006      	b.n	80065ee <printAlignedColumn+0x32>
        writeToOutput(cli, " ");
 80065e0:	4908      	ldr	r1, [pc, #32]	@ (8006604 <printAlignedColumn+0x48>)
 80065e2:	68f8      	ldr	r0, [r7, #12]
 80065e4:	f7ff fda9 	bl	800613a <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	3301      	adds	r3, #1
 80065ec:	617b      	str	r3, [r7, #20]
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	dbf2      	blt.n	80065e0 <printAlignedColumn+0x24>
    }
}
 80065fa:	bf00      	nop
 80065fc:	bf00      	nop
 80065fe:	3718      	adds	r7, #24
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	08024fbc 	.word	0x08024fbc

08006608 <CMD_Help>:

void CMD_Help(EmbeddedCli *cli, char *tokens, void *context) {
 8006608:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800660c:	b095      	sub	sp, #84	@ 0x54
 800660e:	af00      	add	r7, sp, #0
 8006610:	60f8      	str	r0, [r7, #12]
 8006612:	60b9      	str	r1, [r7, #8]
 8006614:	607a      	str	r2, [r7, #4]
    UNUSED(context);
    PREPARE_IMPL(cli);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	637b      	str	r3, [r7, #52]	@ 0x34

    if (impl->bindingsCount == 0) {
 800661c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800661e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006620:	2b00      	cmp	r3, #0
 8006622:	d10a      	bne.n	800663a <CMD_Help+0x32>
        writeToOutput(cli, "Help is not available");
 8006624:	4982      	ldr	r1, [pc, #520]	@ (8006830 <CMD_Help+0x228>)
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f7ff fd87 	bl	800613a <writeToOutput>
        writeToOutput(cli, lineBreak);
 800662c:	4b81      	ldr	r3, [pc, #516]	@ (8006834 <CMD_Help+0x22c>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4619      	mov	r1, r3
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f7ff fd81 	bl	800613a <writeToOutput>
        return;
 8006638:	e1a3      	b.n	8006982 <CMD_Help+0x37a>
    }

    uint16_t tokenCount = embeddedCliGetTokenCount(tokens);
 800663a:	68b8      	ldr	r0, [r7, #8]
 800663c:	f7ff f866 	bl	800570c <embeddedCliGetTokenCount>
 8006640:	4603      	mov	r3, r0
 8006642:	867b      	strh	r3, [r7, #50]	@ 0x32
    if (tokenCount == 0) {
 8006644:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006646:	2b00      	cmp	r3, #0
 8006648:	f040 80e2 	bne.w	8006810 <CMD_Help+0x208>
 800664c:	466b      	mov	r3, sp
 800664e:	461e      	mov	r6, r3
        const int MAX_CAT = 32;
 8006650:	2320      	movs	r3, #32
 8006652:	62bb      	str	r3, [r7, #40]	@ 0x28
        const char* categories[MAX_CAT];
 8006654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006656:	3b01      	subs	r3, #1
 8006658:	627b      	str	r3, [r7, #36]	@ 0x24
 800665a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665c:	2200      	movs	r2, #0
 800665e:	4698      	mov	r8, r3
 8006660:	4691      	mov	r9, r2
 8006662:	f04f 0200 	mov.w	r2, #0
 8006666:	f04f 0300 	mov.w	r3, #0
 800666a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800666e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8006672:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8006676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006678:	2200      	movs	r2, #0
 800667a:	461c      	mov	r4, r3
 800667c:	4615      	mov	r5, r2
 800667e:	f04f 0200 	mov.w	r2, #0
 8006682:	f04f 0300 	mov.w	r3, #0
 8006686:	016b      	lsls	r3, r5, #5
 8006688:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800668c:	0162      	lsls	r2, r4, #5
 800668e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	3307      	adds	r3, #7
 8006694:	08db      	lsrs	r3, r3, #3
 8006696:	00db      	lsls	r3, r3, #3
 8006698:	ebad 0d03 	sub.w	sp, sp, r3
 800669c:	466b      	mov	r3, sp
 800669e:	3303      	adds	r3, #3
 80066a0:	089b      	lsrs	r3, r3, #2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	623b      	str	r3, [r7, #32]
        int catCount = 0;
 80066a6:	2300      	movs	r3, #0
 80066a8:	64fb      	str	r3, [r7, #76]	@ 0x4c

        for (int i = 0; i < impl->bindingsCount; i++) {
 80066aa:	2300      	movs	r3, #0
 80066ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066ae:	e023      	b.n	80066f8 <CMD_Help+0xf0>
            const char* cat = impl->bindings[i].category;
 80066b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066b2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80066b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066b6:	4613      	mov	r3, r2
 80066b8:	005b      	lsls	r3, r3, #1
 80066ba:	4413      	add	r3, r2
 80066bc:	00db      	lsls	r3, r3, #3
 80066be:	440b      	add	r3, r1
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	61bb      	str	r3, [r7, #24]
            if (cat != NULL) {
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d013      	beq.n	80066f2 <CMD_Help+0xea>
                int idx = findCategoryIndex(cat, categories, catCount);
 80066ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80066cc:	6a39      	ldr	r1, [r7, #32]
 80066ce:	69b8      	ldr	r0, [r7, #24]
 80066d0:	f7ff ff4f 	bl	8006572 <findCategoryIndex>
 80066d4:	6178      	str	r0, [r7, #20]
                if (idx < 0 && catCount < MAX_CAT) {
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	da0a      	bge.n	80066f2 <CMD_Help+0xea>
 80066dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80066de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066e0:	429a      	cmp	r2, r3
 80066e2:	da06      	bge.n	80066f2 <CMD_Help+0xea>
                    categories[catCount++] = cat;
 80066e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066e6:	1c5a      	adds	r2, r3, #1
 80066e8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80066ea:	6a3a      	ldr	r2, [r7, #32]
 80066ec:	69b9      	ldr	r1, [r7, #24]
 80066ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < impl->bindingsCount; i++) {
 80066f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066f4:	3301      	adds	r3, #1
 80066f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066fc:	461a      	mov	r2, r3
 80066fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006700:	4293      	cmp	r3, r2
 8006702:	dbd5      	blt.n	80066b0 <CMD_Help+0xa8>
                }
            }
        }

        for (int c = 0; c < catCount; c++) {
 8006704:	2300      	movs	r3, #0
 8006706:	647b      	str	r3, [r7, #68]	@ 0x44
 8006708:	e07b      	b.n	8006802 <CMD_Help+0x1fa>
            writeToOutput(cli, "[");
 800670a:	494b      	ldr	r1, [pc, #300]	@ (8006838 <CMD_Help+0x230>)
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f7ff fd14 	bl	800613a <writeToOutput>
            writeToOutput(cli, categories[c]);
 8006712:	6a3b      	ldr	r3, [r7, #32]
 8006714:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800671a:	4619      	mov	r1, r3
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f7ff fd0c 	bl	800613a <writeToOutput>
            writeToOutput(cli, "]");
 8006722:	4946      	ldr	r1, [pc, #280]	@ (800683c <CMD_Help+0x234>)
 8006724:	68f8      	ldr	r0, [r7, #12]
 8006726:	f7ff fd08 	bl	800613a <writeToOutput>
            writeToOutput(cli, lineBreak);
 800672a:	4b42      	ldr	r3, [pc, #264]	@ (8006834 <CMD_Help+0x22c>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4619      	mov	r1, r3
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f7ff fd02 	bl	800613a <writeToOutput>

            for (int i = 0; i < impl->bindingsCount; i++) {
 8006736:	2300      	movs	r3, #0
 8006738:	643b      	str	r3, [r7, #64]	@ 0x40
 800673a:	e053      	b.n	80067e4 <CMD_Help+0x1dc>
                const char* cmdCat = impl->bindings[i].category;
 800673c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800673e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006740:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006742:	4613      	mov	r3, r2
 8006744:	005b      	lsls	r3, r3, #1
 8006746:	4413      	add	r3, r2
 8006748:	00db      	lsls	r3, r3, #3
 800674a:	440b      	add	r3, r1
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	61fb      	str	r3, [r7, #28]
                if (cmdCat != NULL && strcmp(cmdCat, categories[c]) == 0) {
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d043      	beq.n	80067de <CMD_Help+0x1d6>
 8006756:	6a3b      	ldr	r3, [r7, #32]
 8006758:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800675a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800675e:	4619      	mov	r1, r3
 8006760:	69f8      	ldr	r0, [r7, #28]
 8006762:	f7f9 fdbd 	bl	80002e0 <strcmp>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d138      	bne.n	80067de <CMD_Help+0x1d6>
                    writeToOutput(cli, "    ");
 800676c:	4934      	ldr	r1, [pc, #208]	@ (8006840 <CMD_Help+0x238>)
 800676e:	68f8      	ldr	r0, [r7, #12]
 8006770:	f7ff fce3 	bl	800613a <writeToOutput>
                    printAlignedColumn(cli, impl->bindings[i].name, CMD_NAME_COL_WIDTH);
 8006774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006776:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006778:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800677a:	4613      	mov	r3, r2
 800677c:	005b      	lsls	r3, r3, #1
 800677e:	4413      	add	r3, r2
 8006780:	00db      	lsls	r3, r3, #3
 8006782:	440b      	add	r3, r1
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	2210      	movs	r2, #16
 8006788:	4619      	mov	r1, r3
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f7ff ff16 	bl	80065bc <printAlignedColumn>
                    writeToOutput(cli, "| ");
 8006790:	492c      	ldr	r1, [pc, #176]	@ (8006844 <CMD_Help+0x23c>)
 8006792:	68f8      	ldr	r0, [r7, #12]
 8006794:	f7ff fcd1 	bl	800613a <writeToOutput>
                    if (impl->bindings[i].help) {
 8006798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800679a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800679c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800679e:	4613      	mov	r3, r2
 80067a0:	005b      	lsls	r3, r3, #1
 80067a2:	4413      	add	r3, r2
 80067a4:	00db      	lsls	r3, r3, #3
 80067a6:	440b      	add	r3, r1
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00d      	beq.n	80067ca <CMD_Help+0x1c2>
                        writeToOutput(cli, impl->bindings[i].help);
 80067ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067b0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80067b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067b4:	4613      	mov	r3, r2
 80067b6:	005b      	lsls	r3, r3, #1
 80067b8:	4413      	add	r3, r2
 80067ba:	00db      	lsls	r3, r3, #3
 80067bc:	440b      	add	r3, r1
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	4619      	mov	r1, r3
 80067c2:	68f8      	ldr	r0, [r7, #12]
 80067c4:	f7ff fcb9 	bl	800613a <writeToOutput>
 80067c8:	e003      	b.n	80067d2 <CMD_Help+0x1ca>
                    } else {
                        writeToOutput(cli, "(no help)");
 80067ca:	491f      	ldr	r1, [pc, #124]	@ (8006848 <CMD_Help+0x240>)
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f7ff fcb4 	bl	800613a <writeToOutput>
                    }
                    writeToOutput(cli, lineBreak);
 80067d2:	4b18      	ldr	r3, [pc, #96]	@ (8006834 <CMD_Help+0x22c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4619      	mov	r1, r3
 80067d8:	68f8      	ldr	r0, [r7, #12]
 80067da:	f7ff fcae 	bl	800613a <writeToOutput>
            for (int i = 0; i < impl->bindingsCount; i++) {
 80067de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067e0:	3301      	adds	r3, #1
 80067e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80067e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067e6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067e8:	461a      	mov	r2, r3
 80067ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ec:	4293      	cmp	r3, r2
 80067ee:	dba5      	blt.n	800673c <CMD_Help+0x134>
                }
            }
            writeToOutput(cli, lineBreak);
 80067f0:	4b10      	ldr	r3, [pc, #64]	@ (8006834 <CMD_Help+0x22c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4619      	mov	r1, r3
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	f7ff fc9f 	bl	800613a <writeToOutput>
        for (int c = 0; c < catCount; c++) {
 80067fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067fe:	3301      	adds	r3, #1
 8006800:	647b      	str	r3, [r7, #68]	@ 0x44
 8006802:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006806:	429a      	cmp	r2, r3
 8006808:	f6ff af7f 	blt.w	800670a <CMD_Help+0x102>
 800680c:	46b5      	mov	sp, r6
 800680e:	e0b8      	b.n	8006982 <CMD_Help+0x37a>
        }
    } else if (tokenCount == 1) {
 8006810:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006812:	2b01      	cmp	r3, #1
 8006814:	f040 80ab 	bne.w	800696e <CMD_Help+0x366>
        const char *cmdName = embeddedCliGetToken(tokens, 1);
 8006818:	2101      	movs	r1, #1
 800681a:	68b8      	ldr	r0, [r7, #8]
 800681c:	f7fe ff40 	bl	80056a0 <embeddedCliGetToken>
 8006820:	62f8      	str	r0, [r7, #44]	@ 0x2c
        bool found = false;
 8006822:	2300      	movs	r3, #0
 8006824:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8006828:	2300      	movs	r3, #0
 800682a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800682c:	e08c      	b.n	8006948 <CMD_Help+0x340>
 800682e:	bf00      	nop
 8006830:	08024fd8 	.word	0x08024fd8
 8006834:	240148a0 	.word	0x240148a0
 8006838:	08024ff0 	.word	0x08024ff0
 800683c:	08024ff4 	.word	0x08024ff4
 8006840:	08024ff8 	.word	0x08024ff8
 8006844:	08025000 	.word	0x08025000
 8006848:	08025004 	.word	0x08025004
            if (impl->bindings[i].category == NULL) continue;
 800684c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800684e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006850:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006852:	4613      	mov	r3, r2
 8006854:	005b      	lsls	r3, r3, #1
 8006856:	4413      	add	r3, r2
 8006858:	00db      	lsls	r3, r3, #3
 800685a:	440b      	add	r3, r1
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d06e      	beq.n	8006940 <CMD_Help+0x338>
            if (strcmp(impl->bindings[i].name, cmdName) == 0) {
 8006862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006864:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006866:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006868:	4613      	mov	r3, r2
 800686a:	005b      	lsls	r3, r3, #1
 800686c:	4413      	add	r3, r2
 800686e:	00db      	lsls	r3, r3, #3
 8006870:	440b      	add	r3, r1
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006876:	4618      	mov	r0, r3
 8006878:	f7f9 fd32 	bl	80002e0 <strcmp>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d15f      	bne.n	8006942 <CMD_Help+0x33a>
                found = true;
 8006882:	2301      	movs	r3, #1
 8006884:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                writeToOutput(cli, "Command: ");
 8006888:	4940      	ldr	r1, [pc, #256]	@ (800698c <CMD_Help+0x384>)
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	f7ff fc55 	bl	800613a <writeToOutput>
                writeToOutput(cli, impl->bindings[i].name);
 8006890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006892:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006894:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006896:	4613      	mov	r3, r2
 8006898:	005b      	lsls	r3, r3, #1
 800689a:	4413      	add	r3, r2
 800689c:	00db      	lsls	r3, r3, #3
 800689e:	440b      	add	r3, r1
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	4619      	mov	r1, r3
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	f7ff fc48 	bl	800613a <writeToOutput>
                writeToOutput(cli, lineBreak);
 80068aa:	4b39      	ldr	r3, [pc, #228]	@ (8006990 <CMD_Help+0x388>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4619      	mov	r1, r3
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	f7ff fc42 	bl	800613a <writeToOutput>

                writeToOutput(cli, "Category: ");
 80068b6:	4937      	ldr	r1, [pc, #220]	@ (8006994 <CMD_Help+0x38c>)
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	f7ff fc3e 	bl	800613a <writeToOutput>
                writeToOutput(cli, impl->bindings[i].category);
 80068be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068c0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80068c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80068c4:	4613      	mov	r3, r2
 80068c6:	005b      	lsls	r3, r3, #1
 80068c8:	4413      	add	r3, r2
 80068ca:	00db      	lsls	r3, r3, #3
 80068cc:	440b      	add	r3, r1
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4619      	mov	r1, r3
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f7ff fc31 	bl	800613a <writeToOutput>
                writeToOutput(cli, lineBreak);
 80068d8:	4b2d      	ldr	r3, [pc, #180]	@ (8006990 <CMD_Help+0x388>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4619      	mov	r1, r3
 80068de:	68f8      	ldr	r0, [r7, #12]
 80068e0:	f7ff fc2b 	bl	800613a <writeToOutput>

                if (impl->bindings[i].help) {
 80068e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068e6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80068e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80068ea:	4613      	mov	r3, r2
 80068ec:	005b      	lsls	r3, r3, #1
 80068ee:	4413      	add	r3, r2
 80068f0:	00db      	lsls	r3, r3, #3
 80068f2:	440b      	add	r3, r1
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d017      	beq.n	800692a <CMD_Help+0x322>
                    writeToOutput(cli, "Help: ");
 80068fa:	4927      	ldr	r1, [pc, #156]	@ (8006998 <CMD_Help+0x390>)
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f7ff fc1c 	bl	800613a <writeToOutput>
                    writeToOutput(cli, impl->bindings[i].help);
 8006902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006904:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006906:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006908:	4613      	mov	r3, r2
 800690a:	005b      	lsls	r3, r3, #1
 800690c:	4413      	add	r3, r2
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	440b      	add	r3, r1
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	4619      	mov	r1, r3
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f7ff fc0f 	bl	800613a <writeToOutput>
                    writeToOutput(cli, lineBreak);
 800691c:	4b1c      	ldr	r3, [pc, #112]	@ (8006990 <CMD_Help+0x388>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4619      	mov	r1, r3
 8006922:	68f8      	ldr	r0, [r7, #12]
 8006924:	f7ff fc09 	bl	800613a <writeToOutput>
                } else {
                    writeToOutput(cli, "(no help)");
                    writeToOutput(cli, lineBreak);
                }
                break;
 8006928:	e015      	b.n	8006956 <CMD_Help+0x34e>
                    writeToOutput(cli, "(no help)");
 800692a:	491c      	ldr	r1, [pc, #112]	@ (800699c <CMD_Help+0x394>)
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f7ff fc04 	bl	800613a <writeToOutput>
                    writeToOutput(cli, lineBreak);
 8006932:	4b17      	ldr	r3, [pc, #92]	@ (8006990 <CMD_Help+0x388>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4619      	mov	r1, r3
 8006938:	68f8      	ldr	r0, [r7, #12]
 800693a:	f7ff fbfe 	bl	800613a <writeToOutput>
                break;
 800693e:	e00a      	b.n	8006956 <CMD_Help+0x34e>
            if (impl->bindings[i].category == NULL) continue;
 8006940:	bf00      	nop
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8006942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006944:	3301      	adds	r3, #1
 8006946:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800694a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800694c:	461a      	mov	r2, r3
 800694e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006950:	4293      	cmp	r3, r2
 8006952:	f6ff af7b 	blt.w	800684c <CMD_Help+0x244>
            }
        }
        if (!found) {
 8006956:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800695a:	f083 0301 	eor.w	r3, r3, #1
 800695e:	b2db      	uxtb	r3, r3
 8006960:	2b00      	cmp	r3, #0
 8006962:	d00e      	beq.n	8006982 <CMD_Help+0x37a>
            onUnknownCommand(cli, cmdName);
 8006964:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006966:	68f8      	ldr	r0, [r7, #12]
 8006968:	f000 fa1a 	bl	8006da0 <onUnknownCommand>
 800696c:	e009      	b.n	8006982 <CMD_Help+0x37a>
        }
    } else {
        writeToOutput(cli, "Command \"help\" receives one or zero arguments");
 800696e:	490c      	ldr	r1, [pc, #48]	@ (80069a0 <CMD_Help+0x398>)
 8006970:	68f8      	ldr	r0, [r7, #12]
 8006972:	f7ff fbe2 	bl	800613a <writeToOutput>
        writeToOutput(cli, lineBreak);
 8006976:	4b06      	ldr	r3, [pc, #24]	@ (8006990 <CMD_Help+0x388>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4619      	mov	r1, r3
 800697c:	68f8      	ldr	r0, [r7, #12]
 800697e:	f7ff fbdc 	bl	800613a <writeToOutput>
    }
}
 8006982:	3754      	adds	r7, #84	@ 0x54
 8006984:	46bd      	mov	sp, r7
 8006986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800698a:	bf00      	nop
 800698c:	08025010 	.word	0x08025010
 8006990:	240148a0 	.word	0x240148a0
 8006994:	0802501c 	.word	0x0802501c
 8006998:	08025028 	.word	0x08025028
 800699c:	08025004 	.word	0x08025004
 80069a0:	08025030 	.word	0x08025030

080069a4 <CMD_Dev>:

void CMD_Dev(EmbeddedCli *cli, char *tokens, void *context) {
 80069a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80069a8:	b097      	sub	sp, #92	@ 0x5c
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	60f8      	str	r0, [r7, #12]
 80069ae:	60b9      	str	r1, [r7, #8]
 80069b0:	607a      	str	r2, [r7, #4]
    UNUSED(context);
    PREPARE_IMPL(cli);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (impl->bindingsCount == 0) {
 80069b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069ba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10a      	bne.n	80069d6 <CMD_Dev+0x32>
        writeToOutput(cli, "No development commands available");
 80069c0:	4993      	ldr	r1, [pc, #588]	@ (8006c10 <CMD_Dev+0x26c>)
 80069c2:	68f8      	ldr	r0, [r7, #12]
 80069c4:	f7ff fbb9 	bl	800613a <writeToOutput>
        writeToOutput(cli, lineBreak);
 80069c8:	4b92      	ldr	r3, [pc, #584]	@ (8006c14 <CMD_Dev+0x270>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4619      	mov	r1, r3
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	f7ff fbb3 	bl	800613a <writeToOutput>
        return;
 80069d4:	e1cf      	b.n	8006d76 <CMD_Dev+0x3d2>
    }

    uint16_t tokenCount = embeddedCliGetTokenCount(tokens);
 80069d6:	68b8      	ldr	r0, [r7, #8]
 80069d8:	f7fe fe98 	bl	800570c <embeddedCliGetTokenCount>
 80069dc:	4603      	mov	r3, r0
 80069de:	877b      	strh	r3, [r7, #58]	@ 0x3a
    if (tokenCount == 0) {
 80069e0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f040 8105 	bne.w	8006bf2 <CMD_Dev+0x24e>
 80069e8:	466b      	mov	r3, sp
 80069ea:	461e      	mov	r6, r3
        const int MAX_CAT = 32;
 80069ec:	2320      	movs	r3, #32
 80069ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        const char* categories[MAX_CAT];
 80069f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069f2:	3b01      	subs	r3, #1
 80069f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069f8:	2200      	movs	r2, #0
 80069fa:	4698      	mov	r8, r3
 80069fc:	4691      	mov	r9, r2
 80069fe:	f04f 0200 	mov.w	r2, #0
 8006a02:	f04f 0300 	mov.w	r3, #0
 8006a06:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8006a0a:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8006a0e:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8006a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a14:	2200      	movs	r2, #0
 8006a16:	461c      	mov	r4, r3
 8006a18:	4615      	mov	r5, r2
 8006a1a:	f04f 0200 	mov.w	r2, #0
 8006a1e:	f04f 0300 	mov.w	r3, #0
 8006a22:	016b      	lsls	r3, r5, #5
 8006a24:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8006a28:	0162      	lsls	r2, r4, #5
 8006a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	3307      	adds	r3, #7
 8006a30:	08db      	lsrs	r3, r3, #3
 8006a32:	00db      	lsls	r3, r3, #3
 8006a34:	ebad 0d03 	sub.w	sp, sp, r3
 8006a38:	466b      	mov	r3, sp
 8006a3a:	3303      	adds	r3, #3
 8006a3c:	089b      	lsrs	r3, r3, #2
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	627b      	str	r3, [r7, #36]	@ 0x24
        int catCount = 0;
 8006a42:	2300      	movs	r3, #0
 8006a44:	657b      	str	r3, [r7, #84]	@ 0x54

        for (int i = 0; i < impl->bindingsCount; i++) {
 8006a46:	2300      	movs	r3, #0
 8006a48:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a4a:	e033      	b.n	8006ab4 <CMD_Dev+0x110>
            const char* cat = impl->bindings[i].category;
 8006a4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a4e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006a50:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006a52:	4613      	mov	r3, r2
 8006a54:	005b      	lsls	r3, r3, #1
 8006a56:	4413      	add	r3, r2
 8006a58:	00db      	lsls	r3, r3, #3
 8006a5a:	440b      	add	r3, r1
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	61bb      	str	r3, [r7, #24]
            if (cat != NULL && strcmp(cat, "Dev") != 0) continue;
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d006      	beq.n	8006a74 <CMD_Dev+0xd0>
 8006a66:	496c      	ldr	r1, [pc, #432]	@ (8006c18 <CMD_Dev+0x274>)
 8006a68:	69b8      	ldr	r0, [r7, #24]
 8006a6a:	f7f9 fc39 	bl	80002e0 <strcmp>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d11b      	bne.n	8006aac <CMD_Dev+0x108>
            const char* display_cat = (cat == NULL) ? "Deployment" : cat;
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d001      	beq.n	8006a7e <CMD_Dev+0xda>
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	e000      	b.n	8006a80 <CMD_Dev+0xdc>
 8006a7e:	4b67      	ldr	r3, [pc, #412]	@ (8006c1c <CMD_Dev+0x278>)
 8006a80:	617b      	str	r3, [r7, #20]
            int idx = findCategoryIndex(display_cat, categories, catCount);
 8006a82:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a86:	6978      	ldr	r0, [r7, #20]
 8006a88:	f7ff fd73 	bl	8006572 <findCategoryIndex>
 8006a8c:	6138      	str	r0, [r7, #16]
            if (idx < 0 && catCount < MAX_CAT) {
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	da0c      	bge.n	8006aae <CMD_Dev+0x10a>
 8006a94:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	da08      	bge.n	8006aae <CMD_Dev+0x10a>
                categories[catCount++] = display_cat;
 8006a9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a9e:	1c5a      	adds	r2, r3, #1
 8006aa0:	657a      	str	r2, [r7, #84]	@ 0x54
 8006aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aa4:	6979      	ldr	r1, [r7, #20]
 8006aa6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006aaa:	e000      	b.n	8006aae <CMD_Dev+0x10a>
            if (cat != NULL && strcmp(cat, "Dev") != 0) continue;
 8006aac:	bf00      	nop
        for (int i = 0; i < impl->bindingsCount; i++) {
 8006aae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ab4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ab6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ab8:	461a      	mov	r2, r3
 8006aba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006abc:	4293      	cmp	r3, r2
 8006abe:	dbc5      	blt.n	8006a4c <CMD_Dev+0xa8>
            }
        }

        if (catCount == 0) {
 8006ac0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10b      	bne.n	8006ade <CMD_Dev+0x13a>
            writeToOutput(cli, "No development commands available");
 8006ac6:	4952      	ldr	r1, [pc, #328]	@ (8006c10 <CMD_Dev+0x26c>)
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f7ff fb36 	bl	800613a <writeToOutput>
            writeToOutput(cli, lineBreak);
 8006ace:	4b51      	ldr	r3, [pc, #324]	@ (8006c14 <CMD_Dev+0x270>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f7ff fb30 	bl	800613a <writeToOutput>
            return;
 8006ada:	46b5      	mov	sp, r6
 8006adc:	e14b      	b.n	8006d76 <CMD_Dev+0x3d2>
        }

        for (int c = 0; c < catCount; c++) {
 8006ade:	2300      	movs	r3, #0
 8006ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ae2:	e07f      	b.n	8006be4 <CMD_Dev+0x240>
            writeToOutput(cli, "[");
 8006ae4:	494e      	ldr	r1, [pc, #312]	@ (8006c20 <CMD_Dev+0x27c>)
 8006ae6:	68f8      	ldr	r0, [r7, #12]
 8006ae8:	f7ff fb27 	bl	800613a <writeToOutput>
            writeToOutput(cli, categories[c]);
 8006aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006af4:	4619      	mov	r1, r3
 8006af6:	68f8      	ldr	r0, [r7, #12]
 8006af8:	f7ff fb1f 	bl	800613a <writeToOutput>
            writeToOutput(cli, "]");
 8006afc:	4949      	ldr	r1, [pc, #292]	@ (8006c24 <CMD_Dev+0x280>)
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f7ff fb1b 	bl	800613a <writeToOutput>
            writeToOutput(cli, lineBreak);
 8006b04:	4b43      	ldr	r3, [pc, #268]	@ (8006c14 <CMD_Dev+0x270>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4619      	mov	r1, r3
 8006b0a:	68f8      	ldr	r0, [r7, #12]
 8006b0c:	f7ff fb15 	bl	800613a <writeToOutput>

            for (int i = 0; i < impl->bindingsCount; i++) {
 8006b10:	2300      	movs	r3, #0
 8006b12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b14:	e057      	b.n	8006bc6 <CMD_Dev+0x222>
                const char* cmdCat = impl->bindings[i].category;
 8006b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b18:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006b1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	005b      	lsls	r3, r3, #1
 8006b20:	4413      	add	r3, r2
 8006b22:	00db      	lsls	r3, r3, #3
 8006b24:	440b      	add	r3, r1
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	623b      	str	r3, [r7, #32]
                const char* display_cmdCat = (cmdCat == NULL) ? "Deployment" : cmdCat;
 8006b2a:	6a3b      	ldr	r3, [r7, #32]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d001      	beq.n	8006b34 <CMD_Dev+0x190>
 8006b30:	6a3b      	ldr	r3, [r7, #32]
 8006b32:	e000      	b.n	8006b36 <CMD_Dev+0x192>
 8006b34:	4b39      	ldr	r3, [pc, #228]	@ (8006c1c <CMD_Dev+0x278>)
 8006b36:	61fb      	str	r3, [r7, #28]
                if (strcmp(display_cmdCat, categories[c]) == 0) {
 8006b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b40:	4619      	mov	r1, r3
 8006b42:	69f8      	ldr	r0, [r7, #28]
 8006b44:	f7f9 fbcc 	bl	80002e0 <strcmp>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d138      	bne.n	8006bc0 <CMD_Dev+0x21c>
                    writeToOutput(cli, "    ");
 8006b4e:	4936      	ldr	r1, [pc, #216]	@ (8006c28 <CMD_Dev+0x284>)
 8006b50:	68f8      	ldr	r0, [r7, #12]
 8006b52:	f7ff faf2 	bl	800613a <writeToOutput>
                    printAlignedColumn(cli, impl->bindings[i].name, CMD_NAME_COL_WIDTH);
 8006b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b58:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006b5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	005b      	lsls	r3, r3, #1
 8006b60:	4413      	add	r3, r2
 8006b62:	00db      	lsls	r3, r3, #3
 8006b64:	440b      	add	r3, r1
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	2210      	movs	r2, #16
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f7ff fd25 	bl	80065bc <printAlignedColumn>
                    writeToOutput(cli, "| ");
 8006b72:	492e      	ldr	r1, [pc, #184]	@ (8006c2c <CMD_Dev+0x288>)
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f7ff fae0 	bl	800613a <writeToOutput>
                    if (impl->bindings[i].help) {
 8006b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b7c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006b7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b80:	4613      	mov	r3, r2
 8006b82:	005b      	lsls	r3, r3, #1
 8006b84:	4413      	add	r3, r2
 8006b86:	00db      	lsls	r3, r3, #3
 8006b88:	440b      	add	r3, r1
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00d      	beq.n	8006bac <CMD_Dev+0x208>
                        writeToOutput(cli, impl->bindings[i].help);
 8006b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b92:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006b94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b96:	4613      	mov	r3, r2
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	4413      	add	r3, r2
 8006b9c:	00db      	lsls	r3, r3, #3
 8006b9e:	440b      	add	r3, r1
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f7ff fac8 	bl	800613a <writeToOutput>
 8006baa:	e003      	b.n	8006bb4 <CMD_Dev+0x210>
                    } else {
                        writeToOutput(cli, "(no help)");
 8006bac:	4920      	ldr	r1, [pc, #128]	@ (8006c30 <CMD_Dev+0x28c>)
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f7ff fac3 	bl	800613a <writeToOutput>
                    }
                    writeToOutput(cli, lineBreak);
 8006bb4:	4b17      	ldr	r3, [pc, #92]	@ (8006c14 <CMD_Dev+0x270>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4619      	mov	r1, r3
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f7ff fabd 	bl	800613a <writeToOutput>
            for (int i = 0; i < impl->bindingsCount; i++) {
 8006bc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006bca:	461a      	mov	r2, r3
 8006bcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	dba1      	blt.n	8006b16 <CMD_Dev+0x172>
                }
            }
            writeToOutput(cli, lineBreak);
 8006bd2:	4b10      	ldr	r3, [pc, #64]	@ (8006c14 <CMD_Dev+0x270>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f7ff faae 	bl	800613a <writeToOutput>
        for (int c = 0; c < catCount; c++) {
 8006bde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006be0:	3301      	adds	r3, #1
 8006be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006be4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006be6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006be8:	429a      	cmp	r2, r3
 8006bea:	f6ff af7b 	blt.w	8006ae4 <CMD_Dev+0x140>
 8006bee:	46b5      	mov	sp, r6
 8006bf0:	e0c1      	b.n	8006d76 <CMD_Dev+0x3d2>
        }
    } else if (tokenCount == 1) {
 8006bf2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	f040 80b4 	bne.w	8006d62 <CMD_Dev+0x3be>
        const char *cmdName = embeddedCliGetToken(tokens, 1);
 8006bfa:	2101      	movs	r1, #1
 8006bfc:	68b8      	ldr	r0, [r7, #8]
 8006bfe:	f7fe fd4f 	bl	80056a0 <embeddedCliGetToken>
 8006c02:	6378      	str	r0, [r7, #52]	@ 0x34
        bool found = false;
 8006c04:	2300      	movs	r3, #0
 8006c06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c0e:	e095      	b.n	8006d3c <CMD_Dev+0x398>
 8006c10:	08025060 	.word	0x08025060
 8006c14:	240148a0 	.word	0x240148a0
 8006c18:	08025084 	.word	0x08025084
 8006c1c:	08025088 	.word	0x08025088
 8006c20:	08024ff0 	.word	0x08024ff0
 8006c24:	08024ff4 	.word	0x08024ff4
 8006c28:	08024ff8 	.word	0x08024ff8
 8006c2c:	08025000 	.word	0x08025000
 8006c30:	08025004 	.word	0x08025004
            if (strcmp(impl->bindings[i].name, cmdName) == 0) {
 8006c34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c36:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006c38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	005b      	lsls	r3, r3, #1
 8006c3e:	4413      	add	r3, r2
 8006c40:	00db      	lsls	r3, r3, #3
 8006c42:	440b      	add	r3, r1
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f7f9 fb49 	bl	80002e0 <strcmp>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d170      	bne.n	8006d36 <CMD_Dev+0x392>
                const char* cat = impl->bindings[i].category;
 8006c54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c56:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006c58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	005b      	lsls	r3, r3, #1
 8006c5e:	4413      	add	r3, r2
 8006c60:	00db      	lsls	r3, r3, #3
 8006c62:	440b      	add	r3, r1
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	633b      	str	r3, [r7, #48]	@ 0x30
                if (cat != NULL && strcmp(cat, "Dev") != 0) continue;
 8006c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d006      	beq.n	8006c7c <CMD_Dev+0x2d8>
 8006c6e:	4944      	ldr	r1, [pc, #272]	@ (8006d80 <CMD_Dev+0x3dc>)
 8006c70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c72:	f7f9 fb35 	bl	80002e0 <strcmp>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d15b      	bne.n	8006d34 <CMD_Dev+0x390>
                found = true;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                writeToOutput(cli, "Command: ");
 8006c82:	4940      	ldr	r1, [pc, #256]	@ (8006d84 <CMD_Dev+0x3e0>)
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f7ff fa58 	bl	800613a <writeToOutput>
                writeToOutput(cli, impl->bindings[i].name);
 8006c8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c8c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006c8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c90:	4613      	mov	r3, r2
 8006c92:	005b      	lsls	r3, r3, #1
 8006c94:	4413      	add	r3, r2
 8006c96:	00db      	lsls	r3, r3, #3
 8006c98:	440b      	add	r3, r1
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f7ff fa4b 	bl	800613a <writeToOutput>
                writeToOutput(cli, lineBreak);
 8006ca4:	4b38      	ldr	r3, [pc, #224]	@ (8006d88 <CMD_Dev+0x3e4>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4619      	mov	r1, r3
 8006caa:	68f8      	ldr	r0, [r7, #12]
 8006cac:	f7ff fa45 	bl	800613a <writeToOutput>

                writeToOutput(cli, "Category: ");
 8006cb0:	4936      	ldr	r1, [pc, #216]	@ (8006d8c <CMD_Dev+0x3e8>)
 8006cb2:	68f8      	ldr	r0, [r7, #12]
 8006cb4:	f7ff fa41 	bl	800613a <writeToOutput>
                writeToOutput(cli, cat ? cat : "Deployment");
 8006cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d001      	beq.n	8006cc2 <CMD_Dev+0x31e>
 8006cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc0:	e000      	b.n	8006cc4 <CMD_Dev+0x320>
 8006cc2:	4b33      	ldr	r3, [pc, #204]	@ (8006d90 <CMD_Dev+0x3ec>)
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	f7ff fa37 	bl	800613a <writeToOutput>
                writeToOutput(cli, lineBreak);
 8006ccc:	4b2e      	ldr	r3, [pc, #184]	@ (8006d88 <CMD_Dev+0x3e4>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	68f8      	ldr	r0, [r7, #12]
 8006cd4:	f7ff fa31 	bl	800613a <writeToOutput>

                if (impl->bindings[i].help) {
 8006cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cda:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006cdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cde:	4613      	mov	r3, r2
 8006ce0:	005b      	lsls	r3, r3, #1
 8006ce2:	4413      	add	r3, r2
 8006ce4:	00db      	lsls	r3, r3, #3
 8006ce6:	440b      	add	r3, r1
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d017      	beq.n	8006d1e <CMD_Dev+0x37a>
                    writeToOutput(cli, "Help: ");
 8006cee:	4929      	ldr	r1, [pc, #164]	@ (8006d94 <CMD_Dev+0x3f0>)
 8006cf0:	68f8      	ldr	r0, [r7, #12]
 8006cf2:	f7ff fa22 	bl	800613a <writeToOutput>
                    writeToOutput(cli, impl->bindings[i].help);
 8006cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cf8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006cfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cfc:	4613      	mov	r3, r2
 8006cfe:	005b      	lsls	r3, r3, #1
 8006d00:	4413      	add	r3, r2
 8006d02:	00db      	lsls	r3, r3, #3
 8006d04:	440b      	add	r3, r1
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	4619      	mov	r1, r3
 8006d0a:	68f8      	ldr	r0, [r7, #12]
 8006d0c:	f7ff fa15 	bl	800613a <writeToOutput>
                    writeToOutput(cli, lineBreak);
 8006d10:	4b1d      	ldr	r3, [pc, #116]	@ (8006d88 <CMD_Dev+0x3e4>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4619      	mov	r1, r3
 8006d16:	68f8      	ldr	r0, [r7, #12]
 8006d18:	f7ff fa0f 	bl	800613a <writeToOutput>
                } else {
                    writeToOutput(cli, "(no help)");
                    writeToOutput(cli, lineBreak);
                }
                break;
 8006d1c:	e015      	b.n	8006d4a <CMD_Dev+0x3a6>
                    writeToOutput(cli, "(no help)");
 8006d1e:	491e      	ldr	r1, [pc, #120]	@ (8006d98 <CMD_Dev+0x3f4>)
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f7ff fa0a 	bl	800613a <writeToOutput>
                    writeToOutput(cli, lineBreak);
 8006d26:	4b18      	ldr	r3, [pc, #96]	@ (8006d88 <CMD_Dev+0x3e4>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f7ff fa04 	bl	800613a <writeToOutput>
                break;
 8006d32:	e00a      	b.n	8006d4a <CMD_Dev+0x3a6>
                if (cat != NULL && strcmp(cat, "Dev") != 0) continue;
 8006d34:	bf00      	nop
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8006d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d38:	3301      	adds	r3, #1
 8006d3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d40:	461a      	mov	r2, r3
 8006d42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d44:	4293      	cmp	r3, r2
 8006d46:	f6ff af75 	blt.w	8006c34 <CMD_Dev+0x290>
            }
        }
        if (!found) {
 8006d4a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006d4e:	f083 0301 	eor.w	r3, r3, #1
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d00e      	beq.n	8006d76 <CMD_Dev+0x3d2>
            onUnknownCommand(cli, cmdName);
 8006d58:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006d5a:	68f8      	ldr	r0, [r7, #12]
 8006d5c:	f000 f820 	bl	8006da0 <onUnknownCommand>
 8006d60:	e009      	b.n	8006d76 <CMD_Dev+0x3d2>
        }
    } else {
        writeToOutput(cli, "Command \"dev\" receives one or zero arguments");
 8006d62:	490e      	ldr	r1, [pc, #56]	@ (8006d9c <CMD_Dev+0x3f8>)
 8006d64:	68f8      	ldr	r0, [r7, #12]
 8006d66:	f7ff f9e8 	bl	800613a <writeToOutput>
        writeToOutput(cli, lineBreak);
 8006d6a:	4b07      	ldr	r3, [pc, #28]	@ (8006d88 <CMD_Dev+0x3e4>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4619      	mov	r1, r3
 8006d70:	68f8      	ldr	r0, [r7, #12]
 8006d72:	f7ff f9e2 	bl	800613a <writeToOutput>
    }
}
 8006d76:	375c      	adds	r7, #92	@ 0x5c
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d7e:	bf00      	nop
 8006d80:	08025084 	.word	0x08025084
 8006d84:	08025010 	.word	0x08025010
 8006d88:	240148a0 	.word	0x240148a0
 8006d8c:	0802501c 	.word	0x0802501c
 8006d90:	08025088 	.word	0x08025088
 8006d94:	08025028 	.word	0x08025028
 8006d98:	08025004 	.word	0x08025004
 8006d9c:	08025094 	.word	0x08025094

08006da0 <onUnknownCommand>:

static void onUnknownCommand(EmbeddedCli *cli, const char *name) {
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
    writeToOutput(cli, "Unknown command: \"");
 8006daa:	490b      	ldr	r1, [pc, #44]	@ (8006dd8 <onUnknownCommand+0x38>)
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f7ff f9c4 	bl	800613a <writeToOutput>
    writeToOutput(cli, name);
 8006db2:	6839      	ldr	r1, [r7, #0]
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f7ff f9c0 	bl	800613a <writeToOutput>
    writeToOutput(cli, "\". Write \"help\" for a list of available commands");
 8006dba:	4908      	ldr	r1, [pc, #32]	@ (8006ddc <onUnknownCommand+0x3c>)
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f7ff f9bc 	bl	800613a <writeToOutput>
    writeToOutput(cli, lineBreak);
 8006dc2:	4b07      	ldr	r3, [pc, #28]	@ (8006de0 <onUnknownCommand+0x40>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f7ff f9b6 	bl	800613a <writeToOutput>
}
 8006dce:	bf00      	nop
 8006dd0:	3708      	adds	r7, #8
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	080250c4 	.word	0x080250c4
 8006ddc:	080250d8 	.word	0x080250d8
 8006de0:	240148a0 	.word	0x240148a0

08006de4 <Dmesg_Init>:
static uint8_t *write_ptr = &_sdmesg_buffer;
static uint8_t *read_ptr = &_sdmesg_buffer;
static size_t log_count = 0;
static SemaphoreHandle_t dmesg_mutex = NULL;

void Dmesg_Init(void) {
 8006de4:	b580      	push	{r7, lr}
 8006de6:	af00      	add	r7, sp, #0
    write_ptr = &_sdmesg_buffer;
 8006de8:	4b0b      	ldr	r3, [pc, #44]	@ (8006e18 <Dmesg_Init+0x34>)
 8006dea:	4a0c      	ldr	r2, [pc, #48]	@ (8006e1c <Dmesg_Init+0x38>)
 8006dec:	601a      	str	r2, [r3, #0]
    read_ptr = &_sdmesg_buffer;
 8006dee:	4b0c      	ldr	r3, [pc, #48]	@ (8006e20 <Dmesg_Init+0x3c>)
 8006df0:	4a0a      	ldr	r2, [pc, #40]	@ (8006e1c <Dmesg_Init+0x38>)
 8006df2:	601a      	str	r2, [r3, #0]
    log_count = 0;
 8006df4:	4b0b      	ldr	r3, [pc, #44]	@ (8006e24 <Dmesg_Init+0x40>)
 8006df6:	2200      	movs	r2, #0
 8006df8:	601a      	str	r2, [r3, #0]
    dmesg_mutex = xSemaphoreCreateMutex();
 8006dfa:	2001      	movs	r0, #1
 8006dfc:	f009 fe05 	bl	8010a0a <xQueueCreateMutex>
 8006e00:	4603      	mov	r3, r0
 8006e02:	4a09      	ldr	r2, [pc, #36]	@ (8006e28 <Dmesg_Init+0x44>)
 8006e04:	6013      	str	r3, [r2, #0]
    if (dmesg_mutex == NULL) {
 8006e06:	4b08      	ldr	r3, [pc, #32]	@ (8006e28 <Dmesg_Init+0x44>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d101      	bne.n	8006e12 <Dmesg_Init+0x2e>
        while (1);
 8006e0e:	bf00      	nop
 8006e10:	e7fd      	b.n	8006e0e <Dmesg_Init+0x2a>
    }
}
 8006e12:	bf00      	nop
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop
 8006e18:	240148bc 	.word	0x240148bc
 8006e1c:	20000000 	.word	0x20000000
 8006e20:	240148c0 	.word	0x240148c0
 8006e24:	24019370 	.word	0x24019370
 8006e28:	24019374 	.word	0x24019374

08006e2c <dmesg_write>:

static void dmesg_write(const char *msg, uint32_t len) {
 8006e2c:	b480      	push	{r7}
 8006e2e:	b087      	sub	sp, #28
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
    if (len > DMESG_MSG_MAX_LENGTH) len = DMESG_MSG_MAX_LENGTH;
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b80      	cmp	r3, #128	@ 0x80
 8006e3a:	d901      	bls.n	8006e40 <dmesg_write+0x14>
 8006e3c:	2380      	movs	r3, #128	@ 0x80
 8006e3e:	603b      	str	r3, [r7, #0]
    if (len > 255) len = 255;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	2bff      	cmp	r3, #255	@ 0xff
 8006e44:	d901      	bls.n	8006e4a <dmesg_write+0x1e>
 8006e46:	23ff      	movs	r3, #255	@ 0xff
 8006e48:	603b      	str	r3, [r7, #0]

    uint32_t required_space = len + 1;
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	60fb      	str	r3, [r7, #12]
    uint32_t space_left = (read_ptr <= write_ptr) ?
 8006e50:	4b42      	ldr	r3, [pc, #264]	@ (8006f5c <dmesg_write+0x130>)
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	4b42      	ldr	r3, [pc, #264]	@ (8006f60 <dmesg_write+0x134>)
 8006e56:	681b      	ldr	r3, [r3, #0]
                          (DMESG_BUFFER_SIZE - (write_ptr - read_ptr)) :
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d807      	bhi.n	8006e6c <dmesg_write+0x40>
 8006e5c:	4b40      	ldr	r3, [pc, #256]	@ (8006f60 <dmesg_write+0x134>)
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	4b3e      	ldr	r3, [pc, #248]	@ (8006f5c <dmesg_write+0x130>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	f5c3 33c0 	rsb	r3, r3, #98304	@ 0x18000
 8006e6a:	e004      	b.n	8006e76 <dmesg_write+0x4a>
                          (read_ptr - write_ptr);
 8006e6c:	4b3b      	ldr	r3, [pc, #236]	@ (8006f5c <dmesg_write+0x130>)
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	4b3b      	ldr	r3, [pc, #236]	@ (8006f60 <dmesg_write+0x134>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	1ad3      	subs	r3, r2, r3
    uint32_t space_left = (read_ptr <= write_ptr) ?
 8006e76:	617b      	str	r3, [r7, #20]
    while (space_left < required_space && log_count > 0) {
 8006e78:	e031      	b.n	8006ede <dmesg_write+0xb2>
        uint8_t old_len = *read_ptr;
 8006e7a:	4b38      	ldr	r3, [pc, #224]	@ (8006f5c <dmesg_write+0x130>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	72fb      	strb	r3, [r7, #11]
        read_ptr += old_len + 1;
 8006e82:	4b36      	ldr	r3, [pc, #216]	@ (8006f5c <dmesg_write+0x130>)
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	7afb      	ldrb	r3, [r7, #11]
 8006e88:	3301      	adds	r3, #1
 8006e8a:	4413      	add	r3, r2
 8006e8c:	4a33      	ldr	r2, [pc, #204]	@ (8006f5c <dmesg_write+0x130>)
 8006e8e:	6013      	str	r3, [r2, #0]
        if (read_ptr >= &_edmesg_buffer) {
 8006e90:	4b32      	ldr	r3, [pc, #200]	@ (8006f5c <dmesg_write+0x130>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a33      	ldr	r2, [pc, #204]	@ (8006f64 <dmesg_write+0x138>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d308      	bcc.n	8006eac <dmesg_write+0x80>
            read_ptr = &_sdmesg_buffer + (read_ptr - &_edmesg_buffer);
 8006e9a:	4b30      	ldr	r3, [pc, #192]	@ (8006f5c <dmesg_write+0x130>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a31      	ldr	r2, [pc, #196]	@ (8006f64 <dmesg_write+0x138>)
 8006ea0:	1a9b      	subs	r3, r3, r2
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	4b30      	ldr	r3, [pc, #192]	@ (8006f68 <dmesg_write+0x13c>)
 8006ea6:	4413      	add	r3, r2
 8006ea8:	4a2c      	ldr	r2, [pc, #176]	@ (8006f5c <dmesg_write+0x130>)
 8006eaa:	6013      	str	r3, [r2, #0]
        }
        log_count--;
 8006eac:	4b2f      	ldr	r3, [pc, #188]	@ (8006f6c <dmesg_write+0x140>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8006f6c <dmesg_write+0x140>)
 8006eb4:	6013      	str	r3, [r2, #0]
        space_left = (read_ptr <= write_ptr) ?
 8006eb6:	4b29      	ldr	r3, [pc, #164]	@ (8006f5c <dmesg_write+0x130>)
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	4b29      	ldr	r3, [pc, #164]	@ (8006f60 <dmesg_write+0x134>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
                     (DMESG_BUFFER_SIZE - (write_ptr - read_ptr)) :
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d807      	bhi.n	8006ed2 <dmesg_write+0xa6>
 8006ec2:	4b27      	ldr	r3, [pc, #156]	@ (8006f60 <dmesg_write+0x134>)
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	4b25      	ldr	r3, [pc, #148]	@ (8006f5c <dmesg_write+0x130>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	1ad3      	subs	r3, r2, r3
 8006ecc:	f5c3 33c0 	rsb	r3, r3, #98304	@ 0x18000
 8006ed0:	e004      	b.n	8006edc <dmesg_write+0xb0>
                     (read_ptr - write_ptr);
 8006ed2:	4b22      	ldr	r3, [pc, #136]	@ (8006f5c <dmesg_write+0x130>)
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	4b22      	ldr	r3, [pc, #136]	@ (8006f60 <dmesg_write+0x134>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	1ad3      	subs	r3, r2, r3
        space_left = (read_ptr <= write_ptr) ?
 8006edc:	617b      	str	r3, [r7, #20]
    while (space_left < required_space && log_count > 0) {
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d203      	bcs.n	8006eee <dmesg_write+0xc2>
 8006ee6:	4b21      	ldr	r3, [pc, #132]	@ (8006f6c <dmesg_write+0x140>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d1c5      	bne.n	8006e7a <dmesg_write+0x4e>
    }

    *write_ptr++ = (uint8_t)len;
 8006eee:	4b1c      	ldr	r3, [pc, #112]	@ (8006f60 <dmesg_write+0x134>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	1c5a      	adds	r2, r3, #1
 8006ef4:	491a      	ldr	r1, [pc, #104]	@ (8006f60 <dmesg_write+0x134>)
 8006ef6:	600a      	str	r2, [r1, #0]
 8006ef8:	683a      	ldr	r2, [r7, #0]
 8006efa:	b2d2      	uxtb	r2, r2
 8006efc:	701a      	strb	r2, [r3, #0]
    if (write_ptr >= &_edmesg_buffer) {
 8006efe:	4b18      	ldr	r3, [pc, #96]	@ (8006f60 <dmesg_write+0x134>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a18      	ldr	r2, [pc, #96]	@ (8006f64 <dmesg_write+0x138>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d302      	bcc.n	8006f0e <dmesg_write+0xe2>
        write_ptr = &_sdmesg_buffer;
 8006f08:	4b15      	ldr	r3, [pc, #84]	@ (8006f60 <dmesg_write+0x134>)
 8006f0a:	4a17      	ldr	r2, [pc, #92]	@ (8006f68 <dmesg_write+0x13c>)
 8006f0c:	601a      	str	r2, [r3, #0]
    }

    for (uint32_t i = 0; i < len; i++) {
 8006f0e:	2300      	movs	r3, #0
 8006f10:	613b      	str	r3, [r7, #16]
 8006f12:	e014      	b.n	8006f3e <dmesg_write+0x112>
        *write_ptr++ = msg[i];
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	441a      	add	r2, r3
 8006f1a:	4b11      	ldr	r3, [pc, #68]	@ (8006f60 <dmesg_write+0x134>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	1c59      	adds	r1, r3, #1
 8006f20:	480f      	ldr	r0, [pc, #60]	@ (8006f60 <dmesg_write+0x134>)
 8006f22:	6001      	str	r1, [r0, #0]
 8006f24:	7812      	ldrb	r2, [r2, #0]
 8006f26:	701a      	strb	r2, [r3, #0]
        if (write_ptr >= &_edmesg_buffer) {
 8006f28:	4b0d      	ldr	r3, [pc, #52]	@ (8006f60 <dmesg_write+0x134>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8006f64 <dmesg_write+0x138>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d302      	bcc.n	8006f38 <dmesg_write+0x10c>
            write_ptr = &_sdmesg_buffer;
 8006f32:	4b0b      	ldr	r3, [pc, #44]	@ (8006f60 <dmesg_write+0x134>)
 8006f34:	4a0c      	ldr	r2, [pc, #48]	@ (8006f68 <dmesg_write+0x13c>)
 8006f36:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++) {
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	613b      	str	r3, [r7, #16]
 8006f3e:	693a      	ldr	r2, [r7, #16]
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d3e6      	bcc.n	8006f14 <dmesg_write+0xe8>
        }
    }
    log_count++;
 8006f46:	4b09      	ldr	r3, [pc, #36]	@ (8006f6c <dmesg_write+0x140>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	4a07      	ldr	r2, [pc, #28]	@ (8006f6c <dmesg_write+0x140>)
 8006f4e:	6013      	str	r3, [r2, #0]
}
 8006f50:	bf00      	nop
 8006f52:	371c      	adds	r7, #28
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr
 8006f5c:	240148c0 	.word	0x240148c0
 8006f60:	240148bc 	.word	0x240148bc
 8006f64:	20018000 	.word	0x20018000
 8006f68:	20000000 	.word	0x20000000
 8006f6c:	24019370 	.word	0x24019370

08006f70 <Dmesg_HardWrite>:

void Dmesg_HardWrite(const char *msg) {
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
    uint32_t len = strlen(msg);
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f7f9 f9bb 	bl	80002f4 <strlen>
 8006f7e:	60f8      	str	r0, [r7, #12]
    dmesg_write(msg, len);
 8006f80:	68f9      	ldr	r1, [r7, #12]
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7ff ff52 	bl	8006e2c <dmesg_write>
}
 8006f88:	bf00      	nop
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <Dmesg_SafeWrite>:

void Dmesg_SafeWrite(const char *msg) {
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
    if (dmesg_mutex != NULL && xSemaphoreTake(dmesg_mutex, portMAX_DELAY) == pdTRUE) {
 8006f98:	4b0d      	ldr	r3, [pc, #52]	@ (8006fd0 <Dmesg_SafeWrite+0x40>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d013      	beq.n	8006fc8 <Dmesg_SafeWrite+0x38>
 8006fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8006fd0 <Dmesg_SafeWrite+0x40>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f009 ffeb 	bl	8010f84 <xQueueSemaphoreTake>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d109      	bne.n	8006fc8 <Dmesg_SafeWrite+0x38>
        Dmesg_HardWrite(msg);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f7ff ffdb 	bl	8006f70 <Dmesg_HardWrite>
        xSemaphoreGive(dmesg_mutex);
 8006fba:	4b05      	ldr	r3, [pc, #20]	@ (8006fd0 <Dmesg_SafeWrite+0x40>)
 8006fbc:	6818      	ldr	r0, [r3, #0]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	2100      	movs	r1, #0
 8006fc4:	f009 fd3a 	bl	8010a3c <xQueueGenericSend>
    }
}
 8006fc8:	bf00      	nop
 8006fca:	3708      	adds	r7, #8
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}
 8006fd0:	24019374 	.word	0x24019374

08006fd4 <dmesg_print_entry>:

static void dmesg_print_entry(uint8_t **ptr, EmbeddedCli *cli) {
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b0a6      	sub	sp, #152	@ 0x98
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
    uint8_t len = **ptr;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    (*ptr)++;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	1c5a      	adds	r2, r3, #1
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	601a      	str	r2, [r3, #0]
    if (*ptr >= &_edmesg_buffer) {
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a23      	ldr	r2, [pc, #140]	@ (8007084 <dmesg_print_entry+0xb0>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d302      	bcc.n	8007002 <dmesg_print_entry+0x2e>
        *ptr = &_sdmesg_buffer;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a22      	ldr	r2, [pc, #136]	@ (8007088 <dmesg_print_entry+0xb4>)
 8007000:	601a      	str	r2, [r3, #0]
    }
    char buffer[DMESG_MSG_MAX_LENGTH + 1];
    size_t copy_len = (len < sizeof(buffer) - 1) ? len : sizeof(buffer) - 1;
 8007002:	f997 3093 	ldrsb.w	r3, [r7, #147]	@ 0x93
 8007006:	2b00      	cmp	r3, #0
 8007008:	db02      	blt.n	8007010 <dmesg_print_entry+0x3c>
 800700a:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800700e:	e000      	b.n	8007012 <dmesg_print_entry+0x3e>
 8007010:	2380      	movs	r3, #128	@ 0x80
 8007012:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    for (size_t i = 0; i < copy_len; i++) {
 8007016:	2300      	movs	r3, #0
 8007018:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800701c:	e01b      	b.n	8007056 <dmesg_print_entry+0x82>
        buffer[i] = **ptr;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	7819      	ldrb	r1, [r3, #0]
 8007024:	f107 0208 	add.w	r2, r7, #8
 8007028:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800702c:	4413      	add	r3, r2
 800702e:	460a      	mov	r2, r1
 8007030:	701a      	strb	r2, [r3, #0]
        (*ptr)++;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	1c5a      	adds	r2, r3, #1
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	601a      	str	r2, [r3, #0]
        if (*ptr >= &_edmesg_buffer) {
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a10      	ldr	r2, [pc, #64]	@ (8007084 <dmesg_print_entry+0xb0>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d302      	bcc.n	800704c <dmesg_print_entry+0x78>
            *ptr = &_sdmesg_buffer;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a0f      	ldr	r2, [pc, #60]	@ (8007088 <dmesg_print_entry+0xb4>)
 800704a:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < copy_len; i++) {
 800704c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007050:	3301      	adds	r3, #1
 8007052:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007056:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800705a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800705e:	429a      	cmp	r2, r3
 8007060:	d3dd      	bcc.n	800701e <dmesg_print_entry+0x4a>
        }
    }
    buffer[copy_len] = '\0';
 8007062:	f107 0208 	add.w	r2, r7, #8
 8007066:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800706a:	4413      	add	r3, r2
 800706c:	2200      	movs	r2, #0
 800706e:	701a      	strb	r2, [r3, #0]
    embeddedCliPrint(cli, buffer);
 8007070:	f107 0308 	add.w	r3, r7, #8
 8007074:	4619      	mov	r1, r3
 8007076:	6838      	ldr	r0, [r7, #0]
 8007078:	f7fe fa50 	bl	800551c <embeddedCliPrint>
}
 800707c:	bf00      	nop
 800707e:	3798      	adds	r7, #152	@ 0x98
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	20018000 	.word	0x20018000
 8007088:	20000000 	.word	0x20000000

0800708c <Dmesg_GetLogs>:

void Dmesg_GetLogs(EmbeddedCli *cli) {
 800708c:	b580      	push	{r7, lr}
 800708e:	b084      	sub	sp, #16
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
    if (dmesg_mutex == NULL || xSemaphoreTake(dmesg_mutex, portMAX_DELAY) != pdTRUE) {
 8007094:	4b14      	ldr	r3, [pc, #80]	@ (80070e8 <Dmesg_GetLogs+0x5c>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d020      	beq.n	80070de <Dmesg_GetLogs+0x52>
 800709c:	4b12      	ldr	r3, [pc, #72]	@ (80070e8 <Dmesg_GetLogs+0x5c>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f04f 31ff 	mov.w	r1, #4294967295
 80070a4:	4618      	mov	r0, r3
 80070a6:	f009 ff6d 	bl	8010f84 <xQueueSemaphoreTake>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d116      	bne.n	80070de <Dmesg_GetLogs+0x52>
        return;
    }

    uint8_t *ptr = read_ptr;
 80070b0:	4b0e      	ldr	r3, [pc, #56]	@ (80070ec <Dmesg_GetLogs+0x60>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	60fb      	str	r3, [r7, #12]
    while (ptr != write_ptr) {
 80070b6:	e005      	b.n	80070c4 <Dmesg_GetLogs+0x38>
        dmesg_print_entry(&ptr, cli);
 80070b8:	f107 030c 	add.w	r3, r7, #12
 80070bc:	6879      	ldr	r1, [r7, #4]
 80070be:	4618      	mov	r0, r3
 80070c0:	f7ff ff88 	bl	8006fd4 <dmesg_print_entry>
    while (ptr != write_ptr) {
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	4b0a      	ldr	r3, [pc, #40]	@ (80070f0 <Dmesg_GetLogs+0x64>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d1f4      	bne.n	80070b8 <Dmesg_GetLogs+0x2c>
    }
    xSemaphoreGive(dmesg_mutex);
 80070ce:	4b06      	ldr	r3, [pc, #24]	@ (80070e8 <Dmesg_GetLogs+0x5c>)
 80070d0:	6818      	ldr	r0, [r3, #0]
 80070d2:	2300      	movs	r3, #0
 80070d4:	2200      	movs	r2, #0
 80070d6:	2100      	movs	r1, #0
 80070d8:	f009 fcb0 	bl	8010a3c <xQueueGenericSend>
 80070dc:	e000      	b.n	80070e0 <Dmesg_GetLogs+0x54>
        return;
 80070de:	bf00      	nop
}
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	24019374 	.word	0x24019374
 80070ec:	240148c0 	.word	0x240148c0
 80070f0:	240148bc 	.word	0x240148bc

080070f4 <Dmesg_GetLatestN>:

void Dmesg_GetLatestN(size_t N, EmbeddedCli *cli) {
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b088      	sub	sp, #32
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
    if (dmesg_mutex == NULL || xSemaphoreTake(dmesg_mutex, portMAX_DELAY) != pdTRUE) {
 80070fe:	4b31      	ldr	r3, [pc, #196]	@ (80071c4 <Dmesg_GetLatestN+0xd0>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d059      	beq.n	80071ba <Dmesg_GetLatestN+0xc6>
 8007106:	4b2f      	ldr	r3, [pc, #188]	@ (80071c4 <Dmesg_GetLatestN+0xd0>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f04f 31ff 	mov.w	r1, #4294967295
 800710e:	4618      	mov	r0, r3
 8007110:	f009 ff38 	bl	8010f84 <xQueueSemaphoreTake>
 8007114:	4603      	mov	r3, r0
 8007116:	2b01      	cmp	r3, #1
 8007118:	d14f      	bne.n	80071ba <Dmesg_GetLatestN+0xc6>
        return;
    }

    if (N > log_count) N = log_count;
 800711a:	4b2b      	ldr	r3, [pc, #172]	@ (80071c8 <Dmesg_GetLatestN+0xd4>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	429a      	cmp	r2, r3
 8007122:	d902      	bls.n	800712a <Dmesg_GetLatestN+0x36>
 8007124:	4b28      	ldr	r3, [pc, #160]	@ (80071c8 <Dmesg_GetLatestN+0xd4>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	607b      	str	r3, [r7, #4]
    if (N == 0) {
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d107      	bne.n	8007140 <Dmesg_GetLatestN+0x4c>
        xSemaphoreGive(dmesg_mutex);
 8007130:	4b24      	ldr	r3, [pc, #144]	@ (80071c4 <Dmesg_GetLatestN+0xd0>)
 8007132:	6818      	ldr	r0, [r3, #0]
 8007134:	2300      	movs	r3, #0
 8007136:	2200      	movs	r2, #0
 8007138:	2100      	movs	r1, #0
 800713a:	f009 fc7f 	bl	8010a3c <xQueueGenericSend>
        return;
 800713e:	e03d      	b.n	80071bc <Dmesg_GetLatestN+0xc8>
    }

    size_t skip = log_count - N;
 8007140:	4b21      	ldr	r3, [pc, #132]	@ (80071c8 <Dmesg_GetLatestN+0xd4>)
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	1ad3      	subs	r3, r2, r3
 8007148:	617b      	str	r3, [r7, #20]
    uint8_t *ptr = read_ptr;
 800714a:	4b20      	ldr	r3, [pc, #128]	@ (80071cc <Dmesg_GetLatestN+0xd8>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	60fb      	str	r3, [r7, #12]

    for (size_t i = 0; i < skip; i++) {
 8007150:	2300      	movs	r3, #0
 8007152:	61fb      	str	r3, [r7, #28]
 8007154:	e015      	b.n	8007182 <Dmesg_GetLatestN+0x8e>
        uint8_t len = *ptr;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	781b      	ldrb	r3, [r3, #0]
 800715a:	74fb      	strb	r3, [r7, #19]
        ptr += (len + 1);
 800715c:	68fa      	ldr	r2, [r7, #12]
 800715e:	7cfb      	ldrb	r3, [r7, #19]
 8007160:	3301      	adds	r3, #1
 8007162:	4413      	add	r3, r2
 8007164:	60fb      	str	r3, [r7, #12]
        if (ptr >= &_edmesg_buffer) {
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	4a19      	ldr	r2, [pc, #100]	@ (80071d0 <Dmesg_GetLatestN+0xdc>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d306      	bcc.n	800717c <Dmesg_GetLatestN+0x88>
            ptr = &_sdmesg_buffer + (ptr - &_edmesg_buffer);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	4a17      	ldr	r2, [pc, #92]	@ (80071d0 <Dmesg_GetLatestN+0xdc>)
 8007172:	1a9b      	subs	r3, r3, r2
 8007174:	461a      	mov	r2, r3
 8007176:	4b17      	ldr	r3, [pc, #92]	@ (80071d4 <Dmesg_GetLatestN+0xe0>)
 8007178:	4413      	add	r3, r2
 800717a:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < skip; i++) {
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	3301      	adds	r3, #1
 8007180:	61fb      	str	r3, [r7, #28]
 8007182:	69fa      	ldr	r2, [r7, #28]
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	429a      	cmp	r2, r3
 8007188:	d3e5      	bcc.n	8007156 <Dmesg_GetLatestN+0x62>
        }
    }

    for (size_t i = 0; i < N; i++) {
 800718a:	2300      	movs	r3, #0
 800718c:	61bb      	str	r3, [r7, #24]
 800718e:	e008      	b.n	80071a2 <Dmesg_GetLatestN+0xae>
        dmesg_print_entry(&ptr, cli);
 8007190:	f107 030c 	add.w	r3, r7, #12
 8007194:	6839      	ldr	r1, [r7, #0]
 8007196:	4618      	mov	r0, r3
 8007198:	f7ff ff1c 	bl	8006fd4 <dmesg_print_entry>
    for (size_t i = 0; i < N; i++) {
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	3301      	adds	r3, #1
 80071a0:	61bb      	str	r3, [r7, #24]
 80071a2:	69ba      	ldr	r2, [r7, #24]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d3f2      	bcc.n	8007190 <Dmesg_GetLatestN+0x9c>
    }
    xSemaphoreGive(dmesg_mutex);
 80071aa:	4b06      	ldr	r3, [pc, #24]	@ (80071c4 <Dmesg_GetLatestN+0xd0>)
 80071ac:	6818      	ldr	r0, [r3, #0]
 80071ae:	2300      	movs	r3, #0
 80071b0:	2200      	movs	r2, #0
 80071b2:	2100      	movs	r1, #0
 80071b4:	f009 fc42 	bl	8010a3c <xQueueGenericSend>
 80071b8:	e000      	b.n	80071bc <Dmesg_GetLatestN+0xc8>
        return;
 80071ba:	bf00      	nop
}
 80071bc:	3720      	adds	r7, #32
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	24019374 	.word	0x24019374
 80071c8:	24019370 	.word	0x24019370
 80071cc:	240148c0 	.word	0x240148c0
 80071d0:	20018000 	.word	0x20018000
 80071d4:	20000000 	.word	0x20000000

080071d8 <LL_GPIO_SetOutputPin>:
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	683a      	ldr	r2, [r7, #0]
 80071e6:	619a      	str	r2, [r3, #24]
}
 80071e8:	bf00      	nop
 80071ea:	370c      	adds	r7, #12
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr

080071f4 <LL_GPIO_ResetOutputPin>:
{
 80071f4:	b480      	push	{r7}
 80071f6:	b083      	sub	sp, #12
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	041a      	lsls	r2, r3, #16
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	619a      	str	r2, [r3, #24]
}
 8007206:	bf00      	nop
 8007208:	370c      	adds	r7, #12
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
	...

08007214 <FindFreeSlot>:
//__attribute__((section(".fs_buffer"))) static uint8_t fsQueueBuffer[90640]; // 10 slot * 8240 bytes + 1 backup
__attribute__((section(".fs_buffer"))) static uint8_t fsQueueBuffer[NUM_SLOTS * 64]; 			// 10 slot * 64 bytes = 640 bytes
__attribute__((section(".fs_buffer"))) static uint8_t fsDataBuffer[NUM_SLOTS][MAX_DATA_SIZE];   // 10 slot * 8KB = 80KB
static uint8_t slotInUse[NUM_SLOTS] = {0};

static int FindFreeSlot(void) {
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_SLOTS; i++) {
 800721a:	2300      	movs	r3, #0
 800721c:	607b      	str	r3, [r7, #4]
 800721e:	e00a      	b.n	8007236 <FindFreeSlot+0x22>
        if (slotInUse[i] == 0) return i;
 8007220:	4a0a      	ldr	r2, [pc, #40]	@ (800724c <FindFreeSlot+0x38>)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4413      	add	r3, r2
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d101      	bne.n	8007230 <FindFreeSlot+0x1c>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	e007      	b.n	8007240 <FindFreeSlot+0x2c>
    for (int i = 0; i < NUM_SLOTS; i++) {
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	3301      	adds	r3, #1
 8007234:	607b      	str	r3, [r7, #4]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b09      	cmp	r3, #9
 800723a:	ddf1      	ble.n	8007220 <FindFreeSlot+0xc>
    }
    return -1;
 800723c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007240:	4618      	mov	r0, r3
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	240193d8 	.word	0x240193d8

08007250 <SD_Lockin>:
 *              Physical Status SDMMC            *
 *************************************************/
SDFS_StateTypedef SDFS_State = SDFS_READY;

void SD_Lockin(void)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	af00      	add	r7, sp, #0
    GPIO_SetHigh(SD_InOut_Port, SD_InOut);
 8007254:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007258:	4804      	ldr	r0, [pc, #16]	@ (800726c <SD_Lockin+0x1c>)
 800725a:	f7ff ffbd 	bl	80071d8 <LL_GPIO_SetOutputPin>
    GPIO_SetHigh(SD_Detect_Port, SD_Detect);
 800725e:	2110      	movs	r1, #16
 8007260:	4803      	ldr	r0, [pc, #12]	@ (8007270 <SD_Lockin+0x20>)
 8007262:	f7ff ffb9 	bl	80071d8 <LL_GPIO_SetOutputPin>
}
 8007266:	bf00      	nop
 8007268:	bd80      	pop	{r7, pc}
 800726a:	bf00      	nop
 800726c:	58021000 	.word	0x58021000
 8007270:	58020c00 	.word	0x58020c00

08007274 <SD_Release>:
void SD_Release(void)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	af00      	add	r7, sp, #0
    GPIO_SetLow(SD_InOut_Port, SD_InOut);
 8007278:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800727c:	4804      	ldr	r0, [pc, #16]	@ (8007290 <SD_Release+0x1c>)
 800727e:	f7ff ffb9 	bl	80071f4 <LL_GPIO_ResetOutputPin>
    GPIO_SetLow(SD_Detect_Port, SD_Detect);
 8007282:	2110      	movs	r1, #16
 8007284:	4803      	ldr	r0, [pc, #12]	@ (8007294 <SD_Release+0x20>)
 8007286:	f7ff ffb5 	bl	80071f4 <LL_GPIO_ResetOutputPin>
}
 800728a:	bf00      	nop
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	58021000 	.word	0x58021000
 8007294:	58020c00 	.word	0x58020c00

08007298 <FS_Init>:

/*************************************************
 *                 Queue implement               *
 *************************************************/
void FS_Init(void) {
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af02      	add	r7, sp, #8
    fsMutex = xSemaphoreCreateMutex();
 800729e:	2001      	movs	r0, #1
 80072a0:	f009 fbb3 	bl	8010a0a <xQueueCreateMutex>
 80072a4:	4603      	mov	r3, r0
 80072a6:	4a16      	ldr	r2, [pc, #88]	@ (8007300 <FS_Init+0x68>)
 80072a8:	6013      	str	r3, [r2, #0]
    fsSlotMutex = xSemaphoreCreateMutex();
 80072aa:	2001      	movs	r0, #1
 80072ac:	f009 fbad 	bl	8010a0a <xQueueCreateMutex>
 80072b0:	4603      	mov	r3, r0
 80072b2:	4a14      	ldr	r2, [pc, #80]	@ (8007304 <FS_Init+0x6c>)
 80072b4:	6013      	str	r3, [r2, #0]
    if (fsMutex == NULL || fsSlotMutex == NULL) {
 80072b6:	4b12      	ldr	r3, [pc, #72]	@ (8007300 <FS_Init+0x68>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d003      	beq.n	80072c6 <FS_Init+0x2e>
 80072be:	4b11      	ldr	r3, [pc, #68]	@ (8007304 <FS_Init+0x6c>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d105      	bne.n	80072d2 <FS_Init+0x3a>
        SYSLOG_ERROR_POLL("Failed to create mutexes");
 80072c6:	2201      	movs	r2, #1
 80072c8:	490f      	ldr	r1, [pc, #60]	@ (8007308 <FS_Init+0x70>)
 80072ca:	2004      	movs	r0, #4
 80072cc:	f001 f8aa 	bl	8008424 <syslog_log>
        return;
 80072d0:	e014      	b.n	80072fc <FS_Init+0x64>
    }

    fsWriteQueue = xQueueCreateStatic(NUM_SLOTS, sizeof(FS_WriteRequest_t), fsQueueBuffer, &fsWriteQueueStruct);
 80072d2:	2300      	movs	r3, #0
 80072d4:	9300      	str	r3, [sp, #0]
 80072d6:	4b0d      	ldr	r3, [pc, #52]	@ (800730c <FS_Init+0x74>)
 80072d8:	4a0d      	ldr	r2, [pc, #52]	@ (8007310 <FS_Init+0x78>)
 80072da:	2130      	movs	r1, #48	@ 0x30
 80072dc:	200a      	movs	r0, #10
 80072de:	f009 fa9b 	bl	8010818 <xQueueGenericCreateStatic>
 80072e2:	4603      	mov	r3, r0
 80072e4:	4a0b      	ldr	r2, [pc, #44]	@ (8007314 <FS_Init+0x7c>)
 80072e6:	6013      	str	r3, [r2, #0]
    if (fsWriteQueue == NULL) {
 80072e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007314 <FS_Init+0x7c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d105      	bne.n	80072fc <FS_Init+0x64>
        SYSLOG_ERROR_POLL("Failed to create FS write queue");
 80072f0:	2201      	movs	r2, #1
 80072f2:	4909      	ldr	r1, [pc, #36]	@ (8007318 <FS_Init+0x80>)
 80072f4:	2004      	movs	r0, #4
 80072f6:	f001 f895 	bl	8008424 <syslog_log>
        return;
 80072fa:	bf00      	nop
    }
}
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}
 8007300:	24019378 	.word	0x24019378
 8007304:	2401937c 	.word	0x2401937c
 8007308:	0802510c 	.word	0x0802510c
 800730c:	24019388 	.word	0x24019388
 8007310:	240004a8 	.word	0x240004a8
 8007314:	24019384 	.word	0x24019384
 8007318:	08025128 	.word	0x08025128

0800731c <FS_Gatekeeper_Task>:

void FS_Gatekeeper_Task(void *pvParameters) {
 800731c:	b580      	push	{r7, lr}
 800731e:	f5ad 7d28 	sub.w	sp, sp, #672	@ 0x2a0
 8007322:	af02      	add	r7, sp, #8
 8007324:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 8007328:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 800732c:	6018      	str	r0, [r3, #0]
    FS_WriteRequest_t request;

    for (;;) {
        if (xQueueReceive(fsWriteQueue, &request, portMAX_DELAY) == pdTRUE) {
 800732e:	4b2c      	ldr	r3, [pc, #176]	@ (80073e0 <FS_Gatekeeper_Task+0xc4>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 8007336:	f04f 32ff 	mov.w	r2, #4294967295
 800733a:	4618      	mov	r0, r3
 800733c:	f009 fd3a 	bl	8010db4 <xQueueReceive>
 8007340:	4603      	mov	r3, r0
 8007342:	2b01      	cmp	r3, #1
 8007344:	d1f3      	bne.n	800732e <FS_Gatekeeper_Task+0x12>
            Std_ReturnType result = E_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	f887 3297 	strb.w	r3, [r7, #663]	@ 0x297
            FIL file;
            FRESULT res;
            UINT byteswritten;

            if (xSemaphoreTake(fsMutex, pdMS_TO_TICKS(1000)) == pdTRUE) {
 800734c:	4b25      	ldr	r3, [pc, #148]	@ (80073e4 <FS_Gatekeeper_Task+0xc8>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007354:	4618      	mov	r0, r3
 8007356:	f009 fe15 	bl	8010f84 <xQueueSemaphoreTake>
 800735a:	4603      	mov	r3, r0
 800735c:	2b01      	cmp	r3, #1
 800735e:	d134      	bne.n	80073ca <FS_Gatekeeper_Task+0xae>
                res = f_open(&file, request.filename, FA_OPEN_APPEND | FA_WRITE);
 8007360:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 8007364:	f107 0308 	add.w	r3, r7, #8
 8007368:	2232      	movs	r2, #50	@ 0x32
 800736a:	4618      	mov	r0, r3
 800736c:	f007 fa62 	bl	800e834 <f_open>
 8007370:	4603      	mov	r3, r0
 8007372:	f887 3296 	strb.w	r3, [r7, #662]	@ 0x296
                if (res == FR_OK) {
 8007376:	f897 3296 	ldrb.w	r3, [r7, #662]	@ 0x296
 800737a:	2b00      	cmp	r3, #0
 800737c:	d11e      	bne.n	80073bc <FS_Gatekeeper_Task+0xa0>
                    res = f_write(&file, request.data, request.size, &byteswritten);
 800737e:	f8d7 1284 	ldr.w	r1, [r7, #644]	@ 0x284
 8007382:	f8d7 2288 	ldr.w	r2, [r7, #648]	@ 0x288
 8007386:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800738a:	f107 0008 	add.w	r0, r7, #8
 800738e:	f007 ffa2 	bl	800f2d6 <f_write>
 8007392:	4603      	mov	r3, r0
 8007394:	f887 3296 	strb.w	r3, [r7, #662]	@ 0x296
                    f_close(&file);
 8007398:	f107 0308 	add.w	r3, r7, #8
 800739c:	4618      	mov	r0, r3
 800739e:	f008 fb33 	bl	800fa08 <f_close>
                    if (res == FR_OK && byteswritten == request.size) {
 80073a2:	f897 3296 	ldrb.w	r3, [r7, #662]	@ 0x296
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d108      	bne.n	80073bc <FS_Gatekeeper_Task+0xa0>
 80073aa:	f8d7 2288 	ldr.w	r2, [r7, #648]	@ 0x288
 80073ae:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d102      	bne.n	80073bc <FS_Gatekeeper_Task+0xa0>
                        result = E_OK;
 80073b6:	2300      	movs	r3, #0
 80073b8:	f887 3297 	strb.w	r3, [r7, #663]	@ 0x297
                    }
                }
                xSemaphoreGive(fsMutex);
 80073bc:	4b09      	ldr	r3, [pc, #36]	@ (80073e4 <FS_Gatekeeper_Task+0xc8>)
 80073be:	6818      	ldr	r0, [r3, #0]
 80073c0:	2300      	movs	r3, #0
 80073c2:	2200      	movs	r2, #0
 80073c4:	2100      	movs	r1, #0
 80073c6:	f009 fb39 	bl	8010a3c <xQueueGenericSend>
            }
            xTaskNotify(request.requester, result, eSetValueWithOverwrite);
 80073ca:	f8d7 028c 	ldr.w	r0, [r7, #652]	@ 0x28c
 80073ce:	f897 2297 	ldrb.w	r2, [r7, #663]	@ 0x297
 80073d2:	2300      	movs	r3, #0
 80073d4:	9300      	str	r3, [sp, #0]
 80073d6:	2303      	movs	r3, #3
 80073d8:	2100      	movs	r1, #0
 80073da:	f00b ff6d 	bl	80132b8 <xTaskGenericNotify>
        if (xQueueReceive(fsWriteQueue, &request, portMAX_DELAY) == pdTRUE) {
 80073de:	e7a6      	b.n	800732e <FS_Gatekeeper_Task+0x12>
 80073e0:	24019384 	.word	0x24019384
 80073e4:	24019378 	.word	0x24019378

080073e8 <FS_Request_Write>:
        }
    }
}

Std_ReturnType FS_Request_Write(const char* filename, uint8_t* buffer, uint32_t size) {
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b094      	sub	sp, #80	@ 0x50
 80073ec:	af02      	add	r7, sp, #8
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
    if (size > MAX_DATA_SIZE) {
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073fa:	d901      	bls.n	8007400 <FS_Request_Write+0x18>
        return E_ERROR;
 80073fc:	2301      	movs	r3, #1
 80073fe:	e08f      	b.n	8007520 <FS_Request_Write+0x138>
    }

    if (xSemaphoreTake(fsSlotMutex, pdMS_TO_TICKS(1000)) != pdTRUE) {
 8007400:	4b49      	ldr	r3, [pc, #292]	@ (8007528 <FS_Request_Write+0x140>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007408:	4618      	mov	r0, r3
 800740a:	f009 fdbb 	bl	8010f84 <xQueueSemaphoreTake>
 800740e:	4603      	mov	r3, r0
 8007410:	2b01      	cmp	r3, #1
 8007412:	d001      	beq.n	8007418 <FS_Request_Write+0x30>
        return E_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e083      	b.n	8007520 <FS_Request_Write+0x138>
    }

    int slot = FindFreeSlot();
 8007418:	f7ff fefc 	bl	8007214 <FindFreeSlot>
 800741c:	6478      	str	r0, [r7, #68]	@ 0x44
    if (slot == -1) {
 800741e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007424:	d108      	bne.n	8007438 <FS_Request_Write+0x50>
        xSemaphoreGive(fsSlotMutex);
 8007426:	4b40      	ldr	r3, [pc, #256]	@ (8007528 <FS_Request_Write+0x140>)
 8007428:	6818      	ldr	r0, [r3, #0]
 800742a:	2300      	movs	r3, #0
 800742c:	2200      	movs	r2, #0
 800742e:	2100      	movs	r1, #0
 8007430:	f009 fb04 	bl	8010a3c <xQueueGenericSend>
        return E_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e073      	b.n	8007520 <FS_Request_Write+0x138>
    }
    slotInUse[slot] = 1;
 8007438:	4a3c      	ldr	r2, [pc, #240]	@ (800752c <FS_Request_Write+0x144>)
 800743a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800743c:	4413      	add	r3, r2
 800743e:	2201      	movs	r2, #1
 8007440:	701a      	strb	r2, [r3, #0]
    xSemaphoreGive(fsSlotMutex);
 8007442:	4b39      	ldr	r3, [pc, #228]	@ (8007528 <FS_Request_Write+0x140>)
 8007444:	6818      	ldr	r0, [r3, #0]
 8007446:	2300      	movs	r3, #0
 8007448:	2200      	movs	r2, #0
 800744a:	2100      	movs	r1, #0
 800744c:	f009 faf6 	bl	8010a3c <xQueueGenericSend>

    FS_WriteRequest_t req = {
 8007450:	f107 0314 	add.w	r3, r7, #20
 8007454:	2230      	movs	r2, #48	@ 0x30
 8007456:	2100      	movs	r1, #0
 8007458:	4618      	mov	r0, r3
 800745a:	f01a fdf0 	bl	802203e <memset>
        .data = fsDataBuffer[slot],
 800745e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007460:	035b      	lsls	r3, r3, #13
 8007462:	4a33      	ldr	r2, [pc, #204]	@ (8007530 <FS_Request_Write+0x148>)
 8007464:	4413      	add	r3, r2
    FS_WriteRequest_t req = {
 8007466:	637b      	str	r3, [r7, #52]	@ 0x34
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	63bb      	str	r3, [r7, #56]	@ 0x38
        .size = size,
        .requester = xTaskGetCurrentTaskHandle()
 800746c:	f00b fc36 	bl	8012cdc <xTaskGetCurrentTaskHandle>
 8007470:	4603      	mov	r3, r0
    FS_WriteRequest_t req = {
 8007472:	63fb      	str	r3, [r7, #60]	@ 0x3c
    };
    strncpy(req.filename, filename, sizeof(req.filename) - 1);
 8007474:	f107 0314 	add.w	r3, r7, #20
 8007478:	221f      	movs	r2, #31
 800747a:	68f9      	ldr	r1, [r7, #12]
 800747c:	4618      	mov	r0, r3
 800747e:	f01a fe02 	bl	8022086 <strncpy>
    memcpy(fsDataBuffer[slot], buffer, size);
 8007482:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007484:	035b      	lsls	r3, r3, #13
 8007486:	4a2a      	ldr	r2, [pc, #168]	@ (8007530 <FS_Request_Write+0x148>)
 8007488:	4413      	add	r3, r2
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	68b9      	ldr	r1, [r7, #8]
 800748e:	4618      	mov	r0, r3
 8007490:	f01a fe7f 	bl	8022192 <memcpy>

    if (xQueueSend(fsWriteQueue, &req, pdMS_TO_TICKS(1000)) != pdPASS) {
 8007494:	4b27      	ldr	r3, [pc, #156]	@ (8007534 <FS_Request_Write+0x14c>)
 8007496:	6818      	ldr	r0, [r3, #0]
 8007498:	f107 0114 	add.w	r1, r7, #20
 800749c:	2300      	movs	r3, #0
 800749e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80074a2:	f009 facb 	bl	8010a3c <xQueueGenericSend>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d017      	beq.n	80074dc <FS_Request_Write+0xf4>
        if (xSemaphoreTake(fsSlotMutex, pdMS_TO_TICKS(1000)) == pdTRUE) {
 80074ac:	4b1e      	ldr	r3, [pc, #120]	@ (8007528 <FS_Request_Write+0x140>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80074b4:	4618      	mov	r0, r3
 80074b6:	f009 fd65 	bl	8010f84 <xQueueSemaphoreTake>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d10b      	bne.n	80074d8 <FS_Request_Write+0xf0>
            slotInUse[slot] = 0;
 80074c0:	4a1a      	ldr	r2, [pc, #104]	@ (800752c <FS_Request_Write+0x144>)
 80074c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074c4:	4413      	add	r3, r2
 80074c6:	2200      	movs	r2, #0
 80074c8:	701a      	strb	r2, [r3, #0]
            xSemaphoreGive(fsSlotMutex);
 80074ca:	4b17      	ldr	r3, [pc, #92]	@ (8007528 <FS_Request_Write+0x140>)
 80074cc:	6818      	ldr	r0, [r3, #0]
 80074ce:	2300      	movs	r3, #0
 80074d0:	2200      	movs	r2, #0
 80074d2:	2100      	movs	r1, #0
 80074d4:	f009 fab2 	bl	8010a3c <xQueueGenericSend>
        }
        return E_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e021      	b.n	8007520 <FS_Request_Write+0x138>
    }

    uint32_t result;
    xTaskNotifyWait(0, 0, &result, pdMS_TO_TICKS(5000));
 80074dc:	f107 0310 	add.w	r3, r7, #16
 80074e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074e4:	9200      	str	r2, [sp, #0]
 80074e6:	2200      	movs	r2, #0
 80074e8:	2100      	movs	r1, #0
 80074ea:	2000      	movs	r0, #0
 80074ec:	f00b fe4a 	bl	8013184 <xTaskGenericNotifyWait>

    if (xSemaphoreTake(fsSlotMutex, pdMS_TO_TICKS(1000)) == pdTRUE) {
 80074f0:	4b0d      	ldr	r3, [pc, #52]	@ (8007528 <FS_Request_Write+0x140>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80074f8:	4618      	mov	r0, r3
 80074fa:	f009 fd43 	bl	8010f84 <xQueueSemaphoreTake>
 80074fe:	4603      	mov	r3, r0
 8007500:	2b01      	cmp	r3, #1
 8007502:	d10b      	bne.n	800751c <FS_Request_Write+0x134>
        slotInUse[slot] = 0;
 8007504:	4a09      	ldr	r2, [pc, #36]	@ (800752c <FS_Request_Write+0x144>)
 8007506:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007508:	4413      	add	r3, r2
 800750a:	2200      	movs	r2, #0
 800750c:	701a      	strb	r2, [r3, #0]
        xSemaphoreGive(fsSlotMutex);
 800750e:	4b06      	ldr	r3, [pc, #24]	@ (8007528 <FS_Request_Write+0x140>)
 8007510:	6818      	ldr	r0, [r3, #0]
 8007512:	2300      	movs	r3, #0
 8007514:	2200      	movs	r2, #0
 8007516:	2100      	movs	r1, #0
 8007518:	f009 fa90 	bl	8010a3c <xQueueGenericSend>
    }

    return (Std_ReturnType)result;
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	b2db      	uxtb	r3, r3
}
 8007520:	4618      	mov	r0, r3
 8007522:	3748      	adds	r7, #72	@ 0x48
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	2401937c 	.word	0x2401937c
 800752c:	240193d8 	.word	0x240193d8
 8007530:	24000728 	.word	0x24000728
 8007534:	24019384 	.word	0x24019384

08007538 <Link_SDFS_Driver>:

/*************************************************
 *                   Low layer API               *
 *************************************************/
Std_ReturnType Link_SDFS_Driver(void) {
 8007538:	b580      	push	{r7, lr}
 800753a:	b082      	sub	sp, #8
 800753c:	af00      	add	r7, sp, #0
#if defined(DUAL_MMC) || defined(ONLY_MMC1)
    const Diskio_drvTypeDef *mmc1_driver = MMC1_GetDriver();
 800753e:	f008 fec1 	bl	80102c4 <MMC1_GetDriver>
 8007542:	6078      	str	r0, [r7, #4]
    if (FATFS_LinkDriver(mmc1_driver, MMC1Path) == 0) {
 8007544:	490b      	ldr	r1, [pc, #44]	@ (8007574 <Link_SDFS_Driver+0x3c>)
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f008 fcae 	bl	800fea8 <FATFS_LinkDriver>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d10b      	bne.n	800756a <Link_SDFS_Driver+0x32>
        int ret1 = f_mount(&MMC1FatFs, (TCHAR const*)MMC1Path, 1);
 8007552:	2201      	movs	r2, #1
 8007554:	4907      	ldr	r1, [pc, #28]	@ (8007574 <Link_SDFS_Driver+0x3c>)
 8007556:	4808      	ldr	r0, [pc, #32]	@ (8007578 <Link_SDFS_Driver+0x40>)
 8007558:	f007 f8f6 	bl	800e748 <f_mount>
 800755c:	4603      	mov	r3, r0
 800755e:	603b      	str	r3, [r7, #0]
        if (ret1 != FR_OK) {
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <Link_SDFS_Driver+0x32>
            return E_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	e000      	b.n	800756c <Link_SDFS_Driver+0x34>
        if (ret2 != FR_OK) {
            return E_ERROR;
        }
    }
#endif
    return E_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	4618      	mov	r0, r3
 800756e:	3708      	adds	r7, #8
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}
 8007574:	24019380 	.word	0x24019380
 8007578:	24000000 	.word	0x24000000

0800757c <Cat_SDFS>:

int Cat_SDFS(EmbeddedCli *cli, const char *filename) {
 800757c:	b590      	push	{r4, r7, lr}
 800757e:	f5ad 7d5d 	sub.w	sp, sp, #884	@ 0x374
 8007582:	af02      	add	r7, sp, #8
 8007584:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 8007588:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800758c:	6018      	str	r0, [r3, #0]
 800758e:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 8007592:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8007596:	6019      	str	r1, [r3, #0]
 8007598:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 800759c:	f5a3 7358 	sub.w	r3, r3, #864	@ 0x360
 80075a0:	331f      	adds	r3, #31
 80075a2:	095b      	lsrs	r3, r3, #5
 80075a4:	015c      	lsls	r4, r3, #5
    FRESULT res;
    ALIGN_32BYTES(uint8_t rtext[96]);
    UINT bytesread;
    char buffer[128];

    if (xSemaphoreTake(fsMutex, pdMS_TO_TICKS(1000)) != pdTRUE) {
 80075a6:	4b5d      	ldr	r3, [pc, #372]	@ (800771c <Cat_SDFS+0x1a0>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80075ae:	4618      	mov	r0, r3
 80075b0:	f009 fce8 	bl	8010f84 <xQueueSemaphoreTake>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d00a      	beq.n	80075d0 <Cat_SDFS+0x54>
        embeddedCliPrint(cli, "Failed to acquire FS mutex");
 80075ba:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 80075be:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80075c2:	4957      	ldr	r1, [pc, #348]	@ (8007720 <Cat_SDFS+0x1a4>)
 80075c4:	6818      	ldr	r0, [r3, #0]
 80075c6:	f7fd ffa9 	bl	800551c <embeddedCliPrint>
        return -1;
 80075ca:	f04f 33ff 	mov.w	r3, #4294967295
 80075ce:	e0a0      	b.n	8007712 <Cat_SDFS+0x196>
    }

    res = f_open(&file, filename, FA_READ);
 80075d0:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 80075d4:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80075d8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80075dc:	2201      	movs	r2, #1
 80075de:	6819      	ldr	r1, [r3, #0]
 80075e0:	f007 f928 	bl	800e834 <f_open>
 80075e4:	4603      	mov	r3, r0
 80075e6:	f887 3367 	strb.w	r3, [r7, #871]	@ 0x367
    if (res != FR_OK) {
 80075ea:	f897 3367 	ldrb.w	r3, [r7, #871]	@ 0x367
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d021      	beq.n	8007636 <Cat_SDFS+0xba>
        snprintf(buffer, sizeof(buffer), "Failed to open file %s: %d", filename, res);
 80075f2:	f897 2367 	ldrb.w	r2, [r7, #871]	@ 0x367
 80075f6:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 80075fa:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80075fe:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 8007602:	9200      	str	r2, [sp, #0]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a47      	ldr	r2, [pc, #284]	@ (8007724 <Cat_SDFS+0x1a8>)
 8007608:	2180      	movs	r1, #128	@ 0x80
 800760a:	f01a fc53 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 800760e:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8007612:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 8007616:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800761a:	4611      	mov	r1, r2
 800761c:	6818      	ldr	r0, [r3, #0]
 800761e:	f7fd ff7d 	bl	800551c <embeddedCliPrint>
        xSemaphoreGive(fsMutex);
 8007622:	4b3e      	ldr	r3, [pc, #248]	@ (800771c <Cat_SDFS+0x1a0>)
 8007624:	6818      	ldr	r0, [r3, #0]
 8007626:	2300      	movs	r3, #0
 8007628:	2200      	movs	r2, #0
 800762a:	2100      	movs	r1, #0
 800762c:	f009 fa06 	bl	8010a3c <xQueueGenericSend>
        return -1;
 8007630:	f04f 33ff 	mov.w	r3, #4294967295
 8007634:	e06d      	b.n	8007712 <Cat_SDFS+0x196>
    }

    embeddedCliPrint(cli, "");
 8007636:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 800763a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800763e:	493a      	ldr	r1, [pc, #232]	@ (8007728 <Cat_SDFS+0x1ac>)
 8007640:	6818      	ldr	r0, [r3, #0]
 8007642:	f7fd ff6b 	bl	800551c <embeddedCliPrint>
    do {
        memset(rtext, 0, sizeof(rtext));
 8007646:	2260      	movs	r2, #96	@ 0x60
 8007648:	2100      	movs	r1, #0
 800764a:	4620      	mov	r0, r4
 800764c:	f01a fcf7 	bl	802203e <memset>
        res = f_read(&file, rtext, sizeof(rtext) - 1, &bytesread);
 8007650:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8007654:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007658:	225f      	movs	r2, #95	@ 0x5f
 800765a:	4621      	mov	r1, r4
 800765c:	f007 fc94 	bl	800ef88 <f_read>
 8007660:	4603      	mov	r3, r0
 8007662:	f887 3367 	strb.w	r3, [r7, #871]	@ 0x367
        if (res != FR_OK) {
 8007666:	f897 3367 	ldrb.w	r3, [r7, #871]	@ 0x367
 800766a:	2b00      	cmp	r3, #0
 800766c:	d026      	beq.n	80076bc <Cat_SDFS+0x140>
            snprintf(buffer, sizeof(buffer), "Failed to read file %s: %d", filename, res);
 800766e:	f897 2367 	ldrb.w	r2, [r7, #871]	@ 0x367
 8007672:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 8007676:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 800767a:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 800767e:	9200      	str	r2, [sp, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4a2a      	ldr	r2, [pc, #168]	@ (800772c <Cat_SDFS+0x1b0>)
 8007684:	2180      	movs	r1, #128	@ 0x80
 8007686:	f01a fc15 	bl	8021eb4 <sniprintf>
            embeddedCliPrint(cli, buffer);
 800768a:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 800768e:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 8007692:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8007696:	4611      	mov	r1, r2
 8007698:	6818      	ldr	r0, [r3, #0]
 800769a:	f7fd ff3f 	bl	800551c <embeddedCliPrint>
            f_close(&file);
 800769e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076a2:	4618      	mov	r0, r3
 80076a4:	f008 f9b0 	bl	800fa08 <f_close>
            xSemaphoreGive(fsMutex);
 80076a8:	4b1c      	ldr	r3, [pc, #112]	@ (800771c <Cat_SDFS+0x1a0>)
 80076aa:	6818      	ldr	r0, [r3, #0]
 80076ac:	2300      	movs	r3, #0
 80076ae:	2200      	movs	r2, #0
 80076b0:	2100      	movs	r1, #0
 80076b2:	f009 f9c3 	bl	8010a3c <xQueueGenericSend>
            return -1;
 80076b6:	f04f 33ff 	mov.w	r3, #4294967295
 80076ba:	e02a      	b.n	8007712 <Cat_SDFS+0x196>
        }
        rtext[bytesread] = '\0';
 80076bc:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 80076c0:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2200      	movs	r2, #0
 80076c8:	54e2      	strb	r2, [r4, r3]
        embeddedCliPrint(cli, (char *)rtext);
 80076ca:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 80076ce:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80076d2:	4621      	mov	r1, r4
 80076d4:	6818      	ldr	r0, [r3, #0]
 80076d6:	f7fd ff21 	bl	800551c <embeddedCliPrint>
    } while (bytesread > 0);
 80076da:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 80076de:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d1ae      	bne.n	8007646 <Cat_SDFS+0xca>

    embeddedCliPrint(cli, "");
 80076e8:	f507 735a 	add.w	r3, r7, #872	@ 0x368
 80076ec:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80076f0:	490d      	ldr	r1, [pc, #52]	@ (8007728 <Cat_SDFS+0x1ac>)
 80076f2:	6818      	ldr	r0, [r3, #0]
 80076f4:	f7fd ff12 	bl	800551c <embeddedCliPrint>
    f_close(&file);
 80076f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076fc:	4618      	mov	r0, r3
 80076fe:	f008 f983 	bl	800fa08 <f_close>
    xSemaphoreGive(fsMutex);
 8007702:	4b06      	ldr	r3, [pc, #24]	@ (800771c <Cat_SDFS+0x1a0>)
 8007704:	6818      	ldr	r0, [r3, #0]
 8007706:	2300      	movs	r3, #0
 8007708:	2200      	movs	r2, #0
 800770a:	2100      	movs	r1, #0
 800770c:	f009 f996 	bl	8010a3c <xQueueGenericSend>
    return 0;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	f507 775b 	add.w	r7, r7, #876	@ 0x36c
 8007718:	46bd      	mov	sp, r7
 800771a:	bd90      	pop	{r4, r7, pc}
 800771c:	24019378 	.word	0x24019378
 8007720:	08025148 	.word	0x08025148
 8007724:	08025164 	.word	0x08025164
 8007728:	08025180 	.word	0x08025180
 800772c:	08025184 	.word	0x08025184

08007730 <Vim_SDFS>:

int Vim_SDFS(EmbeddedCli *cli, const char *filename, const char *content) {
 8007730:	b590      	push	{r4, r7, lr}
 8007732:	f5ad 7d41 	sub.w	sp, sp, #772	@ 0x304
 8007736:	af02      	add	r7, sp, #8
 8007738:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 800773c:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 8007740:	6018      	str	r0, [r3, #0]
 8007742:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 8007746:	f5a3 733c 	sub.w	r3, r3, #752	@ 0x2f0
 800774a:	6019      	str	r1, [r3, #0]
 800774c:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 8007750:	f5a3 733d 	sub.w	r3, r3, #756	@ 0x2f4
 8007754:	601a      	str	r2, [r3, #0]
    FIL file;
    FRESULT res;
    char buffer[128];
    UINT byteswritten;

    if (xSemaphoreTake(fsMutex, pdMS_TO_TICKS(1000)) != pdTRUE) {
 8007756:	4b67      	ldr	r3, [pc, #412]	@ (80078f4 <Vim_SDFS+0x1c4>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800775e:	4618      	mov	r0, r3
 8007760:	f009 fc10 	bl	8010f84 <xQueueSemaphoreTake>
 8007764:	4603      	mov	r3, r0
 8007766:	2b01      	cmp	r3, #1
 8007768:	d00a      	beq.n	8007780 <Vim_SDFS+0x50>
        embeddedCliPrint(cli, "Failed to acquire FS mutex");
 800776a:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 800776e:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 8007772:	4961      	ldr	r1, [pc, #388]	@ (80078f8 <Vim_SDFS+0x1c8>)
 8007774:	6818      	ldr	r0, [r3, #0]
 8007776:	f7fd fed1 	bl	800551c <embeddedCliPrint>
        return -1;
 800777a:	f04f 33ff 	mov.w	r3, #4294967295
 800777e:	e0b4      	b.n	80078ea <Vim_SDFS+0x1ba>
    }

    res = f_open(&file, filename, FA_OPEN_APPEND | FA_WRITE);
 8007780:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 8007784:	f5a3 733c 	sub.w	r3, r3, #752	@ 0x2f0
 8007788:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 800778c:	2232      	movs	r2, #50	@ 0x32
 800778e:	6819      	ldr	r1, [r3, #0]
 8007790:	f007 f850 	bl	800e834 <f_open>
 8007794:	4603      	mov	r3, r0
 8007796:	f887 32f7 	strb.w	r3, [r7, #759]	@ 0x2f7
    if (res != FR_OK) {
 800779a:	f897 32f7 	ldrb.w	r3, [r7, #759]	@ 0x2f7
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d021      	beq.n	80077e6 <Vim_SDFS+0xb6>
        snprintf(buffer, sizeof(buffer), "Failed to open or create file %s: %d", filename, res);
 80077a2:	f897 22f7 	ldrb.w	r2, [r7, #759]	@ 0x2f7
 80077a6:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 80077aa:	f5a3 733c 	sub.w	r3, r3, #752	@ 0x2f0
 80077ae:	f107 0018 	add.w	r0, r7, #24
 80077b2:	9200      	str	r2, [sp, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a51      	ldr	r2, [pc, #324]	@ (80078fc <Vim_SDFS+0x1cc>)
 80077b8:	2180      	movs	r1, #128	@ 0x80
 80077ba:	f01a fb7b 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 80077be:	f107 0218 	add.w	r2, r7, #24
 80077c2:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 80077c6:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 80077ca:	4611      	mov	r1, r2
 80077cc:	6818      	ldr	r0, [r3, #0]
 80077ce:	f7fd fea5 	bl	800551c <embeddedCliPrint>
        xSemaphoreGive(fsMutex);
 80077d2:	4b48      	ldr	r3, [pc, #288]	@ (80078f4 <Vim_SDFS+0x1c4>)
 80077d4:	6818      	ldr	r0, [r3, #0]
 80077d6:	2300      	movs	r3, #0
 80077d8:	2200      	movs	r2, #0
 80077da:	2100      	movs	r1, #0
 80077dc:	f009 f92e 	bl	8010a3c <xQueueGenericSend>
        return -1;
 80077e0:	f04f 33ff 	mov.w	r3, #4294967295
 80077e4:	e081      	b.n	80078ea <Vim_SDFS+0x1ba>
    }

    if (content && strlen(content) > 0) {
 80077e6:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 80077ea:	f5a3 733d 	sub.w	r3, r3, #756	@ 0x2f4
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d058      	beq.n	80078a6 <Vim_SDFS+0x176>
 80077f4:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 80077f8:	f5a3 733d 	sub.w	r3, r3, #756	@ 0x2f4
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d050      	beq.n	80078a6 <Vim_SDFS+0x176>
        res = f_write(&file, content, strlen(content), &byteswritten);
 8007804:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 8007808:	f5a3 733d 	sub.w	r3, r3, #756	@ 0x2f4
 800780c:	6818      	ldr	r0, [r3, #0]
 800780e:	f7f8 fd71 	bl	80002f4 <strlen>
 8007812:	4604      	mov	r4, r0
 8007814:	f107 0314 	add.w	r3, r7, #20
 8007818:	f507 723e 	add.w	r2, r7, #760	@ 0x2f8
 800781c:	f5a2 713d 	sub.w	r1, r2, #756	@ 0x2f4
 8007820:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 8007824:	4622      	mov	r2, r4
 8007826:	6809      	ldr	r1, [r1, #0]
 8007828:	f007 fd55 	bl	800f2d6 <f_write>
 800782c:	4603      	mov	r3, r0
 800782e:	f887 32f7 	strb.w	r3, [r7, #759]	@ 0x2f7
        if (res != FR_OK || byteswritten != strlen(content)) {
 8007832:	f897 32f7 	ldrb.w	r3, [r7, #759]	@ 0x2f7
 8007836:	2b00      	cmp	r3, #0
 8007838:	d10e      	bne.n	8007858 <Vim_SDFS+0x128>
 800783a:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 800783e:	f5a3 733d 	sub.w	r3, r3, #756	@ 0x2f4
 8007842:	6818      	ldr	r0, [r3, #0]
 8007844:	f7f8 fd56 	bl	80002f4 <strlen>
 8007848:	4602      	mov	r2, r0
 800784a:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 800784e:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	429a      	cmp	r2, r3
 8007856:	d026      	beq.n	80078a6 <Vim_SDFS+0x176>
            snprintf(buffer, sizeof(buffer), "Failed to write to file %s: %d", filename, res);
 8007858:	f897 22f7 	ldrb.w	r2, [r7, #759]	@ 0x2f7
 800785c:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 8007860:	f5a3 733c 	sub.w	r3, r3, #752	@ 0x2f0
 8007864:	f107 0018 	add.w	r0, r7, #24
 8007868:	9200      	str	r2, [sp, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a24      	ldr	r2, [pc, #144]	@ (8007900 <Vim_SDFS+0x1d0>)
 800786e:	2180      	movs	r1, #128	@ 0x80
 8007870:	f01a fb20 	bl	8021eb4 <sniprintf>
            embeddedCliPrint(cli, buffer);
 8007874:	f107 0218 	add.w	r2, r7, #24
 8007878:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 800787c:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 8007880:	4611      	mov	r1, r2
 8007882:	6818      	ldr	r0, [r3, #0]
 8007884:	f7fd fe4a 	bl	800551c <embeddedCliPrint>
            f_close(&file);
 8007888:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800788c:	4618      	mov	r0, r3
 800788e:	f008 f8bb 	bl	800fa08 <f_close>
            xSemaphoreGive(fsMutex);
 8007892:	4b18      	ldr	r3, [pc, #96]	@ (80078f4 <Vim_SDFS+0x1c4>)
 8007894:	6818      	ldr	r0, [r3, #0]
 8007896:	2300      	movs	r3, #0
 8007898:	2200      	movs	r2, #0
 800789a:	2100      	movs	r1, #0
 800789c:	f009 f8ce 	bl	8010a3c <xQueueGenericSend>
            return -1;
 80078a0:	f04f 33ff 	mov.w	r3, #4294967295
 80078a4:	e021      	b.n	80078ea <Vim_SDFS+0x1ba>
        }
    }

    f_close(&file);
 80078a6:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80078aa:	4618      	mov	r0, r3
 80078ac:	f008 f8ac 	bl	800fa08 <f_close>
    xSemaphoreGive(fsMutex);
 80078b0:	4b10      	ldr	r3, [pc, #64]	@ (80078f4 <Vim_SDFS+0x1c4>)
 80078b2:	6818      	ldr	r0, [r3, #0]
 80078b4:	2300      	movs	r3, #0
 80078b6:	2200      	movs	r2, #0
 80078b8:	2100      	movs	r1, #0
 80078ba:	f009 f8bf 	bl	8010a3c <xQueueGenericSend>
    snprintf(buffer, sizeof(buffer), "Successfully wrote to %s", filename);
 80078be:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 80078c2:	f5a3 733c 	sub.w	r3, r3, #752	@ 0x2f0
 80078c6:	f107 0018 	add.w	r0, r7, #24
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a0d      	ldr	r2, [pc, #52]	@ (8007904 <Vim_SDFS+0x1d4>)
 80078ce:	2180      	movs	r1, #128	@ 0x80
 80078d0:	f01a faf0 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 80078d4:	f107 0218 	add.w	r2, r7, #24
 80078d8:	f507 733e 	add.w	r3, r7, #760	@ 0x2f8
 80078dc:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 80078e0:	4611      	mov	r1, r2
 80078e2:	6818      	ldr	r0, [r3, #0]
 80078e4:	f7fd fe1a 	bl	800551c <embeddedCliPrint>
    return 0;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	f507 773f 	add.w	r7, r7, #764	@ 0x2fc
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd90      	pop	{r4, r7, pc}
 80078f4:	24019378 	.word	0x24019378
 80078f8:	08025148 	.word	0x08025148
 80078fc:	080251a0 	.word	0x080251a0
 8007900:	080251c8 	.word	0x080251c8
 8007904:	080251e8 	.word	0x080251e8

08007908 <FS_ListFiles_path>:

void FS_ListFiles_path(EmbeddedCli *cli) {
 8007908:	b580      	push	{r7, lr}
 800790a:	f5ad 7d42 	sub.w	sp, sp, #776	@ 0x308
 800790e:	af02      	add	r7, sp, #8
 8007910:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 8007914:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 8007918:	6018      	str	r0, [r3, #0]
    FRESULT res;
    DIR dir;
    FILINFO fno;
    char *path = MMC1Path;
 800791a:	4b57      	ldr	r3, [pc, #348]	@ (8007a78 <FS_ListFiles_path+0x170>)
 800791c:	f8c7 32fc 	str.w	r3, [r7, #764]	@ 0x2fc
    char buffer[384];

    if (xSemaphoreTake(fsMutex, pdMS_TO_TICKS(1000)) != pdTRUE) {
 8007920:	4b56      	ldr	r3, [pc, #344]	@ (8007a7c <FS_ListFiles_path+0x174>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007928:	4618      	mov	r0, r3
 800792a:	f009 fb2b 	bl	8010f84 <xQueueSemaphoreTake>
 800792e:	4603      	mov	r3, r0
 8007930:	2b01      	cmp	r3, #1
 8007932:	d008      	beq.n	8007946 <FS_ListFiles_path+0x3e>
        embeddedCliPrint(cli, "Failed to acquire FS mutex");
 8007934:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 8007938:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 800793c:	4950      	ldr	r1, [pc, #320]	@ (8007a80 <FS_ListFiles_path+0x178>)
 800793e:	6818      	ldr	r0, [r3, #0]
 8007940:	f7fd fdec 	bl	800551c <embeddedCliPrint>
 8007944:	e093      	b.n	8007a6e <FS_ListFiles_path+0x166>
        return;
    }

    snprintf(buffer, sizeof(buffer), "Listing files in %s...", path);
 8007946:	f107 0008 	add.w	r0, r7, #8
 800794a:	f8d7 32fc 	ldr.w	r3, [r7, #764]	@ 0x2fc
 800794e:	4a4d      	ldr	r2, [pc, #308]	@ (8007a84 <FS_ListFiles_path+0x17c>)
 8007950:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8007954:	f01a faae 	bl	8021eb4 <sniprintf>
    embeddedCliPrint(cli, buffer);
 8007958:	f107 0208 	add.w	r2, r7, #8
 800795c:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 8007960:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 8007964:	4611      	mov	r1, r2
 8007966:	6818      	ldr	r0, [r3, #0]
 8007968:	f7fd fdd8 	bl	800551c <embeddedCliPrint>

    res = f_opendir(&dir, path);
 800796c:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8007970:	f8d7 12fc 	ldr.w	r1, [r7, #764]	@ 0x2fc
 8007974:	4618      	mov	r0, r3
 8007976:	f008 f876 	bl	800fa66 <f_opendir>
 800797a:	4603      	mov	r3, r0
 800797c:	f887 32fb 	strb.w	r3, [r7, #763]	@ 0x2fb
    if (res == FR_OK) {
 8007980:	f897 32fb 	ldrb.w	r3, [r7, #763]	@ 0x2fb
 8007984:	2b00      	cmp	r3, #0
 8007986:	d155      	bne.n	8007a34 <FS_ListFiles_path+0x12c>
        while (1) {
            res = f_readdir(&dir, &fno);
 8007988:	f507 72c4 	add.w	r2, r7, #392	@ 0x188
 800798c:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8007990:	4611      	mov	r1, r2
 8007992:	4618      	mov	r0, r3
 8007994:	f008 f9b1 	bl	800fcfa <f_readdir>
 8007998:	4603      	mov	r3, r0
 800799a:	f887 32fb 	strb.w	r3, [r7, #763]	@ 0x2fb
            if (res != FR_OK || fno.fname[0] == 0) break;
 800799e:	f897 32fb 	ldrb.w	r3, [r7, #763]	@ 0x2fb
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d140      	bne.n	8007a28 <FS_ListFiles_path+0x120>
 80079a6:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 80079aa:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80079ae:	7e9b      	ldrb	r3, [r3, #26]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d039      	beq.n	8007a28 <FS_ListFiles_path+0x120>
            if (fno.fattrib & AM_DIR) {
 80079b4:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 80079b8:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80079bc:	7b1b      	ldrb	r3, [r3, #12]
 80079be:	f003 0310 	and.w	r3, r3, #16
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d014      	beq.n	80079f0 <FS_ListFiles_path+0xe8>
                snprintf(buffer, sizeof(buffer), "  [DIR]  %s", fno.fname);
 80079c6:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 80079ca:	331a      	adds	r3, #26
 80079cc:	f107 0008 	add.w	r0, r7, #8
 80079d0:	4a2d      	ldr	r2, [pc, #180]	@ (8007a88 <FS_ListFiles_path+0x180>)
 80079d2:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80079d6:	f01a fa6d 	bl	8021eb4 <sniprintf>
                embeddedCliPrint(cli, buffer);
 80079da:	f107 0208 	add.w	r2, r7, #8
 80079de:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 80079e2:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 80079e6:	4611      	mov	r1, r2
 80079e8:	6818      	ldr	r0, [r3, #0]
 80079ea:	f7fd fd97 	bl	800551c <embeddedCliPrint>
 80079ee:	e7cb      	b.n	8007988 <FS_ListFiles_path+0x80>
            } else {
                snprintf(buffer, sizeof(buffer), "  [FILE] %s  %lu bytes",
                         fno.fname, (unsigned long)fno.fsize);
 80079f0:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 80079f4:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80079f8:	e9d3 2300 	ldrd	r2, r3, [r3]
                snprintf(buffer, sizeof(buffer), "  [FILE] %s  %lu bytes",
 80079fc:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8007a00:	331a      	adds	r3, #26
 8007a02:	f107 0008 	add.w	r0, r7, #8
 8007a06:	9200      	str	r2, [sp, #0]
 8007a08:	4a20      	ldr	r2, [pc, #128]	@ (8007a8c <FS_ListFiles_path+0x184>)
 8007a0a:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8007a0e:	f01a fa51 	bl	8021eb4 <sniprintf>
                embeddedCliPrint(cli, buffer);
 8007a12:	f107 0208 	add.w	r2, r7, #8
 8007a16:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 8007a1a:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 8007a1e:	4611      	mov	r1, r2
 8007a20:	6818      	ldr	r0, [r3, #0]
 8007a22:	f7fd fd7b 	bl	800551c <embeddedCliPrint>
            res = f_readdir(&dir, &fno);
 8007a26:	e7af      	b.n	8007988 <FS_ListFiles_path+0x80>
            }
        }
        f_closedir(&dir);
 8007a28:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f008 f939 	bl	800fca4 <f_closedir>
 8007a32:	e015      	b.n	8007a60 <FS_ListFiles_path+0x158>
    } else {
        snprintf(buffer, sizeof(buffer), "Failed to open directory %s: %d", path, res);
 8007a34:	f897 32fb 	ldrb.w	r3, [r7, #763]	@ 0x2fb
 8007a38:	f107 0008 	add.w	r0, r7, #8
 8007a3c:	9300      	str	r3, [sp, #0]
 8007a3e:	f8d7 32fc 	ldr.w	r3, [r7, #764]	@ 0x2fc
 8007a42:	4a13      	ldr	r2, [pc, #76]	@ (8007a90 <FS_ListFiles_path+0x188>)
 8007a44:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8007a48:	f01a fa34 	bl	8021eb4 <sniprintf>
        embeddedCliPrint(cli, buffer);
 8007a4c:	f107 0208 	add.w	r2, r7, #8
 8007a50:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 8007a54:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 8007a58:	4611      	mov	r1, r2
 8007a5a:	6818      	ldr	r0, [r3, #0]
 8007a5c:	f7fd fd5e 	bl	800551c <embeddedCliPrint>
    }
    xSemaphoreGive(fsMutex);
 8007a60:	4b06      	ldr	r3, [pc, #24]	@ (8007a7c <FS_ListFiles_path+0x174>)
 8007a62:	6818      	ldr	r0, [r3, #0]
 8007a64:	2300      	movs	r3, #0
 8007a66:	2200      	movs	r2, #0
 8007a68:	2100      	movs	r1, #0
 8007a6a:	f008 ffe7 	bl	8010a3c <xQueueGenericSend>
}
 8007a6e:	f507 7740 	add.w	r7, r7, #768	@ 0x300
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	24019380 	.word	0x24019380
 8007a7c:	24019378 	.word	0x24019378
 8007a80:	08025148 	.word	0x08025148
 8007a84:	08025204 	.word	0x08025204
 8007a88:	0802521c 	.word	0x0802521c
 8007a8c:	08025228 	.word	0x08025228
 8007a90:	08025240 	.word	0x08025240

08007a94 <MIN_ResponseCallback>:
typedef struct {
    uint8_t cmdId;
    uint8_t expectedResponseId;
} CommandInfo_t;

void MIN_ResponseCallback(uint8_t min_id, const uint8_t *payload, uint8_t len) {
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b084      	sub	sp, #16
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	6039      	str	r1, [r7, #0]
 8007a9e:	71fb      	strb	r3, [r7, #7]
 8007aa0:	4613      	mov	r3, r2
 8007aa2:	71bb      	strb	r3, [r7, #6]
    CommandInfo_t cmdInfo;
    if (xQueuePeek(pendingCommandsQueue, &cmdInfo, 0) == pdTRUE) {
 8007aa4:	4b10      	ldr	r3, [pc, #64]	@ (8007ae8 <MIN_ResponseCallback+0x54>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f107 010c 	add.w	r1, r7, #12
 8007aac:	2200      	movs	r2, #0
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f009 fb6e 	bl	8011190 <xQueuePeek>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d112      	bne.n	8007ae0 <MIN_ResponseCallback+0x4c>
        if (min_id == cmdInfo.expectedResponseId) {
 8007aba:	7b7b      	ldrb	r3, [r7, #13]
 8007abc:	79fa      	ldrb	r2, [r7, #7]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d10e      	bne.n	8007ae0 <MIN_ResponseCallback+0x4c>
            xQueueReceive(pendingCommandsQueue, &cmdInfo, 0);
 8007ac2:	4b09      	ldr	r3, [pc, #36]	@ (8007ae8 <MIN_ResponseCallback+0x54>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f107 010c 	add.w	r1, r7, #12
 8007aca:	2200      	movs	r2, #0
 8007acc:	4618      	mov	r0, r3
 8007ace:	f009 f971 	bl	8010db4 <xQueueReceive>
            xSemaphoreGive(responseSemaphore);
 8007ad2:	4b06      	ldr	r3, [pc, #24]	@ (8007aec <MIN_ResponseCallback+0x58>)
 8007ad4:	6818      	ldr	r0, [r3, #0]
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	2200      	movs	r2, #0
 8007ada:	2100      	movs	r1, #0
 8007adc:	f008 ffae 	bl	8010a3c <xQueueGenericSend>
        }
    }
}
 8007ae0:	bf00      	nop
 8007ae2:	3710      	adds	r7, #16
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	240195f8 	.word	0x240195f8
 8007aec:	240195f4 	.word	0x240195f4

08007af0 <ClearPendingCommand>:

static void ClearPendingCommand(void) {
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b09c      	sub	sp, #112	@ 0x70
 8007af4:	af02      	add	r7, sp, #8
    CommandInfo_t cmdInfo;
    if (xQueueReceive(pendingCommandsQueue, &cmdInfo, 0) == pdTRUE) {
 8007af6:	4b10      	ldr	r3, [pc, #64]	@ (8007b38 <ClearPendingCommand+0x48>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 8007afe:	2200      	movs	r2, #0
 8007b00:	4618      	mov	r0, r3
 8007b02:	f009 f957 	bl	8010db4 <xQueueReceive>
 8007b06:	4603      	mov	r3, r0
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d110      	bne.n	8007b2e <ClearPendingCommand+0x3e>
        char buffer[100];
        snprintf(buffer, sizeof(buffer), "Cleared pending command: ID 0x%02X, Expected 0x%02X\r\n",
                 cmdInfo.cmdId, cmdInfo.expectedResponseId);
 8007b0c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
        snprintf(buffer, sizeof(buffer), "Cleared pending command: ID 0x%02X, Expected 0x%02X\r\n",
 8007b10:	461a      	mov	r2, r3
                 cmdInfo.cmdId, cmdInfo.expectedResponseId);
 8007b12:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
        snprintf(buffer, sizeof(buffer), "Cleared pending command: ID 0x%02X, Expected 0x%02X\r\n",
 8007b16:	4638      	mov	r0, r7
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	4a07      	ldr	r2, [pc, #28]	@ (8007b3c <ClearPendingCommand+0x4c>)
 8007b1e:	2164      	movs	r1, #100	@ 0x64
 8007b20:	f01a f9c8 	bl	8021eb4 <sniprintf>
        UART_Driver_SendString(UART_DEBUG, buffer);
 8007b24:	463b      	mov	r3, r7
 8007b26:	4619      	mov	r1, r3
 8007b28:	4805      	ldr	r0, [pc, #20]	@ (8007b40 <ClearPendingCommand+0x50>)
 8007b2a:	f7fa fe09 	bl	8002740 <UART_Driver_SendString>
    }
}
 8007b2e:	bf00      	nop
 8007b30:	3768      	adds	r7, #104	@ 0x68
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	240195f8 	.word	0x240195f8
 8007b3c:	08025260 	.word	0x08025260
 8007b40:	40004400 	.word	0x40004400

08007b44 <MIN_Timeout_Handler>:

void MIN_Timeout_Handler(MIN_Context_t *ctx) {
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b082      	sub	sp, #8
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
    SYSLOG_ERROR_POLL("MIN-Timeout!");
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	4904      	ldr	r1, [pc, #16]	@ (8007b60 <MIN_Timeout_Handler+0x1c>)
 8007b50:	2004      	movs	r0, #4
 8007b52:	f000 fc67 	bl	8008424 <syslog_log>
}
 8007b56:	bf00      	nop
 8007b58:	3708      	adds	r7, #8
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}
 8007b5e:	bf00      	nop
 8007b60:	08025298 	.word	0x08025298

08007b64 <MIN_Process_Init>:

void MIN_Process_Init(void){
 8007b64:	b580      	push	{r7, lr}
 8007b66:	af00      	add	r7, sp, #0
	MIN_Context_Init(&OBC_MinCtx, EXP_PORT);
 8007b68:	2100      	movs	r1, #0
 8007b6a:	4810      	ldr	r0, [pc, #64]	@ (8007bac <MIN_Process_Init+0x48>)
 8007b6c:	f00d fc6a 	bl	8015444 <MIN_Context_Init>
	MIN_RegisterTimeoutCallback(&OBC_MinCtx, MIN_Timeout_Handler);
 8007b70:	490f      	ldr	r1, [pc, #60]	@ (8007bb0 <MIN_Process_Init+0x4c>)
 8007b72:	480e      	ldr	r0, [pc, #56]	@ (8007bac <MIN_Process_Init+0x48>)
 8007b74:	f00d fcb3 	bl	80154de <MIN_RegisterTimeoutCallback>

	responseSemaphore = xSemaphoreCreateBinary();
 8007b78:	2203      	movs	r2, #3
 8007b7a:	2100      	movs	r1, #0
 8007b7c:	2001      	movs	r0, #1
 8007b7e:	f008 feb2 	bl	80108e6 <xQueueGenericCreate>
 8007b82:	4603      	mov	r3, r0
 8007b84:	4a0b      	ldr	r2, [pc, #44]	@ (8007bb4 <MIN_Process_Init+0x50>)
 8007b86:	6013      	str	r3, [r2, #0]
	pendingCommandsQueue = xQueueCreate(10, sizeof(CommandInfo_t));
 8007b88:	2200      	movs	r2, #0
 8007b8a:	2102      	movs	r1, #2
 8007b8c:	200a      	movs	r0, #10
 8007b8e:	f008 feaa 	bl	80108e6 <xQueueGenericCreate>
 8007b92:	4603      	mov	r3, r0
 8007b94:	4a08      	ldr	r2, [pc, #32]	@ (8007bb8 <MIN_Process_Init+0x54>)
 8007b96:	6013      	str	r3, [r2, #0]
	MIN_RegisterResponseHandler(MIN_ResponseCallback);
 8007b98:	4808      	ldr	r0, [pc, #32]	@ (8007bbc <MIN_Process_Init+0x58>)
 8007b9a:	f00d fd1f 	bl	80155dc <MIN_RegisterResponseHandler>

	Sys_Boardcast(E_OK, LOG_INFOR, "MIN Process Init!");
 8007b9e:	4a08      	ldr	r2, [pc, #32]	@ (8007bc0 <MIN_Process_Init+0x5c>)
 8007ba0:	2100      	movs	r1, #0
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	f000 fa8c 	bl	80080c0 <Sys_Boardcast>
}
 8007ba8:	bf00      	nop
 8007baa:	bd80      	pop	{r7, pc}
 8007bac:	240193e4 	.word	0x240193e4
 8007bb0:	08007b45 	.word	0x08007b45
 8007bb4:	240195f4 	.word	0x240195f4
 8007bb8:	240195f8 	.word	0x240195f8
 8007bbc:	08007a95 	.word	0x08007a95
 8007bc0:	080252a8 	.word	0x080252a8

08007bc4 <MIN_Processing>:

void MIN_Processing(void){
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b082      	sub	sp, #8
 8007bc8:	af00      	add	r7, sp, #0
    while (UART_DMA_Driver_IsDataAvailable(UART_EXP)) {
 8007bca:	e00f      	b.n	8007bec <MIN_Processing+0x28>
        int data = UART_DMA_Driver_Read(UART_EXP);
 8007bcc:	480f      	ldr	r0, [pc, #60]	@ (8007c0c <MIN_Processing+0x48>)
 8007bce:	f7fa febb 	bl	8002948 <UART_DMA_Driver_Read>
 8007bd2:	6078      	str	r0, [r7, #4]
        if (data >= 0) {
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	db08      	blt.n	8007bec <MIN_Processing+0x28>
            uint8_t byte = (uint8_t)data;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	70fb      	strb	r3, [r7, #3]
            MIN_App_Poll(&OBC_MinCtx, &byte, 1);
 8007be0:	1cfb      	adds	r3, r7, #3
 8007be2:	2201      	movs	r2, #1
 8007be4:	4619      	mov	r1, r3
 8007be6:	480a      	ldr	r0, [pc, #40]	@ (8007c10 <MIN_Processing+0x4c>)
 8007be8:	f00d fc88 	bl	80154fc <MIN_App_Poll>
    while (UART_DMA_Driver_IsDataAvailable(UART_EXP)) {
 8007bec:	4807      	ldr	r0, [pc, #28]	@ (8007c0c <MIN_Processing+0x48>)
 8007bee:	f7fa fecc 	bl	800298a <UART_DMA_Driver_IsDataAvailable>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d1e9      	bne.n	8007bcc <MIN_Processing+0x8>
        }
    }
	MIN_App_Poll(&OBC_MinCtx, NULL, 0);
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	2100      	movs	r1, #0
 8007bfc:	4804      	ldr	r0, [pc, #16]	@ (8007c10 <MIN_Processing+0x4c>)
 8007bfe:	f00d fc7d 	bl	80154fc <MIN_App_Poll>
}
 8007c02:	bf00      	nop
 8007c04:	3708      	adds	r7, #8
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
 8007c0a:	bf00      	nop
 8007c0c:	40007800 	.word	0x40007800
 8007c10:	240193e4 	.word	0x240193e4

08007c14 <Min_Send_CONTROL_TEMP_CMD>:

// =================================================================
// Command Sending Functions
// =================================================================

void Min_Send_CONTROL_TEMP_CMD(uint8_t temperature) {
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	71fb      	strb	r3, [r7, #7]
    uint8_t payload[1] = {temperature};
 8007c1e:	79fb      	ldrb	r3, [r7, #7]
 8007c20:	733b      	strb	r3, [r7, #12]
    MIN_Send(&OBC_MinCtx, CONTROL_TEMP_CMD, payload, 1);
 8007c22:	f107 020c 	add.w	r2, r7, #12
 8007c26:	2301      	movs	r3, #1
 8007c28:	2103      	movs	r1, #3
 8007c2a:	4815      	ldr	r0, [pc, #84]	@ (8007c80 <Min_Send_CONTROL_TEMP_CMD+0x6c>)
 8007c2c:	f00d fcb8 	bl	80155a0 <MIN_Send>

    CommandInfo_t cmdInfo = {CONTROL_TEMP_CMD, CONTROL_TEMP_ACK};
 8007c30:	4b14      	ldr	r3, [pc, #80]	@ (8007c84 <Min_Send_CONTROL_TEMP_CMD+0x70>)
 8007c32:	881b      	ldrh	r3, [r3, #0]
 8007c34:	813b      	strh	r3, [r7, #8]
    xQueueSend(pendingCommandsQueue, &cmdInfo, portMAX_DELAY);
 8007c36:	4b14      	ldr	r3, [pc, #80]	@ (8007c88 <Min_Send_CONTROL_TEMP_CMD+0x74>)
 8007c38:	6818      	ldr	r0, [r3, #0]
 8007c3a:	f107 0108 	add.w	r1, r7, #8
 8007c3e:	2300      	movs	r3, #0
 8007c40:	f04f 32ff 	mov.w	r2, #4294967295
 8007c44:	f008 fefa 	bl	8010a3c <xQueueGenericSend>

    if (xSemaphoreTake(responseSemaphore, pdMS_TO_TICKS(1000)) == pdTRUE) {
 8007c48:	4b10      	ldr	r3, [pc, #64]	@ (8007c8c <Min_Send_CONTROL_TEMP_CMD+0x78>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007c50:	4618      	mov	r0, r3
 8007c52:	f009 f997 	bl	8010f84 <xQueueSemaphoreTake>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d105      	bne.n	8007c68 <Min_Send_CONTROL_TEMP_CMD+0x54>
        SYSLOG_NOTICE("Response OK - CONTROL_TEMP_CMD");
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	490c      	ldr	r1, [pc, #48]	@ (8007c90 <Min_Send_CONTROL_TEMP_CMD+0x7c>)
 8007c60:	2002      	movs	r0, #2
 8007c62:	f000 fbdf 	bl	8008424 <syslog_log>
    } else {
        SYSLOG_ERROR("Timeout CONTROL_TEMP_CMD");
        ClearPendingCommand();
    }
}
 8007c66:	e006      	b.n	8007c76 <Min_Send_CONTROL_TEMP_CMD+0x62>
        SYSLOG_ERROR("Timeout CONTROL_TEMP_CMD");
 8007c68:	2200      	movs	r2, #0
 8007c6a:	490a      	ldr	r1, [pc, #40]	@ (8007c94 <Min_Send_CONTROL_TEMP_CMD+0x80>)
 8007c6c:	2004      	movs	r0, #4
 8007c6e:	f000 fbd9 	bl	8008424 <syslog_log>
        ClearPendingCommand();
 8007c72:	f7ff ff3d 	bl	8007af0 <ClearPendingCommand>
}
 8007c76:	bf00      	nop
 8007c78:	3710      	adds	r7, #16
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	240193e4 	.word	0x240193e4
 8007c84:	080252f8 	.word	0x080252f8
 8007c88:	240195f8 	.word	0x240195f8
 8007c8c:	240195f4 	.word	0x240195f4
 8007c90:	080252bc 	.word	0x080252bc
 8007c94:	080252dc 	.word	0x080252dc

08007c98 <Min_Send_COLLECT_DATA>:

void Min_Send_COLLECT_DATA(uint32_t sample) {
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]

    uint8_t payload[4] = {0};
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	60fb      	str	r3, [r7, #12]
    // Big-endian packing [3210]
    payload[3] = (uint8_t)((sample >> 24) & 0xFF);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	0e1b      	lsrs	r3, r3, #24
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	73fb      	strb	r3, [r7, #15]
    payload[2] = (uint8_t)((sample >> 16) & 0xFF);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	0c1b      	lsrs	r3, r3, #16
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	73bb      	strb	r3, [r7, #14]
    payload[1] = (uint8_t)((sample >> 8	) & 0xFF);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	0a1b      	lsrs	r3, r3, #8
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	737b      	strb	r3, [r7, #13]
    payload[0] = (uint8_t)((sample & 0xFF));
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	733b      	strb	r3, [r7, #12]

    MIN_Send(&OBC_MinCtx, COLLECT_DATA_CMD, payload, sizeof(payload));
 8007cc2:	f107 020c 	add.w	r2, r7, #12
 8007cc6:	2304      	movs	r3, #4
 8007cc8:	2112      	movs	r1, #18
 8007cca:	4815      	ldr	r0, [pc, #84]	@ (8007d20 <Min_Send_COLLECT_DATA+0x88>)
 8007ccc:	f00d fc68 	bl	80155a0 <MIN_Send>

    CommandInfo_t cmdInfo = {COLLECT_DATA_CMD, DONE};
 8007cd0:	4b14      	ldr	r3, [pc, #80]	@ (8007d24 <Min_Send_COLLECT_DATA+0x8c>)
 8007cd2:	881b      	ldrh	r3, [r3, #0]
 8007cd4:	813b      	strh	r3, [r7, #8]
    xQueueSend(pendingCommandsQueue, &cmdInfo, portMAX_DELAY);
 8007cd6:	4b14      	ldr	r3, [pc, #80]	@ (8007d28 <Min_Send_COLLECT_DATA+0x90>)
 8007cd8:	6818      	ldr	r0, [r3, #0]
 8007cda:	f107 0108 	add.w	r1, r7, #8
 8007cde:	2300      	movs	r3, #0
 8007ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ce4:	f008 feaa 	bl	8010a3c <xQueueGenericSend>

    if (xSemaphoreTake(responseSemaphore, pdMS_TO_TICKS(1000)) == pdTRUE) {
 8007ce8:	4b10      	ldr	r3, [pc, #64]	@ (8007d2c <Min_Send_COLLECT_DATA+0x94>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f009 f947 	bl	8010f84 <xQueueSemaphoreTake>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d105      	bne.n	8007d08 <Min_Send_COLLECT_DATA+0x70>
        SYSLOG_NOTICE("Response OK - COLLECT_DATA");
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	490c      	ldr	r1, [pc, #48]	@ (8007d30 <Min_Send_COLLECT_DATA+0x98>)
 8007d00:	2002      	movs	r0, #2
 8007d02:	f000 fb8f 	bl	8008424 <syslog_log>
    } else {
        SYSLOG_ERROR("Timeout COLLECT_DATA");
        ClearPendingCommand();
    }
}
 8007d06:	e006      	b.n	8007d16 <Min_Send_COLLECT_DATA+0x7e>
        SYSLOG_ERROR("Timeout COLLECT_DATA");
 8007d08:	2200      	movs	r2, #0
 8007d0a:	490a      	ldr	r1, [pc, #40]	@ (8007d34 <Min_Send_COLLECT_DATA+0x9c>)
 8007d0c:	2004      	movs	r0, #4
 8007d0e:	f000 fb89 	bl	8008424 <syslog_log>
        ClearPendingCommand();
 8007d12:	f7ff feed 	bl	8007af0 <ClearPendingCommand>
}
 8007d16:	bf00      	nop
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	bf00      	nop
 8007d20:	240193e4 	.word	0x240193e4
 8007d24:	08025330 	.word	0x08025330
 8007d28:	240195f8 	.word	0x240195f8
 8007d2c:	240195f4 	.word	0x240195f4
 8007d30:	080252fc 	.word	0x080252fc
 8007d34:	08025318 	.word	0x08025318

08007d38 <Min_Send_PRE_DATA>:

void Min_Send_PRE_DATA(uint16_t chunk_size) {
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	4603      	mov	r3, r0
 8007d40:	80fb      	strh	r3, [r7, #6]
    uint8_t payload[2] = {0};
 8007d42:	2300      	movs	r3, #0
 8007d44:	81bb      	strh	r3, [r7, #12]

    payload[1] = (uint8_t)((chunk_size >> 8) & 0xFF);
 8007d46:	88fb      	ldrh	r3, [r7, #6]
 8007d48:	0a1b      	lsrs	r3, r3, #8
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	737b      	strb	r3, [r7, #13]
    payload[0] = (uint8_t)((chunk_size & 0xFF));
 8007d50:	88fb      	ldrh	r3, [r7, #6]
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	733b      	strb	r3, [r7, #12]

    MIN_Send(&OBC_MinCtx, PRE_DATA_CMD, payload, sizeof(payload));
 8007d56:	f107 020c 	add.w	r2, r7, #12
 8007d5a:	2302      	movs	r3, #2
 8007d5c:	2115      	movs	r1, #21
 8007d5e:	4815      	ldr	r0, [pc, #84]	@ (8007db4 <Min_Send_PRE_DATA+0x7c>)
 8007d60:	f00d fc1e 	bl	80155a0 <MIN_Send>

    CommandInfo_t cmdInfo = {PRE_DATA_CMD, PRE_DATA_ACK};
 8007d64:	4b14      	ldr	r3, [pc, #80]	@ (8007db8 <Min_Send_PRE_DATA+0x80>)
 8007d66:	881b      	ldrh	r3, [r3, #0]
 8007d68:	813b      	strh	r3, [r7, #8]
    xQueueSend(pendingCommandsQueue, &cmdInfo, portMAX_DELAY);
 8007d6a:	4b14      	ldr	r3, [pc, #80]	@ (8007dbc <Min_Send_PRE_DATA+0x84>)
 8007d6c:	6818      	ldr	r0, [r3, #0]
 8007d6e:	f107 0108 	add.w	r1, r7, #8
 8007d72:	2300      	movs	r3, #0
 8007d74:	f04f 32ff 	mov.w	r2, #4294967295
 8007d78:	f008 fe60 	bl	8010a3c <xQueueGenericSend>

    if (xSemaphoreTake(responseSemaphore, pdMS_TO_TICKS(1000)) == pdTRUE) {
 8007d7c:	4b10      	ldr	r3, [pc, #64]	@ (8007dc0 <Min_Send_PRE_DATA+0x88>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007d84:	4618      	mov	r0, r3
 8007d86:	f009 f8fd 	bl	8010f84 <xQueueSemaphoreTake>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d105      	bne.n	8007d9c <Min_Send_PRE_DATA+0x64>
        SYSLOG_NOTICE("Response OK - PRE_DATA_CMD");
 8007d90:	2200      	movs	r2, #0
 8007d92:	490c      	ldr	r1, [pc, #48]	@ (8007dc4 <Min_Send_PRE_DATA+0x8c>)
 8007d94:	2002      	movs	r0, #2
 8007d96:	f000 fb45 	bl	8008424 <syslog_log>
    } else {
        SYSLOG_ERROR("Timeout PRE_DATA_CMD");
        ClearPendingCommand();
    }
}
 8007d9a:	e006      	b.n	8007daa <Min_Send_PRE_DATA+0x72>
        SYSLOG_ERROR("Timeout PRE_DATA_CMD");
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	490a      	ldr	r1, [pc, #40]	@ (8007dc8 <Min_Send_PRE_DATA+0x90>)
 8007da0:	2004      	movs	r0, #4
 8007da2:	f000 fb3f 	bl	8008424 <syslog_log>
        ClearPendingCommand();
 8007da6:	f7ff fea3 	bl	8007af0 <ClearPendingCommand>
}
 8007daa:	bf00      	nop
 8007dac:	3710      	adds	r7, #16
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop
 8007db4:	240193e4 	.word	0x240193e4
 8007db8:	08025368 	.word	0x08025368
 8007dbc:	240195f8 	.word	0x240195f8
 8007dc0:	240195f4 	.word	0x240195f4
 8007dc4:	08025334 	.word	0x08025334
 8007dc8:	08025350 	.word	0x08025350

08007dcc <Min_Send_PRE_CHUNK>:

void Min_Send_PRE_CHUNK(uint8_t chunk) {
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	71fb      	strb	r3, [r7, #7]
    uint8_t payload[1] = {chunk};
 8007dd6:	79fb      	ldrb	r3, [r7, #7]
 8007dd8:	733b      	strb	r3, [r7, #12]
    MIN_Send(&OBC_MinCtx, PRE_CHUNK_CMD, payload, 1);
 8007dda:	f107 020c 	add.w	r2, r7, #12
 8007dde:	2301      	movs	r3, #1
 8007de0:	2113      	movs	r1, #19
 8007de2:	4815      	ldr	r0, [pc, #84]	@ (8007e38 <Min_Send_PRE_CHUNK+0x6c>)
 8007de4:	f00d fbdc 	bl	80155a0 <MIN_Send>

    CommandInfo_t cmdInfo = {PRE_CHUNK_CMD, PRE_CHUNK_ACK};
 8007de8:	4b14      	ldr	r3, [pc, #80]	@ (8007e3c <Min_Send_PRE_CHUNK+0x70>)
 8007dea:	881b      	ldrh	r3, [r3, #0]
 8007dec:	813b      	strh	r3, [r7, #8]
    xQueueSend(pendingCommandsQueue, &cmdInfo, portMAX_DELAY);
 8007dee:	4b14      	ldr	r3, [pc, #80]	@ (8007e40 <Min_Send_PRE_CHUNK+0x74>)
 8007df0:	6818      	ldr	r0, [r3, #0]
 8007df2:	f107 0108 	add.w	r1, r7, #8
 8007df6:	2300      	movs	r3, #0
 8007df8:	f04f 32ff 	mov.w	r2, #4294967295
 8007dfc:	f008 fe1e 	bl	8010a3c <xQueueGenericSend>

    if (xSemaphoreTake(responseSemaphore, pdMS_TO_TICKS(1000)) == pdTRUE) {
 8007e00:	4b10      	ldr	r3, [pc, #64]	@ (8007e44 <Min_Send_PRE_CHUNK+0x78>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f009 f8bb 	bl	8010f84 <xQueueSemaphoreTake>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d105      	bne.n	8007e20 <Min_Send_PRE_CHUNK+0x54>
        SYSLOG_NOTICE("Response OK - PRE_CHUNK_CMD");
 8007e14:	2200      	movs	r2, #0
 8007e16:	490c      	ldr	r1, [pc, #48]	@ (8007e48 <Min_Send_PRE_CHUNK+0x7c>)
 8007e18:	2002      	movs	r0, #2
 8007e1a:	f000 fb03 	bl	8008424 <syslog_log>
    } else {
        SYSLOG_ERROR("Timeout PRE_CHUNK_CMD");
        ClearPendingCommand();
    }
}
 8007e1e:	e006      	b.n	8007e2e <Min_Send_PRE_CHUNK+0x62>
        SYSLOG_ERROR("Timeout PRE_CHUNK_CMD");
 8007e20:	2200      	movs	r2, #0
 8007e22:	490a      	ldr	r1, [pc, #40]	@ (8007e4c <Min_Send_PRE_CHUNK+0x80>)
 8007e24:	2004      	movs	r0, #4
 8007e26:	f000 fafd 	bl	8008424 <syslog_log>
        ClearPendingCommand();
 8007e2a:	f7ff fe61 	bl	8007af0 <ClearPendingCommand>
}
 8007e2e:	bf00      	nop
 8007e30:	3710      	adds	r7, #16
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	240193e4 	.word	0x240193e4
 8007e3c:	080253a0 	.word	0x080253a0
 8007e40:	240195f8 	.word	0x240195f8
 8007e44:	240195f4 	.word	0x240195f4
 8007e48:	0802536c 	.word	0x0802536c
 8007e4c:	08025388 	.word	0x08025388

08007e50 <Min_Send_SAMPLERATE_SET>:

void Min_Send_SAMPLERATE_SET(uint32_t sample_rate) {
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
    uint8_t payload[4] = {0};
 8007e58:	2300      	movs	r3, #0
 8007e5a:	60fb      	str	r3, [r7, #12]

    payload[3] = (uint8_t)((sample_rate >> 24) & 0xFF);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	0e1b      	lsrs	r3, r3, #24
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	73fb      	strb	r3, [r7, #15]
    payload[2] = (uint8_t)((sample_rate >> 16) & 0xFF);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	0c1b      	lsrs	r3, r3, #16
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	73bb      	strb	r3, [r7, #14]
    payload[1] = (uint8_t)((sample_rate >> 8) & 0xFF);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	0a1b      	lsrs	r3, r3, #8
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	737b      	strb	r3, [r7, #13]
    payload[0] = (uint8_t)(sample_rate & 0xFF);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	733b      	strb	r3, [r7, #12]

    MIN_Send(&OBC_MinCtx, SAMPLERATE_SET_CMD, payload, sizeof(payload));
 8007e7a:	f107 020c 	add.w	r2, r7, #12
 8007e7e:	2304      	movs	r3, #4
 8007e80:	2117      	movs	r1, #23
 8007e82:	4815      	ldr	r0, [pc, #84]	@ (8007ed8 <Min_Send_SAMPLERATE_SET+0x88>)
 8007e84:	f00d fb8c 	bl	80155a0 <MIN_Send>

    CommandInfo_t cmdInfo = {SAMPLERATE_SET_CMD, DONE};
 8007e88:	4b14      	ldr	r3, [pc, #80]	@ (8007edc <Min_Send_SAMPLERATE_SET+0x8c>)
 8007e8a:	881b      	ldrh	r3, [r3, #0]
 8007e8c:	813b      	strh	r3, [r7, #8]
    xQueueSend(pendingCommandsQueue, &cmdInfo, portMAX_DELAY);
 8007e8e:	4b14      	ldr	r3, [pc, #80]	@ (8007ee0 <Min_Send_SAMPLERATE_SET+0x90>)
 8007e90:	6818      	ldr	r0, [r3, #0]
 8007e92:	f107 0108 	add.w	r1, r7, #8
 8007e96:	2300      	movs	r3, #0
 8007e98:	f04f 32ff 	mov.w	r2, #4294967295
 8007e9c:	f008 fdce 	bl	8010a3c <xQueueGenericSend>

    if (xSemaphoreTake(responseSemaphore, pdMS_TO_TICKS(1000)) == pdTRUE) {
 8007ea0:	4b10      	ldr	r3, [pc, #64]	@ (8007ee4 <Min_Send_SAMPLERATE_SET+0x94>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f009 f86b 	bl	8010f84 <xQueueSemaphoreTake>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d105      	bne.n	8007ec0 <Min_Send_SAMPLERATE_SET+0x70>
        SYSLOG_NOTICE("Response OK - SAMPLERATE_SET_CMD");
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	490c      	ldr	r1, [pc, #48]	@ (8007ee8 <Min_Send_SAMPLERATE_SET+0x98>)
 8007eb8:	2002      	movs	r0, #2
 8007eba:	f000 fab3 	bl	8008424 <syslog_log>
    } else {
        SYSLOG_ERROR("Timeout SAMPLERATE_SET_CMD");
        ClearPendingCommand();
    }
}
 8007ebe:	e006      	b.n	8007ece <Min_Send_SAMPLERATE_SET+0x7e>
        SYSLOG_ERROR("Timeout SAMPLERATE_SET_CMD");
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	490a      	ldr	r1, [pc, #40]	@ (8007eec <Min_Send_SAMPLERATE_SET+0x9c>)
 8007ec4:	2004      	movs	r0, #4
 8007ec6:	f000 faad 	bl	8008424 <syslog_log>
        ClearPendingCommand();
 8007eca:	f7ff fe11 	bl	8007af0 <ClearPendingCommand>
}
 8007ece:	bf00      	nop
 8007ed0:	3710      	adds	r7, #16
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}
 8007ed6:	bf00      	nop
 8007ed8:	240193e4 	.word	0x240193e4
 8007edc:	080253e4 	.word	0x080253e4
 8007ee0:	240195f8 	.word	0x240195f8
 8007ee4:	240195f4 	.word	0x240195f4
 8007ee8:	080253a4 	.word	0x080253a4
 8007eec:	080253c8 	.word	0x080253c8

08007ef0 <Min_Send_SAMPLERATE_GET>:

void Min_Send_SAMPLERATE_GET(void) {
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
    MIN_Send(&OBC_MinCtx, SAMPLERATE_GET_CMD, NULL, 0);
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	2200      	movs	r2, #0
 8007efa:	2118      	movs	r1, #24
 8007efc:	4814      	ldr	r0, [pc, #80]	@ (8007f50 <Min_Send_SAMPLERATE_GET+0x60>)
 8007efe:	f00d fb4f 	bl	80155a0 <MIN_Send>

    CommandInfo_t cmdInfo = {SAMPLERATE_GET_CMD, SAMPLERATE_GET_ACK};
 8007f02:	4b14      	ldr	r3, [pc, #80]	@ (8007f54 <Min_Send_SAMPLERATE_GET+0x64>)
 8007f04:	881b      	ldrh	r3, [r3, #0]
 8007f06:	80bb      	strh	r3, [r7, #4]
    xQueueSend(pendingCommandsQueue, &cmdInfo, portMAX_DELAY);
 8007f08:	4b13      	ldr	r3, [pc, #76]	@ (8007f58 <Min_Send_SAMPLERATE_GET+0x68>)
 8007f0a:	6818      	ldr	r0, [r3, #0]
 8007f0c:	1d39      	adds	r1, r7, #4
 8007f0e:	2300      	movs	r3, #0
 8007f10:	f04f 32ff 	mov.w	r2, #4294967295
 8007f14:	f008 fd92 	bl	8010a3c <xQueueGenericSend>

    if (xSemaphoreTake(responseSemaphore, pdMS_TO_TICKS(1000)) == pdTRUE) {
 8007f18:	4b10      	ldr	r3, [pc, #64]	@ (8007f5c <Min_Send_SAMPLERATE_GET+0x6c>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007f20:	4618      	mov	r0, r3
 8007f22:	f009 f82f 	bl	8010f84 <xQueueSemaphoreTake>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d105      	bne.n	8007f38 <Min_Send_SAMPLERATE_GET+0x48>
        SYSLOG_NOTICE("Response OK - SAMPLERATE_GET_CMD");
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	490c      	ldr	r1, [pc, #48]	@ (8007f60 <Min_Send_SAMPLERATE_GET+0x70>)
 8007f30:	2002      	movs	r0, #2
 8007f32:	f000 fa77 	bl	8008424 <syslog_log>
    } else {
        SYSLOG_ERROR("Timeout SAMPLERATE_GET_CMD");
        ClearPendingCommand();
    }
}
 8007f36:	e006      	b.n	8007f46 <Min_Send_SAMPLERATE_GET+0x56>
        SYSLOG_ERROR("Timeout SAMPLERATE_GET_CMD");
 8007f38:	2200      	movs	r2, #0
 8007f3a:	490a      	ldr	r1, [pc, #40]	@ (8007f64 <Min_Send_SAMPLERATE_GET+0x74>)
 8007f3c:	2004      	movs	r0, #4
 8007f3e:	f000 fa71 	bl	8008424 <syslog_log>
        ClearPendingCommand();
 8007f42:	f7ff fdd5 	bl	8007af0 <ClearPendingCommand>
}
 8007f46:	bf00      	nop
 8007f48:	3708      	adds	r7, #8
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	240193e4 	.word	0x240193e4
 8007f54:	08025428 	.word	0x08025428
 8007f58:	240195f8 	.word	0x240195f8
 8007f5c:	240195f4 	.word	0x240195f4
 8007f60:	080253e8 	.word	0x080253e8
 8007f64:	0802540c 	.word	0x0802540c

08007f68 <Min_Send_COLLECT_PACKAGE>:

void Min_Send_COLLECT_PACKAGE(void) {
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
    MIN_Send(&OBC_MinCtx, COLLECT_PACKAGE_CMD, NULL, 0);
 8007f6e:	2300      	movs	r3, #0
 8007f70:	2200      	movs	r2, #0
 8007f72:	211a      	movs	r1, #26
 8007f74:	4814      	ldr	r0, [pc, #80]	@ (8007fc8 <Min_Send_COLLECT_PACKAGE+0x60>)
 8007f76:	f00d fb13 	bl	80155a0 <MIN_Send>

    CommandInfo_t cmdInfo = {COLLECT_PACKAGE_CMD, COLLECT_PACKAGE_ACK};
 8007f7a:	4b14      	ldr	r3, [pc, #80]	@ (8007fcc <Min_Send_COLLECT_PACKAGE+0x64>)
 8007f7c:	881b      	ldrh	r3, [r3, #0]
 8007f7e:	80bb      	strh	r3, [r7, #4]
    xQueueSend(pendingCommandsQueue, &cmdInfo, portMAX_DELAY);
 8007f80:	4b13      	ldr	r3, [pc, #76]	@ (8007fd0 <Min_Send_COLLECT_PACKAGE+0x68>)
 8007f82:	6818      	ldr	r0, [r3, #0]
 8007f84:	1d39      	adds	r1, r7, #4
 8007f86:	2300      	movs	r3, #0
 8007f88:	f04f 32ff 	mov.w	r2, #4294967295
 8007f8c:	f008 fd56 	bl	8010a3c <xQueueGenericSend>

    if (xSemaphoreTake(responseSemaphore, pdMS_TO_TICKS(1000)) == pdTRUE) {
 8007f90:	4b10      	ldr	r3, [pc, #64]	@ (8007fd4 <Min_Send_COLLECT_PACKAGE+0x6c>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f008 fff3 	bl	8010f84 <xQueueSemaphoreTake>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d105      	bne.n	8007fb0 <Min_Send_COLLECT_PACKAGE+0x48>
        SYSLOG_NOTICE("Response OK - COLLECT_PACKAGE_CMD");
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	490c      	ldr	r1, [pc, #48]	@ (8007fd8 <Min_Send_COLLECT_PACKAGE+0x70>)
 8007fa8:	2002      	movs	r0, #2
 8007faa:	f000 fa3b 	bl	8008424 <syslog_log>
    } else {
        SYSLOG_ERROR("Timeout COLLECT_PACKAGE_CMD");
        ClearPendingCommand();
    }
}
 8007fae:	e006      	b.n	8007fbe <Min_Send_COLLECT_PACKAGE+0x56>
        SYSLOG_ERROR("Timeout COLLECT_PACKAGE_CMD");
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	490a      	ldr	r1, [pc, #40]	@ (8007fdc <Min_Send_COLLECT_PACKAGE+0x74>)
 8007fb4:	2004      	movs	r0, #4
 8007fb6:	f000 fa35 	bl	8008424 <syslog_log>
        ClearPendingCommand();
 8007fba:	f7ff fd99 	bl	8007af0 <ClearPendingCommand>
}
 8007fbe:	bf00      	nop
 8007fc0:	3708      	adds	r7, #8
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
 8007fc6:	bf00      	nop
 8007fc8:	240193e4 	.word	0x240193e4
 8007fcc:	0802546c 	.word	0x0802546c
 8007fd0:	240195f8 	.word	0x240195f8
 8007fd4:	240195f4 	.word	0x240195f4
 8007fd8:	0802542c 	.word	0x0802542c
 8007fdc:	08025450 	.word	0x08025450

08007fe0 <LL_USART_IsActiveFlag_TC>:
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	69db      	ldr	r3, [r3, #28]
 8007fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ff0:	2b40      	cmp	r3, #64	@ 0x40
 8007ff2:	d101      	bne.n	8007ff8 <LL_USART_IsActiveFlag_TC+0x18>
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e000      	b.n	8007ffa <LL_USART_IsActiveFlag_TC+0x1a>
 8007ff8:	2300      	movs	r3, #0
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	370c      	adds	r7, #12
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr

08008006 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8008006:	b480      	push	{r7}
 8008008:	b083      	sub	sp, #12
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	69db      	ldr	r3, [r3, #28]
 8008012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008016:	2b80      	cmp	r3, #128	@ 0x80
 8008018:	d101      	bne.n	800801e <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 800801a:	2301      	movs	r3, #1
 800801c:	e000      	b.n	8008020 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <LL_USART_TransmitData8>:
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	460b      	mov	r3, r1
 8008036:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8008038:	78fa      	ldrb	r2, [r7, #3]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800803e:	bf00      	nop
 8008040:	370c      	adds	r7, #12
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr
	...

0800804c <syslog_level_to_str>:
#include "Dmesg/dmesg.h"

static USART_TypeDef* syslog_uarts[SYSLOG_OUTPUT_UART_COUNT] = SYSLOG_OUTPUT_UARTS;

static const char* syslog_level_to_str(syslog_level_t level)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	4603      	mov	r3, r0
 8008054:	71fb      	strb	r3, [r7, #7]
    switch(level) {
 8008056:	79fb      	ldrb	r3, [r7, #7]
 8008058:	2b05      	cmp	r3, #5
 800805a:	d81b      	bhi.n	8008094 <syslog_level_to_str+0x48>
 800805c:	a201      	add	r2, pc, #4	@ (adr r2, 8008064 <syslog_level_to_str+0x18>)
 800805e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008062:	bf00      	nop
 8008064:	0800807d 	.word	0x0800807d
 8008068:	08008081 	.word	0x08008081
 800806c:	08008085 	.word	0x08008085
 8008070:	08008089 	.word	0x08008089
 8008074:	0800808d 	.word	0x0800808d
 8008078:	08008091 	.word	0x08008091
        case LOG_INFOR:  return "[INFO]  ";
 800807c:	4b09      	ldr	r3, [pc, #36]	@ (80080a4 <syslog_level_to_str+0x58>)
 800807e:	e00a      	b.n	8008096 <syslog_level_to_str+0x4a>
        case LOG_DEBUG:  return "[DEBUG] ";
 8008080:	4b09      	ldr	r3, [pc, #36]	@ (80080a8 <syslog_level_to_str+0x5c>)
 8008082:	e008      	b.n	8008096 <syslog_level_to_str+0x4a>
        case LOG_NOTICE: return "[NOTICE]";
 8008084:	4b09      	ldr	r3, [pc, #36]	@ (80080ac <syslog_level_to_str+0x60>)
 8008086:	e006      	b.n	8008096 <syslog_level_to_str+0x4a>
        case LOG_WARN:   return "[WARN]  ";
 8008088:	4b09      	ldr	r3, [pc, #36]	@ (80080b0 <syslog_level_to_str+0x64>)
 800808a:	e004      	b.n	8008096 <syslog_level_to_str+0x4a>
        case LOG_ERROR:  return "[ERROR] ";
 800808c:	4b09      	ldr	r3, [pc, #36]	@ (80080b4 <syslog_level_to_str+0x68>)
 800808e:	e002      	b.n	8008096 <syslog_level_to_str+0x4a>
        case LOG_FATAL:  return "[FATAL] ";
 8008090:	4b09      	ldr	r3, [pc, #36]	@ (80080b8 <syslog_level_to_str+0x6c>)
 8008092:	e000      	b.n	8008096 <syslog_level_to_str+0x4a>
        default:         return "[UNK]   ";
 8008094:	4b09      	ldr	r3, [pc, #36]	@ (80080bc <syslog_level_to_str+0x70>)
    }
}
 8008096:	4618      	mov	r0, r3
 8008098:	370c      	adds	r7, #12
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	08025470 	.word	0x08025470
 80080a8:	0802547c 	.word	0x0802547c
 80080ac:	08025488 	.word	0x08025488
 80080b0:	08025494 	.word	0x08025494
 80080b4:	080254a0 	.word	0x080254a0
 80080b8:	080254ac 	.word	0x080254ac
 80080bc:	080254b8 	.word	0x080254b8

080080c0 <Sys_Boardcast>:

void Sys_Boardcast(bool status, syslog_level_t level, const char *msg)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b0a8      	sub	sp, #160	@ 0xa0
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	4603      	mov	r3, r0
 80080c8:	603a      	str	r2, [r7, #0]
 80080ca:	71fb      	strb	r3, [r7, #7]
 80080cc:	460b      	mov	r3, r1
 80080ce:	71bb      	strb	r3, [r7, #6]
    switch(level) {
 80080d0:	79bb      	ldrb	r3, [r7, #6]
 80080d2:	2b05      	cmp	r3, #5
 80080d4:	f200 80ee 	bhi.w	80082b4 <Sys_Boardcast+0x1f4>
 80080d8:	a201      	add	r2, pc, #4	@ (adr r2, 80080e0 <Sys_Boardcast+0x20>)
 80080da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080de:	bf00      	nop
 80080e0:	080080f9 	.word	0x080080f9
 80080e4:	080080f9 	.word	0x080080f9
 80080e8:	080080f9 	.word	0x080080f9
 80080ec:	080080f9 	.word	0x080080f9
 80080f0:	080080f9 	.word	0x080080f9
 80080f4:	080080f9 	.word	0x080080f9
        case LOG_INFOR:  if (!LOG_INFOR_ENABLED)  return; break;
 80080f8:	bf00      	nop
    }

    char log_buffer[128];
    int offset;

    offset = 0;
 80080fa:	2300      	movs	r3, #0
 80080fc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    const char* status_str = status ? "[ ER ] " : "[ OK ] ";
 8008100:	79fb      	ldrb	r3, [r7, #7]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d001      	beq.n	800810a <Sys_Boardcast+0x4a>
 8008106:	4b6d      	ldr	r3, [pc, #436]	@ (80082bc <Sys_Boardcast+0x1fc>)
 8008108:	e000      	b.n	800810c <Sys_Boardcast+0x4c>
 800810a:	4b6d      	ldr	r3, [pc, #436]	@ (80082c0 <Sys_Boardcast+0x200>)
 800810c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset, "%s", status_str);
 8008110:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008114:	f107 020c 	add.w	r2, r7, #12
 8008118:	18d0      	adds	r0, r2, r3
 800811a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800811e:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8008122:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008126:	4a67      	ldr	r2, [pc, #412]	@ (80082c4 <Sys_Boardcast+0x204>)
 8008128:	f019 fec4 	bl	8021eb4 <sniprintf>
 800812c:	4602      	mov	r2, r0
 800812e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008132:	4413      	add	r3, r2
 8008134:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    const char* level_str = syslog_level_to_str(level);
 8008138:	79bb      	ldrb	r3, [r7, #6]
 800813a:	4618      	mov	r0, r3
 800813c:	f7ff ff86 	bl	800804c <syslog_level_to_str>
 8008140:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset, "%s->[OBC-STM32] ", level_str);
 8008144:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008148:	f107 020c 	add.w	r2, r7, #12
 800814c:	18d0      	adds	r0, r2, r3
 800814e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008152:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8008156:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800815a:	4a5b      	ldr	r2, [pc, #364]	@ (80082c8 <Sys_Boardcast+0x208>)
 800815c:	f019 feaa 	bl	8021eb4 <sniprintf>
 8008160:	4602      	mov	r2, r0
 8008162:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008166:	4413      	add	r3, r2
 8008168:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset, "\"%s\"\r\n", msg);
 800816c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008170:	f107 020c 	add.w	r2, r7, #12
 8008174:	18d0      	adds	r0, r2, r3
 8008176:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800817a:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	4a52      	ldr	r2, [pc, #328]	@ (80082cc <Sys_Boardcast+0x20c>)
 8008182:	f019 fe97 	bl	8021eb4 <sniprintf>
 8008186:	4602      	mov	r2, r0
 8008188:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800818c:	4413      	add	r3, r2
 800818e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    for (uint32_t i = 0; log_buffer[i] != '\0'; i++)
 8008192:	2300      	movs	r3, #0
 8008194:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008198:	e015      	b.n	80081c6 <Sys_Boardcast+0x106>
    {
        while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 800819a:	bf00      	nop
 800819c:	484c      	ldr	r0, [pc, #304]	@ (80082d0 <Sys_Boardcast+0x210>)
 800819e:	f7ff ff32 	bl	8008006 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d0f9      	beq.n	800819c <Sys_Boardcast+0xdc>
        LL_USART_TransmitData8(UART_DEBUG, (uint8_t)log_buffer[i]);
 80081a8:	f107 020c 	add.w	r2, r7, #12
 80081ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081b0:	4413      	add	r3, r2
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	4619      	mov	r1, r3
 80081b6:	4846      	ldr	r0, [pc, #280]	@ (80082d0 <Sys_Boardcast+0x210>)
 80081b8:	f7ff ff38 	bl	800802c <LL_USART_TransmitData8>
    for (uint32_t i = 0; log_buffer[i] != '\0'; i++)
 80081bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081c0:	3301      	adds	r3, #1
 80081c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80081c6:	f107 020c 	add.w	r2, r7, #12
 80081ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081ce:	4413      	add	r3, r2
 80081d0:	781b      	ldrb	r3, [r3, #0]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1e1      	bne.n	800819a <Sys_Boardcast+0xda>
    }
    while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 80081d6:	bf00      	nop
 80081d8:	483d      	ldr	r0, [pc, #244]	@ (80082d0 <Sys_Boardcast+0x210>)
 80081da:	f7ff ff01 	bl	8007fe0 <LL_USART_IsActiveFlag_TC>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d0f9      	beq.n	80081d8 <Sys_Boardcast+0x118>

    offset = 0;
 80081e4:	2300      	movs	r3, #0
 80081e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset, "%s", status_str);
 80081ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80081ee:	f107 020c 	add.w	r2, r7, #12
 80081f2:	18d0      	adds	r0, r2, r3
 80081f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80081f8:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 80081fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008200:	4a30      	ldr	r2, [pc, #192]	@ (80082c4 <Sys_Boardcast+0x204>)
 8008202:	f019 fe57 	bl	8021eb4 <sniprintf>
 8008206:	4602      	mov	r2, r0
 8008208:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800820c:	4413      	add	r3, r2
 800820e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset, "%s->[USB-STM32] ", level_str);
 8008212:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008216:	f107 020c 	add.w	r2, r7, #12
 800821a:	18d0      	adds	r0, r2, r3
 800821c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008220:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8008224:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008228:	4a2a      	ldr	r2, [pc, #168]	@ (80082d4 <Sys_Boardcast+0x214>)
 800822a:	f019 fe43 	bl	8021eb4 <sniprintf>
 800822e:	4602      	mov	r2, r0
 8008230:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008234:	4413      	add	r3, r2
 8008236:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset, "\"%s\"\r\n", msg);
 800823a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800823e:	f107 020c 	add.w	r2, r7, #12
 8008242:	18d0      	adds	r0, r2, r3
 8008244:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008248:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	4a1f      	ldr	r2, [pc, #124]	@ (80082cc <Sys_Boardcast+0x20c>)
 8008250:	f019 fe30 	bl	8021eb4 <sniprintf>
 8008254:	4602      	mov	r2, r0
 8008256:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800825a:	4413      	add	r3, r2
 800825c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    for (uint32_t i = 0; log_buffer[i] != '\0'; i++)
 8008260:	2300      	movs	r3, #0
 8008262:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008266:	e015      	b.n	8008294 <Sys_Boardcast+0x1d4>
    {
        while (!LL_USART_IsActiveFlag_TXE(UART_USB));
 8008268:	bf00      	nop
 800826a:	481b      	ldr	r0, [pc, #108]	@ (80082d8 <Sys_Boardcast+0x218>)
 800826c:	f7ff fecb 	bl	8008006 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8008270:	4603      	mov	r3, r0
 8008272:	2b00      	cmp	r3, #0
 8008274:	d0f9      	beq.n	800826a <Sys_Boardcast+0x1aa>
        LL_USART_TransmitData8(UART_USB, (uint8_t)log_buffer[i]);
 8008276:	f107 020c 	add.w	r2, r7, #12
 800827a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800827e:	4413      	add	r3, r2
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	4619      	mov	r1, r3
 8008284:	4814      	ldr	r0, [pc, #80]	@ (80082d8 <Sys_Boardcast+0x218>)
 8008286:	f7ff fed1 	bl	800802c <LL_USART_TransmitData8>
    for (uint32_t i = 0; log_buffer[i] != '\0'; i++)
 800828a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800828e:	3301      	adds	r3, #1
 8008290:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008294:	f107 020c 	add.w	r2, r7, #12
 8008298:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800829c:	4413      	add	r3, r2
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d1e1      	bne.n	8008268 <Sys_Boardcast+0x1a8>
    }
    while (!LL_USART_IsActiveFlag_TC(UART_USB));
 80082a4:	bf00      	nop
 80082a6:	480c      	ldr	r0, [pc, #48]	@ (80082d8 <Sys_Boardcast+0x218>)
 80082a8:	f7ff fe9a 	bl	8007fe0 <LL_USART_IsActiveFlag_TC>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d0f9      	beq.n	80082a6 <Sys_Boardcast+0x1e6>
 80082b2:	e000      	b.n	80082b6 <Sys_Boardcast+0x1f6>
        default:         return; // unknown level
 80082b4:	bf00      	nop
}
 80082b6:	37a0      	adds	r7, #160	@ 0xa0
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}
 80082bc:	080254c4 	.word	0x080254c4
 80082c0:	080254cc 	.word	0x080254cc
 80082c4:	080254d4 	.word	0x080254d4
 80082c8:	080254d8 	.word	0x080254d8
 80082cc:	080254ec 	.word	0x080254ec
 80082d0:	40004400 	.word	0x40004400
 80082d4:	080254f4 	.word	0x080254f4
 80082d8:	40011000 	.word	0x40011000

080082dc <Sys_Debugcast>:

void Sys_Debugcast(bool status, syslog_level_t level, const char *msg)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b0a6      	sub	sp, #152	@ 0x98
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	4603      	mov	r3, r0
 80082e4:	603a      	str	r2, [r7, #0]
 80082e6:	71fb      	strb	r3, [r7, #7]
 80082e8:	460b      	mov	r3, r1
 80082ea:	71bb      	strb	r3, [r7, #6]
    switch(level) {
 80082ec:	79bb      	ldrb	r3, [r7, #6]
 80082ee:	2b05      	cmp	r3, #5
 80082f0:	f200 8087 	bhi.w	8008402 <Sys_Debugcast+0x126>
 80082f4:	a201      	add	r2, pc, #4	@ (adr r2, 80082fc <Sys_Debugcast+0x20>)
 80082f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082fa:	bf00      	nop
 80082fc:	08008315 	.word	0x08008315
 8008300:	08008315 	.word	0x08008315
 8008304:	08008315 	.word	0x08008315
 8008308:	08008315 	.word	0x08008315
 800830c:	08008315 	.word	0x08008315
 8008310:	08008315 	.word	0x08008315
        case LOG_INFOR:  if (!LOG_INFOR_ENABLED)  return; break;
 8008314:	bf00      	nop
    }

    char log_buffer[128];
    int offset;

    offset = 0;
 8008316:	2300      	movs	r3, #0
 8008318:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    const char* status_str = status ? "[ ER ] " : "[ OK ] ";
 800831c:	79fb      	ldrb	r3, [r7, #7]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d001      	beq.n	8008326 <Sys_Debugcast+0x4a>
 8008322:	4b3a      	ldr	r3, [pc, #232]	@ (800840c <Sys_Debugcast+0x130>)
 8008324:	e000      	b.n	8008328 <Sys_Debugcast+0x4c>
 8008326:	4b3a      	ldr	r3, [pc, #232]	@ (8008410 <Sys_Debugcast+0x134>)
 8008328:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset, "%s", status_str);
 800832c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008330:	f107 0208 	add.w	r2, r7, #8
 8008334:	18d0      	adds	r0, r2, r3
 8008336:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800833a:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 800833e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008342:	4a34      	ldr	r2, [pc, #208]	@ (8008414 <Sys_Debugcast+0x138>)
 8008344:	f019 fdb6 	bl	8021eb4 <sniprintf>
 8008348:	4602      	mov	r2, r0
 800834a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800834e:	4413      	add	r3, r2
 8008350:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    const char* level_str = syslog_level_to_str(level);
 8008354:	79bb      	ldrb	r3, [r7, #6]
 8008356:	4618      	mov	r0, r3
 8008358:	f7ff fe78 	bl	800804c <syslog_level_to_str>
 800835c:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset, "%s->[OBC-STM32] ", level_str);
 8008360:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008364:	f107 0208 	add.w	r2, r7, #8
 8008368:	18d0      	adds	r0, r2, r3
 800836a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800836e:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8008372:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008376:	4a28      	ldr	r2, [pc, #160]	@ (8008418 <Sys_Debugcast+0x13c>)
 8008378:	f019 fd9c 	bl	8021eb4 <sniprintf>
 800837c:	4602      	mov	r2, r0
 800837e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008382:	4413      	add	r3, r2
 8008384:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset, "\"%s\"\r\n", msg);
 8008388:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800838c:	f107 0208 	add.w	r2, r7, #8
 8008390:	18d0      	adds	r0, r2, r3
 8008392:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008396:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	4a1f      	ldr	r2, [pc, #124]	@ (800841c <Sys_Debugcast+0x140>)
 800839e:	f019 fd89 	bl	8021eb4 <sniprintf>
 80083a2:	4602      	mov	r2, r0
 80083a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80083a8:	4413      	add	r3, r2
 80083aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    for (uint32_t i = 0; log_buffer[i] != '\0'; i++)
 80083ae:	2300      	movs	r3, #0
 80083b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80083b4:	e015      	b.n	80083e2 <Sys_Debugcast+0x106>
    {
        while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 80083b6:	bf00      	nop
 80083b8:	4819      	ldr	r0, [pc, #100]	@ (8008420 <Sys_Debugcast+0x144>)
 80083ba:	f7ff fe24 	bl	8008006 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80083be:	4603      	mov	r3, r0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d0f9      	beq.n	80083b8 <Sys_Debugcast+0xdc>
        LL_USART_TransmitData8(UART_DEBUG, (uint8_t)log_buffer[i]);
 80083c4:	f107 0208 	add.w	r2, r7, #8
 80083c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80083cc:	4413      	add	r3, r2
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	4619      	mov	r1, r3
 80083d2:	4813      	ldr	r0, [pc, #76]	@ (8008420 <Sys_Debugcast+0x144>)
 80083d4:	f7ff fe2a 	bl	800802c <LL_USART_TransmitData8>
    for (uint32_t i = 0; log_buffer[i] != '\0'; i++)
 80083d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80083dc:	3301      	adds	r3, #1
 80083de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80083e2:	f107 0208 	add.w	r2, r7, #8
 80083e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80083ea:	4413      	add	r3, r2
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d1e1      	bne.n	80083b6 <Sys_Debugcast+0xda>
    }
    while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 80083f2:	bf00      	nop
 80083f4:	480a      	ldr	r0, [pc, #40]	@ (8008420 <Sys_Debugcast+0x144>)
 80083f6:	f7ff fdf3 	bl	8007fe0 <LL_USART_IsActiveFlag_TC>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d0f9      	beq.n	80083f4 <Sys_Debugcast+0x118>
 8008400:	e000      	b.n	8008404 <Sys_Debugcast+0x128>
        default:         return; // unknown level
 8008402:	bf00      	nop
}
 8008404:	3798      	adds	r7, #152	@ 0x98
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}
 800840a:	bf00      	nop
 800840c:	080254c4 	.word	0x080254c4
 8008410:	080254cc 	.word	0x080254cc
 8008414:	080254d4 	.word	0x080254d4
 8008418:	080254d8 	.word	0x080254d8
 800841c:	080254ec 	.word	0x080254ec
 8008420:	40004400 	.word	0x40004400

08008424 <syslog_log>:
 * - Finally, it appends the message content enclosed in quotes, followed by a newline.
 * Example output:
 *    2024-02-22 23:40:03 0:05:03 [NOTICE] [OBC-STM32] "Start up"
 */
void syslog_log(syslog_level_t level, const char *msg, int use_polling)
{
 8008424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008426:	b0af      	sub	sp, #188	@ 0xbc
 8008428:	af06      	add	r7, sp, #24
 800842a:	4603      	mov	r3, r0
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	607a      	str	r2, [r7, #4]
 8008430:	73fb      	strb	r3, [r7, #15]
    char log_buffer[128];
    int offset = 0;
 8008432:	2300      	movs	r3, #0
 8008434:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

#if SYSLOG_USE_RTC
    s_DateTime rtc;
    Utils_GetRTC(&rtc);
 8008438:	f107 0314 	add.w	r3, r7, #20
 800843c:	4618      	mov	r0, r3
 800843e:	f001 fedd 	bl	800a1fc <Utils_GetRTC>
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset,
 8008442:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008446:	f107 021c 	add.w	r2, r7, #28
 800844a:	18d0      	adds	r0, r2, r3
 800844c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008450:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
                "20%02d-%02d-%02d %02d:%02d:%02d ",
                rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 8008454:	7dbb      	ldrb	r3, [r7, #22]
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset,
 8008456:	469c      	mov	ip, r3
                rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 8008458:	7d7b      	ldrb	r3, [r7, #21]
 800845a:	7d3a      	ldrb	r2, [r7, #20]
 800845c:	7dfc      	ldrb	r4, [r7, #23]
 800845e:	7e3d      	ldrb	r5, [r7, #24]
 8008460:	7e7e      	ldrb	r6, [r7, #25]
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset,
 8008462:	9604      	str	r6, [sp, #16]
 8008464:	9503      	str	r5, [sp, #12]
 8008466:	9402      	str	r4, [sp, #8]
 8008468:	9201      	str	r2, [sp, #4]
 800846a:	9300      	str	r3, [sp, #0]
 800846c:	4663      	mov	r3, ip
 800846e:	4a45      	ldr	r2, [pc, #276]	@ (8008584 <syslog_log+0x160>)
 8008470:	f019 fd20 	bl	8021eb4 <sniprintf>
 8008474:	4602      	mov	r2, r0
 8008476:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800847a:	4413      	add	r3, r2
 800847c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
#endif

#if SYSLOG_USE_WORKING_TIME
    uint8_t hours = 0, minutes = 0, seconds = 0;
 8008480:	2300      	movs	r3, #0
 8008482:	74fb      	strb	r3, [r7, #19]
 8008484:	2300      	movs	r3, #0
 8008486:	74bb      	strb	r3, [r7, #18]
 8008488:	2300      	movs	r3, #0
 800848a:	747b      	strb	r3, [r7, #17]
    Utils_GetWorkingTime(NULL, &hours, &minutes, &seconds);
 800848c:	f107 0311 	add.w	r3, r7, #17
 8008490:	f107 0212 	add.w	r2, r7, #18
 8008494:	f107 0113 	add.w	r1, r7, #19
 8008498:	2000      	movs	r0, #0
 800849a:	f001 ff09 	bl	800a2b0 <Utils_GetWorkingTime>
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset,
 800849e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084a2:	f107 021c 	add.w	r2, r7, #28
 80084a6:	18d0      	adds	r0, r2, r3
 80084a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084ac:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 80084b0:	7cfb      	ldrb	r3, [r7, #19]
 80084b2:	461c      	mov	r4, r3
 80084b4:	7cbb      	ldrb	r3, [r7, #18]
 80084b6:	7c7a      	ldrb	r2, [r7, #17]
 80084b8:	9201      	str	r2, [sp, #4]
 80084ba:	9300      	str	r3, [sp, #0]
 80084bc:	4623      	mov	r3, r4
 80084be:	4a32      	ldr	r2, [pc, #200]	@ (8008588 <syslog_log+0x164>)
 80084c0:	f019 fcf8 	bl	8021eb4 <sniprintf>
 80084c4:	4602      	mov	r2, r0
 80084c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084ca:	4413      	add	r3, r2
 80084cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                    "%02u:%02u:%02u ",
                    hours, minutes, seconds);
#endif

    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset,
 80084d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084d4:	f107 021c 	add.w	r2, r7, #28
 80084d8:	18d4      	adds	r4, r2, r3
 80084da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084de:	f1c3 0580 	rsb	r5, r3, #128	@ 0x80
 80084e2:	7bfb      	ldrb	r3, [r7, #15]
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7ff fdb1 	bl	800804c <syslog_level_to_str>
 80084ea:	4603      	mov	r3, r0
 80084ec:	4a27      	ldr	r2, [pc, #156]	@ (800858c <syslog_log+0x168>)
 80084ee:	4629      	mov	r1, r5
 80084f0:	4620      	mov	r0, r4
 80084f2:	f019 fcdf 	bl	8021eb4 <sniprintf>
 80084f6:	4602      	mov	r2, r0
 80084f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084fc:	4413      	add	r3, r2
 80084fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                "%s ", syslog_level_to_str(level));

#ifdef SYSLOG_SOURCE
    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset,
 8008502:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008506:	f107 021c 	add.w	r2, r7, #28
 800850a:	18d0      	adds	r0, r2, r3
 800850c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008510:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8008514:	4b1e      	ldr	r3, [pc, #120]	@ (8008590 <syslog_log+0x16c>)
 8008516:	4a1f      	ldr	r2, [pc, #124]	@ (8008594 <syslog_log+0x170>)
 8008518:	f019 fccc 	bl	8021eb4 <sniprintf>
 800851c:	4602      	mov	r2, r0
 800851e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008522:	4413      	add	r3, r2
 8008524:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                "[%s] ", SYSLOG_SOURCE);
#endif

    offset += snprintf(log_buffer + offset, sizeof(log_buffer) - offset,
 8008528:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800852c:	f107 021c 	add.w	r2, r7, #28
 8008530:	18d0      	adds	r0, r2, r3
 8008532:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008536:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	4a16      	ldr	r2, [pc, #88]	@ (8008598 <syslog_log+0x174>)
 800853e:	f019 fcb9 	bl	8021eb4 <sniprintf>
 8008542:	4602      	mov	r2, r0
 8008544:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008548:	4413      	add	r3, r2
 800854a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                "\"%s", msg);

#ifdef DEBUG_USE_UART
        if (use_polling) {
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d00e      	beq.n	8008572 <syslog_log+0x14e>
            UART_Driver_Polling_SendString(syslog_uarts[0], log_buffer);
 8008554:	4b11      	ldr	r3, [pc, #68]	@ (800859c <syslog_log+0x178>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f107 021c 	add.w	r2, r7, #28
 800855c:	4611      	mov	r1, r2
 800855e:	4618      	mov	r0, r3
 8008560:	f7fa fa60 	bl	8002a24 <UART_Driver_Polling_SendString>
            UART_Driver_Polling_SendString(syslog_uarts[0], "\r\n");
 8008564:	4b0d      	ldr	r3, [pc, #52]	@ (800859c <syslog_log+0x178>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	490d      	ldr	r1, [pc, #52]	@ (80085a0 <syslog_log+0x17c>)
 800856a:	4618      	mov	r0, r3
 800856c:	f7fa fa5a 	bl	8002a24 <UART_Driver_Polling_SendString>
        } else {
            Dmesg_SafeWrite(log_buffer);
        }
#endif
}
 8008570:	e004      	b.n	800857c <syslog_log+0x158>
            Dmesg_SafeWrite(log_buffer);
 8008572:	f107 031c 	add.w	r3, r7, #28
 8008576:	4618      	mov	r0, r3
 8008578:	f7fe fd0a 	bl	8006f90 <Dmesg_SafeWrite>
}
 800857c:	bf00      	nop
 800857e:	37a4      	adds	r7, #164	@ 0xa4
 8008580:	46bd      	mov	sp, r7
 8008582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008584:	08025508 	.word	0x08025508
 8008588:	0802552c 	.word	0x0802552c
 800858c:	0802553c 	.word	0x0802553c
 8008590:	08025540 	.word	0x08025540
 8008594:	08025544 	.word	0x08025544
 8008598:	0802554c 	.word	0x0802554c
 800859c:	240148c4 	.word	0x240148c4
 80085a0:	08025550 	.word	0x08025550

080085a4 <syslog_level_to_str>:

//static USART_TypeDef* syslog_uarts[SYSLOG_OUTPUT_UART_COUNT] = SYSLOG_OUTPUT_UARTS;
//static const int syslog_uart_count = sizeof(syslog_uarts) / sizeof(syslog_uarts[0]);

static const char* syslog_level_to_str(syslog_level_t level)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	4603      	mov	r3, r0
 80085ac:	71fb      	strb	r3, [r7, #7]
    switch(level) {
 80085ae:	79fb      	ldrb	r3, [r7, #7]
 80085b0:	2b05      	cmp	r3, #5
 80085b2:	d81b      	bhi.n	80085ec <syslog_level_to_str+0x48>
 80085b4:	a201      	add	r2, pc, #4	@ (adr r2, 80085bc <syslog_level_to_str+0x18>)
 80085b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ba:	bf00      	nop
 80085bc:	080085d5 	.word	0x080085d5
 80085c0:	080085d9 	.word	0x080085d9
 80085c4:	080085dd 	.word	0x080085dd
 80085c8:	080085e1 	.word	0x080085e1
 80085cc:	080085e5 	.word	0x080085e5
 80085d0:	080085e9 	.word	0x080085e9
        case LOG_INFOR:  return "[INFO]  ";
 80085d4:	4b09      	ldr	r3, [pc, #36]	@ (80085fc <syslog_level_to_str+0x58>)
 80085d6:	e00a      	b.n	80085ee <syslog_level_to_str+0x4a>
        case LOG_DEBUG:  return "[DEBUG] ";
 80085d8:	4b09      	ldr	r3, [pc, #36]	@ (8008600 <syslog_level_to_str+0x5c>)
 80085da:	e008      	b.n	80085ee <syslog_level_to_str+0x4a>
        case LOG_NOTICE: return "[NOTICE]";
 80085dc:	4b09      	ldr	r3, [pc, #36]	@ (8008604 <syslog_level_to_str+0x60>)
 80085de:	e006      	b.n	80085ee <syslog_level_to_str+0x4a>
        case LOG_WARN:   return "[WARN]  ";
 80085e0:	4b09      	ldr	r3, [pc, #36]	@ (8008608 <syslog_level_to_str+0x64>)
 80085e2:	e004      	b.n	80085ee <syslog_level_to_str+0x4a>
        case LOG_ERROR:  return "[ERROR] ";
 80085e4:	4b09      	ldr	r3, [pc, #36]	@ (800860c <syslog_level_to_str+0x68>)
 80085e6:	e002      	b.n	80085ee <syslog_level_to_str+0x4a>
        case LOG_FATAL:  return "[FATAL] ";
 80085e8:	4b09      	ldr	r3, [pc, #36]	@ (8008610 <syslog_level_to_str+0x6c>)
 80085ea:	e000      	b.n	80085ee <syslog_level_to_str+0x4a>
        default:         return "[UNK]   ";
 80085ec:	4b09      	ldr	r3, [pc, #36]	@ (8008614 <syslog_level_to_str+0x70>)
    }
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	370c      	adds	r7, #12
 80085f2:	46bd      	mov	sp, r7
 80085f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f8:	4770      	bx	lr
 80085fa:	bf00      	nop
 80085fc:	08025554 	.word	0x08025554
 8008600:	08025560 	.word	0x08025560
 8008604:	0802556c 	.word	0x0802556c
 8008608:	08025578 	.word	0x08025578
 800860c:	08025584 	.word	0x08025584
 8008610:	08025590 	.word	0x08025590
 8008614:	0802559c 	.word	0x0802559c

08008618 <SysLogQueue_Init>:

void SysLogQueue_Init(void)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	af00      	add	r7, sp, #0
    syslogQueue = xQueueCreate(SYSLOG_QUEUE_SLOT, sizeof(syslog_msg_t));
 800861c:	2200      	movs	r2, #0
 800861e:	2141      	movs	r1, #65	@ 0x41
 8008620:	2010      	movs	r0, #16
 8008622:	f008 f960 	bl	80108e6 <xQueueGenericCreate>
 8008626:	4603      	mov	r3, r0
 8008628:	4a01      	ldr	r2, [pc, #4]	@ (8008630 <SysLogQueue_Init+0x18>)
 800862a:	6013      	str	r3, [r2, #0]
}
 800862c:	bf00      	nop
 800862e:	bd80      	pop	{r7, pc}
 8008630:	240195fc 	.word	0x240195fc

08008634 <SysLog_Task>:
        xQueueSend(syslogQueue, &logMsg, 0);
    }
}

void SysLog_Task(void *parameters)
{
 8008634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008636:	b0bf      	sub	sp, #252	@ 0xfc
 8008638:	af06      	add	r7, sp, #24
 800863a:	6078      	str	r0, [r7, #4]
    syslog_msg_t logMsg;
    char outputBuffer[SYSLOG_OUTPUT_BUFFER_SIZE];
    for(;;)
    {
        if(xQueueReceive(syslogQueue, &logMsg, portMAX_DELAY) == pdTRUE)
 800863c:	4b65      	ldr	r3, [pc, #404]	@ (80087d4 <SysLog_Task+0x1a0>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 8008644:	f04f 32ff 	mov.w	r2, #4294967295
 8008648:	4618      	mov	r0, r3
 800864a:	f008 fbb3 	bl	8010db4 <xQueueReceive>
 800864e:	4603      	mov	r3, r0
 8008650:	2b01      	cmp	r3, #1
 8008652:	d1f3      	bne.n	800863c <SysLog_Task+0x8>
        {
            int offset = 0;
 8008654:	2300      	movs	r3, #0
 8008656:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  #if SYSLOG_USE_RTC
            s_DateTime rtc;
            Utils_GetRTC(&rtc);
 800865a:	f107 0310 	add.w	r3, r7, #16
 800865e:	4618      	mov	r0, r3
 8008660:	f001 fdcc 	bl	800a1fc <Utils_GetRTC>
            offset += snprintf(outputBuffer + offset, SYSLOG_OUTPUT_BUFFER_SIZE - offset,
 8008664:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008668:	f107 0218 	add.w	r2, r7, #24
 800866c:	18d0      	adds	r0, r2, r3
 800866e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008672:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8008676:	461e      	mov	r6, r3
                               "20%02d-%02d-%02d %02d:%02d:%02d ",
                               rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 8008678:	7cbb      	ldrb	r3, [r7, #18]
            offset += snprintf(outputBuffer + offset, SYSLOG_OUTPUT_BUFFER_SIZE - offset,
 800867a:	469c      	mov	ip, r3
                               rtc.year, rtc.month, rtc.day, rtc.hour, rtc.minute, rtc.second);
 800867c:	7c7b      	ldrb	r3, [r7, #17]
 800867e:	7c3a      	ldrb	r2, [r7, #16]
 8008680:	7cf9      	ldrb	r1, [r7, #19]
 8008682:	7d3c      	ldrb	r4, [r7, #20]
 8008684:	7d7d      	ldrb	r5, [r7, #21]
            offset += snprintf(outputBuffer + offset, SYSLOG_OUTPUT_BUFFER_SIZE - offset,
 8008686:	9504      	str	r5, [sp, #16]
 8008688:	9403      	str	r4, [sp, #12]
 800868a:	9102      	str	r1, [sp, #8]
 800868c:	9201      	str	r2, [sp, #4]
 800868e:	9300      	str	r3, [sp, #0]
 8008690:	4663      	mov	r3, ip
 8008692:	4a51      	ldr	r2, [pc, #324]	@ (80087d8 <SysLog_Task+0x1a4>)
 8008694:	4631      	mov	r1, r6
 8008696:	f019 fc0d 	bl	8021eb4 <sniprintf>
 800869a:	4602      	mov	r2, r0
 800869c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086a0:	4413      	add	r3, r2
 80086a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  #endif

  #if SYSLOG_USE_WORKING_TIME
            uint32_t days = 0;
 80086a6:	2300      	movs	r3, #0
 80086a8:	60fb      	str	r3, [r7, #12]
            uint8_t hours = 0, minutes = 0, seconds = 0;
 80086aa:	2300      	movs	r3, #0
 80086ac:	72fb      	strb	r3, [r7, #11]
 80086ae:	2300      	movs	r3, #0
 80086b0:	72bb      	strb	r3, [r7, #10]
 80086b2:	2300      	movs	r3, #0
 80086b4:	727b      	strb	r3, [r7, #9]
            Utils_GetWorkingTime(&days, &hours, &minutes, &seconds);
 80086b6:	f107 0309 	add.w	r3, r7, #9
 80086ba:	f107 020a 	add.w	r2, r7, #10
 80086be:	f107 010b 	add.w	r1, r7, #11
 80086c2:	f107 000c 	add.w	r0, r7, #12
 80086c6:	f001 fdf3 	bl	800a2b0 <Utils_GetWorkingTime>
            if (days > 0)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d01b      	beq.n	8008708 <SysLog_Task+0xd4>
            {
                offset += snprintf(outputBuffer + offset, SYSLOG_OUTPUT_BUFFER_SIZE - offset,
 80086d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086d4:	f107 0218 	add.w	r2, r7, #24
 80086d8:	18d0      	adds	r0, r2, r3
 80086da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086de:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80086e2:	461d      	mov	r5, r3
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	7afa      	ldrb	r2, [r7, #11]
 80086e8:	7ab9      	ldrb	r1, [r7, #10]
 80086ea:	7a7c      	ldrb	r4, [r7, #9]
 80086ec:	9402      	str	r4, [sp, #8]
 80086ee:	9101      	str	r1, [sp, #4]
 80086f0:	9200      	str	r2, [sp, #0]
 80086f2:	4a3a      	ldr	r2, [pc, #232]	@ (80087dc <SysLog_Task+0x1a8>)
 80086f4:	4629      	mov	r1, r5
 80086f6:	f019 fbdd 	bl	8021eb4 <sniprintf>
 80086fa:	4602      	mov	r2, r0
 80086fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008700:	4413      	add	r3, r2
 8008702:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008706:	e019      	b.n	800873c <SysLog_Task+0x108>
                                   "%lu+%02u:%02u:%02u ",
                                   days, hours, minutes, seconds);
            }
            else
            {
                offset += snprintf(outputBuffer + offset, SYSLOG_OUTPUT_BUFFER_SIZE - offset,
 8008708:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800870c:	f107 0218 	add.w	r2, r7, #24
 8008710:	18d0      	adds	r0, r2, r3
 8008712:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008716:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800871a:	4619      	mov	r1, r3
 800871c:	7afb      	ldrb	r3, [r7, #11]
 800871e:	461c      	mov	r4, r3
 8008720:	7abb      	ldrb	r3, [r7, #10]
 8008722:	7a7a      	ldrb	r2, [r7, #9]
 8008724:	9201      	str	r2, [sp, #4]
 8008726:	9300      	str	r3, [sp, #0]
 8008728:	4623      	mov	r3, r4
 800872a:	4a2d      	ldr	r2, [pc, #180]	@ (80087e0 <SysLog_Task+0x1ac>)
 800872c:	f019 fbc2 	bl	8021eb4 <sniprintf>
 8008730:	4602      	mov	r2, r0
 8008732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008736:	4413      	add	r3, r2
 8008738:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                                   "%02u:%02u:%02u ",
                                   hours, minutes, seconds);
            }
  #endif

            offset += snprintf(outputBuffer + offset, SYSLOG_OUTPUT_BUFFER_SIZE - offset,
 800873c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008740:	f107 0218 	add.w	r2, r7, #24
 8008744:	18d4      	adds	r4, r2, r3
 8008746:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800874a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800874e:	461d      	mov	r5, r3
 8008750:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8008754:	4618      	mov	r0, r3
 8008756:	f7ff ff25 	bl	80085a4 <syslog_level_to_str>
 800875a:	4603      	mov	r3, r0
 800875c:	4a21      	ldr	r2, [pc, #132]	@ (80087e4 <SysLog_Task+0x1b0>)
 800875e:	4629      	mov	r1, r5
 8008760:	4620      	mov	r0, r4
 8008762:	f019 fba7 	bl	8021eb4 <sniprintf>
 8008766:	4602      	mov	r2, r0
 8008768:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800876c:	4413      	add	r3, r2
 800876e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                               "%s ", syslog_level_to_str(logMsg.level));

  #ifdef SYSLOG_SOURCE
            offset += snprintf(outputBuffer + offset, SYSLOG_OUTPUT_BUFFER_SIZE - offset,
 8008772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008776:	f107 0218 	add.w	r2, r7, #24
 800877a:	18d0      	adds	r0, r2, r3
 800877c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008780:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8008784:	4619      	mov	r1, r3
 8008786:	4b18      	ldr	r3, [pc, #96]	@ (80087e8 <SysLog_Task+0x1b4>)
 8008788:	4a18      	ldr	r2, [pc, #96]	@ (80087ec <SysLog_Task+0x1b8>)
 800878a:	f019 fb93 	bl	8021eb4 <sniprintf>
 800878e:	4602      	mov	r2, r0
 8008790:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008794:	4413      	add	r3, r2
 8008796:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                               "[%s] ", SYSLOG_SOURCE);
  #endif

            offset += snprintf(outputBuffer + offset, SYSLOG_OUTPUT_BUFFER_SIZE - offset,
 800879a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800879e:	f107 0218 	add.w	r2, r7, #24
 80087a2:	18d0      	adds	r0, r2, r3
 80087a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087a8:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80087ac:	4619      	mov	r1, r3
 80087ae:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80087b2:	3301      	adds	r3, #1
 80087b4:	4a0e      	ldr	r2, [pc, #56]	@ (80087f0 <SysLog_Task+0x1bc>)
 80087b6:	f019 fb7d 	bl	8021eb4 <sniprintf>
 80087ba:	4602      	mov	r2, r0
 80087bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087c0:	4413      	add	r3, r2
 80087c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                               "\"%s", logMsg.msg);

  #ifdef DEBUG_USE_UART
            Dmesg_SafeWrite(outputBuffer);
 80087c6:	f107 0318 	add.w	r3, r7, #24
 80087ca:	4618      	mov	r0, r3
 80087cc:	f7fe fbe0 	bl	8006f90 <Dmesg_SafeWrite>
        if(xQueueReceive(syslogQueue, &logMsg, portMAX_DELAY) == pdTRUE)
 80087d0:	e734      	b.n	800863c <SysLog_Task+0x8>
 80087d2:	bf00      	nop
 80087d4:	240195fc 	.word	0x240195fc
 80087d8:	080255a8 	.word	0x080255a8
 80087dc:	080255cc 	.word	0x080255cc
 80087e0:	080255e0 	.word	0x080255e0
 80087e4:	080255f0 	.word	0x080255f0
 80087e8:	080255f4 	.word	0x080255f4
 80087ec:	080255f8 	.word	0x080255f8
 80087f0:	08025600 	.word	0x08025600

080087f4 <bcd2dec>:
/************************************************
 *                   Helper                     *
 ************************************************/

static inline uint8_t bcd2dec(uint8_t bcd)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	4603      	mov	r3, r0
 80087fc:	71fb      	strb	r3, [r7, #7]
    return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80087fe:	79fb      	ldrb	r3, [r7, #7]
 8008800:	091b      	lsrs	r3, r3, #4
 8008802:	b2db      	uxtb	r3, r3
 8008804:	461a      	mov	r2, r3
 8008806:	0092      	lsls	r2, r2, #2
 8008808:	4413      	add	r3, r2
 800880a:	005b      	lsls	r3, r3, #1
 800880c:	b2da      	uxtb	r2, r3
 800880e:	79fb      	ldrb	r3, [r7, #7]
 8008810:	f003 030f 	and.w	r3, r3, #15
 8008814:	b2db      	uxtb	r3, r3
 8008816:	4413      	add	r3, r2
 8008818:	b2db      	uxtb	r3, r3
}
 800881a:	4618      	mov	r0, r3
 800881c:	370c      	adds	r7, #12
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
	...

08008828 <dec2bcd>:

static inline uint8_t dec2bcd(uint8_t dec)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	4603      	mov	r3, r0
 8008830:	71fb      	strb	r3, [r7, #7]
    return ((dec / 10) << 4) | (dec % 10);
 8008832:	79fb      	ldrb	r3, [r7, #7]
 8008834:	4a0e      	ldr	r2, [pc, #56]	@ (8008870 <dec2bcd+0x48>)
 8008836:	fba2 2303 	umull	r2, r3, r2, r3
 800883a:	08db      	lsrs	r3, r3, #3
 800883c:	b2db      	uxtb	r3, r3
 800883e:	b25b      	sxtb	r3, r3
 8008840:	011b      	lsls	r3, r3, #4
 8008842:	b258      	sxtb	r0, r3
 8008844:	79fa      	ldrb	r2, [r7, #7]
 8008846:	4b0a      	ldr	r3, [pc, #40]	@ (8008870 <dec2bcd+0x48>)
 8008848:	fba3 1302 	umull	r1, r3, r3, r2
 800884c:	08d9      	lsrs	r1, r3, #3
 800884e:	460b      	mov	r3, r1
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	440b      	add	r3, r1
 8008854:	005b      	lsls	r3, r3, #1
 8008856:	1ad3      	subs	r3, r2, r3
 8008858:	b2db      	uxtb	r3, r3
 800885a:	b25b      	sxtb	r3, r3
 800885c:	4303      	orrs	r3, r0
 800885e:	b25b      	sxtb	r3, r3
 8008860:	b2db      	uxtb	r3, r3
}
 8008862:	4618      	mov	r0, r3
 8008864:	370c      	adds	r7, #12
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr
 800886e:	bf00      	nop
 8008870:	cccccccd 	.word	0xcccccccd

08008874 <RV3129_Driver_Init>:


RV3129_HandleTypeDef* RV3129_Driver_Init(I2C_TypeDef *i2c_instance)
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
    static LL_I2C_HandleTypeDef ll_i2c_handle;
    ll_i2c_handle.Instance = i2c_instance;
 800887c:	4a0a      	ldr	r2, [pc, #40]	@ (80088a8 <RV3129_Driver_Init+0x34>)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6013      	str	r3, [r2, #0]
    ll_i2c_handle.State = I2C_STATE_READY;
 8008882:	4b09      	ldr	r3, [pc, #36]	@ (80088a8 <RV3129_Driver_Init+0x34>)
 8008884:	2201      	movs	r2, #1
 8008886:	729a      	strb	r2, [r3, #10]
    ll_i2c_handle.Process = I2C_DONE;
 8008888:	4b07      	ldr	r3, [pc, #28]	@ (80088a8 <RV3129_Driver_Init+0x34>)
 800888a:	2210      	movs	r2, #16
 800888c:	72da      	strb	r2, [r3, #11]

    hrtc_local.rtc_i2c = &ll_i2c_handle;
 800888e:	4b07      	ldr	r3, [pc, #28]	@ (80088ac <RV3129_Driver_Init+0x38>)
 8008890:	4a05      	ldr	r2, [pc, #20]	@ (80088a8 <RV3129_Driver_Init+0x34>)
 8008892:	601a      	str	r2, [r3, #0]
    hrtc_local.address = RV3129_ADDR;
 8008894:	4b05      	ldr	r3, [pc, #20]	@ (80088ac <RV3129_Driver_Init+0x38>)
 8008896:	2256      	movs	r2, #86	@ 0x56
 8008898:	711a      	strb	r2, [r3, #4]

    return &hrtc_local;
 800889a:	4b04      	ldr	r3, [pc, #16]	@ (80088ac <RV3129_Driver_Init+0x38>)
}
 800889c:	4618      	mov	r0, r3
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr
 80088a8:	24019608 	.word	0x24019608
 80088ac:	24019600 	.word	0x24019600

080088b0 <RV3129_GetHandle>:

RV3129_HandleTypeDef* RV3129_GetHandle(void)
{
 80088b0:	b480      	push	{r7}
 80088b2:	af00      	add	r7, sp, #0
    return &hrtc_local;
 80088b4:	4b02      	ldr	r3, [pc, #8]	@ (80088c0 <RV3129_GetHandle+0x10>)
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr
 80088c0:	24019600 	.word	0x24019600

080088c4 <RV3129_GetTime>:

Std_ReturnType RV3129_GetTime(RV3129_HandleTypeDef *hrtc, s_DateTime *datetime)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b086      	sub	sp, #24
 80088c8:	af02      	add	r7, sp, #8
 80088ca:	6078      	str	r0, [r7, #4]
 80088cc:	6039      	str	r1, [r7, #0]
    uint8_t buffer[7];
    Std_ReturnType status;

    status = I2C_Read(hrtc->rtc_i2c, hrtc->address, RV3129_SECONDS, buffer, 7);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6818      	ldr	r0, [r3, #0]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	7919      	ldrb	r1, [r3, #4]
 80088d6:	f107 0308 	add.w	r3, r7, #8
 80088da:	2207      	movs	r2, #7
 80088dc:	9200      	str	r2, [sp, #0]
 80088de:	2208      	movs	r2, #8
 80088e0:	f7f9 f86e 	bl	80019c0 <I2C_Read>
 80088e4:	4603      	mov	r3, r0
 80088e6:	73fb      	strb	r3, [r7, #15]
    if (status != E_OK)
 80088e8:	7bfb      	ldrb	r3, [r7, #15]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d001      	beq.n	80088f2 <RV3129_GetTime+0x2e>
    {
        return status;
 80088ee:	7bfb      	ldrb	r3, [r7, #15]
 80088f0:	e030      	b.n	8008954 <RV3129_GetTime+0x90>
    }

    datetime->second = bcd2dec(buffer[0]);
 80088f2:	7a3b      	ldrb	r3, [r7, #8]
 80088f4:	4618      	mov	r0, r3
 80088f6:	f7ff ff7d 	bl	80087f4 <bcd2dec>
 80088fa:	4603      	mov	r3, r0
 80088fc:	461a      	mov	r2, r3
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	715a      	strb	r2, [r3, #5]
    datetime->minute = bcd2dec(buffer[1]);
 8008902:	7a7b      	ldrb	r3, [r7, #9]
 8008904:	4618      	mov	r0, r3
 8008906:	f7ff ff75 	bl	80087f4 <bcd2dec>
 800890a:	4603      	mov	r3, r0
 800890c:	461a      	mov	r2, r3
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	711a      	strb	r2, [r3, #4]
    datetime->hour   = bcd2dec(buffer[2]);
 8008912:	7abb      	ldrb	r3, [r7, #10]
 8008914:	4618      	mov	r0, r3
 8008916:	f7ff ff6d 	bl	80087f4 <bcd2dec>
 800891a:	4603      	mov	r3, r0
 800891c:	461a      	mov	r2, r3
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	70da      	strb	r2, [r3, #3]
    datetime->day    = bcd2dec(buffer[3]);
 8008922:	7afb      	ldrb	r3, [r7, #11]
 8008924:	4618      	mov	r0, r3
 8008926:	f7ff ff65 	bl	80087f4 <bcd2dec>
 800892a:	4603      	mov	r3, r0
 800892c:	461a      	mov	r2, r3
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	701a      	strb	r2, [r3, #0]
    datetime->month  = bcd2dec(buffer[5]);
 8008932:	7b7b      	ldrb	r3, [r7, #13]
 8008934:	4618      	mov	r0, r3
 8008936:	f7ff ff5d 	bl	80087f4 <bcd2dec>
 800893a:	4603      	mov	r3, r0
 800893c:	461a      	mov	r2, r3
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	705a      	strb	r2, [r3, #1]
    datetime->year   = bcd2dec(buffer[6]);
 8008942:	7bbb      	ldrb	r3, [r7, #14]
 8008944:	4618      	mov	r0, r3
 8008946:	f7ff ff55 	bl	80087f4 <bcd2dec>
 800894a:	4603      	mov	r3, r0
 800894c:	461a      	mov	r2, r3
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	709a      	strb	r2, [r3, #2]

    return E_OK;
 8008952:	2300      	movs	r3, #0
}
 8008954:	4618      	mov	r0, r3
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <RV3129_SetTime>:

Std_ReturnType RV3129_SetTime(RV3129_HandleTypeDef *hrtc, s_DateTime *datetime)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b086      	sub	sp, #24
 8008960:	af02      	add	r7, sp, #8
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	6039      	str	r1, [r7, #0]
    uint8_t buffer[7];

    buffer[0] = dec2bcd(datetime->second);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	795b      	ldrb	r3, [r3, #5]
 800896a:	4618      	mov	r0, r3
 800896c:	f7ff ff5c 	bl	8008828 <dec2bcd>
 8008970:	4603      	mov	r3, r0
 8008972:	723b      	strb	r3, [r7, #8]
    buffer[1] = dec2bcd(datetime->minute);
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	791b      	ldrb	r3, [r3, #4]
 8008978:	4618      	mov	r0, r3
 800897a:	f7ff ff55 	bl	8008828 <dec2bcd>
 800897e:	4603      	mov	r3, r0
 8008980:	727b      	strb	r3, [r7, #9]
    buffer[2] = dec2bcd(datetime->hour);
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	78db      	ldrb	r3, [r3, #3]
 8008986:	4618      	mov	r0, r3
 8008988:	f7ff ff4e 	bl	8008828 <dec2bcd>
 800898c:	4603      	mov	r3, r0
 800898e:	72bb      	strb	r3, [r7, #10]
    buffer[3] = dec2bcd(datetime->day);
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	4618      	mov	r0, r3
 8008996:	f7ff ff47 	bl	8008828 <dec2bcd>
 800899a:	4603      	mov	r3, r0
 800899c:	72fb      	strb	r3, [r7, #11]
    buffer[4] = dec2bcd(1);
 800899e:	2001      	movs	r0, #1
 80089a0:	f7ff ff42 	bl	8008828 <dec2bcd>
 80089a4:	4603      	mov	r3, r0
 80089a6:	733b      	strb	r3, [r7, #12]
    buffer[5] = dec2bcd(datetime->month);
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	785b      	ldrb	r3, [r3, #1]
 80089ac:	4618      	mov	r0, r3
 80089ae:	f7ff ff3b 	bl	8008828 <dec2bcd>
 80089b2:	4603      	mov	r3, r0
 80089b4:	737b      	strb	r3, [r7, #13]
    buffer[6] = dec2bcd(datetime->year);
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	789b      	ldrb	r3, [r3, #2]
 80089ba:	4618      	mov	r0, r3
 80089bc:	f7ff ff34 	bl	8008828 <dec2bcd>
 80089c0:	4603      	mov	r3, r0
 80089c2:	73bb      	strb	r3, [r7, #14]

    return I2C_Write(hrtc->rtc_i2c, hrtc->address, RV3129_SECONDS, buffer, 7);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6818      	ldr	r0, [r3, #0]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	7919      	ldrb	r1, [r3, #4]
 80089cc:	f107 0308 	add.w	r3, r7, #8
 80089d0:	2207      	movs	r2, #7
 80089d2:	9200      	str	r2, [sp, #0]
 80089d4:	2208      	movs	r2, #8
 80089d6:	f7f8 ff3b 	bl	8001850 <I2C_Write>
 80089da:	4603      	mov	r3, r0
}
 80089dc:	4618      	mov	r0, r3
 80089de:	3710      	adds	r7, #16
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}

080089e4 <RV3129_GetTemp>:

Std_ReturnType RV3129_GetTemp(RV3129_HandleTypeDef *hrtc, int16_t *pTemp)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b086      	sub	sp, #24
 80089e8:	af02      	add	r7, sp, #8
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	6039      	str	r1, [r7, #0]
    uint8_t temp;
    Std_ReturnType status;

    status = I2C_Read(hrtc->rtc_i2c, hrtc->address, RV3129_TEMP, &temp, 1);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6818      	ldr	r0, [r3, #0]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	7919      	ldrb	r1, [r3, #4]
 80089f6:	f107 030e 	add.w	r3, r7, #14
 80089fa:	2201      	movs	r2, #1
 80089fc:	9200      	str	r2, [sp, #0]
 80089fe:	2220      	movs	r2, #32
 8008a00:	f7f8 ffde 	bl	80019c0 <I2C_Read>
 8008a04:	4603      	mov	r3, r0
 8008a06:	73fb      	strb	r3, [r7, #15]
    if (status != E_OK)
 8008a08:	7bfb      	ldrb	r3, [r7, #15]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d001      	beq.n	8008a12 <RV3129_GetTemp+0x2e>
    {
        return status;
 8008a0e:	7bfb      	ldrb	r3, [r7, #15]
 8008a10:	e007      	b.n	8008a22 <RV3129_GetTemp+0x3e>
    }
    *pTemp = (int8_t)(temp - OFFSET_TEMP);
 8008a12:	7bbb      	ldrb	r3, [r7, #14]
 8008a14:	3b3c      	subs	r3, #60	@ 0x3c
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	b25b      	sxtb	r3, r3
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	801a      	strh	r2, [r3, #0]
    return E_OK;
 8008a20:	2300      	movs	r3, #0
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3710      	adds	r7, #16
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}

08008a2a <LL_GPIO_SetOutputPin>:
{
 8008a2a:	b480      	push	{r7}
 8008a2c:	b083      	sub	sp, #12
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	683a      	ldr	r2, [r7, #0]
 8008a38:	619a      	str	r2, [r3, #24]
}
 8008a3a:	bf00      	nop
 8008a3c:	370c      	adds	r7, #12
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr

08008a46 <LL_GPIO_ResetOutputPin>:
{
 8008a46:	b480      	push	{r7}
 8008a48:	b083      	sub	sp, #12
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	041a      	lsls	r2, r3, #16
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	619a      	str	r2, [r3, #24]
}
 8008a58:	bf00      	nop
 8008a5a:	370c      	adds	r7, #12
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a62:	4770      	bx	lr

08008a64 <Watchdog_Device_Init>:
#include "wd_tpl5010.h"

static Watchdog_StateEnum currentState = WATCHDOG_STATE_LOW;

Std_ReturnType Watchdog_Device_Init(void)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	af00      	add	r7, sp, #0
    currentState = WATCHDOG_STATE_LOW;
 8008a68:	4b04      	ldr	r3, [pc, #16]	@ (8008a7c <Watchdog_Device_Init+0x18>)
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	701a      	strb	r2, [r3, #0]
    LL_GPIO_ResetOutputPin(WD_Done_Port, WD_Done_Pin);
 8008a6e:	2180      	movs	r1, #128	@ 0x80
 8008a70:	4803      	ldr	r0, [pc, #12]	@ (8008a80 <Watchdog_Device_Init+0x1c>)
 8008a72:	f7ff ffe8 	bl	8008a46 <LL_GPIO_ResetOutputPin>
    return E_OK;
 8008a76:	2300      	movs	r3, #0
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	bd80      	pop	{r7, pc}
 8008a7c:	24019618 	.word	0x24019618
 8008a80:	58020c00 	.word	0x58020c00

08008a84 <Watchdog_Device_Update>:

void Watchdog_Device_Update(void)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	af00      	add	r7, sp, #0
    if(currentState == WATCHDOG_STATE_LOW)
 8008a88:	4b0a      	ldr	r3, [pc, #40]	@ (8008ab4 <Watchdog_Device_Update+0x30>)
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d107      	bne.n	8008aa0 <Watchdog_Device_Update+0x1c>
    {
        currentState = WATCHDOG_STATE_HIGH;
 8008a90:	4b08      	ldr	r3, [pc, #32]	@ (8008ab4 <Watchdog_Device_Update+0x30>)
 8008a92:	2201      	movs	r2, #1
 8008a94:	701a      	strb	r2, [r3, #0]
        LL_GPIO_SetOutputPin(WD_Done_Port, WD_Done_Pin);
 8008a96:	2180      	movs	r1, #128	@ 0x80
 8008a98:	4807      	ldr	r0, [pc, #28]	@ (8008ab8 <Watchdog_Device_Update+0x34>)
 8008a9a:	f7ff ffc6 	bl	8008a2a <LL_GPIO_SetOutputPin>
    else
    {
        currentState = WATCHDOG_STATE_LOW;
        LL_GPIO_ResetOutputPin(WD_Done_Port, WD_Done_Pin);
    }
}
 8008a9e:	e006      	b.n	8008aae <Watchdog_Device_Update+0x2a>
        currentState = WATCHDOG_STATE_LOW;
 8008aa0:	4b04      	ldr	r3, [pc, #16]	@ (8008ab4 <Watchdog_Device_Update+0x30>)
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	701a      	strb	r2, [r3, #0]
        LL_GPIO_ResetOutputPin(WD_Done_Port, WD_Done_Pin);
 8008aa6:	2180      	movs	r1, #128	@ 0x80
 8008aa8:	4803      	ldr	r0, [pc, #12]	@ (8008ab8 <Watchdog_Device_Update+0x34>)
 8008aaa:	f7ff ffcc 	bl	8008a46 <LL_GPIO_ResetOutputPin>
}
 8008aae:	bf00      	nop
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	24019618 	.word	0x24019618
 8008ab8:	58020c00 	.word	0x58020c00

08008abc <Watchdog_Device_GetState>:

Watchdog_StateEnum Watchdog_Device_GetState(void)
{
 8008abc:	b480      	push	{r7}
 8008abe:	af00      	add	r7, sp, #0
    return currentState;
 8008ac0:	4b03      	ldr	r3, [pc, #12]	@ (8008ad0 <Watchdog_Device_GetState+0x14>)
 8008ac2:	781b      	ldrb	r3, [r3, #0]
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop
 8008ad0:	24019618 	.word	0x24019618

08008ad4 <LL_GPIO_SetOutputPin>:
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	683a      	ldr	r2, [r7, #0]
 8008ae2:	619a      	str	r2, [r3, #24]
}
 8008ae4:	bf00      	nop
 8008ae6:	370c      	adds	r7, #12
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr

08008af0 <LL_GPIO_ResetOutputPin>:
{
 8008af0:	b480      	push	{r7}
 8008af2:	b083      	sub	sp, #12
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	041a      	lsls	r2, r3, #16
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	619a      	str	r2, [r3, #24]
}
 8008b02:	bf00      	nop
 8008b04:	370c      	adds	r7, #12
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr
	...

08008b10 <FRAM_SPI_GetHandle>:
#define FRAM_SLEEP  0xB9   // Sleep mode

static FRAM_SPI_HandleTypeDef hfram_instance;

FRAM_SPI_HandleTypeDef* FRAM_SPI_GetHandle(void)
{
 8008b10:	b480      	push	{r7}
 8008b12:	af00      	add	r7, sp, #0
    return &hfram_instance;
 8008b14:	4b02      	ldr	r3, [pc, #8]	@ (8008b20 <FRAM_SPI_GetHandle+0x10>)
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1e:	4770      	bx	lr
 8008b20:	2401961c 	.word	0x2401961c

08008b24 <FRAM_SPI_Driver_Init>:

void FRAM_SPI_Driver_Init(SPI_TypeDef *SPIx, GPIO_TypeDef *CS_Port, uint16_t CS_Pin)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	60f8      	str	r0, [r7, #12]
 8008b2c:	60b9      	str	r1, [r7, #8]
 8008b2e:	4613      	mov	r3, r2
 8008b30:	80fb      	strh	r3, [r7, #6]
    hfram_instance.SPIx = SPIx;
 8008b32:	4a09      	ldr	r2, [pc, #36]	@ (8008b58 <FRAM_SPI_Driver_Init+0x34>)
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6013      	str	r3, [r2, #0]
    hfram_instance.CS_Port = CS_Port;
 8008b38:	4a07      	ldr	r2, [pc, #28]	@ (8008b58 <FRAM_SPI_Driver_Init+0x34>)
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	6053      	str	r3, [r2, #4]
    hfram_instance.CS_Pin = CS_Pin;
 8008b3e:	4a06      	ldr	r2, [pc, #24]	@ (8008b58 <FRAM_SPI_Driver_Init+0x34>)
 8008b40:	88fb      	ldrh	r3, [r7, #6]
 8008b42:	8113      	strh	r3, [r2, #8]

    LL_GPIO_SetOutputPin(CS_Port, CS_Pin);
 8008b44:	88fb      	ldrh	r3, [r7, #6]
 8008b46:	4619      	mov	r1, r3
 8008b48:	68b8      	ldr	r0, [r7, #8]
 8008b4a:	f7ff ffc3 	bl	8008ad4 <LL_GPIO_SetOutputPin>
}
 8008b4e:	bf00      	nop
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
 8008b56:	bf00      	nop
 8008b58:	2401961c 	.word	0x2401961c

08008b5c <FRAM_SPI_WriteEnable>:

Std_ReturnType FRAM_SPI_WriteEnable(FRAM_SPI_HandleTypeDef *hfram)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b084      	sub	sp, #16
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
    Std_ReturnType status;

    LL_GPIO_ResetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	685a      	ldr	r2, [r3, #4]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	891b      	ldrh	r3, [r3, #8]
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	4610      	mov	r0, r2
 8008b70:	f7ff ffbe 	bl	8008af0 <LL_GPIO_ResetOutputPin>
    status = SPI_Driver_Write(hfram->SPIx, FRAM_WREN);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2106      	movs	r1, #6
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7f9 f946 	bl	8001e0c <SPI_Driver_Write>
 8008b80:	4603      	mov	r3, r0
 8008b82:	73fb      	strb	r3, [r7, #15]
    LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	685a      	ldr	r2, [r3, #4]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	891b      	ldrh	r3, [r3, #8]
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	4610      	mov	r0, r2
 8008b90:	f7ff ffa0 	bl	8008ad4 <LL_GPIO_SetOutputPin>

    return status;
 8008b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <FRAM_SPI_WriteDisable>:

Std_ReturnType FRAM_SPI_WriteDisable(FRAM_SPI_HandleTypeDef *hfram)
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b084      	sub	sp, #16
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
    Std_ReturnType status;

    LL_GPIO_ResetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	685a      	ldr	r2, [r3, #4]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	891b      	ldrh	r3, [r3, #8]
 8008bae:	4619      	mov	r1, r3
 8008bb0:	4610      	mov	r0, r2
 8008bb2:	f7ff ff9d 	bl	8008af0 <LL_GPIO_ResetOutputPin>
    status = SPI_Driver_Write(hfram->SPIx, FRAM_WRDI);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	2104      	movs	r1, #4
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f7f9 f925 	bl	8001e0c <SPI_Driver_Write>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	73fb      	strb	r3, [r7, #15]
    LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	685a      	ldr	r2, [r3, #4]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	891b      	ldrh	r3, [r3, #8]
 8008bce:	4619      	mov	r1, r3
 8008bd0:	4610      	mov	r0, r2
 8008bd2:	f7ff ff7f 	bl	8008ad4 <LL_GPIO_SetOutputPin>

    return status;
 8008bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3710      	adds	r7, #16
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <FRAM_SPI_WriteMem>:

Std_ReturnType FRAM_SPI_WriteMem(FRAM_SPI_HandleTypeDef *hfram, uint32_t addr, uint8_t *pData, uint16_t len)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b088      	sub	sp, #32
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	607a      	str	r2, [r7, #4]
 8008bec:	807b      	strh	r3, [r7, #2]
    Std_ReturnType status;
    uint8_t addr_bytes[3] = {
        (uint8_t)((addr >> 16) & 0xFF),
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	0c1b      	lsrs	r3, r3, #16
 8008bf2:	b2db      	uxtb	r3, r3
    uint8_t addr_bytes[3] = {
 8008bf4:	753b      	strb	r3, [r7, #20]
        (uint8_t)((addr >> 8) & 0xFF),
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	0a1b      	lsrs	r3, r3, #8
 8008bfa:	b2db      	uxtb	r3, r3
    uint8_t addr_bytes[3] = {
 8008bfc:	757b      	strb	r3, [r7, #21]
        (uint8_t)(addr & 0xFF)
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	b2db      	uxtb	r3, r3
    uint8_t addr_bytes[3] = {
 8008c02:	75bb      	strb	r3, [r7, #22]
    };

    status = FRAM_SPI_WriteEnable(hfram);
 8008c04:	68f8      	ldr	r0, [r7, #12]
 8008c06:	f7ff ffa9 	bl	8008b5c <FRAM_SPI_WriteEnable>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	75fb      	strb	r3, [r7, #23]
    if(status != E_OK) return status;
 8008c0e:	7dfb      	ldrb	r3, [r7, #23]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d001      	beq.n	8008c18 <FRAM_SPI_WriteMem+0x38>
 8008c14:	7dfb      	ldrb	r3, [r7, #23]
 8008c16:	e06e      	b.n	8008cf6 <FRAM_SPI_WriteMem+0x116>

    LL_GPIO_ResetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	685a      	ldr	r2, [r3, #4]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	891b      	ldrh	r3, [r3, #8]
 8008c20:	4619      	mov	r1, r3
 8008c22:	4610      	mov	r0, r2
 8008c24:	f7ff ff64 	bl	8008af0 <LL_GPIO_ResetOutputPin>

    status = SPI_Driver_Write(hfram->SPIx, FRAM_WRITE);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	2102      	movs	r1, #2
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f7f9 f8ec 	bl	8001e0c <SPI_Driver_Write>
 8008c34:	4603      	mov	r3, r0
 8008c36:	75fb      	strb	r3, [r7, #23]
    if(status != E_OK) {
 8008c38:	7dfb      	ldrb	r3, [r7, #23]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d009      	beq.n	8008c52 <FRAM_SPI_WriteMem+0x72>
        LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	685a      	ldr	r2, [r3, #4]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	891b      	ldrh	r3, [r3, #8]
 8008c46:	4619      	mov	r1, r3
 8008c48:	4610      	mov	r0, r2
 8008c4a:	f7ff ff43 	bl	8008ad4 <LL_GPIO_SetOutputPin>
        return status;
 8008c4e:	7dfb      	ldrb	r3, [r7, #23]
 8008c50:	e051      	b.n	8008cf6 <FRAM_SPI_WriteMem+0x116>
    }

    for (int i = 0; i < 3; i++)
 8008c52:	2300      	movs	r3, #0
 8008c54:	61fb      	str	r3, [r7, #28]
 8008c56:	e01b      	b.n	8008c90 <FRAM_SPI_WriteMem+0xb0>
    {
        status = SPI_Driver_Write(hfram->SPIx, addr_bytes[i]);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6818      	ldr	r0, [r3, #0]
 8008c5c:	f107 0214 	add.w	r2, r7, #20
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	4413      	add	r3, r2
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	4619      	mov	r1, r3
 8008c68:	f7f9 f8d0 	bl	8001e0c <SPI_Driver_Write>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	75fb      	strb	r3, [r7, #23]
        if(status != E_OK) {
 8008c70:	7dfb      	ldrb	r3, [r7, #23]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d009      	beq.n	8008c8a <FRAM_SPI_WriteMem+0xaa>
            LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	685a      	ldr	r2, [r3, #4]
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	891b      	ldrh	r3, [r3, #8]
 8008c7e:	4619      	mov	r1, r3
 8008c80:	4610      	mov	r0, r2
 8008c82:	f7ff ff27 	bl	8008ad4 <LL_GPIO_SetOutputPin>
            return status;
 8008c86:	7dfb      	ldrb	r3, [r7, #23]
 8008c88:	e035      	b.n	8008cf6 <FRAM_SPI_WriteMem+0x116>
    for (int i = 0; i < 3; i++)
 8008c8a:	69fb      	ldr	r3, [r7, #28]
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	61fb      	str	r3, [r7, #28]
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	dde0      	ble.n	8008c58 <FRAM_SPI_WriteMem+0x78>
        }
    }

    for (int i = 0; i < len; i++)
 8008c96:	2300      	movs	r3, #0
 8008c98:	61bb      	str	r3, [r7, #24]
 8008c9a:	e01a      	b.n	8008cd2 <FRAM_SPI_WriteMem+0xf2>
    {
        status = SPI_Driver_Write(hfram->SPIx, pData[i]);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6818      	ldr	r0, [r3, #0]
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	781b      	ldrb	r3, [r3, #0]
 8008ca8:	4619      	mov	r1, r3
 8008caa:	f7f9 f8af 	bl	8001e0c <SPI_Driver_Write>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	75fb      	strb	r3, [r7, #23]
        if(status != E_OK) {
 8008cb2:	7dfb      	ldrb	r3, [r7, #23]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d009      	beq.n	8008ccc <FRAM_SPI_WriteMem+0xec>
            LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	685a      	ldr	r2, [r3, #4]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	891b      	ldrh	r3, [r3, #8]
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	4610      	mov	r0, r2
 8008cc4:	f7ff ff06 	bl	8008ad4 <LL_GPIO_SetOutputPin>
            return status;
 8008cc8:	7dfb      	ldrb	r3, [r7, #23]
 8008cca:	e014      	b.n	8008cf6 <FRAM_SPI_WriteMem+0x116>
    for (int i = 0; i < len; i++)
 8008ccc:	69bb      	ldr	r3, [r7, #24]
 8008cce:	3301      	adds	r3, #1
 8008cd0:	61bb      	str	r3, [r7, #24]
 8008cd2:	887b      	ldrh	r3, [r7, #2]
 8008cd4:	69ba      	ldr	r2, [r7, #24]
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	dbe0      	blt.n	8008c9c <FRAM_SPI_WriteMem+0xbc>
        }
    }

    LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	685a      	ldr	r2, [r3, #4]
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	891b      	ldrh	r3, [r3, #8]
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	4610      	mov	r0, r2
 8008ce6:	f7ff fef5 	bl	8008ad4 <LL_GPIO_SetOutputPin>

    status = FRAM_SPI_WriteDisable(hfram);
 8008cea:	68f8      	ldr	r0, [r7, #12]
 8008cec:	f7ff ff57 	bl	8008b9e <FRAM_SPI_WriteDisable>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	75fb      	strb	r3, [r7, #23]

    return status;
 8008cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3720      	adds	r7, #32
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <FRAM_SPI_ReadMem>:

Std_ReturnType FRAM_SPI_ReadMem(FRAM_SPI_HandleTypeDef *hfram, uint32_t addr, uint8_t *pData, uint16_t len)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b088      	sub	sp, #32
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	60f8      	str	r0, [r7, #12]
 8008d06:	60b9      	str	r1, [r7, #8]
 8008d08:	607a      	str	r2, [r7, #4]
 8008d0a:	807b      	strh	r3, [r7, #2]
    Std_ReturnType status;
    uint8_t addr_bytes[3] = {
        (uint8_t)((addr >> 16) & 0xFF),
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	0c1b      	lsrs	r3, r3, #16
 8008d10:	b2db      	uxtb	r3, r3
    uint8_t addr_bytes[3] = {
 8008d12:	743b      	strb	r3, [r7, #16]
        (uint8_t)((addr >> 8) & 0xFF),
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	0a1b      	lsrs	r3, r3, #8
 8008d18:	b2db      	uxtb	r3, r3
    uint8_t addr_bytes[3] = {
 8008d1a:	747b      	strb	r3, [r7, #17]
        (uint8_t)(addr & 0xFF)
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	b2db      	uxtb	r3, r3
    uint8_t addr_bytes[3] = {
 8008d20:	74bb      	strb	r3, [r7, #18]
    };

    LL_GPIO_ResetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	685a      	ldr	r2, [r3, #4]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	891b      	ldrh	r3, [r3, #8]
 8008d2a:	4619      	mov	r1, r3
 8008d2c:	4610      	mov	r0, r2
 8008d2e:	f7ff fedf 	bl	8008af0 <LL_GPIO_ResetOutputPin>

    status = SPI_Driver_Write(hfram->SPIx, FRAM_READ);
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	2103      	movs	r1, #3
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f7f9 f867 	bl	8001e0c <SPI_Driver_Write>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	77fb      	strb	r3, [r7, #31]
    if(status != E_OK) {
 8008d42:	7ffb      	ldrb	r3, [r7, #31]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d009      	beq.n	8008d5c <FRAM_SPI_ReadMem+0x5e>
        LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	891b      	ldrh	r3, [r3, #8]
 8008d50:	4619      	mov	r1, r3
 8008d52:	4610      	mov	r0, r2
 8008d54:	f7ff febe 	bl	8008ad4 <LL_GPIO_SetOutputPin>
        return status;
 8008d58:	7ffb      	ldrb	r3, [r7, #31]
 8008d5a:	e04c      	b.n	8008df6 <FRAM_SPI_ReadMem+0xf8>
    }

    for (int i = 0; i < 3; i++)
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	61bb      	str	r3, [r7, #24]
 8008d60:	e01b      	b.n	8008d9a <FRAM_SPI_ReadMem+0x9c>
    {
        status = SPI_Driver_Write(hfram->SPIx, addr_bytes[i]);
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	6818      	ldr	r0, [r3, #0]
 8008d66:	f107 0210 	add.w	r2, r7, #16
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	4619      	mov	r1, r3
 8008d72:	f7f9 f84b 	bl	8001e0c <SPI_Driver_Write>
 8008d76:	4603      	mov	r3, r0
 8008d78:	77fb      	strb	r3, [r7, #31]
        if(status != E_OK) {
 8008d7a:	7ffb      	ldrb	r3, [r7, #31]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d009      	beq.n	8008d94 <FRAM_SPI_ReadMem+0x96>
            LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	891b      	ldrh	r3, [r3, #8]
 8008d88:	4619      	mov	r1, r3
 8008d8a:	4610      	mov	r0, r2
 8008d8c:	f7ff fea2 	bl	8008ad4 <LL_GPIO_SetOutputPin>
            return status;
 8008d90:	7ffb      	ldrb	r3, [r7, #31]
 8008d92:	e030      	b.n	8008df6 <FRAM_SPI_ReadMem+0xf8>
    for (int i = 0; i < 3; i++)
 8008d94:	69bb      	ldr	r3, [r7, #24]
 8008d96:	3301      	adds	r3, #1
 8008d98:	61bb      	str	r3, [r7, #24]
 8008d9a:	69bb      	ldr	r3, [r7, #24]
 8008d9c:	2b02      	cmp	r3, #2
 8008d9e:	dde0      	ble.n	8008d62 <FRAM_SPI_ReadMem+0x64>
        }
    }

    for (int i = 0; i < len; i++)
 8008da0:	2300      	movs	r3, #0
 8008da2:	617b      	str	r3, [r7, #20]
 8008da4:	e01a      	b.n	8008ddc <FRAM_SPI_ReadMem+0xde>
    {
        status = SPI_Driver_Transmit8(hfram->SPIx, 0x00, &pData[i]);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	6818      	ldr	r0, [r3, #0]
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	687a      	ldr	r2, [r7, #4]
 8008dae:	4413      	add	r3, r2
 8008db0:	461a      	mov	r2, r3
 8008db2:	2100      	movs	r1, #0
 8008db4:	f7f8 ffe1 	bl	8001d7a <SPI_Driver_Transmit8>
 8008db8:	4603      	mov	r3, r0
 8008dba:	77fb      	strb	r3, [r7, #31]
        if(status != E_OK) {
 8008dbc:	7ffb      	ldrb	r3, [r7, #31]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d009      	beq.n	8008dd6 <FRAM_SPI_ReadMem+0xd8>
            LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	685a      	ldr	r2, [r3, #4]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	891b      	ldrh	r3, [r3, #8]
 8008dca:	4619      	mov	r1, r3
 8008dcc:	4610      	mov	r0, r2
 8008dce:	f7ff fe81 	bl	8008ad4 <LL_GPIO_SetOutputPin>
            return status;
 8008dd2:	7ffb      	ldrb	r3, [r7, #31]
 8008dd4:	e00f      	b.n	8008df6 <FRAM_SPI_ReadMem+0xf8>
    for (int i = 0; i < len; i++)
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	3301      	adds	r3, #1
 8008dda:	617b      	str	r3, [r7, #20]
 8008ddc:	887b      	ldrh	r3, [r7, #2]
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	dbe0      	blt.n	8008da6 <FRAM_SPI_ReadMem+0xa8>
        }
    }

    LL_GPIO_SetOutputPin(hfram->CS_Port, hfram->CS_Pin);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	685a      	ldr	r2, [r3, #4]
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	891b      	ldrh	r3, [r3, #8]
 8008dec:	4619      	mov	r1, r3
 8008dee:	4610      	mov	r0, r2
 8008df0:	f7ff fe70 	bl	8008ad4 <LL_GPIO_SetOutputPin>

    return status;
 8008df4:	7ffb      	ldrb	r3, [r7, #31]
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3720      	adds	r7, #32
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <LL_SPI_Enable>:
{
 8008dfe:	b480      	push	{r7}
 8008e00:	b083      	sub	sp, #12
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f043 0201 	orr.w	r2, r3, #1
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	601a      	str	r2, [r3, #0]
}
 8008e12:	bf00      	nop
 8008e14:	370c      	adds	r7, #12
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr

08008e1e <LL_SPI_Disable>:
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b083      	sub	sp, #12
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f023 0201 	bic.w	r2, r3, #1
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	601a      	str	r2, [r3, #0]
}
 8008e32:	bf00      	nop
 8008e34:	370c      	adds	r7, #12
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr

08008e3e <LL_SPI_StartMasterTransfer>:
{
 8008e3e:	b480      	push	{r7}
 8008e40:	b083      	sub	sp, #12
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_CSTART);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	601a      	str	r2, [r3, #0]
}
 8008e52:	bf00      	nop
 8008e54:	370c      	adds	r7, #12
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr

08008e5e <LL_SPI_EnableDMAReq_RX>:
{
 8008e5e:	b480      	push	{r7}
 8008e60:	b083      	sub	sp, #12
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CFG1, SPI_CFG1_RXDMAEN);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	609a      	str	r2, [r3, #8]
}
 8008e72:	bf00      	nop
 8008e74:	370c      	adds	r7, #12
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr

08008e7e <LL_SPI_DisableDMAReq_RX>:
{
 8008e7e:	b480      	push	{r7}
 8008e80:	b083      	sub	sp, #12
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CFG1, SPI_CFG1_RXDMAEN);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	689b      	ldr	r3, [r3, #8]
 8008e8a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	609a      	str	r2, [r3, #8]
}
 8008e92:	bf00      	nop
 8008e94:	370c      	adds	r7, #12
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <LL_SPI_EnableDMAReq_TX>:
{
 8008e9e:	b480      	push	{r7}
 8008ea0:	b083      	sub	sp, #12
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CFG1, SPI_CFG1_TXDMAEN);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	609a      	str	r2, [r3, #8]
}
 8008eb2:	bf00      	nop
 8008eb4:	370c      	adds	r7, #12
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr

08008ebe <LL_SPI_DisableDMAReq_TX>:
{
 8008ebe:	b480      	push	{r7}
 8008ec0:	b083      	sub	sp, #12
 8008ec2:	af00      	add	r7, sp, #0
 8008ec4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CFG1, SPI_CFG1_TXDMAEN);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	609a      	str	r2, [r3, #8]
}
 8008ed2:	bf00      	nop
 8008ed4:	370c      	adds	r7, #12
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr

08008ede <LL_GPIO_SetOutputPin>:
{
 8008ede:	b480      	push	{r7}
 8008ee0:	b083      	sub	sp, #12
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
 8008ee6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	683a      	ldr	r2, [r7, #0]
 8008eec:	619a      	str	r2, [r3, #24]
}
 8008eee:	bf00      	nop
 8008ef0:	370c      	adds	r7, #12
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr

08008efa <LL_GPIO_ResetOutputPin>:
{
 8008efa:	b480      	push	{r7}
 8008efc:	b083      	sub	sp, #12
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
 8008f02:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	041a      	lsls	r2, r3, #16
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	619a      	str	r2, [r3, #24]
}
 8008f0c:	bf00      	nop
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <LL_BDMA_EnableChannel>:
  *         @arg @ref LL_BDMA_CHANNEL_6
  *         @arg @ref LL_BDMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_BDMA_EnableChannel(const BDMA_TypeDef *BDMAx, uint32_t Channel)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b085      	sub	sp, #20
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	60fb      	str	r3, [r7, #12]

  SET_BIT(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_EN);
 8008f26:	4a0c      	ldr	r2, [pc, #48]	@ (8008f58 <LL_BDMA_EnableChannel+0x40>)
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	4413      	add	r3, r2
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	461a      	mov	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	4413      	add	r3, r2
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4908      	ldr	r1, [pc, #32]	@ (8008f58 <LL_BDMA_EnableChannel+0x40>)
 8008f38:	683a      	ldr	r2, [r7, #0]
 8008f3a:	440a      	add	r2, r1
 8008f3c:	7812      	ldrb	r2, [r2, #0]
 8008f3e:	4611      	mov	r1, r2
 8008f40:	68fa      	ldr	r2, [r7, #12]
 8008f42:	440a      	add	r2, r1
 8008f44:	f043 0301 	orr.w	r3, r3, #1
 8008f48:	6013      	str	r3, [r2, #0]
}
 8008f4a:	bf00      	nop
 8008f4c:	3714      	adds	r7, #20
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f54:	4770      	bx	lr
 8008f56:	bf00      	nop
 8008f58:	08025ef0 	.word	0x08025ef0

08008f5c <LL_BDMA_DisableChannel>:
  *         @arg @ref LL_BDMA_CHANNEL_6
  *         @arg @ref LL_BDMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_BDMA_DisableChannel(const BDMA_TypeDef *BDMAx, uint32_t Channel)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b085      	sub	sp, #20
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
 8008f64:	6039      	str	r1, [r7, #0]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	60fb      	str	r3, [r7, #12]

  CLEAR_BIT(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_EN);
 8008f6a:	4a0c      	ldr	r2, [pc, #48]	@ (8008f9c <LL_BDMA_DisableChannel+0x40>)
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	4413      	add	r3, r2
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	461a      	mov	r2, r3
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	4413      	add	r3, r2
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4908      	ldr	r1, [pc, #32]	@ (8008f9c <LL_BDMA_DisableChannel+0x40>)
 8008f7c:	683a      	ldr	r2, [r7, #0]
 8008f7e:	440a      	add	r2, r1
 8008f80:	7812      	ldrb	r2, [r2, #0]
 8008f82:	4611      	mov	r1, r2
 8008f84:	68fa      	ldr	r2, [r7, #12]
 8008f86:	440a      	add	r2, r1
 8008f88:	f023 0301 	bic.w	r3, r3, #1
 8008f8c:	6013      	str	r3, [r2, #0]
}
 8008f8e:	bf00      	nop
 8008f90:	3714      	adds	r7, #20
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	08025ef0 	.word	0x08025ef0

08008fa0 <LL_BDMA_GetDataTransferDirection>:
  *         @arg @ref LL_BDMA_DIRECTION_PERIPH_TO_MEMORY
  *         @arg @ref LL_BDMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_BDMA_DIRECTION_MEMORY_TO_MEMORY
  */
__STATIC_INLINE uint32_t LL_BDMA_GetDataTransferDirection(const BDMA_TypeDef *BDMAx, uint32_t Channel)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b085      	sub	sp, #20
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	6039      	str	r1, [r7, #0]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	60fb      	str	r3, [r7, #12]

  return (READ_BIT(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR,
 8008fae:	4a08      	ldr	r2, [pc, #32]	@ (8008fd0 <LL_BDMA_GetDataTransferDirection+0x30>)
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	781b      	ldrb	r3, [r3, #0]
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	4413      	add	r3, r2
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	f244 0310 	movw	r3, #16400	@ 0x4010
 8008fc2:	4013      	ands	r3, r2
                   BDMA_CCR_DIR | BDMA_CCR_MEM2MEM));
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3714      	adds	r7, #20
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr
 8008fd0:	08025ef0 	.word	0x08025ef0

08008fd4 <LL_BDMA_SetDataLength>:
  *         @arg @ref LL_BDMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_BDMA_SetDataLength(const BDMA_TypeDef *BDMAx, uint32_t Channel, uint32_t NbData)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b087      	sub	sp, #28
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	60f8      	str	r0, [r7, #12]
 8008fdc:	60b9      	str	r1, [r7, #8]
 8008fde:	607a      	str	r2, [r7, #4]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CNDTR,
 8008fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800901c <LL_BDMA_SetDataLength+0x48>)
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	4413      	add	r3, r2
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	461a      	mov	r2, r3
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	685a      	ldr	r2, [r3, #4]
 8008ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8009020 <LL_BDMA_SetDataLength+0x4c>)
 8008ff6:	4013      	ands	r3, r2
 8008ff8:	4908      	ldr	r1, [pc, #32]	@ (800901c <LL_BDMA_SetDataLength+0x48>)
 8008ffa:	68ba      	ldr	r2, [r7, #8]
 8008ffc:	440a      	add	r2, r1
 8008ffe:	7812      	ldrb	r2, [r2, #0]
 8009000:	4611      	mov	r1, r2
 8009002:	697a      	ldr	r2, [r7, #20]
 8009004:	440a      	add	r2, r1
 8009006:	4611      	mov	r1, r2
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	4313      	orrs	r3, r2
 800900c:	604b      	str	r3, [r1, #4]
             BDMA_CNDTR_NDT, NbData);
}
 800900e:	bf00      	nop
 8009010:	371c      	adds	r7, #28
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	08025ef0 	.word	0x08025ef0
 8009020:	ffff0000 	.word	0xffff0000

08009024 <LL_BDMA_ConfigAddresses>:
  *         @arg @ref LL_BDMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_BDMA_ConfigAddresses(const BDMA_TypeDef *BDMAx, uint32_t Channel, uint32_t SrcAddress,
                                             uint32_t DstAddress, uint32_t Direction)
{
 8009024:	b480      	push	{r7}
 8009026:	b087      	sub	sp, #28
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	607a      	str	r2, [r7, #4]
 8009030:	603b      	str	r3, [r7, #0]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_BDMA_DIRECTION_MEMORY_TO_PERIPH)
 8009036:	6a3b      	ldr	r3, [r7, #32]
 8009038:	2b10      	cmp	r3, #16
 800903a:	d114      	bne.n	8009066 <LL_BDMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CM0AR, SrcAddress);
 800903c:	4a17      	ldr	r2, [pc, #92]	@ (800909c <LL_BDMA_ConfigAddresses+0x78>)
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	4413      	add	r3, r2
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	461a      	mov	r2, r3
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	4413      	add	r3, r2
 800904a:	461a      	mov	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CPAR, DstAddress);
 8009050:	4a12      	ldr	r2, [pc, #72]	@ (800909c <LL_BDMA_ConfigAddresses+0x78>)
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	4413      	add	r3, r2
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	461a      	mov	r2, r3
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	4413      	add	r3, r2
 800905e:	461a      	mov	r2, r3
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
    WRITE_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CM0AR, DstAddress);
  }
}
 8009064:	e013      	b.n	800908e <LL_BDMA_ConfigAddresses+0x6a>
    WRITE_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
 8009066:	4a0d      	ldr	r2, [pc, #52]	@ (800909c <LL_BDMA_ConfigAddresses+0x78>)
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	4413      	add	r3, r2
 800906c:	781b      	ldrb	r3, [r3, #0]
 800906e:	461a      	mov	r2, r3
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	4413      	add	r3, r2
 8009074:	461a      	mov	r2, r3
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6093      	str	r3, [r2, #8]
    WRITE_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CM0AR, DstAddress);
 800907a:	4a08      	ldr	r2, [pc, #32]	@ (800909c <LL_BDMA_ConfigAddresses+0x78>)
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	4413      	add	r3, r2
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	461a      	mov	r2, r3
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	4413      	add	r3, r2
 8009088:	461a      	mov	r2, r3
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	60d3      	str	r3, [r2, #12]
}
 800908e:	bf00      	nop
 8009090:	371c      	adds	r7, #28
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr
 800909a:	bf00      	nop
 800909c:	08025ef0 	.word	0x08025ef0

080090a0 <LL_BDMA_SetPeriphRequest>:
  *
  * @note   (*) Availability depends on devices.
  * @retval None
  */
__STATIC_INLINE void LL_BDMA_SetPeriphRequest(const BDMA_TypeDef *BDMAx, uint32_t Channel, uint32_t Request)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b085      	sub	sp, #20
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	607a      	str	r2, [r7, #4]
  UNUSED(BDMAx);
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX2_Channel0 + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 80090ac:	68ba      	ldr	r2, [r7, #8]
 80090ae:	4b0a      	ldr	r3, [pc, #40]	@ (80090d8 <LL_BDMA_SetPeriphRequest+0x38>)
 80090b0:	4413      	add	r3, r2
 80090b2:	009b      	lsls	r3, r3, #2
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80090ba:	68b9      	ldr	r1, [r7, #8]
 80090bc:	4b06      	ldr	r3, [pc, #24]	@ (80090d8 <LL_BDMA_SetPeriphRequest+0x38>)
 80090be:	440b      	add	r3, r1
 80090c0:	009b      	lsls	r3, r3, #2
 80090c2:	4619      	mov	r1, r3
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	600b      	str	r3, [r1, #0]
}
 80090ca:	bf00      	nop
 80090cc:	3714      	adds	r7, #20
 80090ce:	46bd      	mov	sp, r7
 80090d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d4:	4770      	bx	lr
 80090d6:	bf00      	nop
 80090d8:	16009600 	.word	0x16009600

080090dc <LL_BDMA_IsActiveFlag_TC0>:
  * @rmtoll ISR          TCIF0         LL_BDMA_IsActiveFlag_TC0
  * @param  BDMAx BDMA Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_BDMA_IsActiveFlag_TC0(const BDMA_TypeDef *BDMAx)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(BDMAx->ISR, BDMA_ISR_TCIF0) == (BDMA_ISR_TCIF0)) ? 1UL : 0UL);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f003 0302 	and.w	r3, r3, #2
 80090ec:	2b02      	cmp	r3, #2
 80090ee:	d101      	bne.n	80090f4 <LL_BDMA_IsActiveFlag_TC0+0x18>
 80090f0:	2301      	movs	r3, #1
 80090f2:	e000      	b.n	80090f6 <LL_BDMA_IsActiveFlag_TC0+0x1a>
 80090f4:	2300      	movs	r3, #0
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	370c      	adds	r7, #12
 80090fa:	46bd      	mov	sp, r7
 80090fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009100:	4770      	bx	lr

08009102 <LL_BDMA_IsActiveFlag_TE0>:
  * @rmtoll ISR          TEIF0         LL_BDMA_IsActiveFlag_TE0
  * @param  BDMAx BDMA Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_BDMA_IsActiveFlag_TE0(const BDMA_TypeDef *BDMAx)
{
 8009102:	b480      	push	{r7}
 8009104:	b083      	sub	sp, #12
 8009106:	af00      	add	r7, sp, #0
 8009108:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(BDMAx->ISR, BDMA_ISR_TEIF0) == (BDMA_ISR_TEIF0)) ? 1UL : 0UL);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f003 0308 	and.w	r3, r3, #8
 8009112:	2b08      	cmp	r3, #8
 8009114:	d101      	bne.n	800911a <LL_BDMA_IsActiveFlag_TE0+0x18>
 8009116:	2301      	movs	r3, #1
 8009118:	e000      	b.n	800911c <LL_BDMA_IsActiveFlag_TE0+0x1a>
 800911a:	2300      	movs	r3, #0
}
 800911c:	4618      	mov	r0, r3
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	4770      	bx	lr

08009128 <LL_BDMA_ClearFlag_TC0>:
  * @rmtoll IFCR         CTCIF0        LL_BDMA_ClearFlag_TC0
  * @param  BDMAx BDMA Instance
  * @retval None
  */
__STATIC_INLINE void LL_BDMA_ClearFlag_TC0(BDMA_TypeDef *BDMAx)
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  WRITE_REG(BDMAx->IFCR, BDMA_IFCR_CTCIF0);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2202      	movs	r2, #2
 8009134:	605a      	str	r2, [r3, #4]
}
 8009136:	bf00      	nop
 8009138:	370c      	adds	r7, #12
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr

08009142 <LL_BDMA_ClearFlag_TE0>:
  * @rmtoll IFCR         CTEIF0        LL_BDMA_ClearFlag_TE0
  * @param  BDMAx BDMA Instance
  * @retval None
  */
__STATIC_INLINE void LL_BDMA_ClearFlag_TE0(BDMA_TypeDef *BDMAx)
{
 8009142:	b480      	push	{r7}
 8009144:	b083      	sub	sp, #12
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
  WRITE_REG(BDMAx->IFCR, BDMA_IFCR_CTEIF0);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2208      	movs	r2, #8
 800914e:	605a      	str	r2, [r3, #4]
}
 8009150:	bf00      	nop
 8009152:	370c      	adds	r7, #12
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr

0800915c <LL_BDMA_EnableIT_TC>:
  *         @arg @ref LL_BDMA_CHANNEL_6
  *         @arg @ref LL_BDMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_BDMA_EnableIT_TC(const BDMA_TypeDef *BDMAx, uint32_t Channel)
{
 800915c:	b480      	push	{r7}
 800915e:	b085      	sub	sp, #20
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	6039      	str	r1, [r7, #0]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	60fb      	str	r3, [r7, #12]

  SET_BIT(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_TCIE);
 800916a:	4a0c      	ldr	r2, [pc, #48]	@ (800919c <LL_BDMA_EnableIT_TC+0x40>)
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	4413      	add	r3, r2
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	461a      	mov	r2, r3
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	4413      	add	r3, r2
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4908      	ldr	r1, [pc, #32]	@ (800919c <LL_BDMA_EnableIT_TC+0x40>)
 800917c:	683a      	ldr	r2, [r7, #0]
 800917e:	440a      	add	r2, r1
 8009180:	7812      	ldrb	r2, [r2, #0]
 8009182:	4611      	mov	r1, r2
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	440a      	add	r2, r1
 8009188:	f043 0302 	orr.w	r3, r3, #2
 800918c:	6013      	str	r3, [r2, #0]
}
 800918e:	bf00      	nop
 8009190:	3714      	adds	r7, #20
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	08025ef0 	.word	0x08025ef0

080091a0 <LL_BDMA_EnableIT_TE>:
  *         @arg @ref LL_BDMA_CHANNEL_6
  *         @arg @ref LL_BDMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_BDMA_EnableIT_TE(const BDMA_TypeDef *BDMAx, uint32_t Channel)
{
 80091a0:	b480      	push	{r7}
 80091a2:	b085      	sub	sp, #20
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	6039      	str	r1, [r7, #0]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	60fb      	str	r3, [r7, #12]

  SET_BIT(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_TEIE);
 80091ae:	4a0c      	ldr	r2, [pc, #48]	@ (80091e0 <LL_BDMA_EnableIT_TE+0x40>)
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	4413      	add	r3, r2
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	461a      	mov	r2, r3
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	4413      	add	r3, r2
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4908      	ldr	r1, [pc, #32]	@ (80091e0 <LL_BDMA_EnableIT_TE+0x40>)
 80091c0:	683a      	ldr	r2, [r7, #0]
 80091c2:	440a      	add	r2, r1
 80091c4:	7812      	ldrb	r2, [r2, #0]
 80091c6:	4611      	mov	r1, r2
 80091c8:	68fa      	ldr	r2, [r7, #12]
 80091ca:	440a      	add	r2, r1
 80091cc:	f043 0308 	orr.w	r3, r3, #8
 80091d0:	6013      	str	r3, [r2, #0]
}
 80091d2:	bf00      	nop
 80091d4:	3714      	adds	r7, #20
 80091d6:	46bd      	mov	sp, r7
 80091d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091dc:	4770      	bx	lr
 80091de:	bf00      	nop
 80091e0:	08025ef0 	.word	0x08025ef0

080091e4 <SPI_MasterDevice_GetHandle>:
    .transfer_state = SPI_MASTER_TRANSFER_IDLE,
    .is_initialized = false,
};

SPI_MasterDevice_t* SPI_MasterDevice_GetHandle(void)
{
 80091e4:	b480      	push	{r7}
 80091e6:	af00      	add	r7, sp, #0
    return &spi_master_instance;
 80091e8:	4b02      	ldr	r3, [pc, #8]	@ (80091f4 <SPI_MasterDevice_GetHandle+0x10>)
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr
 80091f4:	2401962c 	.word	0x2401962c

080091f8 <SPI_MasterDevice_Init>:

Std_ReturnType SPI_MasterDevice_Init(SPI_TypeDef *SPIx, GPIO_TypeDef *CS_Port, uint16_t CS_Pin)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	4613      	mov	r3, r2
 8009204:	80fb      	strh	r3, [r7, #6]
    if (spi_master_instance.is_initialized) {
 8009206:	4b1a      	ldr	r3, [pc, #104]	@ (8009270 <SPI_MasterDevice_Init+0x78>)
 8009208:	7adb      	ldrb	r3, [r3, #11]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d001      	beq.n	8009212 <SPI_MasterDevice_Init+0x1a>
        return E_OK;
 800920e:	2300      	movs	r3, #0
 8009210:	e02a      	b.n	8009268 <SPI_MasterDevice_Init+0x70>
    }

    spi_master_instance.SPIx = SPIx;
 8009212:	4a17      	ldr	r2, [pc, #92]	@ (8009270 <SPI_MasterDevice_Init+0x78>)
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	6013      	str	r3, [r2, #0]
    spi_master_instance.CS_Port = CS_Port;
 8009218:	4a15      	ldr	r2, [pc, #84]	@ (8009270 <SPI_MasterDevice_Init+0x78>)
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	6053      	str	r3, [r2, #4]
    spi_master_instance.CS_Pin = CS_Pin;
 800921e:	4a14      	ldr	r2, [pc, #80]	@ (8009270 <SPI_MasterDevice_Init+0x78>)
 8009220:	88fb      	ldrh	r3, [r7, #6]
 8009222:	8113      	strh	r3, [r2, #8]

    rxMaster_Semaphore = xSemaphoreCreateBinary();
 8009224:	2203      	movs	r2, #3
 8009226:	2100      	movs	r1, #0
 8009228:	2001      	movs	r0, #1
 800922a:	f007 fb5c 	bl	80108e6 <xQueueGenericCreate>
 800922e:	4603      	mov	r3, r0
 8009230:	4a10      	ldr	r2, [pc, #64]	@ (8009274 <SPI_MasterDevice_Init+0x7c>)
 8009232:	6013      	str	r3, [r2, #0]
    if (rxMaster_Semaphore == NULL) {
 8009234:	4b0f      	ldr	r3, [pc, #60]	@ (8009274 <SPI_MasterDevice_Init+0x7c>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d101      	bne.n	8009240 <SPI_MasterDevice_Init+0x48>
        return E_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e013      	b.n	8009268 <SPI_MasterDevice_Init+0x70>
    }

    LL_BDMA_EnableIT_TC(BDMA, LL_BDMA_CHANNEL_0);
 8009240:	2100      	movs	r1, #0
 8009242:	480d      	ldr	r0, [pc, #52]	@ (8009278 <SPI_MasterDevice_Init+0x80>)
 8009244:	f7ff ff8a 	bl	800915c <LL_BDMA_EnableIT_TC>
    LL_BDMA_EnableIT_TE(BDMA, LL_BDMA_CHANNEL_0);
 8009248:	2100      	movs	r1, #0
 800924a:	480b      	ldr	r0, [pc, #44]	@ (8009278 <SPI_MasterDevice_Init+0x80>)
 800924c:	f7ff ffa8 	bl	80091a0 <LL_BDMA_EnableIT_TE>
//    LL_BDMA_SetPeriphAddress(BDMA, LL_BDMA_CHANNEL_0, (uint32_t)&SPIx->RXDR);
    LL_GPIO_SetOutputPin(CS_Port, CS_Pin);
 8009250:	88fb      	ldrh	r3, [r7, #6]
 8009252:	4619      	mov	r1, r3
 8009254:	68b8      	ldr	r0, [r7, #8]
 8009256:	f7ff fe42 	bl	8008ede <LL_GPIO_SetOutputPin>
//    LL_SPI_Enable(SPIx);

    spi_master_instance.is_initialized = true;
 800925a:	4b05      	ldr	r3, [pc, #20]	@ (8009270 <SPI_MasterDevice_Init+0x78>)
 800925c:	2201      	movs	r2, #1
 800925e:	72da      	strb	r2, [r3, #11]
    spi_master_instance.transfer_state = SPI_MASTER_TRANSFER_IDLE;
 8009260:	4b03      	ldr	r3, [pc, #12]	@ (8009270 <SPI_MasterDevice_Init+0x78>)
 8009262:	2200      	movs	r2, #0
 8009264:	729a      	strb	r2, [r3, #10]
    return E_OK;
 8009266:	2300      	movs	r3, #0
}
 8009268:	4618      	mov	r0, r3
 800926a:	3710      	adds	r7, #16
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}
 8009270:	2401962c 	.word	0x2401962c
 8009274:	24019628 	.word	0x24019628
 8009278:	58025400 	.word	0x58025400

0800927c <SPI_MasterDevice_ReadDMA>:


Std_ReturnType SPI_MasterDevice_ReadDMA(uint32_t data_addr, uint32_t size)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af02      	add	r7, sp, #8
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
    if (!spi_master_instance.is_initialized) {
 8009286:	4b5f      	ldr	r3, [pc, #380]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 8009288:	7adb      	ldrb	r3, [r3, #11]
 800928a:	f083 0301 	eor.w	r3, r3, #1
 800928e:	b2db      	uxtb	r3, r3
 8009290:	2b00      	cmp	r3, #0
 8009292:	d001      	beq.n	8009298 <SPI_MasterDevice_ReadDMA+0x1c>
        return E_ERROR;
 8009294:	2301      	movs	r3, #1
 8009296:	e0b0      	b.n	80093fa <SPI_MasterDevice_ReadDMA+0x17e>

//    if (toCM4_GetState() != TOCM4_IDLE) {
//        return E_ERROR;
//    }

    if (size < 1 || size > RAM_D2_200KB_SIZE) {
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d003      	beq.n	80092a6 <SPI_MasterDevice_ReadDMA+0x2a>
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	f5b3 3f48 	cmp.w	r3, #204800	@ 0x32000
 80092a4:	d901      	bls.n	80092aa <SPI_MasterDevice_ReadDMA+0x2e>
        return E_ERROR;
 80092a6:	2301      	movs	r3, #1
 80092a8:	e0a7      	b.n	80093fa <SPI_MasterDevice_ReadDMA+0x17e>
    }

    spi_master_instance.transfer_state = SPI_MASTER_TRANSFER_BUSY;
 80092aa:	4b56      	ldr	r3, [pc, #344]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 80092ac:	2201      	movs	r2, #1
 80092ae:	729a      	strb	r2, [r3, #10]

    LL_BDMA_ConfigAddresses(BDMA, LL_BDMA_CHANNEL_1,
 80092b0:	2101      	movs	r1, #1
 80092b2:	4855      	ldr	r0, [pc, #340]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 80092b4:	f7ff fe74 	bl	8008fa0 <LL_BDMA_GetDataTransferDirection>
 80092b8:	4603      	mov	r3, r0
 80092ba:	9300      	str	r3, [sp, #0]
 80092bc:	4b53      	ldr	r3, [pc, #332]	@ (800940c <SPI_MasterDevice_ReadDMA+0x190>)
 80092be:	4a54      	ldr	r2, [pc, #336]	@ (8009410 <SPI_MasterDevice_ReadDMA+0x194>)
 80092c0:	2101      	movs	r1, #1
 80092c2:	4851      	ldr	r0, [pc, #324]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 80092c4:	f7ff feae 	bl	8009024 <LL_BDMA_ConfigAddresses>
    						0x3800FFFF,(uint32_t) &(SPI6->TXDR),
						    LL_BDMA_GetDataTransferDirection(BDMA, LL_BDMA_CHANNEL_1));
    LL_BDMA_SetDataLength(BDMA, LL_BDMA_CHANNEL_1, size);
 80092c8:	683a      	ldr	r2, [r7, #0]
 80092ca:	2101      	movs	r1, #1
 80092cc:	484e      	ldr	r0, [pc, #312]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 80092ce:	f7ff fe81 	bl	8008fd4 <LL_BDMA_SetDataLength>

    LL_BDMA_ConfigAddresses(BDMA, LL_BDMA_CHANNEL_0,
 80092d2:	2100      	movs	r1, #0
 80092d4:	484c      	ldr	r0, [pc, #304]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 80092d6:	f7ff fe63 	bl	8008fa0 <LL_BDMA_GetDataTransferDirection>
 80092da:	4603      	mov	r3, r0
 80092dc:	9300      	str	r3, [sp, #0]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4a4c      	ldr	r2, [pc, #304]	@ (8009414 <SPI_MasterDevice_ReadDMA+0x198>)
 80092e2:	2100      	movs	r1, #0
 80092e4:	4848      	ldr	r0, [pc, #288]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 80092e6:	f7ff fe9d 	bl	8009024 <LL_BDMA_ConfigAddresses>
                           (uint32_t) &(SPI6->RXDR), data_addr,
						   LL_BDMA_GetDataTransferDirection(BDMA, LL_BDMA_CHANNEL_0));
    LL_BDMA_SetDataLength(BDMA, LL_BDMA_CHANNEL_0, size);
 80092ea:	683a      	ldr	r2, [r7, #0]
 80092ec:	2100      	movs	r1, #0
 80092ee:	4846      	ldr	r0, [pc, #280]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 80092f0:	f7ff fe70 	bl	8008fd4 <LL_BDMA_SetDataLength>
    LL_BDMA_SetPeriphRequest(BDMA, LL_BDMA_CHANNEL_0, LL_DMAMUX2_REQ_SPI6_RX);
 80092f4:	220b      	movs	r2, #11
 80092f6:	2100      	movs	r1, #0
 80092f8:	4843      	ldr	r0, [pc, #268]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 80092fa:	f7ff fed1 	bl	80090a0 <LL_BDMA_SetPeriphRequest>

    LL_GPIO_ResetOutputPin(spi_master_instance.CS_Port, spi_master_instance.CS_Pin);
 80092fe:	4b41      	ldr	r3, [pc, #260]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	4a40      	ldr	r2, [pc, #256]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 8009304:	8912      	ldrh	r2, [r2, #8]
 8009306:	4611      	mov	r1, r2
 8009308:	4618      	mov	r0, r3
 800930a:	f7ff fdf6 	bl	8008efa <LL_GPIO_ResetOutputPin>

    LL_SPI_EnableDMAReq_RX(spi_master_instance.SPIx);
 800930e:	4b3d      	ldr	r3, [pc, #244]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4618      	mov	r0, r3
 8009314:	f7ff fda3 	bl	8008e5e <LL_SPI_EnableDMAReq_RX>
    LL_BDMA_EnableChannel(BDMA, LL_BDMA_CHANNEL_0);
 8009318:	2100      	movs	r1, #0
 800931a:	483b      	ldr	r0, [pc, #236]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 800931c:	f7ff fdfc 	bl	8008f18 <LL_BDMA_EnableChannel>

    LL_SPI_EnableDMAReq_TX(spi_master_instance.SPIx);
 8009320:	4b38      	ldr	r3, [pc, #224]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4618      	mov	r0, r3
 8009326:	f7ff fdba 	bl	8008e9e <LL_SPI_EnableDMAReq_TX>
    LL_BDMA_EnableChannel(BDMA, LL_BDMA_CHANNEL_1);
 800932a:	2101      	movs	r1, #1
 800932c:	4836      	ldr	r0, [pc, #216]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 800932e:	f7ff fdf3 	bl	8008f18 <LL_BDMA_EnableChannel>
    LL_SPI_Enable(spi_master_instance.SPIx);
 8009332:	4b34      	ldr	r3, [pc, #208]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4618      	mov	r0, r3
 8009338:	f7ff fd61 	bl	8008dfe <LL_SPI_Enable>
    LL_SPI_StartMasterTransfer(spi_master_instance.SPIx);
 800933c:	4b31      	ldr	r3, [pc, #196]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4618      	mov	r0, r3
 8009342:	f7ff fd7c 	bl	8008e3e <LL_SPI_StartMasterTransfer>

    if (xSemaphoreTake(rxMaster_Semaphore, pdMS_TO_TICKS(1000)) != pdTRUE) {
 8009346:	4b34      	ldr	r3, [pc, #208]	@ (8009418 <SPI_MasterDevice_ReadDMA+0x19c>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800934e:	4618      	mov	r0, r3
 8009350:	f007 fe18 	bl	8010f84 <xQueueSemaphoreTake>
 8009354:	4603      	mov	r3, r0
 8009356:	2b01      	cmp	r3, #1
 8009358:	d023      	beq.n	80093a2 <SPI_MasterDevice_ReadDMA+0x126>
        LL_BDMA_DisableChannel(BDMA, LL_BDMA_CHANNEL_1);
 800935a:	2101      	movs	r1, #1
 800935c:	482a      	ldr	r0, [pc, #168]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 800935e:	f7ff fdfd 	bl	8008f5c <LL_BDMA_DisableChannel>
        LL_BDMA_DisableChannel(BDMA, LL_BDMA_CHANNEL_0);
 8009362:	2100      	movs	r1, #0
 8009364:	4828      	ldr	r0, [pc, #160]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 8009366:	f7ff fdf9 	bl	8008f5c <LL_BDMA_DisableChannel>
        LL_SPI_DisableDMAReq_RX(spi_master_instance.SPIx);
 800936a:	4b26      	ldr	r3, [pc, #152]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4618      	mov	r0, r3
 8009370:	f7ff fd85 	bl	8008e7e <LL_SPI_DisableDMAReq_RX>
        LL_SPI_DisableDMAReq_TX(spi_master_instance.SPIx);
 8009374:	4b23      	ldr	r3, [pc, #140]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4618      	mov	r0, r3
 800937a:	f7ff fda0 	bl	8008ebe <LL_SPI_DisableDMAReq_TX>
        LL_SPI_Disable(spi_master_instance.SPIx);
 800937e:	4b21      	ldr	r3, [pc, #132]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4618      	mov	r0, r3
 8009384:	f7ff fd4b 	bl	8008e1e <LL_SPI_Disable>
        LL_GPIO_SetOutputPin(spi_master_instance.CS_Port, spi_master_instance.CS_Pin);
 8009388:	4b1e      	ldr	r3, [pc, #120]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	4a1d      	ldr	r2, [pc, #116]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 800938e:	8912      	ldrh	r2, [r2, #8]
 8009390:	4611      	mov	r1, r2
 8009392:	4618      	mov	r0, r3
 8009394:	f7ff fda3 	bl	8008ede <LL_GPIO_SetOutputPin>
        toCM4_SetState(TOCM4_ERROR);
 8009398:	2000      	movs	r0, #0
 800939a:	f7f7 fb69 	bl	8000a70 <toCM4_SetState>
        return E_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	e02b      	b.n	80093fa <SPI_MasterDevice_ReadDMA+0x17e>
    }

    LL_BDMA_DisableChannel(BDMA, LL_BDMA_CHANNEL_1);
 80093a2:	2101      	movs	r1, #1
 80093a4:	4818      	ldr	r0, [pc, #96]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 80093a6:	f7ff fdd9 	bl	8008f5c <LL_BDMA_DisableChannel>
    LL_BDMA_DisableChannel(BDMA, LL_BDMA_CHANNEL_0);
 80093aa:	2100      	movs	r1, #0
 80093ac:	4816      	ldr	r0, [pc, #88]	@ (8009408 <SPI_MasterDevice_ReadDMA+0x18c>)
 80093ae:	f7ff fdd5 	bl	8008f5c <LL_BDMA_DisableChannel>
    LL_SPI_DisableDMAReq_RX(spi_master_instance.SPIx);
 80093b2:	4b14      	ldr	r3, [pc, #80]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4618      	mov	r0, r3
 80093b8:	f7ff fd61 	bl	8008e7e <LL_SPI_DisableDMAReq_RX>
    LL_SPI_DisableDMAReq_TX(spi_master_instance.SPIx);
 80093bc:	4b11      	ldr	r3, [pc, #68]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4618      	mov	r0, r3
 80093c2:	f7ff fd7c 	bl	8008ebe <LL_SPI_DisableDMAReq_TX>
    LL_SPI_Disable(spi_master_instance.SPIx);
 80093c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7ff fd27 	bl	8008e1e <LL_SPI_Disable>
    LL_GPIO_SetOutputPin(spi_master_instance.CS_Port, spi_master_instance.CS_Pin);
 80093d0:	4b0c      	ldr	r3, [pc, #48]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	4a0b      	ldr	r2, [pc, #44]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 80093d6:	8912      	ldrh	r2, [r2, #8]
 80093d8:	4611      	mov	r1, r2
 80093da:	4618      	mov	r0, r3
 80093dc:	f7ff fd7f 	bl	8008ede <LL_GPIO_SetOutputPin>

    if (spi_master_instance.transfer_state == SPI_MASTER_TRANSFER_COMPLETE) {
 80093e0:	4b08      	ldr	r3, [pc, #32]	@ (8009404 <SPI_MasterDevice_ReadDMA+0x188>)
 80093e2:	7a9b      	ldrb	r3, [r3, #10]
 80093e4:	2b02      	cmp	r3, #2
 80093e6:	d104      	bne.n	80093f2 <SPI_MasterDevice_ReadDMA+0x176>
        toCM4_SetState(TOCM4_READYSEND);
 80093e8:	2001      	movs	r0, #1
 80093ea:	f7f7 fb41 	bl	8000a70 <toCM4_SetState>
        return E_OK;
 80093ee:	2300      	movs	r3, #0
 80093f0:	e003      	b.n	80093fa <SPI_MasterDevice_ReadDMA+0x17e>
    } else {
        toCM4_SetState(TOCM4_ERROR);
 80093f2:	2000      	movs	r0, #0
 80093f4:	f7f7 fb3c 	bl	8000a70 <toCM4_SetState>
        return E_ERROR;
 80093f8:	2301      	movs	r3, #1
    }
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3708      	adds	r7, #8
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}
 8009402:	bf00      	nop
 8009404:	2401962c 	.word	0x2401962c
 8009408:	58025400 	.word	0x58025400
 800940c:	58001420 	.word	0x58001420
 8009410:	3800ffff 	.word	0x3800ffff
 8009414:	58001430 	.word	0x58001430
 8009418:	24019628 	.word	0x24019628

0800941c <SPI_MasterDevice_SetTransferState>:
{
    return spi_master_instance.transfer_state;
}

void SPI_MasterDevice_SetTransferState(SPI_MasterTransferState_t state)
{
 800941c:	b480      	push	{r7}
 800941e:	b083      	sub	sp, #12
 8009420:	af00      	add	r7, sp, #0
 8009422:	4603      	mov	r3, r0
 8009424:	71fb      	strb	r3, [r7, #7]
    spi_master_instance.transfer_state = state;
 8009426:	4a04      	ldr	r2, [pc, #16]	@ (8009438 <SPI_MasterDevice_SetTransferState+0x1c>)
 8009428:	79fb      	ldrb	r3, [r7, #7]
 800942a:	7293      	strb	r3, [r2, #10]
}
 800942c:	bf00      	nop
 800942e:	370c      	adds	r7, #12
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr
 8009438:	2401962c 	.word	0x2401962c

0800943c <SPIMaster_IRQHandler>:
{
    return toCM4_GetState();
}

void SPIMaster_IRQHandler(void)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b082      	sub	sp, #8
 8009440:	af00      	add	r7, sp, #0
    if (LL_BDMA_IsActiveFlag_TC0(BDMA)) {
 8009442:	4822      	ldr	r0, [pc, #136]	@ (80094cc <SPIMaster_IRQHandler+0x90>)
 8009444:	f7ff fe4a 	bl	80090dc <LL_BDMA_IsActiveFlag_TC0>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d019      	beq.n	8009482 <SPIMaster_IRQHandler+0x46>
        LL_BDMA_ClearFlag_TC0(BDMA);
 800944e:	481f      	ldr	r0, [pc, #124]	@ (80094cc <SPIMaster_IRQHandler+0x90>)
 8009450:	f7ff fe6a 	bl	8009128 <LL_BDMA_ClearFlag_TC0>
        SPI_MasterDevice_SetTransferState(SPI_MASTER_TRANSFER_COMPLETE);
 8009454:	2002      	movs	r0, #2
 8009456:	f7ff ffe1 	bl	800941c <SPI_MasterDevice_SetTransferState>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800945a:	2300      	movs	r3, #0
 800945c:	607b      	str	r3, [r7, #4]
        xSemaphoreGiveFromISR(rxMaster_Semaphore, &xHigherPriorityTaskWoken);
 800945e:	4b1c      	ldr	r3, [pc, #112]	@ (80094d0 <SPIMaster_IRQHandler+0x94>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	1d3a      	adds	r2, r7, #4
 8009464:	4611      	mov	r1, r2
 8009466:	4618      	mov	r0, r3
 8009468:	f007 fbf2 	bl	8010c50 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d007      	beq.n	8009482 <SPIMaster_IRQHandler+0x46>
 8009472:	4b18      	ldr	r3, [pc, #96]	@ (80094d4 <SPIMaster_IRQHandler+0x98>)
 8009474:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009478:	601a      	str	r2, [r3, #0]
 800947a:	f3bf 8f4f 	dsb	sy
 800947e:	f3bf 8f6f 	isb	sy
    }
    if (LL_BDMA_IsActiveFlag_TE0(BDMA)) {
 8009482:	4812      	ldr	r0, [pc, #72]	@ (80094cc <SPIMaster_IRQHandler+0x90>)
 8009484:	f7ff fe3d 	bl	8009102 <LL_BDMA_IsActiveFlag_TE0>
 8009488:	4603      	mov	r3, r0
 800948a:	2b00      	cmp	r3, #0
 800948c:	d019      	beq.n	80094c2 <SPIMaster_IRQHandler+0x86>
        LL_BDMA_ClearFlag_TE0(BDMA);
 800948e:	480f      	ldr	r0, [pc, #60]	@ (80094cc <SPIMaster_IRQHandler+0x90>)
 8009490:	f7ff fe57 	bl	8009142 <LL_BDMA_ClearFlag_TE0>
        SPI_MasterDevice_SetTransferState(SPI_MASTER_TRANSFER_ERROR);
 8009494:	2003      	movs	r0, #3
 8009496:	f7ff ffc1 	bl	800941c <SPI_MasterDevice_SetTransferState>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800949a:	2300      	movs	r3, #0
 800949c:	603b      	str	r3, [r7, #0]
        xSemaphoreGiveFromISR(rxMaster_Semaphore, &xHigherPriorityTaskWoken);
 800949e:	4b0c      	ldr	r3, [pc, #48]	@ (80094d0 <SPIMaster_IRQHandler+0x94>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	463a      	mov	r2, r7
 80094a4:	4611      	mov	r1, r2
 80094a6:	4618      	mov	r0, r3
 80094a8:	f007 fbd2 	bl	8010c50 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d007      	beq.n	80094c2 <SPIMaster_IRQHandler+0x86>
 80094b2:	4b08      	ldr	r3, [pc, #32]	@ (80094d4 <SPIMaster_IRQHandler+0x98>)
 80094b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094b8:	601a      	str	r2, [r3, #0]
 80094ba:	f3bf 8f4f 	dsb	sy
 80094be:	f3bf 8f6f 	isb	sy
    }
}
 80094c2:	bf00      	nop
 80094c4:	3708      	adds	r7, #8
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	58025400 	.word	0x58025400
 80094d0:	24019628 	.word	0x24019628
 80094d4:	e000ed04 	.word	0xe000ed04

080094d8 <LL_SPI_Enable>:
{
 80094d8:	b480      	push	{r7}
 80094da:	b083      	sub	sp, #12
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f043 0201 	orr.w	r2, r3, #1
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	601a      	str	r2, [r3, #0]
}
 80094ec:	bf00      	nop
 80094ee:	370c      	adds	r7, #12
 80094f0:	46bd      	mov	sp, r7
 80094f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f6:	4770      	bx	lr

080094f8 <LL_SPI_Disable>:
{
 80094f8:	b480      	push	{r7}
 80094fa:	b083      	sub	sp, #12
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f023 0201 	bic.w	r2, r3, #1
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	601a      	str	r2, [r3, #0]
}
 800950c:	bf00      	nop
 800950e:	370c      	adds	r7, #12
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <LL_SPI_EnableDMAReq_TX>:
{
 8009518:	b480      	push	{r7}
 800951a:	b083      	sub	sp, #12
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CFG1, SPI_CFG1_TXDMAEN);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	609a      	str	r2, [r3, #8]
}
 800952c:	bf00      	nop
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr

08009538 <LL_SPI_DisableDMAReq_TX>:
{
 8009538:	b480      	push	{r7}
 800953a:	b083      	sub	sp, #12
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CFG1, SPI_CFG1_TXDMAEN);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	609a      	str	r2, [r3, #8]
}
 800954c:	bf00      	nop
 800954e:	370c      	adds	r7, #12
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr

08009558 <LL_DMA_EnableStream>:
{
 8009558:	b480      	push	{r7}
 800955a:	b085      	sub	sp, #20
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 8009566:	4a0c      	ldr	r2, [pc, #48]	@ (8009598 <LL_DMA_EnableStream+0x40>)
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	4413      	add	r3, r2
 800956c:	781b      	ldrb	r3, [r3, #0]
 800956e:	461a      	mov	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	4413      	add	r3, r2
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4908      	ldr	r1, [pc, #32]	@ (8009598 <LL_DMA_EnableStream+0x40>)
 8009578:	683a      	ldr	r2, [r7, #0]
 800957a:	440a      	add	r2, r1
 800957c:	7812      	ldrb	r2, [r2, #0]
 800957e:	4611      	mov	r1, r2
 8009580:	68fa      	ldr	r2, [r7, #12]
 8009582:	440a      	add	r2, r1
 8009584:	f043 0301 	orr.w	r3, r3, #1
 8009588:	6013      	str	r3, [r2, #0]
}
 800958a:	bf00      	nop
 800958c:	3714      	adds	r7, #20
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr
 8009596:	bf00      	nop
 8009598:	08025ef8 	.word	0x08025ef8

0800959c <LL_DMA_DisableStream>:
{
 800959c:	b480      	push	{r7}
 800959e:	b085      	sub	sp, #20
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 80095aa:	4a0c      	ldr	r2, [pc, #48]	@ (80095dc <LL_DMA_DisableStream+0x40>)
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	4413      	add	r3, r2
 80095b0:	781b      	ldrb	r3, [r3, #0]
 80095b2:	461a      	mov	r2, r3
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	4413      	add	r3, r2
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4908      	ldr	r1, [pc, #32]	@ (80095dc <LL_DMA_DisableStream+0x40>)
 80095bc:	683a      	ldr	r2, [r7, #0]
 80095be:	440a      	add	r2, r1
 80095c0:	7812      	ldrb	r2, [r2, #0]
 80095c2:	4611      	mov	r1, r2
 80095c4:	68fa      	ldr	r2, [r7, #12]
 80095c6:	440a      	add	r2, r1
 80095c8:	f023 0301 	bic.w	r3, r3, #1
 80095cc:	6013      	str	r3, [r2, #0]
}
 80095ce:	bf00      	nop
 80095d0:	3714      	adds	r7, #20
 80095d2:	46bd      	mov	sp, r7
 80095d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop
 80095dc:	08025ef8 	.word	0x08025ef8

080095e0 <LL_DMA_SetMemorySize>:
{
 80095e0:	b480      	push	{r7}
 80095e2:	b087      	sub	sp, #28
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	60f8      	str	r0, [r7, #12]
 80095e8:	60b9      	str	r1, [r7, #8]
 80095ea:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MSIZE, Size);
 80095f0:	4a0d      	ldr	r2, [pc, #52]	@ (8009628 <LL_DMA_SetMemorySize+0x48>)
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	4413      	add	r3, r2
 80095f6:	781b      	ldrb	r3, [r3, #0]
 80095f8:	461a      	mov	r2, r3
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	4413      	add	r3, r2
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8009604:	4908      	ldr	r1, [pc, #32]	@ (8009628 <LL_DMA_SetMemorySize+0x48>)
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	440b      	add	r3, r1
 800960a:	781b      	ldrb	r3, [r3, #0]
 800960c:	4619      	mov	r1, r3
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	440b      	add	r3, r1
 8009612:	4619      	mov	r1, r3
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	4313      	orrs	r3, r2
 8009618:	600b      	str	r3, [r1, #0]
}
 800961a:	bf00      	nop
 800961c:	371c      	adds	r7, #28
 800961e:	46bd      	mov	sp, r7
 8009620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009624:	4770      	bx	lr
 8009626:	bf00      	nop
 8009628:	08025ef8 	.word	0x08025ef8

0800962c <LL_DMA_SetDataLength>:
{
 800962c:	b480      	push	{r7}
 800962e:	b087      	sub	sp, #28
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT, NbData);
 800963c:	4a0d      	ldr	r2, [pc, #52]	@ (8009674 <LL_DMA_SetDataLength+0x48>)
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	4413      	add	r3, r2
 8009642:	781b      	ldrb	r3, [r3, #0]
 8009644:	461a      	mov	r2, r3
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	4413      	add	r3, r2
 800964a:	685a      	ldr	r2, [r3, #4]
 800964c:	4b0a      	ldr	r3, [pc, #40]	@ (8009678 <LL_DMA_SetDataLength+0x4c>)
 800964e:	4013      	ands	r3, r2
 8009650:	4908      	ldr	r1, [pc, #32]	@ (8009674 <LL_DMA_SetDataLength+0x48>)
 8009652:	68ba      	ldr	r2, [r7, #8]
 8009654:	440a      	add	r2, r1
 8009656:	7812      	ldrb	r2, [r2, #0]
 8009658:	4611      	mov	r1, r2
 800965a:	697a      	ldr	r2, [r7, #20]
 800965c:	440a      	add	r2, r1
 800965e:	4611      	mov	r1, r2
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	4313      	orrs	r3, r2
 8009664:	604b      	str	r3, [r1, #4]
}
 8009666:	bf00      	nop
 8009668:	371c      	adds	r7, #28
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	08025ef8 	.word	0x08025ef8
 8009678:	ffff0000 	.word	0xffff0000

0800967c <LL_DMA_ConfigAddresses>:
{
 800967c:	b480      	push	{r7}
 800967e:	b087      	sub	sp, #28
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
 8009688:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	617b      	str	r3, [r7, #20]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 800968e:	6a3b      	ldr	r3, [r7, #32]
 8009690:	2b40      	cmp	r3, #64	@ 0x40
 8009692:	d114      	bne.n	80096be <LL_DMA_ConfigAddresses+0x42>
    WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, SrcAddress);
 8009694:	4a17      	ldr	r2, [pc, #92]	@ (80096f4 <LL_DMA_ConfigAddresses+0x78>)
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	4413      	add	r3, r2
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	461a      	mov	r2, r3
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	4413      	add	r3, r2
 80096a2:	461a      	mov	r2, r3
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, DstAddress);
 80096a8:	4a12      	ldr	r2, [pc, #72]	@ (80096f4 <LL_DMA_ConfigAddresses+0x78>)
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	4413      	add	r3, r2
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	461a      	mov	r2, r3
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	4413      	add	r3, r2
 80096b6:	461a      	mov	r2, r3
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	6093      	str	r3, [r2, #8]
}
 80096bc:	e013      	b.n	80096e6 <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, SrcAddress);
 80096be:	4a0d      	ldr	r2, [pc, #52]	@ (80096f4 <LL_DMA_ConfigAddresses+0x78>)
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	4413      	add	r3, r2
 80096c4:	781b      	ldrb	r3, [r3, #0]
 80096c6:	461a      	mov	r2, r3
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	4413      	add	r3, r2
 80096cc:	461a      	mov	r2, r3
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, DstAddress);
 80096d2:	4a08      	ldr	r2, [pc, #32]	@ (80096f4 <LL_DMA_ConfigAddresses+0x78>)
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	4413      	add	r3, r2
 80096d8:	781b      	ldrb	r3, [r3, #0]
 80096da:	461a      	mov	r2, r3
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	4413      	add	r3, r2
 80096e0:	461a      	mov	r2, r3
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	60d3      	str	r3, [r2, #12]
}
 80096e6:	bf00      	nop
 80096e8:	371c      	adds	r7, #28
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop
 80096f4:	08025ef8 	.word	0x08025ef8

080096f8 <LL_DMA_SetPeriphAddress>:
{
 80096f8:	b480      	push	{r7}
 80096fa:	b087      	sub	sp, #28
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	60b9      	str	r1, [r7, #8]
 8009702:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, PeriphAddress);
 8009708:	4a07      	ldr	r2, [pc, #28]	@ (8009728 <LL_DMA_SetPeriphAddress+0x30>)
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	4413      	add	r3, r2
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	461a      	mov	r2, r3
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	4413      	add	r3, r2
 8009716:	461a      	mov	r2, r3
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6093      	str	r3, [r2, #8]
}
 800971c:	bf00      	nop
 800971e:	371c      	adds	r7, #28
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr
 8009728:	08025ef8 	.word	0x08025ef8

0800972c <LL_DMA_ClearFlag_TC7>:
{
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTCIF7);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800973a:	60da      	str	r2, [r3, #12]
}
 800973c:	bf00      	nop
 800973e:	370c      	adds	r7, #12
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr

08009748 <LL_DMA_ClearFlag_TE7>:
{
 8009748:	b480      	push	{r7}
 800974a:	b083      	sub	sp, #12
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTEIF7);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8009756:	60da      	str	r2, [r3, #12]
}
 8009758:	bf00      	nop
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <LL_DMA_EnableIT_TE>:
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TEIE);
 8009772:	4a0c      	ldr	r2, [pc, #48]	@ (80097a4 <LL_DMA_EnableIT_TE+0x40>)
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	4413      	add	r3, r2
 8009778:	781b      	ldrb	r3, [r3, #0]
 800977a:	461a      	mov	r2, r3
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	4413      	add	r3, r2
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4908      	ldr	r1, [pc, #32]	@ (80097a4 <LL_DMA_EnableIT_TE+0x40>)
 8009784:	683a      	ldr	r2, [r7, #0]
 8009786:	440a      	add	r2, r1
 8009788:	7812      	ldrb	r2, [r2, #0]
 800978a:	4611      	mov	r1, r2
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	440a      	add	r2, r1
 8009790:	f043 0304 	orr.w	r3, r3, #4
 8009794:	6013      	str	r3, [r2, #0]
}
 8009796:	bf00      	nop
 8009798:	3714      	adds	r7, #20
 800979a:	46bd      	mov	sp, r7
 800979c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a0:	4770      	bx	lr
 80097a2:	bf00      	nop
 80097a4:	08025ef8 	.word	0x08025ef8

080097a8 <LL_DMA_EnableIT_TC>:
{
 80097a8:	b480      	push	{r7}
 80097aa:	b085      	sub	sp, #20
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 80097b6:	4a0c      	ldr	r2, [pc, #48]	@ (80097e8 <LL_DMA_EnableIT_TC+0x40>)
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	4413      	add	r3, r2
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	461a      	mov	r2, r3
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	4413      	add	r3, r2
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4908      	ldr	r1, [pc, #32]	@ (80097e8 <LL_DMA_EnableIT_TC+0x40>)
 80097c8:	683a      	ldr	r2, [r7, #0]
 80097ca:	440a      	add	r2, r1
 80097cc:	7812      	ldrb	r2, [r2, #0]
 80097ce:	4611      	mov	r1, r2
 80097d0:	68fa      	ldr	r2, [r7, #12]
 80097d2:	440a      	add	r2, r1
 80097d4:	f043 0310 	orr.w	r3, r3, #16
 80097d8:	6013      	str	r3, [r2, #0]
}
 80097da:	bf00      	nop
 80097dc:	3714      	adds	r7, #20
 80097de:	46bd      	mov	sp, r7
 80097e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e4:	4770      	bx	lr
 80097e6:	bf00      	nop
 80097e8:	08025ef8 	.word	0x08025ef8

080097ec <UpdateCRC16_XMODEM>:
    .transfer_state = SPI_TRANSFER_WAIT,
    .data_context = {0},
    .is_initialized = false
};

static uint16_t UpdateCRC16_XMODEM(uint16_t crc, uint8_t byte) {
 80097ec:	b480      	push	{r7}
 80097ee:	b085      	sub	sp, #20
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	4603      	mov	r3, r0
 80097f4:	460a      	mov	r2, r1
 80097f6:	80fb      	strh	r3, [r7, #6]
 80097f8:	4613      	mov	r3, r2
 80097fa:	717b      	strb	r3, [r7, #5]
    const uint16_t polynomial = 0x1021; // CRC16 XMODEM
 80097fc:	f241 0321 	movw	r3, #4129	@ 0x1021
 8009800:	81bb      	strh	r3, [r7, #12]
    crc ^= (uint16_t)byte << 8;
 8009802:	797b      	ldrb	r3, [r7, #5]
 8009804:	b21b      	sxth	r3, r3
 8009806:	021b      	lsls	r3, r3, #8
 8009808:	b21a      	sxth	r2, r3
 800980a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800980e:	4053      	eors	r3, r2
 8009810:	b21b      	sxth	r3, r3
 8009812:	80fb      	strh	r3, [r7, #6]
    for (uint8_t bit = 0; bit < 8; bit++) {
 8009814:	2300      	movs	r3, #0
 8009816:	73fb      	strb	r3, [r7, #15]
 8009818:	e013      	b.n	8009842 <UpdateCRC16_XMODEM+0x56>
        if (crc & 0x8000) {
 800981a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800981e:	2b00      	cmp	r3, #0
 8009820:	da09      	bge.n	8009836 <UpdateCRC16_XMODEM+0x4a>
            crc = (crc << 1) ^ polynomial;
 8009822:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009826:	005b      	lsls	r3, r3, #1
 8009828:	b21a      	sxth	r2, r3
 800982a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800982e:	4053      	eors	r3, r2
 8009830:	b21b      	sxth	r3, r3
 8009832:	80fb      	strh	r3, [r7, #6]
 8009834:	e002      	b.n	800983c <UpdateCRC16_XMODEM+0x50>
        } else {
            crc <<= 1;
 8009836:	88fb      	ldrh	r3, [r7, #6]
 8009838:	005b      	lsls	r3, r3, #1
 800983a:	80fb      	strh	r3, [r7, #6]
    for (uint8_t bit = 0; bit < 8; bit++) {
 800983c:	7bfb      	ldrb	r3, [r7, #15]
 800983e:	3301      	adds	r3, #1
 8009840:	73fb      	strb	r3, [r7, #15]
 8009842:	7bfb      	ldrb	r3, [r7, #15]
 8009844:	2b07      	cmp	r3, #7
 8009846:	d9e8      	bls.n	800981a <UpdateCRC16_XMODEM+0x2e>
        }
    }
    return crc;
 8009848:	88fb      	ldrh	r3, [r7, #6]
}
 800984a:	4618      	mov	r0, r3
 800984c:	3714      	adds	r7, #20
 800984e:	46bd      	mov	sp, r7
 8009850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009854:	4770      	bx	lr
	...

08009858 <SPI_SlaveDevice_GetHandle>:

SPI_SlaveDevice_t* SPI_SlaveDevice_GetHandle(void)
{
 8009858:	b480      	push	{r7}
 800985a:	af00      	add	r7, sp, #0
    return &spi_device_instance;
 800985c:	4b02      	ldr	r3, [pc, #8]	@ (8009868 <SPI_SlaveDevice_GetHandle+0x10>)
}
 800985e:	4618      	mov	r0, r3
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr
 8009868:	24019638 	.word	0x24019638

0800986c <SPI_SlaveDevice_Init>:

Std_ReturnType SPI_SlaveDevice_Init(void)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	af00      	add	r7, sp, #0
    if (spi_device_instance.is_initialized) {
 8009870:	4b12      	ldr	r3, [pc, #72]	@ (80098bc <SPI_SlaveDevice_Init+0x50>)
 8009872:	7d1b      	ldrb	r3, [r3, #20]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d001      	beq.n	800987c <SPI_SlaveDevice_Init+0x10>
        return E_OK;
 8009878:	2300      	movs	r3, #0
 800987a:	e01d      	b.n	80098b8 <SPI_SlaveDevice_Init+0x4c>
    }

    LL_DMA_SetMemorySize(SPI_DMA_INSTANCE, SPI_DMA_TX_STREAM, LL_DMA_MDATAALIGN_BYTE);
 800987c:	2200      	movs	r2, #0
 800987e:	2107      	movs	r1, #7
 8009880:	480f      	ldr	r0, [pc, #60]	@ (80098c0 <SPI_SlaveDevice_Init+0x54>)
 8009882:	f7ff fead 	bl	80095e0 <LL_DMA_SetMemorySize>
    LL_DMA_SetPeriphAddress(SPI_DMA_INSTANCE, SPI_DMA_TX_STREAM, (uint32_t)&SPI_SLAVE_INSTANCE->TXDR);
 8009886:	4a0f      	ldr	r2, [pc, #60]	@ (80098c4 <SPI_SlaveDevice_Init+0x58>)
 8009888:	2107      	movs	r1, #7
 800988a:	480d      	ldr	r0, [pc, #52]	@ (80098c0 <SPI_SlaveDevice_Init+0x54>)
 800988c:	f7ff ff34 	bl	80096f8 <LL_DMA_SetPeriphAddress>

    LL_DMA_EnableIT_TC(SPI_DMA_INSTANCE, SPI_DMA_TX_STREAM);
 8009890:	2107      	movs	r1, #7
 8009892:	480b      	ldr	r0, [pc, #44]	@ (80098c0 <SPI_SlaveDevice_Init+0x54>)
 8009894:	f7ff ff88 	bl	80097a8 <LL_DMA_EnableIT_TC>
    LL_DMA_EnableIT_TE(SPI_DMA_INSTANCE, SPI_DMA_TX_STREAM);
 8009898:	2107      	movs	r1, #7
 800989a:	4809      	ldr	r0, [pc, #36]	@ (80098c0 <SPI_SlaveDevice_Init+0x54>)
 800989c:	f7ff ff62 	bl	8009764 <LL_DMA_EnableIT_TE>

    toCM4_Init();
 80098a0:	f7f7 f8d2 	bl	8000a48 <toCM4_Init>
    spi_device_instance.data_context.is_valid = false;
 80098a4:	4b05      	ldr	r3, [pc, #20]	@ (80098bc <SPI_SlaveDevice_Init+0x50>)
 80098a6:	2200      	movs	r2, #0
 80098a8:	749a      	strb	r2, [r3, #18]
    spi_device_instance.is_initialized = true;
 80098aa:	4b04      	ldr	r3, [pc, #16]	@ (80098bc <SPI_SlaveDevice_Init+0x50>)
 80098ac:	2201      	movs	r2, #1
 80098ae:	751a      	strb	r2, [r3, #20]
    spi_device_instance.transfer_state = SPI_TRANSFER_WAIT;
 80098b0:	4b02      	ldr	r3, [pc, #8]	@ (80098bc <SPI_SlaveDevice_Init+0x50>)
 80098b2:	2200      	movs	r2, #0
 80098b4:	701a      	strb	r2, [r3, #0]
    return E_OK;
 80098b6:	2300      	movs	r3, #0
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	24019638 	.word	0x24019638
 80098c0:	40020000 	.word	0x40020000
 80098c4:	40015020 	.word	0x40015020

080098c8 <SPI_SlaveDevice_CollectData>:

Std_ReturnType SPI_SlaveDevice_CollectData(uint8_t type, uint32_t sample, uint32_t data_addr)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b088      	sub	sp, #32
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	4603      	mov	r3, r0
 80098d0:	60b9      	str	r1, [r7, #8]
 80098d2:	607a      	str	r2, [r7, #4]
 80098d4:	73fb      	strb	r3, [r7, #15]
    if (!spi_device_instance.is_initialized) {
 80098d6:	4b47      	ldr	r3, [pc, #284]	@ (80099f4 <SPI_SlaveDevice_CollectData+0x12c>)
 80098d8:	7d1b      	ldrb	r3, [r3, #20]
 80098da:	f083 0301 	eor.w	r3, r3, #1
 80098de:	b2db      	uxtb	r3, r3
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d001      	beq.n	80098e8 <SPI_SlaveDevice_CollectData+0x20>
        return E_ERROR;
 80098e4:	2301      	movs	r3, #1
 80098e6:	e080      	b.n	80099ea <SPI_SlaveDevice_CollectData+0x122>
    }

    if (toCM4_GetState() != TOCM4_IDLE) {
 80098e8:	f7f7 f914 	bl	8000b14 <toCM4_GetState>
 80098ec:	4603      	mov	r3, r0
 80098ee:	2b03      	cmp	r3, #3
 80098f0:	d001      	beq.n	80098f6 <SPI_SlaveDevice_CollectData+0x2e>
        return E_ERROR;
 80098f2:	2301      	movs	r3, #1
 80098f4:	e079      	b.n	80099ea <SPI_SlaveDevice_CollectData+0x122>
    }

    if (type > 3) {
 80098f6:	7bfb      	ldrb	r3, [r7, #15]
 80098f8:	2b03      	cmp	r3, #3
 80098fa:	d901      	bls.n	8009900 <SPI_SlaveDevice_CollectData+0x38>
        return E_ERROR;
 80098fc:	2301      	movs	r3, #1
 80098fe:	e074      	b.n	80099ea <SPI_SlaveDevice_CollectData+0x122>
    }

    if (sample < 1 || sample > 100000 || sample * 2 > RAM_D2_200KB_SIZE) {
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d008      	beq.n	8009918 <SPI_SlaveDevice_CollectData+0x50>
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	4a3b      	ldr	r2, [pc, #236]	@ (80099f8 <SPI_SlaveDevice_CollectData+0x130>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d804      	bhi.n	8009918 <SPI_SlaveDevice_CollectData+0x50>
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	005b      	lsls	r3, r3, #1
 8009912:	f5b3 3f48 	cmp.w	r3, #204800	@ 0x32000
 8009916:	d901      	bls.n	800991c <SPI_SlaveDevice_CollectData+0x54>
        return E_ERROR;
 8009918:	2301      	movs	r3, #1
 800991a:	e066      	b.n	80099ea <SPI_SlaveDevice_CollectData+0x122>
    }

    toCM4_SetState(TOCM4_BUSY);
 800991c:	2002      	movs	r0, #2
 800991e:	f7f7 f8a7 	bl	8000a70 <toCM4_SetState>
    spi_device_instance.data_context.is_valid = false;
 8009922:	4b34      	ldr	r3, [pc, #208]	@ (80099f4 <SPI_SlaveDevice_CollectData+0x12c>)
 8009924:	2200      	movs	r2, #0
 8009926:	749a      	strb	r2, [r3, #18]

    if (type == 0) {
 8009928:	7bfb      	ldrb	r3, [r7, #15]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d159      	bne.n	80099e2 <SPI_SlaveDevice_CollectData+0x11a>
        uint16_t crc = 0x0000;
 800992e:	2300      	movs	r3, #0
 8009930:	83fb      	strh	r3, [r7, #30]
        uint16_t *data = (uint16_t *)data_addr;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	617b      	str	r3, [r7, #20]

        for (uint32_t i = 0; i < sample; i++) {
 8009936:	2300      	movs	r3, #0
 8009938:	61bb      	str	r3, [r7, #24]
 800993a:	e02b      	b.n	8009994 <SPI_SlaveDevice_CollectData+0xcc>
            uint16_t value = (uint16_t)(i % 1001);
 800993c:	69bb      	ldr	r3, [r7, #24]
 800993e:	4a2f      	ldr	r2, [pc, #188]	@ (80099fc <SPI_SlaveDevice_CollectData+0x134>)
 8009940:	fba2 1203 	umull	r1, r2, r2, r3
 8009944:	1a99      	subs	r1, r3, r2
 8009946:	0849      	lsrs	r1, r1, #1
 8009948:	440a      	add	r2, r1
 800994a:	0a52      	lsrs	r2, r2, #9
 800994c:	f240 31e9 	movw	r1, #1001	@ 0x3e9
 8009950:	fb01 f202 	mul.w	r2, r1, r2
 8009954:	1a9a      	subs	r2, r3, r2
 8009956:	4613      	mov	r3, r2
 8009958:	827b      	strh	r3, [r7, #18]
            data[i] = value;
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	005b      	lsls	r3, r3, #1
 800995e:	697a      	ldr	r2, [r7, #20]
 8009960:	4413      	add	r3, r2
 8009962:	8a7a      	ldrh	r2, [r7, #18]
 8009964:	801a      	strh	r2, [r3, #0]
            crc = UpdateCRC16_XMODEM(crc, (uint8_t)(value & 0xFF));
 8009966:	8a7b      	ldrh	r3, [r7, #18]
 8009968:	b2da      	uxtb	r2, r3
 800996a:	8bfb      	ldrh	r3, [r7, #30]
 800996c:	4611      	mov	r1, r2
 800996e:	4618      	mov	r0, r3
 8009970:	f7ff ff3c 	bl	80097ec <UpdateCRC16_XMODEM>
 8009974:	4603      	mov	r3, r0
 8009976:	83fb      	strh	r3, [r7, #30]
            crc = UpdateCRC16_XMODEM(crc, (uint8_t)((value >> 8) & 0xFF));
 8009978:	8a7b      	ldrh	r3, [r7, #18]
 800997a:	0a1b      	lsrs	r3, r3, #8
 800997c:	b29b      	uxth	r3, r3
 800997e:	b2da      	uxtb	r2, r3
 8009980:	8bfb      	ldrh	r3, [r7, #30]
 8009982:	4611      	mov	r1, r2
 8009984:	4618      	mov	r0, r3
 8009986:	f7ff ff31 	bl	80097ec <UpdateCRC16_XMODEM>
 800998a:	4603      	mov	r3, r0
 800998c:	83fb      	strh	r3, [r7, #30]
        for (uint32_t i = 0; i < sample; i++) {
 800998e:	69bb      	ldr	r3, [r7, #24]
 8009990:	3301      	adds	r3, #1
 8009992:	61bb      	str	r3, [r7, #24]
 8009994:	69ba      	ldr	r2, [r7, #24]
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	429a      	cmp	r2, r3
 800999a:	d3cf      	bcc.n	800993c <SPI_SlaveDevice_CollectData+0x74>
        }

        spi_device_instance.data_context.type = type;
 800999c:	4a15      	ldr	r2, [pc, #84]	@ (80099f4 <SPI_SlaveDevice_CollectData+0x12c>)
 800999e:	7bfb      	ldrb	r3, [r7, #15]
 80099a0:	7113      	strb	r3, [r2, #4]
        spi_device_instance.data_context.sample = sample;
 80099a2:	4a14      	ldr	r2, [pc, #80]	@ (80099f4 <SPI_SlaveDevice_CollectData+0x12c>)
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	6093      	str	r3, [r2, #8]
        spi_device_instance.data_context.data_size = sample * 2;
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	005b      	lsls	r3, r3, #1
 80099ac:	4a11      	ldr	r2, [pc, #68]	@ (80099f4 <SPI_SlaveDevice_CollectData+0x12c>)
 80099ae:	60d3      	str	r3, [r2, #12]
        spi_device_instance.data_context.crc = crc;
 80099b0:	4a10      	ldr	r2, [pc, #64]	@ (80099f4 <SPI_SlaveDevice_CollectData+0x12c>)
 80099b2:	8bfb      	ldrh	r3, [r7, #30]
 80099b4:	8213      	strh	r3, [r2, #16]
        spi_device_instance.data_context.is_valid = true;
 80099b6:	4b0f      	ldr	r3, [pc, #60]	@ (80099f4 <SPI_SlaveDevice_CollectData+0x12c>)
 80099b8:	2201      	movs	r2, #1
 80099ba:	749a      	strb	r2, [r3, #18]

        if (SPI_SlaveDevice_ResetDMA(data_addr, spi_device_instance.data_context.data_size) != E_OK) {
 80099bc:	4b0d      	ldr	r3, [pc, #52]	@ (80099f4 <SPI_SlaveDevice_CollectData+0x12c>)
 80099be:	68db      	ldr	r3, [r3, #12]
 80099c0:	4619      	mov	r1, r3
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 f840 	bl	8009a48 <SPI_SlaveDevice_ResetDMA>
 80099c8:	4603      	mov	r3, r0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d004      	beq.n	80099d8 <SPI_SlaveDevice_CollectData+0x110>
            toCM4_SetState(TOCM4_ERROR);
 80099ce:	2000      	movs	r0, #0
 80099d0:	f7f7 f84e 	bl	8000a70 <toCM4_SetState>
            return E_ERROR;
 80099d4:	2301      	movs	r3, #1
 80099d6:	e008      	b.n	80099ea <SPI_SlaveDevice_CollectData+0x122>
        }

        toCM4_SetState(TOCM4_READYSEND);
 80099d8:	2001      	movs	r0, #1
 80099da:	f7f7 f849 	bl	8000a70 <toCM4_SetState>
    } else {
        toCM4_SetState(TOCM4_IDLE);
        return E_BUSY;
    }

    return E_OK;
 80099de:	2300      	movs	r3, #0
 80099e0:	e003      	b.n	80099ea <SPI_SlaveDevice_CollectData+0x122>
        toCM4_SetState(TOCM4_IDLE);
 80099e2:	2003      	movs	r0, #3
 80099e4:	f7f7 f844 	bl	8000a70 <toCM4_SetState>
        return E_BUSY;
 80099e8:	2302      	movs	r3, #2
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3720      	adds	r7, #32
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
 80099f2:	bf00      	nop
 80099f4:	24019638 	.word	0x24019638
 80099f8:	000186a0 	.word	0x000186a0
 80099fc:	05e1d27b 	.word	0x05e1d27b

08009a00 <SPI_SlaveDevice_GetDataInfo>:

Std_ReturnType SPI_SlaveDevice_GetDataInfo(DataProcessContext_t *context)
{
 8009a00:	b490      	push	{r4, r7}
 8009a02:	b082      	sub	sp, #8
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
    if (!spi_device_instance.is_initialized || !spi_device_instance.data_context.is_valid) {
 8009a08:	4b0e      	ldr	r3, [pc, #56]	@ (8009a44 <SPI_SlaveDevice_GetDataInfo+0x44>)
 8009a0a:	7d1b      	ldrb	r3, [r3, #20]
 8009a0c:	f083 0301 	eor.w	r3, r3, #1
 8009a10:	b2db      	uxtb	r3, r3
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d106      	bne.n	8009a24 <SPI_SlaveDevice_GetDataInfo+0x24>
 8009a16:	4b0b      	ldr	r3, [pc, #44]	@ (8009a44 <SPI_SlaveDevice_GetDataInfo+0x44>)
 8009a18:	7c9b      	ldrb	r3, [r3, #18]
 8009a1a:	f083 0301 	eor.w	r3, r3, #1
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d001      	beq.n	8009a28 <SPI_SlaveDevice_GetDataInfo+0x28>
        return E_ERROR;
 8009a24:	2301      	movs	r3, #1
 8009a26:	e007      	b.n	8009a38 <SPI_SlaveDevice_GetDataInfo+0x38>
    }

    *context = spi_device_instance.data_context;
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	4b06      	ldr	r3, [pc, #24]	@ (8009a44 <SPI_SlaveDevice_GetDataInfo+0x44>)
 8009a2c:	4614      	mov	r4, r2
 8009a2e:	3304      	adds	r3, #4
 8009a30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009a32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return E_OK;
 8009a36:	2300      	movs	r3, #0
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3708      	adds	r7, #8
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bc90      	pop	{r4, r7}
 8009a40:	4770      	bx	lr
 8009a42:	bf00      	nop
 8009a44:	24019638 	.word	0x24019638

08009a48 <SPI_SlaveDevice_ResetDMA>:

Std_ReturnType SPI_SlaveDevice_ResetDMA(uint32_t data_addr, uint32_t data_size)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af02      	add	r7, sp, #8
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]
    if (!spi_device_instance.is_initialized) {
 8009a52:	4b22      	ldr	r3, [pc, #136]	@ (8009adc <SPI_SlaveDevice_ResetDMA+0x94>)
 8009a54:	7d1b      	ldrb	r3, [r3, #20]
 8009a56:	f083 0301 	eor.w	r3, r3, #1
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d001      	beq.n	8009a64 <SPI_SlaveDevice_ResetDMA+0x1c>
        return E_ERROR;
 8009a60:	2301      	movs	r3, #1
 8009a62:	e036      	b.n	8009ad2 <SPI_SlaveDevice_ResetDMA+0x8a>
    }

    if (toCM4_GetState() != TOCM4_BUSY && toCM4_GetState() != TOCM4_READYSEND) {
 8009a64:	f7f7 f856 	bl	8000b14 <toCM4_GetState>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	2b02      	cmp	r3, #2
 8009a6c:	d006      	beq.n	8009a7c <SPI_SlaveDevice_ResetDMA+0x34>
 8009a6e:	f7f7 f851 	bl	8000b14 <toCM4_GetState>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d001      	beq.n	8009a7c <SPI_SlaveDevice_ResetDMA+0x34>
        return E_ERROR;
 8009a78:	2301      	movs	r3, #1
 8009a7a:	e02a      	b.n	8009ad2 <SPI_SlaveDevice_ResetDMA+0x8a>
    }

    LL_DMA_DisableStream(SPI_DMA_INSTANCE, SPI_DMA_TX_STREAM);
 8009a7c:	2107      	movs	r1, #7
 8009a7e:	4818      	ldr	r0, [pc, #96]	@ (8009ae0 <SPI_SlaveDevice_ResetDMA+0x98>)
 8009a80:	f7ff fd8c 	bl	800959c <LL_DMA_DisableStream>
    LL_SPI_DisableDMAReq_TX(SPI_SLAVE_INSTANCE);
 8009a84:	4817      	ldr	r0, [pc, #92]	@ (8009ae4 <SPI_SlaveDevice_ResetDMA+0x9c>)
 8009a86:	f7ff fd57 	bl	8009538 <LL_SPI_DisableDMAReq_TX>
    LL_SPI_Disable(SPI_SLAVE_INSTANCE);
 8009a8a:	4816      	ldr	r0, [pc, #88]	@ (8009ae4 <SPI_SlaveDevice_ResetDMA+0x9c>)
 8009a8c:	f7ff fd34 	bl	80094f8 <LL_SPI_Disable>

    LL_DMA_ClearFlag_TC7(SPI_DMA_INSTANCE);
 8009a90:	4813      	ldr	r0, [pc, #76]	@ (8009ae0 <SPI_SlaveDevice_ResetDMA+0x98>)
 8009a92:	f7ff fe4b 	bl	800972c <LL_DMA_ClearFlag_TC7>
    LL_DMA_ClearFlag_TE7(SPI_DMA_INSTANCE);
 8009a96:	4812      	ldr	r0, [pc, #72]	@ (8009ae0 <SPI_SlaveDevice_ResetDMA+0x98>)
 8009a98:	f7ff fe56 	bl	8009748 <LL_DMA_ClearFlag_TE7>

    LL_DMA_ConfigAddresses(SPI_DMA_INSTANCE, SPI_DMA_TX_STREAM,
 8009a9c:	2340      	movs	r3, #64	@ 0x40
 8009a9e:	9300      	str	r3, [sp, #0]
 8009aa0:	4b11      	ldr	r3, [pc, #68]	@ (8009ae8 <SPI_SlaveDevice_ResetDMA+0xa0>)
 8009aa2:	687a      	ldr	r2, [r7, #4]
 8009aa4:	2107      	movs	r1, #7
 8009aa6:	480e      	ldr	r0, [pc, #56]	@ (8009ae0 <SPI_SlaveDevice_ResetDMA+0x98>)
 8009aa8:	f7ff fde8 	bl	800967c <LL_DMA_ConfigAddresses>
                           data_addr, (uint32_t)&SPI_SLAVE_INSTANCE->TXDR,
                           LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
    LL_DMA_SetDataLength(SPI_DMA_INSTANCE, SPI_DMA_TX_STREAM, data_size);
 8009aac:	683a      	ldr	r2, [r7, #0]
 8009aae:	2107      	movs	r1, #7
 8009ab0:	480b      	ldr	r0, [pc, #44]	@ (8009ae0 <SPI_SlaveDevice_ResetDMA+0x98>)
 8009ab2:	f7ff fdbb 	bl	800962c <LL_DMA_SetDataLength>

    LL_SPI_Enable(SPI_SLAVE_INSTANCE);
 8009ab6:	480b      	ldr	r0, [pc, #44]	@ (8009ae4 <SPI_SlaveDevice_ResetDMA+0x9c>)
 8009ab8:	f7ff fd0e 	bl	80094d8 <LL_SPI_Enable>
    LL_SPI_EnableDMAReq_TX(SPI_SLAVE_INSTANCE);
 8009abc:	4809      	ldr	r0, [pc, #36]	@ (8009ae4 <SPI_SlaveDevice_ResetDMA+0x9c>)
 8009abe:	f7ff fd2b 	bl	8009518 <LL_SPI_EnableDMAReq_TX>
    LL_DMA_EnableStream(SPI_DMA_INSTANCE, SPI_DMA_TX_STREAM);
 8009ac2:	2107      	movs	r1, #7
 8009ac4:	4806      	ldr	r0, [pc, #24]	@ (8009ae0 <SPI_SlaveDevice_ResetDMA+0x98>)
 8009ac6:	f7ff fd47 	bl	8009558 <LL_DMA_EnableStream>

    spi_device_instance.transfer_state = SPI_TRANSFER_WAIT;
 8009aca:	4b04      	ldr	r3, [pc, #16]	@ (8009adc <SPI_SlaveDevice_ResetDMA+0x94>)
 8009acc:	2200      	movs	r2, #0
 8009ace:	701a      	strb	r2, [r3, #0]
    return E_OK;
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3708      	adds	r7, #8
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}
 8009ada:	bf00      	nop
 8009adc:	24019638 	.word	0x24019638
 8009ae0:	40020000 	.word	0x40020000
 8009ae4:	40015000 	.word	0x40015000
 8009ae8:	40015020 	.word	0x40015020

08009aec <SPI_SlaveDevice_Disable>:

Std_ReturnType SPI_SlaveDevice_Disable(void)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	af00      	add	r7, sp, #0
    if (!spi_device_instance.is_initialized) {
 8009af0:	4b10      	ldr	r3, [pc, #64]	@ (8009b34 <SPI_SlaveDevice_Disable+0x48>)
 8009af2:	7d1b      	ldrb	r3, [r3, #20]
 8009af4:	f083 0301 	eor.w	r3, r3, #1
 8009af8:	b2db      	uxtb	r3, r3
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d001      	beq.n	8009b02 <SPI_SlaveDevice_Disable+0x16>
        return E_ERROR;
 8009afe:	2301      	movs	r3, #1
 8009b00:	e016      	b.n	8009b30 <SPI_SlaveDevice_Disable+0x44>
    }

    LL_DMA_DisableStream(SPI_DMA_INSTANCE, SPI_DMA_TX_STREAM);
 8009b02:	2107      	movs	r1, #7
 8009b04:	480c      	ldr	r0, [pc, #48]	@ (8009b38 <SPI_SlaveDevice_Disable+0x4c>)
 8009b06:	f7ff fd49 	bl	800959c <LL_DMA_DisableStream>
    LL_SPI_DisableDMAReq_TX(SPI_SLAVE_INSTANCE);
 8009b0a:	480c      	ldr	r0, [pc, #48]	@ (8009b3c <SPI_SlaveDevice_Disable+0x50>)
 8009b0c:	f7ff fd14 	bl	8009538 <LL_SPI_DisableDMAReq_TX>
//    LL_SPI_Disable(SPI_SLAVE_INSTANCE);

    LL_DMA_ClearFlag_TC7(SPI_DMA_INSTANCE);
 8009b10:	4809      	ldr	r0, [pc, #36]	@ (8009b38 <SPI_SlaveDevice_Disable+0x4c>)
 8009b12:	f7ff fe0b 	bl	800972c <LL_DMA_ClearFlag_TC7>
    LL_DMA_ClearFlag_TE7(SPI_DMA_INSTANCE);
 8009b16:	4808      	ldr	r0, [pc, #32]	@ (8009b38 <SPI_SlaveDevice_Disable+0x4c>)
 8009b18:	f7ff fe16 	bl	8009748 <LL_DMA_ClearFlag_TE7>

    spi_device_instance.transfer_state = SPI_TRANSFER_WAIT;
 8009b1c:	4b05      	ldr	r3, [pc, #20]	@ (8009b34 <SPI_SlaveDevice_Disable+0x48>)
 8009b1e:	2200      	movs	r2, #0
 8009b20:	701a      	strb	r2, [r3, #0]
    spi_device_instance.data_context.is_valid = false;
 8009b22:	4b04      	ldr	r3, [pc, #16]	@ (8009b34 <SPI_SlaveDevice_Disable+0x48>)
 8009b24:	2200      	movs	r2, #0
 8009b26:	749a      	strb	r2, [r3, #18]
    toCM4_SetState(TOCM4_IDLE);
 8009b28:	2003      	movs	r0, #3
 8009b2a:	f7f6 ffa1 	bl	8000a70 <toCM4_SetState>
    return E_OK;
 8009b2e:	2300      	movs	r3, #0
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	bd80      	pop	{r7, pc}
 8009b34:	24019638 	.word	0x24019638
 8009b38:	40020000 	.word	0x40020000
 8009b3c:	40015000 	.word	0x40015000

08009b40 <SPI_SlaveDevice_SetTransferState>:
{
    return spi_device_instance.transfer_state;
}

void SPI_SlaveDevice_SetTransferState(SPI_TransferState_t state)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	4603      	mov	r3, r0
 8009b48:	71fb      	strb	r3, [r7, #7]
    spi_device_instance.transfer_state = state;
 8009b4a:	4a04      	ldr	r2, [pc, #16]	@ (8009b5c <SPI_SlaveDevice_SetTransferState+0x1c>)
 8009b4c:	79fb      	ldrb	r3, [r7, #7]
 8009b4e:	7013      	strb	r3, [r2, #0]
}
 8009b50:	bf00      	nop
 8009b52:	370c      	adds	r7, #12
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr
 8009b5c:	24019638 	.word	0x24019638

08009b60 <SPI_SlaveDevice_GetCM4State>:

toCM4_State_t SPI_SlaveDevice_GetCM4State(void)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	af00      	add	r7, sp, #0
    return toCM4_GetState();
 8009b64:	f7f6 ffd6 	bl	8000b14 <toCM4_GetState>
 8009b68:	4603      	mov	r3, r0
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	bd80      	pop	{r7, pc}
	...

08009b70 <isLeapYear>:
    uint8_t minutes;
    uint8_t seconds;
} s_WorkingTimeClock_context = {0, 0, 0, 0};

static inline uint8_t isLeapYear(uint16_t fullYear)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b083      	sub	sp, #12
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	4603      	mov	r3, r0
 8009b78:	80fb      	strh	r3, [r7, #6]
    return ((fullYear % 4 == 0) && ((fullYear % 100 != 0) || (fullYear % 400 == 0))) ? 1 : 0;
 8009b7a:	88fb      	ldrh	r3, [r7, #6]
 8009b7c:	f003 0303 	and.w	r3, r3, #3
 8009b80:	b29b      	uxth	r3, r3
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d11a      	bne.n	8009bbc <isLeapYear+0x4c>
 8009b86:	88fb      	ldrh	r3, [r7, #6]
 8009b88:	4a10      	ldr	r2, [pc, #64]	@ (8009bcc <isLeapYear+0x5c>)
 8009b8a:	fba2 1203 	umull	r1, r2, r2, r3
 8009b8e:	0952      	lsrs	r2, r2, #5
 8009b90:	2164      	movs	r1, #100	@ 0x64
 8009b92:	fb01 f202 	mul.w	r2, r1, r2
 8009b96:	1a9b      	subs	r3, r3, r2
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d10c      	bne.n	8009bb8 <isLeapYear+0x48>
 8009b9e:	88fb      	ldrh	r3, [r7, #6]
 8009ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8009bcc <isLeapYear+0x5c>)
 8009ba2:	fba2 1203 	umull	r1, r2, r2, r3
 8009ba6:	09d2      	lsrs	r2, r2, #7
 8009ba8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8009bac:	fb01 f202 	mul.w	r2, r1, r2
 8009bb0:	1a9b      	subs	r3, r3, r2
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d101      	bne.n	8009bbc <isLeapYear+0x4c>
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e000      	b.n	8009bbe <isLeapYear+0x4e>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	b2db      	uxtb	r3, r3
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr
 8009bcc:	51eb851f 	.word	0x51eb851f

08009bd0 <getMaxDays>:

static inline uint8_t getMaxDays(uint8_t month, uint16_t fullYear)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b082      	sub	sp, #8
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	460a      	mov	r2, r1
 8009bda:	71fb      	strb	r3, [r7, #7]
 8009bdc:	4613      	mov	r3, r2
 8009bde:	80bb      	strh	r3, [r7, #4]
    static const uint8_t daysInMonth[12] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
    if (month == 2) {
 8009be0:	79fb      	ldrb	r3, [r7, #7]
 8009be2:	2b02      	cmp	r3, #2
 8009be4:	d107      	bne.n	8009bf6 <getMaxDays+0x26>
        return 28 + isLeapYear(fullYear);
 8009be6:	88bb      	ldrh	r3, [r7, #4]
 8009be8:	4618      	mov	r0, r3
 8009bea:	f7ff ffc1 	bl	8009b70 <isLeapYear>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	331c      	adds	r3, #28
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	e003      	b.n	8009bfe <getMaxDays+0x2e>
    } else {
        return daysInMonth[month - 1];
 8009bf6:	79fb      	ldrb	r3, [r7, #7]
 8009bf8:	3b01      	subs	r3, #1
 8009bfa:	4a03      	ldr	r2, [pc, #12]	@ (8009c08 <getMaxDays+0x38>)
 8009bfc:	5cd3      	ldrb	r3, [r2, r3]
    }
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3708      	adds	r7, #8
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}
 8009c06:	bf00      	nop
 8009c08:	08025f00 	.word	0x08025f00

08009c0c <DateTimeToEpoch>:

static uint32_t DateTimeToEpoch(const s_DateTime *dt)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b086      	sub	sp, #24
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
    uint32_t days = 0;
 8009c14:	2300      	movs	r3, #0
 8009c16:	617b      	str	r3, [r7, #20]
    uint16_t fullYear = 2000 + dt->year;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	789b      	ldrb	r3, [r3, #2]
 8009c1c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8009c20:	81fb      	strh	r3, [r7, #14]

    for (uint16_t year = 2000; year < fullYear; year++)
 8009c22:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009c26:	827b      	strh	r3, [r7, #18]
 8009c28:	e00d      	b.n	8009c46 <DateTimeToEpoch+0x3a>
    {
        days += 365 + isLeapYear(year);
 8009c2a:	8a7b      	ldrh	r3, [r7, #18]
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f7ff ff9f 	bl	8009b70 <isLeapYear>
 8009c32:	4603      	mov	r3, r0
 8009c34:	f203 136d 	addw	r3, r3, #365	@ 0x16d
 8009c38:	461a      	mov	r2, r3
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	617b      	str	r3, [r7, #20]
    for (uint16_t year = 2000; year < fullYear; year++)
 8009c40:	8a7b      	ldrh	r3, [r7, #18]
 8009c42:	3301      	adds	r3, #1
 8009c44:	827b      	strh	r3, [r7, #18]
 8009c46:	8a7a      	ldrh	r2, [r7, #18]
 8009c48:	89fb      	ldrh	r3, [r7, #14]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d3ed      	bcc.n	8009c2a <DateTimeToEpoch+0x1e>
    }
    for (uint8_t m = 1; m < dt->month; m++)
 8009c4e:	2301      	movs	r3, #1
 8009c50:	747b      	strb	r3, [r7, #17]
 8009c52:	e00d      	b.n	8009c70 <DateTimeToEpoch+0x64>
    {
        days += getMaxDays(m, fullYear);
 8009c54:	89fa      	ldrh	r2, [r7, #14]
 8009c56:	7c7b      	ldrb	r3, [r7, #17]
 8009c58:	4611      	mov	r1, r2
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7ff ffb8 	bl	8009bd0 <getMaxDays>
 8009c60:	4603      	mov	r3, r0
 8009c62:	461a      	mov	r2, r3
 8009c64:	697b      	ldr	r3, [r7, #20]
 8009c66:	4413      	add	r3, r2
 8009c68:	617b      	str	r3, [r7, #20]
    for (uint8_t m = 1; m < dt->month; m++)
 8009c6a:	7c7b      	ldrb	r3, [r7, #17]
 8009c6c:	3301      	adds	r3, #1
 8009c6e:	747b      	strb	r3, [r7, #17]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	785b      	ldrb	r3, [r3, #1]
 8009c74:	7c7a      	ldrb	r2, [r7, #17]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d3ec      	bcc.n	8009c54 <DateTimeToEpoch+0x48>
    }
    days += dt->day - 1;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	461a      	mov	r2, r3
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	4413      	add	r3, r2
 8009c84:	3b01      	subs	r3, #1
 8009c86:	617b      	str	r3, [r7, #20]

    return days * 86400UL + dt->hour * 3600UL + dt->minute * 60UL + dt->second;
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	4a0d      	ldr	r2, [pc, #52]	@ (8009cc0 <DateTimeToEpoch+0xb4>)
 8009c8c:	fb03 f202 	mul.w	r2, r3, r2
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	78db      	ldrb	r3, [r3, #3]
 8009c94:	4619      	mov	r1, r3
 8009c96:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009c9a:	fb01 f303 	mul.w	r3, r1, r3
 8009c9e:	441a      	add	r2, r3
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	791b      	ldrb	r3, [r3, #4]
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	460b      	mov	r3, r1
 8009ca8:	011b      	lsls	r3, r3, #4
 8009caa:	1a5b      	subs	r3, r3, r1
 8009cac:	009b      	lsls	r3, r3, #2
 8009cae:	4413      	add	r3, r2
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	7952      	ldrb	r2, [r2, #5]
 8009cb4:	4413      	add	r3, r2
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3718      	adds	r7, #24
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}
 8009cbe:	bf00      	nop
 8009cc0:	00015180 	.word	0x00015180

08009cc4 <EpochToDateTime>:

void EpochToDateTime(uint32_t epoch, s_DateTime *dt)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b086      	sub	sp, #24
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
    uint32_t days = epoch / 86400;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	4a3c      	ldr	r2, [pc, #240]	@ (8009dc4 <EpochToDateTime+0x100>)
 8009cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cd6:	0c1b      	lsrs	r3, r3, #16
 8009cd8:	617b      	str	r3, [r7, #20]
    uint32_t remSeconds = epoch % 86400;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	4a39      	ldr	r2, [pc, #228]	@ (8009dc4 <EpochToDateTime+0x100>)
 8009cde:	fba2 1203 	umull	r1, r2, r2, r3
 8009ce2:	0c12      	lsrs	r2, r2, #16
 8009ce4:	4938      	ldr	r1, [pc, #224]	@ (8009dc8 <EpochToDateTime+0x104>)
 8009ce6:	fb01 f202 	mul.w	r2, r1, r2
 8009cea:	1a9b      	subs	r3, r3, r2
 8009cec:	60fb      	str	r3, [r7, #12]

    dt->hour   = remSeconds / 3600;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	4a36      	ldr	r2, [pc, #216]	@ (8009dcc <EpochToDateTime+0x108>)
 8009cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cf6:	0adb      	lsrs	r3, r3, #11
 8009cf8:	b2da      	uxtb	r2, r3
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	70da      	strb	r2, [r3, #3]
    remSeconds %= 3600;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	4a32      	ldr	r2, [pc, #200]	@ (8009dcc <EpochToDateTime+0x108>)
 8009d02:	fba2 1203 	umull	r1, r2, r2, r3
 8009d06:	0ad2      	lsrs	r2, r2, #11
 8009d08:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8009d0c:	fb01 f202 	mul.w	r2, r1, r2
 8009d10:	1a9b      	subs	r3, r3, r2
 8009d12:	60fb      	str	r3, [r7, #12]
    dt->minute = remSeconds / 60;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	4a2e      	ldr	r2, [pc, #184]	@ (8009dd0 <EpochToDateTime+0x10c>)
 8009d18:	fba2 2303 	umull	r2, r3, r2, r3
 8009d1c:	095b      	lsrs	r3, r3, #5
 8009d1e:	b2da      	uxtb	r2, r3
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	711a      	strb	r2, [r3, #4]
    dt->second = remSeconds % 60;
 8009d24:	68f9      	ldr	r1, [r7, #12]
 8009d26:	4b2a      	ldr	r3, [pc, #168]	@ (8009dd0 <EpochToDateTime+0x10c>)
 8009d28:	fba3 2301 	umull	r2, r3, r3, r1
 8009d2c:	095a      	lsrs	r2, r3, #5
 8009d2e:	4613      	mov	r3, r2
 8009d30:	011b      	lsls	r3, r3, #4
 8009d32:	1a9b      	subs	r3, r3, r2
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	1aca      	subs	r2, r1, r3
 8009d38:	b2d2      	uxtb	r2, r2
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	715a      	strb	r2, [r3, #5]

    uint16_t year = 2000;
 8009d3e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009d42:	827b      	strh	r3, [r7, #18]
    while (1)
    {
        uint16_t daysInYear = 365 + isLeapYear(year);
 8009d44:	8a7b      	ldrh	r3, [r7, #18]
 8009d46:	4618      	mov	r0, r3
 8009d48:	f7ff ff12 	bl	8009b70 <isLeapYear>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	f203 136d 	addw	r3, r3, #365	@ 0x16d
 8009d52:	817b      	strh	r3, [r7, #10]
        if (days >= daysInYear)
 8009d54:	897b      	ldrh	r3, [r7, #10]
 8009d56:	697a      	ldr	r2, [r7, #20]
 8009d58:	429a      	cmp	r2, r3
 8009d5a:	d307      	bcc.n	8009d6c <EpochToDateTime+0xa8>
        {
            days -= daysInYear;
 8009d5c:	897b      	ldrh	r3, [r7, #10]
 8009d5e:	697a      	ldr	r2, [r7, #20]
 8009d60:	1ad3      	subs	r3, r2, r3
 8009d62:	617b      	str	r3, [r7, #20]
            year++;
 8009d64:	8a7b      	ldrh	r3, [r7, #18]
 8009d66:	3301      	adds	r3, #1
 8009d68:	827b      	strh	r3, [r7, #18]
    {
 8009d6a:	e7eb      	b.n	8009d44 <EpochToDateTime+0x80>
        } else
        {
            break;
 8009d6c:	bf00      	nop
        }
    }
    dt->year = year - 2000;
 8009d6e:	8a7b      	ldrh	r3, [r7, #18]
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	3330      	adds	r3, #48	@ 0x30
 8009d74:	b2da      	uxtb	r2, r3
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	709a      	strb	r2, [r3, #2]

    uint8_t month = 1;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	747b      	strb	r3, [r7, #17]
    while (1)
    {
        uint8_t dim = getMaxDays(month, year);
 8009d7e:	8a7a      	ldrh	r2, [r7, #18]
 8009d80:	7c7b      	ldrb	r3, [r7, #17]
 8009d82:	4611      	mov	r1, r2
 8009d84:	4618      	mov	r0, r3
 8009d86:	f7ff ff23 	bl	8009bd0 <getMaxDays>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	727b      	strb	r3, [r7, #9]
        if (days >= dim)
 8009d8e:	7a7b      	ldrb	r3, [r7, #9]
 8009d90:	697a      	ldr	r2, [r7, #20]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d307      	bcc.n	8009da6 <EpochToDateTime+0xe2>
        {
            days -= dim;
 8009d96:	7a7b      	ldrb	r3, [r7, #9]
 8009d98:	697a      	ldr	r2, [r7, #20]
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	617b      	str	r3, [r7, #20]
            month++;
 8009d9e:	7c7b      	ldrb	r3, [r7, #17]
 8009da0:	3301      	adds	r3, #1
 8009da2:	747b      	strb	r3, [r7, #17]
    {
 8009da4:	e7eb      	b.n	8009d7e <EpochToDateTime+0xba>
        }
        else
        {
            break;
 8009da6:	bf00      	nop
        }
    }
    dt->month = month;
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	7c7a      	ldrb	r2, [r7, #17]
 8009dac:	705a      	strb	r2, [r3, #1]
    dt->day = days + 1;
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	b2db      	uxtb	r3, r3
 8009db2:	3301      	adds	r3, #1
 8009db4:	b2da      	uxtb	r2, r3
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	701a      	strb	r2, [r3, #0]
}
 8009dba:	bf00      	nop
 8009dbc:	3718      	adds	r7, #24
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}
 8009dc2:	bf00      	nop
 8009dc4:	c22e4507 	.word	0xc22e4507
 8009dc8:	00015180 	.word	0x00015180
 8009dcc:	91a2b3c5 	.word	0x91a2b3c5
 8009dd0:	88888889 	.word	0x88888889

08009dd4 <Utils_SoftTime_Update>:

void Utils_SoftTime_Update(void) {
 8009dd4:	b590      	push	{r4, r7, lr}
 8009dd6:	b085      	sub	sp, #20
 8009dd8:	af00      	add	r7, sp, #0
    // Update RTC
    if (++s_RealTimeClock_context.second >= 60) {
 8009dda:	4b94      	ldr	r3, [pc, #592]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009ddc:	795b      	ldrb	r3, [r3, #5]
 8009dde:	3301      	adds	r3, #1
 8009de0:	b2da      	uxtb	r2, r3
 8009de2:	4b92      	ldr	r3, [pc, #584]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009de4:	715a      	strb	r2, [r3, #5]
 8009de6:	4b91      	ldr	r3, [pc, #580]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009de8:	795b      	ldrb	r3, [r3, #5]
 8009dea:	2b3b      	cmp	r3, #59	@ 0x3b
 8009dec:	d94c      	bls.n	8009e88 <Utils_SoftTime_Update+0xb4>
        s_RealTimeClock_context.second = 0;
 8009dee:	4b8f      	ldr	r3, [pc, #572]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009df0:	2200      	movs	r2, #0
 8009df2:	715a      	strb	r2, [r3, #5]
        if (++s_RealTimeClock_context.minute >= 60) {
 8009df4:	4b8d      	ldr	r3, [pc, #564]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009df6:	791b      	ldrb	r3, [r3, #4]
 8009df8:	3301      	adds	r3, #1
 8009dfa:	b2da      	uxtb	r2, r3
 8009dfc:	4b8b      	ldr	r3, [pc, #556]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009dfe:	711a      	strb	r2, [r3, #4]
 8009e00:	4b8a      	ldr	r3, [pc, #552]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e02:	791b      	ldrb	r3, [r3, #4]
 8009e04:	2b3b      	cmp	r3, #59	@ 0x3b
 8009e06:	d93f      	bls.n	8009e88 <Utils_SoftTime_Update+0xb4>
            s_RealTimeClock_context.minute = 0;
 8009e08:	4b88      	ldr	r3, [pc, #544]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	711a      	strb	r2, [r3, #4]
            if (++s_RealTimeClock_context.hour >= 24) {
 8009e0e:	4b87      	ldr	r3, [pc, #540]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e10:	78db      	ldrb	r3, [r3, #3]
 8009e12:	3301      	adds	r3, #1
 8009e14:	b2da      	uxtb	r2, r3
 8009e16:	4b85      	ldr	r3, [pc, #532]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e18:	70da      	strb	r2, [r3, #3]
 8009e1a:	4b84      	ldr	r3, [pc, #528]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e1c:	78db      	ldrb	r3, [r3, #3]
 8009e1e:	2b17      	cmp	r3, #23
 8009e20:	d932      	bls.n	8009e88 <Utils_SoftTime_Update+0xb4>
                s_RealTimeClock_context.hour = 0;
 8009e22:	4b82      	ldr	r3, [pc, #520]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e24:	2200      	movs	r2, #0
 8009e26:	70da      	strb	r2, [r3, #3]
                if (++s_RealTimeClock_context.day > getMaxDays(s_RealTimeClock_context.month, s_RealTimeClock_context.year)) {
 8009e28:	4b80      	ldr	r3, [pc, #512]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	3301      	adds	r3, #1
 8009e2e:	b2da      	uxtb	r2, r3
 8009e30:	4b7e      	ldr	r3, [pc, #504]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e32:	701a      	strb	r2, [r3, #0]
 8009e34:	4b7d      	ldr	r3, [pc, #500]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e36:	781c      	ldrb	r4, [r3, #0]
 8009e38:	4b7c      	ldr	r3, [pc, #496]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e3a:	785b      	ldrb	r3, [r3, #1]
 8009e3c:	4a7b      	ldr	r2, [pc, #492]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e3e:	7892      	ldrb	r2, [r2, #2]
 8009e40:	4611      	mov	r1, r2
 8009e42:	4618      	mov	r0, r3
 8009e44:	f7ff fec4 	bl	8009bd0 <getMaxDays>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	429c      	cmp	r4, r3
 8009e4c:	d91c      	bls.n	8009e88 <Utils_SoftTime_Update+0xb4>
                    s_RealTimeClock_context.day = 1;
 8009e4e:	4b77      	ldr	r3, [pc, #476]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e50:	2201      	movs	r2, #1
 8009e52:	701a      	strb	r2, [r3, #0]
                    if (++s_RealTimeClock_context.month > 12) {
 8009e54:	4b75      	ldr	r3, [pc, #468]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e56:	785b      	ldrb	r3, [r3, #1]
 8009e58:	3301      	adds	r3, #1
 8009e5a:	b2da      	uxtb	r2, r3
 8009e5c:	4b73      	ldr	r3, [pc, #460]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e5e:	705a      	strb	r2, [r3, #1]
 8009e60:	4b72      	ldr	r3, [pc, #456]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e62:	785b      	ldrb	r3, [r3, #1]
 8009e64:	2b0c      	cmp	r3, #12
 8009e66:	d90f      	bls.n	8009e88 <Utils_SoftTime_Update+0xb4>
                        s_RealTimeClock_context.month = 1;
 8009e68:	4b70      	ldr	r3, [pc, #448]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e6a:	2201      	movs	r2, #1
 8009e6c:	705a      	strb	r2, [r3, #1]
                        if (++s_RealTimeClock_context.year > 99) {
 8009e6e:	4b6f      	ldr	r3, [pc, #444]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e70:	789b      	ldrb	r3, [r3, #2]
 8009e72:	3301      	adds	r3, #1
 8009e74:	b2da      	uxtb	r2, r3
 8009e76:	4b6d      	ldr	r3, [pc, #436]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e78:	709a      	strb	r2, [r3, #2]
 8009e7a:	4b6c      	ldr	r3, [pc, #432]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e7c:	789b      	ldrb	r3, [r3, #2]
 8009e7e:	2b63      	cmp	r3, #99	@ 0x63
 8009e80:	d902      	bls.n	8009e88 <Utils_SoftTime_Update+0xb4>
                            s_RealTimeClock_context.year = 0;
 8009e82:	4b6a      	ldr	r3, [pc, #424]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	709a      	strb	r2, [r3, #2]
                }
            }
        }
    }

    if (++s_WorkingTimeClock_context.seconds >= 60) {
 8009e88:	4b69      	ldr	r3, [pc, #420]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009e8a:	799b      	ldrb	r3, [r3, #6]
 8009e8c:	3301      	adds	r3, #1
 8009e8e:	b2da      	uxtb	r2, r3
 8009e90:	4b67      	ldr	r3, [pc, #412]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009e92:	719a      	strb	r2, [r3, #6]
 8009e94:	4b66      	ldr	r3, [pc, #408]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009e96:	799b      	ldrb	r3, [r3, #6]
 8009e98:	2b3b      	cmp	r3, #59	@ 0x3b
 8009e9a:	d921      	bls.n	8009ee0 <Utils_SoftTime_Update+0x10c>
        s_WorkingTimeClock_context.seconds = 0;
 8009e9c:	4b64      	ldr	r3, [pc, #400]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	719a      	strb	r2, [r3, #6]
        if (++s_WorkingTimeClock_context.minutes >= 60) {
 8009ea2:	4b63      	ldr	r3, [pc, #396]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009ea4:	795b      	ldrb	r3, [r3, #5]
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	b2da      	uxtb	r2, r3
 8009eaa:	4b61      	ldr	r3, [pc, #388]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009eac:	715a      	strb	r2, [r3, #5]
 8009eae:	4b60      	ldr	r3, [pc, #384]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009eb0:	795b      	ldrb	r3, [r3, #5]
 8009eb2:	2b3b      	cmp	r3, #59	@ 0x3b
 8009eb4:	d914      	bls.n	8009ee0 <Utils_SoftTime_Update+0x10c>
            s_WorkingTimeClock_context.minutes = 0;
 8009eb6:	4b5e      	ldr	r3, [pc, #376]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	715a      	strb	r2, [r3, #5]
            if (++s_WorkingTimeClock_context.hours >= 24) {
 8009ebc:	4b5c      	ldr	r3, [pc, #368]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009ebe:	791b      	ldrb	r3, [r3, #4]
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	b2da      	uxtb	r2, r3
 8009ec4:	4b5a      	ldr	r3, [pc, #360]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009ec6:	711a      	strb	r2, [r3, #4]
 8009ec8:	4b59      	ldr	r3, [pc, #356]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009eca:	791b      	ldrb	r3, [r3, #4]
 8009ecc:	2b17      	cmp	r3, #23
 8009ece:	d907      	bls.n	8009ee0 <Utils_SoftTime_Update+0x10c>
                s_WorkingTimeClock_context.hours = 0;
 8009ed0:	4b57      	ldr	r3, [pc, #348]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	711a      	strb	r2, [r3, #4]
                s_WorkingTimeClock_context.days++;
 8009ed6:	4b56      	ldr	r3, [pc, #344]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	3301      	adds	r3, #1
 8009edc:	4a54      	ldr	r2, [pc, #336]	@ (800a030 <Utils_SoftTime_Update+0x25c>)
 8009ede:	6013      	str	r3, [r2, #0]
            }
        }
    }

    // Cronjob
    uint32_t current_epoch = Utils_GetEpoch();
 8009ee0:	f000 f9d8 	bl	800a294 <Utils_GetEpoch>
 8009ee4:	60b8      	str	r0, [r7, #8]
    uint8_t second_changed = (last_second != s_RealTimeClock_context.second);
 8009ee6:	4b51      	ldr	r3, [pc, #324]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009ee8:	795a      	ldrb	r2, [r3, #5]
 8009eea:	4b52      	ldr	r3, [pc, #328]	@ (800a034 <Utils_SoftTime_Update+0x260>)
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	429a      	cmp	r2, r3
 8009ef0:	bf14      	ite	ne
 8009ef2:	2301      	movne	r3, #1
 8009ef4:	2300      	moveq	r3, #0
 8009ef6:	b2db      	uxtb	r3, r3
 8009ef8:	71fb      	strb	r3, [r7, #7]
    uint8_t minute_changed = (last_minute != s_RealTimeClock_context.minute);
 8009efa:	4b4c      	ldr	r3, [pc, #304]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009efc:	791a      	ldrb	r2, [r3, #4]
 8009efe:	4b4e      	ldr	r3, [pc, #312]	@ (800a038 <Utils_SoftTime_Update+0x264>)
 8009f00:	781b      	ldrb	r3, [r3, #0]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	bf14      	ite	ne
 8009f06:	2301      	movne	r3, #1
 8009f08:	2300      	moveq	r3, #0
 8009f0a:	b2db      	uxtb	r3, r3
 8009f0c:	71bb      	strb	r3, [r7, #6]
    uint8_t hour_changed = (last_hour != s_RealTimeClock_context.hour);
 8009f0e:	4b47      	ldr	r3, [pc, #284]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009f10:	78da      	ldrb	r2, [r3, #3]
 8009f12:	4b4a      	ldr	r3, [pc, #296]	@ (800a03c <Utils_SoftTime_Update+0x268>)
 8009f14:	781b      	ldrb	r3, [r3, #0]
 8009f16:	429a      	cmp	r2, r3
 8009f18:	bf14      	ite	ne
 8009f1a:	2301      	movne	r3, #1
 8009f1c:	2300      	moveq	r3, #0
 8009f1e:	b2db      	uxtb	r3, r3
 8009f20:	717b      	strb	r3, [r7, #5]

    for (uint8_t i = 0; i < MAX_CRONJOBS; i++) {
 8009f22:	2300      	movs	r3, #0
 8009f24:	73fb      	strb	r3, [r7, #15]
 8009f26:	e109      	b.n	800a13c <Utils_SoftTime_Update+0x368>
        s_Cronjob *job = &s_Cronjob_List[i];
 8009f28:	7bfa      	ldrb	r2, [r7, #15]
 8009f2a:	4613      	mov	r3, r2
 8009f2c:	00db      	lsls	r3, r3, #3
 8009f2e:	4413      	add	r3, r2
 8009f30:	009b      	lsls	r3, r3, #2
 8009f32:	4a43      	ldr	r2, [pc, #268]	@ (800a040 <Utils_SoftTime_Update+0x26c>)
 8009f34:	4413      	add	r3, r2
 8009f36:	603b      	str	r3, [r7, #0]
        if (!job->active || !job->callback) continue;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	781b      	ldrb	r3, [r3, #0]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	f000 80f3 	beq.w	800a128 <Utils_SoftTime_Update+0x354>
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	69db      	ldr	r3, [r3, #28]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	f000 80ee 	beq.w	800a128 <Utils_SoftTime_Update+0x354>

        switch (job->type) {
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	785b      	ldrb	r3, [r3, #1]
 8009f50:	2b02      	cmp	r3, #2
 8009f52:	d05e      	beq.n	800a012 <Utils_SoftTime_Update+0x23e>
 8009f54:	2b02      	cmp	r3, #2
 8009f56:	f300 80ee 	bgt.w	800a136 <Utils_SoftTime_Update+0x362>
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d002      	beq.n	8009f64 <Utils_SoftTime_Update+0x190>
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d032      	beq.n	8009fc8 <Utils_SoftTime_Update+0x1f4>
 8009f62:	e0e8      	b.n	800a136 <Utils_SoftTime_Update+0x362>
            case CRON_TYPE_MOMENT:
                if (second_changed && s_RealTimeClock_context.hour == job->hour &&
 8009f64:	79fb      	ldrb	r3, [r7, #7]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	f000 80e0 	beq.w	800a12c <Utils_SoftTime_Update+0x358>
 8009f6c:	4b2f      	ldr	r3, [pc, #188]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009f6e:	78da      	ldrb	r2, [r3, #3]
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	789b      	ldrb	r3, [r3, #2]
 8009f74:	429a      	cmp	r2, r3
 8009f76:	f040 80d9 	bne.w	800a12c <Utils_SoftTime_Update+0x358>
                    s_RealTimeClock_context.minute == job->minute &&
 8009f7a:	4b2c      	ldr	r3, [pc, #176]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009f7c:	791a      	ldrb	r2, [r3, #4]
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	78db      	ldrb	r3, [r3, #3]
                if (second_changed && s_RealTimeClock_context.hour == job->hour &&
 8009f82:	429a      	cmp	r2, r3
 8009f84:	f040 80d2 	bne.w	800a12c <Utils_SoftTime_Update+0x358>
                    s_RealTimeClock_context.second == job->second) {
 8009f88:	4b28      	ldr	r3, [pc, #160]	@ (800a02c <Utils_SoftTime_Update+0x258>)
 8009f8a:	795a      	ldrb	r2, [r3, #5]
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	791b      	ldrb	r3, [r3, #4]
                    s_RealTimeClock_context.minute == job->minute &&
 8009f90:	429a      	cmp	r2, r3
 8009f92:	f040 80cb 	bne.w	800a12c <Utils_SoftTime_Update+0x358>
                	job->callback(job->context);
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	69db      	ldr	r3, [r3, #28]
 8009f9a:	683a      	ldr	r2, [r7, #0]
 8009f9c:	6a12      	ldr	r2, [r2, #32]
 8009f9e:	4610      	mov	r0, r2
 8009fa0:	4798      	blx	r3
                    if (job->repeat_count > 0 && --job->remaining == 0) {
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	695b      	ldr	r3, [r3, #20]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f000 80c0 	beq.w	800a12c <Utils_SoftTime_Update+0x358>
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	699b      	ldr	r3, [r3, #24]
 8009fb0:	1e5a      	subs	r2, r3, #1
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	619a      	str	r2, [r3, #24]
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	699b      	ldr	r3, [r3, #24]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	f040 80b6 	bne.w	800a12c <Utils_SoftTime_Update+0x358>
                        job->active = 0;
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	701a      	strb	r2, [r3, #0]
                    }
                }
                break;
 8009fc6:	e0b1      	b.n	800a12c <Utils_SoftTime_Update+0x358>

            case CRON_TYPE_COUNTDOWN:
                if (current_epoch - job->last_trigger >= job->interval) {
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	68db      	ldr	r3, [r3, #12]
 8009fcc:	68ba      	ldr	r2, [r7, #8]
 8009fce:	1ad2      	subs	r2, r2, r3
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	689b      	ldr	r3, [r3, #8]
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	f0c0 80ab 	bcc.w	800a130 <Utils_SoftTime_Update+0x35c>
                	job->callback(job->context);
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	69db      	ldr	r3, [r3, #28]
 8009fde:	683a      	ldr	r2, [r7, #0]
 8009fe0:	6a12      	ldr	r2, [r2, #32]
 8009fe2:	4610      	mov	r0, r2
 8009fe4:	4798      	blx	r3
                    job->last_trigger = current_epoch;
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	68ba      	ldr	r2, [r7, #8]
 8009fea:	60da      	str	r2, [r3, #12]
                    if (job->repeat_count > 0 && --job->remaining == 0) {
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	695b      	ldr	r3, [r3, #20]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	f000 809d 	beq.w	800a130 <Utils_SoftTime_Update+0x35c>
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	699b      	ldr	r3, [r3, #24]
 8009ffa:	1e5a      	subs	r2, r3, #1
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	619a      	str	r2, [r3, #24]
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	699b      	ldr	r3, [r3, #24]
 800a004:	2b00      	cmp	r3, #0
 800a006:	f040 8093 	bne.w	800a130 <Utils_SoftTime_Update+0x35c>
                        job->active = 0;
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	2200      	movs	r2, #0
 800a00e:	701a      	strb	r2, [r3, #0]
                    }
                }
                break;
 800a010:	e08e      	b.n	800a130 <Utils_SoftTime_Update+0x35c>

            case CRON_TYPE_EVERY:
                switch (job->every_unit) {
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	7c1b      	ldrb	r3, [r3, #16]
 800a016:	2b02      	cmp	r3, #2
 800a018:	d05c      	beq.n	800a0d4 <Utils_SoftTime_Update+0x300>
 800a01a:	2b02      	cmp	r3, #2
 800a01c:	f300 808a 	bgt.w	800a134 <Utils_SoftTime_Update+0x360>
 800a020:	2b00      	cmp	r3, #0
 800a022:	d00f      	beq.n	800a044 <Utils_SoftTime_Update+0x270>
 800a024:	2b01      	cmp	r3, #1
 800a026:	d031      	beq.n	800a08c <Utils_SoftTime_Update+0x2b8>
                                job->active = 0;
                            }
                        }
                        break;
                }
                break;
 800a028:	e084      	b.n	800a134 <Utils_SoftTime_Update+0x360>
 800a02a:	bf00      	nop
 800a02c:	240148c8 	.word	0x240148c8
 800a030:	240197b8 	.word	0x240197b8
 800a034:	240148ce 	.word	0x240148ce
 800a038:	240148cf 	.word	0x240148cf
 800a03c:	240148d0 	.word	0x240148d0
 800a040:	24019650 	.word	0x24019650
                        if (hour_changed && s_RealTimeClock_context.hour == job->hour) {
 800a044:	797b      	ldrb	r3, [r7, #5]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d068      	beq.n	800a11c <Utils_SoftTime_Update+0x348>
 800a04a:	4b46      	ldr	r3, [pc, #280]	@ (800a164 <Utils_SoftTime_Update+0x390>)
 800a04c:	78da      	ldrb	r2, [r3, #3]
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	789b      	ldrb	r3, [r3, #2]
 800a052:	429a      	cmp	r2, r3
 800a054:	d162      	bne.n	800a11c <Utils_SoftTime_Update+0x348>
                        	job->callback(job->context);
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	69db      	ldr	r3, [r3, #28]
 800a05a:	683a      	ldr	r2, [r7, #0]
 800a05c:	6a12      	ldr	r2, [r2, #32]
 800a05e:	4610      	mov	r0, r2
 800a060:	4798      	blx	r3
                            job->last_triggered_unit = job->hour;
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	789a      	ldrb	r2, [r3, #2]
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	745a      	strb	r2, [r3, #17]
                            if (job->repeat_count > 0 && --job->remaining == 0) {
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	695b      	ldr	r3, [r3, #20]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d054      	beq.n	800a11c <Utils_SoftTime_Update+0x348>
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	699b      	ldr	r3, [r3, #24]
 800a076:	1e5a      	subs	r2, r3, #1
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	619a      	str	r2, [r3, #24]
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	699b      	ldr	r3, [r3, #24]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d14b      	bne.n	800a11c <Utils_SoftTime_Update+0x348>
                                job->active = 0;
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	2200      	movs	r2, #0
 800a088:	701a      	strb	r2, [r3, #0]
                        break;
 800a08a:	e047      	b.n	800a11c <Utils_SoftTime_Update+0x348>
                        if (minute_changed && s_RealTimeClock_context.minute == job->minute) {
 800a08c:	79bb      	ldrb	r3, [r7, #6]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d046      	beq.n	800a120 <Utils_SoftTime_Update+0x34c>
 800a092:	4b34      	ldr	r3, [pc, #208]	@ (800a164 <Utils_SoftTime_Update+0x390>)
 800a094:	791a      	ldrb	r2, [r3, #4]
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	78db      	ldrb	r3, [r3, #3]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d140      	bne.n	800a120 <Utils_SoftTime_Update+0x34c>
                        	job->callback(job->context);
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	69db      	ldr	r3, [r3, #28]
 800a0a2:	683a      	ldr	r2, [r7, #0]
 800a0a4:	6a12      	ldr	r2, [r2, #32]
 800a0a6:	4610      	mov	r0, r2
 800a0a8:	4798      	blx	r3
                            job->last_triggered_unit = job->minute;
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	78da      	ldrb	r2, [r3, #3]
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	745a      	strb	r2, [r3, #17]
                            if (job->repeat_count > 0 && --job->remaining == 0) {
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	695b      	ldr	r3, [r3, #20]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d032      	beq.n	800a120 <Utils_SoftTime_Update+0x34c>
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	699b      	ldr	r3, [r3, #24]
 800a0be:	1e5a      	subs	r2, r3, #1
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	619a      	str	r2, [r3, #24]
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	699b      	ldr	r3, [r3, #24]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d129      	bne.n	800a120 <Utils_SoftTime_Update+0x34c>
                                job->active = 0;
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	701a      	strb	r2, [r3, #0]
                        break;
 800a0d2:	e025      	b.n	800a120 <Utils_SoftTime_Update+0x34c>
                        if (second_changed && s_RealTimeClock_context.second == job->second) {
 800a0d4:	79fb      	ldrb	r3, [r7, #7]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d024      	beq.n	800a124 <Utils_SoftTime_Update+0x350>
 800a0da:	4b22      	ldr	r3, [pc, #136]	@ (800a164 <Utils_SoftTime_Update+0x390>)
 800a0dc:	795a      	ldrb	r2, [r3, #5]
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	791b      	ldrb	r3, [r3, #4]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d11e      	bne.n	800a124 <Utils_SoftTime_Update+0x350>
                        	job->callback(job->context);
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	69db      	ldr	r3, [r3, #28]
 800a0ea:	683a      	ldr	r2, [r7, #0]
 800a0ec:	6a12      	ldr	r2, [r2, #32]
 800a0ee:	4610      	mov	r0, r2
 800a0f0:	4798      	blx	r3
                            job->last_triggered_unit = job->second;
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	791a      	ldrb	r2, [r3, #4]
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	745a      	strb	r2, [r3, #17]
                            if (job->repeat_count > 0 && --job->remaining == 0) {
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	695b      	ldr	r3, [r3, #20]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d010      	beq.n	800a124 <Utils_SoftTime_Update+0x350>
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	699b      	ldr	r3, [r3, #24]
 800a106:	1e5a      	subs	r2, r3, #1
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	619a      	str	r2, [r3, #24]
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	699b      	ldr	r3, [r3, #24]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d107      	bne.n	800a124 <Utils_SoftTime_Update+0x350>
                                job->active = 0;
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	2200      	movs	r2, #0
 800a118:	701a      	strb	r2, [r3, #0]
                        break;
 800a11a:	e003      	b.n	800a124 <Utils_SoftTime_Update+0x350>
                        break;
 800a11c:	bf00      	nop
 800a11e:	e009      	b.n	800a134 <Utils_SoftTime_Update+0x360>
                        break;
 800a120:	bf00      	nop
 800a122:	e007      	b.n	800a134 <Utils_SoftTime_Update+0x360>
                        break;
 800a124:	bf00      	nop
                break;
 800a126:	e005      	b.n	800a134 <Utils_SoftTime_Update+0x360>
        if (!job->active || !job->callback) continue;
 800a128:	bf00      	nop
 800a12a:	e004      	b.n	800a136 <Utils_SoftTime_Update+0x362>
                break;
 800a12c:	bf00      	nop
 800a12e:	e002      	b.n	800a136 <Utils_SoftTime_Update+0x362>
                break;
 800a130:	bf00      	nop
 800a132:	e000      	b.n	800a136 <Utils_SoftTime_Update+0x362>
                break;
 800a134:	bf00      	nop
    for (uint8_t i = 0; i < MAX_CRONJOBS; i++) {
 800a136:	7bfb      	ldrb	r3, [r7, #15]
 800a138:	3301      	adds	r3, #1
 800a13a:	73fb      	strb	r3, [r7, #15]
 800a13c:	7bfb      	ldrb	r3, [r7, #15]
 800a13e:	2b09      	cmp	r3, #9
 800a140:	f67f aef2 	bls.w	8009f28 <Utils_SoftTime_Update+0x154>
        }
    }

    last_second = s_RealTimeClock_context.second;
 800a144:	4b07      	ldr	r3, [pc, #28]	@ (800a164 <Utils_SoftTime_Update+0x390>)
 800a146:	795a      	ldrb	r2, [r3, #5]
 800a148:	4b07      	ldr	r3, [pc, #28]	@ (800a168 <Utils_SoftTime_Update+0x394>)
 800a14a:	701a      	strb	r2, [r3, #0]
    last_minute = s_RealTimeClock_context.minute;
 800a14c:	4b05      	ldr	r3, [pc, #20]	@ (800a164 <Utils_SoftTime_Update+0x390>)
 800a14e:	791a      	ldrb	r2, [r3, #4]
 800a150:	4b06      	ldr	r3, [pc, #24]	@ (800a16c <Utils_SoftTime_Update+0x398>)
 800a152:	701a      	strb	r2, [r3, #0]
    last_hour = s_RealTimeClock_context.hour;
 800a154:	4b03      	ldr	r3, [pc, #12]	@ (800a164 <Utils_SoftTime_Update+0x390>)
 800a156:	78da      	ldrb	r2, [r3, #3]
 800a158:	4b05      	ldr	r3, [pc, #20]	@ (800a170 <Utils_SoftTime_Update+0x39c>)
 800a15a:	701a      	strb	r2, [r3, #0]
}
 800a15c:	bf00      	nop
 800a15e:	3714      	adds	r7, #20
 800a160:	46bd      	mov	sp, r7
 800a162:	bd90      	pop	{r4, r7, pc}
 800a164:	240148c8 	.word	0x240148c8
 800a168:	240148ce 	.word	0x240148ce
 800a16c:	240148cf 	.word	0x240148cf
 800a170:	240148d0 	.word	0x240148d0

0800a174 <Utils_SoftTime_Init>:

void Utils_SoftTime_Init(void)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b082      	sub	sp, #8
 800a178:	af00      	add	r7, sp, #0
    s_RealTimeClock_context.year = 0;  // 2000
 800a17a:	4b1d      	ldr	r3, [pc, #116]	@ (800a1f0 <Utils_SoftTime_Init+0x7c>)
 800a17c:	2200      	movs	r2, #0
 800a17e:	709a      	strb	r2, [r3, #2]
    s_RealTimeClock_context.month = 1; // January
 800a180:	4b1b      	ldr	r3, [pc, #108]	@ (800a1f0 <Utils_SoftTime_Init+0x7c>)
 800a182:	2201      	movs	r2, #1
 800a184:	705a      	strb	r2, [r3, #1]
    s_RealTimeClock_context.day = 1;
 800a186:	4b1a      	ldr	r3, [pc, #104]	@ (800a1f0 <Utils_SoftTime_Init+0x7c>)
 800a188:	2201      	movs	r2, #1
 800a18a:	701a      	strb	r2, [r3, #0]
    s_RealTimeClock_context.hour = 0;
 800a18c:	4b18      	ldr	r3, [pc, #96]	@ (800a1f0 <Utils_SoftTime_Init+0x7c>)
 800a18e:	2200      	movs	r2, #0
 800a190:	70da      	strb	r2, [r3, #3]
    s_RealTimeClock_context.minute = 0;
 800a192:	4b17      	ldr	r3, [pc, #92]	@ (800a1f0 <Utils_SoftTime_Init+0x7c>)
 800a194:	2200      	movs	r2, #0
 800a196:	711a      	strb	r2, [r3, #4]
    s_RealTimeClock_context.second = 0;
 800a198:	4b15      	ldr	r3, [pc, #84]	@ (800a1f0 <Utils_SoftTime_Init+0x7c>)
 800a19a:	2200      	movs	r2, #0
 800a19c:	715a      	strb	r2, [r3, #5]

    s_WorkingTimeClock_context.days = 0;
 800a19e:	4b15      	ldr	r3, [pc, #84]	@ (800a1f4 <Utils_SoftTime_Init+0x80>)
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	601a      	str	r2, [r3, #0]
    s_WorkingTimeClock_context.hours = 0;
 800a1a4:	4b13      	ldr	r3, [pc, #76]	@ (800a1f4 <Utils_SoftTime_Init+0x80>)
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	711a      	strb	r2, [r3, #4]
    s_WorkingTimeClock_context.minutes = 0;
 800a1aa:	4b12      	ldr	r3, [pc, #72]	@ (800a1f4 <Utils_SoftTime_Init+0x80>)
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	715a      	strb	r2, [r3, #5]
    s_WorkingTimeClock_context.seconds = 0;
 800a1b0:	4b10      	ldr	r3, [pc, #64]	@ (800a1f4 <Utils_SoftTime_Init+0x80>)
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	719a      	strb	r2, [r3, #6]

    memset(s_Cronjob_List, 0, sizeof(s_Cronjob_List));
 800a1b6:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800a1ba:	2100      	movs	r1, #0
 800a1bc:	480e      	ldr	r0, [pc, #56]	@ (800a1f8 <Utils_SoftTime_Init+0x84>)
 800a1be:	f017 ff3e 	bl	802203e <memset>
    for (uint8_t i = 0; i < MAX_CRONJOBS; i++) {
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	71fb      	strb	r3, [r7, #7]
 800a1c6:	e00b      	b.n	800a1e0 <Utils_SoftTime_Init+0x6c>
            s_Cronjob_List[i].active = 0;
 800a1c8:	79fa      	ldrb	r2, [r7, #7]
 800a1ca:	490b      	ldr	r1, [pc, #44]	@ (800a1f8 <Utils_SoftTime_Init+0x84>)
 800a1cc:	4613      	mov	r3, r2
 800a1ce:	00db      	lsls	r3, r3, #3
 800a1d0:	4413      	add	r3, r2
 800a1d2:	009b      	lsls	r3, r3, #2
 800a1d4:	440b      	add	r3, r1
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < MAX_CRONJOBS; i++) {
 800a1da:	79fb      	ldrb	r3, [r7, #7]
 800a1dc:	3301      	adds	r3, #1
 800a1de:	71fb      	strb	r3, [r7, #7]
 800a1e0:	79fb      	ldrb	r3, [r7, #7]
 800a1e2:	2b09      	cmp	r3, #9
 800a1e4:	d9f0      	bls.n	800a1c8 <Utils_SoftTime_Init+0x54>
    }
}
 800a1e6:	bf00      	nop
 800a1e8:	bf00      	nop
 800a1ea:	3708      	adds	r7, #8
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	240148c8 	.word	0x240148c8
 800a1f4:	240197b8 	.word	0x240197b8
 800a1f8:	24019650 	.word	0x24019650

0800a1fc <Utils_GetRTC>:

// ================= Helper Functions =================
void Utils_GetRTC(s_DateTime *dateTime)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
    if (dateTime == NULL) return;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d006      	beq.n	800a218 <Utils_GetRTC+0x1c>
    *dateTime = s_RealTimeClock_context;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	4a05      	ldr	r2, [pc, #20]	@ (800a224 <Utils_GetRTC+0x28>)
 800a20e:	6810      	ldr	r0, [r2, #0]
 800a210:	6018      	str	r0, [r3, #0]
 800a212:	8892      	ldrh	r2, [r2, #4]
 800a214:	809a      	strh	r2, [r3, #4]
 800a216:	e000      	b.n	800a21a <Utils_GetRTC+0x1e>
    if (dateTime == NULL) return;
 800a218:	bf00      	nop
}
 800a21a:	370c      	adds	r7, #12
 800a21c:	46bd      	mov	sp, r7
 800a21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a222:	4770      	bx	lr
 800a224:	240148c8 	.word	0x240148c8

0800a228 <Utils_SetRTC>:

void Utils_SetRTC(const s_DateTime *dateTime)
{
 800a228:	b480      	push	{r7}
 800a22a:	b083      	sub	sp, #12
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
    if (dateTime == NULL) return;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d006      	beq.n	800a244 <Utils_SetRTC+0x1c>
    s_RealTimeClock_context = *dateTime;
 800a236:	4b06      	ldr	r3, [pc, #24]	@ (800a250 <Utils_SetRTC+0x28>)
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	6810      	ldr	r0, [r2, #0]
 800a23c:	6018      	str	r0, [r3, #0]
 800a23e:	8892      	ldrh	r2, [r2, #4]
 800a240:	809a      	strh	r2, [r3, #4]
 800a242:	e000      	b.n	800a246 <Utils_SetRTC+0x1e>
    if (dateTime == NULL) return;
 800a244:	bf00      	nop
}
 800a246:	370c      	adds	r7, #12
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr
 800a250:	240148c8 	.word	0x240148c8

0800a254 <Utils_SetEpoch>:
 *  s_DateTime newTime = {15, 10, 23, 14, 30, 0}; // 15/10/2023 14:30:00
 *  DateTime_SetRTC(&newTime);
 */

void Utils_SetEpoch(uint32_t epoch)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b084      	sub	sp, #16
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
    s_DateTime dt;
    if (epoch < EPOCH_OFFSET_UNIX)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	4a0b      	ldr	r2, [pc, #44]	@ (800a28c <Utils_SetEpoch+0x38>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d90e      	bls.n	800a282 <Utils_SetEpoch+0x2e>
    {
        return;
    }
    EpochToDateTime(epoch - EPOCH_OFFSET_UNIX, &dt);
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	4b0a      	ldr	r3, [pc, #40]	@ (800a290 <Utils_SetEpoch+0x3c>)
 800a268:	4413      	add	r3, r2
 800a26a:	f107 0208 	add.w	r2, r7, #8
 800a26e:	4611      	mov	r1, r2
 800a270:	4618      	mov	r0, r3
 800a272:	f7ff fd27 	bl	8009cc4 <EpochToDateTime>
    Utils_SetRTC(&dt);
 800a276:	f107 0308 	add.w	r3, r7, #8
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7ff ffd4 	bl	800a228 <Utils_SetRTC>
 800a280:	e000      	b.n	800a284 <Utils_SetEpoch+0x30>
        return;
 800a282:	bf00      	nop
}
 800a284:	3710      	adds	r7, #16
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	386d437f 	.word	0x386d437f
 800a290:	c792bc80 	.word	0xc792bc80

0800a294 <Utils_GetEpoch>:

uint32_t Utils_GetEpoch(void)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	af00      	add	r7, sp, #0
    return DateTimeToEpoch(&s_RealTimeClock_context) + EPOCH_OFFSET_UNIX;
 800a298:	4803      	ldr	r0, [pc, #12]	@ (800a2a8 <Utils_GetEpoch+0x14>)
 800a29a:	f7ff fcb7 	bl	8009c0c <DateTimeToEpoch>
 800a29e:	4602      	mov	r2, r0
 800a2a0:	4b02      	ldr	r3, [pc, #8]	@ (800a2ac <Utils_GetEpoch+0x18>)
 800a2a2:	4413      	add	r3, r2
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	bd80      	pop	{r7, pc}
 800a2a8:	240148c8 	.word	0x240148c8
 800a2ac:	386d4380 	.word	0x386d4380

0800a2b0 <Utils_GetWorkingTime>:

void Utils_GetWorkingTime(uint32_t *days, uint8_t *hours, uint8_t *minutes, uint8_t *seconds)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b085      	sub	sp, #20
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	60b9      	str	r1, [r7, #8]
 800a2ba:	607a      	str	r2, [r7, #4]
 800a2bc:	603b      	str	r3, [r7, #0]
    if (days) *days = s_WorkingTimeClock_context.days;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d003      	beq.n	800a2cc <Utils_GetWorkingTime+0x1c>
 800a2c4:	4b0f      	ldr	r3, [pc, #60]	@ (800a304 <Utils_GetWorkingTime+0x54>)
 800a2c6:	681a      	ldr	r2, [r3, #0]
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	601a      	str	r2, [r3, #0]
    if (hours) *hours = s_WorkingTimeClock_context.hours;
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d003      	beq.n	800a2da <Utils_GetWorkingTime+0x2a>
 800a2d2:	4b0c      	ldr	r3, [pc, #48]	@ (800a304 <Utils_GetWorkingTime+0x54>)
 800a2d4:	791a      	ldrb	r2, [r3, #4]
 800a2d6:	68bb      	ldr	r3, [r7, #8]
 800a2d8:	701a      	strb	r2, [r3, #0]
    if (minutes) *minutes = s_WorkingTimeClock_context.minutes;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d003      	beq.n	800a2e8 <Utils_GetWorkingTime+0x38>
 800a2e0:	4b08      	ldr	r3, [pc, #32]	@ (800a304 <Utils_GetWorkingTime+0x54>)
 800a2e2:	795a      	ldrb	r2, [r3, #5]
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	701a      	strb	r2, [r3, #0]
    if (seconds) *seconds = s_WorkingTimeClock_context.seconds;
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d003      	beq.n	800a2f6 <Utils_GetWorkingTime+0x46>
 800a2ee:	4b05      	ldr	r3, [pc, #20]	@ (800a304 <Utils_GetWorkingTime+0x54>)
 800a2f0:	799a      	ldrb	r2, [r3, #6]
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	701a      	strb	r2, [r3, #0]
}
 800a2f6:	bf00      	nop
 800a2f8:	3714      	adds	r7, #20
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a300:	4770      	bx	lr
 800a302:	bf00      	nop
 800a304:	240197b8 	.word	0x240197b8

0800a308 <Utils_Cronjob_SetMoment>:

// ================= Cronjob Functions =================
uint8_t Utils_Cronjob_SetMoment(uint8_t hour, uint8_t minute, uint8_t second, uint32_t repeat_count, CronCallback_t callback, void *context, uint8_t index) {
 800a308:	b480      	push	{r7}
 800a30a:	b085      	sub	sp, #20
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	603b      	str	r3, [r7, #0]
 800a310:	4603      	mov	r3, r0
 800a312:	71fb      	strb	r3, [r7, #7]
 800a314:	460b      	mov	r3, r1
 800a316:	71bb      	strb	r3, [r7, #6]
 800a318:	4613      	mov	r3, r2
 800a31a:	717b      	strb	r3, [r7, #5]
    if (index >= MAX_CRONJOBS || callback == NULL || hour > 23 || minute > 59 || second > 59) return 1;
 800a31c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a320:	2b09      	cmp	r3, #9
 800a322:	d80b      	bhi.n	800a33c <Utils_Cronjob_SetMoment+0x34>
 800a324:	69bb      	ldr	r3, [r7, #24]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d008      	beq.n	800a33c <Utils_Cronjob_SetMoment+0x34>
 800a32a:	79fb      	ldrb	r3, [r7, #7]
 800a32c:	2b17      	cmp	r3, #23
 800a32e:	d805      	bhi.n	800a33c <Utils_Cronjob_SetMoment+0x34>
 800a330:	79bb      	ldrb	r3, [r7, #6]
 800a332:	2b3b      	cmp	r3, #59	@ 0x3b
 800a334:	d802      	bhi.n	800a33c <Utils_Cronjob_SetMoment+0x34>
 800a336:	797b      	ldrb	r3, [r7, #5]
 800a338:	2b3b      	cmp	r3, #59	@ 0x3b
 800a33a:	d901      	bls.n	800a340 <Utils_Cronjob_SetMoment+0x38>
 800a33c:	2301      	movs	r3, #1
 800a33e:	e031      	b.n	800a3a4 <Utils_Cronjob_SetMoment+0x9c>
    if (s_Cronjob_List[index].active) return 1;
 800a340:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a344:	491a      	ldr	r1, [pc, #104]	@ (800a3b0 <Utils_Cronjob_SetMoment+0xa8>)
 800a346:	4613      	mov	r3, r2
 800a348:	00db      	lsls	r3, r3, #3
 800a34a:	4413      	add	r3, r2
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	440b      	add	r3, r1
 800a350:	781b      	ldrb	r3, [r3, #0]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d001      	beq.n	800a35a <Utils_Cronjob_SetMoment+0x52>
 800a356:	2301      	movs	r3, #1
 800a358:	e024      	b.n	800a3a4 <Utils_Cronjob_SetMoment+0x9c>

    s_Cronjob *job = &s_Cronjob_List[index];
 800a35a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a35e:	4613      	mov	r3, r2
 800a360:	00db      	lsls	r3, r3, #3
 800a362:	4413      	add	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4a12      	ldr	r2, [pc, #72]	@ (800a3b0 <Utils_Cronjob_SetMoment+0xa8>)
 800a368:	4413      	add	r3, r2
 800a36a:	60fb      	str	r3, [r7, #12]
    job->active = 1;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2201      	movs	r2, #1
 800a370:	701a      	strb	r2, [r3, #0]
    job->type = CRON_TYPE_MOMENT;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	2200      	movs	r2, #0
 800a376:	705a      	strb	r2, [r3, #1]
    job->hour = hour;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	79fa      	ldrb	r2, [r7, #7]
 800a37c:	709a      	strb	r2, [r3, #2]
    job->minute = minute;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	79ba      	ldrb	r2, [r7, #6]
 800a382:	70da      	strb	r2, [r3, #3]
    job->second = second;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	797a      	ldrb	r2, [r7, #5]
 800a388:	711a      	strb	r2, [r3, #4]
    job->repeat_count = repeat_count;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	683a      	ldr	r2, [r7, #0]
 800a38e:	615a      	str	r2, [r3, #20]
    job->remaining = repeat_count;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	683a      	ldr	r2, [r7, #0]
 800a394:	619a      	str	r2, [r3, #24]
    job->callback = callback;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	69ba      	ldr	r2, [r7, #24]
 800a39a:	61da      	str	r2, [r3, #28]
    job->context = context;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	69fa      	ldr	r2, [r7, #28]
 800a3a0:	621a      	str	r2, [r3, #32]
    return 0;
 800a3a2:	2300      	movs	r3, #0
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3714      	adds	r7, #20
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr
 800a3b0:	24019650 	.word	0x24019650

0800a3b4 <Utils_Cronjob_SetCountdown>:

uint8_t Utils_Cronjob_SetCountdown(uint32_t seconds, uint32_t repeat_count, CronCallback_t callback, void *context, uint8_t index) {
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b086      	sub	sp, #24
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	60f8      	str	r0, [r7, #12]
 800a3bc:	60b9      	str	r1, [r7, #8]
 800a3be:	607a      	str	r2, [r7, #4]
 800a3c0:	603b      	str	r3, [r7, #0]
    if (index >= MAX_CRONJOBS || callback == NULL || seconds == 0) return 1;
 800a3c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a3c6:	2b09      	cmp	r3, #9
 800a3c8:	d805      	bhi.n	800a3d6 <Utils_Cronjob_SetCountdown+0x22>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d002      	beq.n	800a3d6 <Utils_Cronjob_SetCountdown+0x22>
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d101      	bne.n	800a3da <Utils_Cronjob_SetCountdown+0x26>
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	e030      	b.n	800a43c <Utils_Cronjob_SetCountdown+0x88>
    if (s_Cronjob_List[index].active) return 1;
 800a3da:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a3de:	4919      	ldr	r1, [pc, #100]	@ (800a444 <Utils_Cronjob_SetCountdown+0x90>)
 800a3e0:	4613      	mov	r3, r2
 800a3e2:	00db      	lsls	r3, r3, #3
 800a3e4:	4413      	add	r3, r2
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	440b      	add	r3, r1
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d001      	beq.n	800a3f4 <Utils_Cronjob_SetCountdown+0x40>
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	e023      	b.n	800a43c <Utils_Cronjob_SetCountdown+0x88>

    s_Cronjob *job = &s_Cronjob_List[index];
 800a3f4:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a3f8:	4613      	mov	r3, r2
 800a3fa:	00db      	lsls	r3, r3, #3
 800a3fc:	4413      	add	r3, r2
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4a10      	ldr	r2, [pc, #64]	@ (800a444 <Utils_Cronjob_SetCountdown+0x90>)
 800a402:	4413      	add	r3, r2
 800a404:	617b      	str	r3, [r7, #20]
    job->active = 1;
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	2201      	movs	r2, #1
 800a40a:	701a      	strb	r2, [r3, #0]
    job->type = CRON_TYPE_COUNTDOWN;
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	2201      	movs	r2, #1
 800a410:	705a      	strb	r2, [r3, #1]
    job->interval = seconds;
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	68fa      	ldr	r2, [r7, #12]
 800a416:	609a      	str	r2, [r3, #8]
    job->last_trigger = Utils_GetEpoch();
 800a418:	f7ff ff3c 	bl	800a294 <Utils_GetEpoch>
 800a41c:	4602      	mov	r2, r0
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	60da      	str	r2, [r3, #12]
    job->repeat_count = repeat_count;
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	68ba      	ldr	r2, [r7, #8]
 800a426:	615a      	str	r2, [r3, #20]
    job->remaining = repeat_count;
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	68ba      	ldr	r2, [r7, #8]
 800a42c:	619a      	str	r2, [r3, #24]
    job->callback = callback;
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	687a      	ldr	r2, [r7, #4]
 800a432:	61da      	str	r2, [r3, #28]
    job->context = context;
 800a434:	697b      	ldr	r3, [r7, #20]
 800a436:	683a      	ldr	r2, [r7, #0]
 800a438:	621a      	str	r2, [r3, #32]
    return 0;
 800a43a:	2300      	movs	r3, #0
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3718      	adds	r7, #24
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}
 800a444:	24019650 	.word	0x24019650

0800a448 <Utils_Cronjob_SetEvery>:

uint8_t Utils_Cronjob_SetEvery(EveryUnit_t unit, uint8_t value, uint32_t repeat_count, CronCallback_t callback, void *context, uint8_t index) {
 800a448:	b480      	push	{r7}
 800a44a:	b087      	sub	sp, #28
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	60ba      	str	r2, [r7, #8]
 800a450:	607b      	str	r3, [r7, #4]
 800a452:	4603      	mov	r3, r0
 800a454:	73fb      	strb	r3, [r7, #15]
 800a456:	460b      	mov	r3, r1
 800a458:	73bb      	strb	r3, [r7, #14]
    if (index >= MAX_CRONJOBS || callback == NULL) return 1;
 800a45a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a45e:	2b09      	cmp	r3, #9
 800a460:	d802      	bhi.n	800a468 <Utils_Cronjob_SetEvery+0x20>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d101      	bne.n	800a46c <Utils_Cronjob_SetEvery+0x24>
 800a468:	2301      	movs	r3, #1
 800a46a:	e050      	b.n	800a50e <Utils_Cronjob_SetEvery+0xc6>
    if (s_Cronjob_List[index].active) return 1;
 800a46c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800a470:	492a      	ldr	r1, [pc, #168]	@ (800a51c <Utils_Cronjob_SetEvery+0xd4>)
 800a472:	4613      	mov	r3, r2
 800a474:	00db      	lsls	r3, r3, #3
 800a476:	4413      	add	r3, r2
 800a478:	009b      	lsls	r3, r3, #2
 800a47a:	440b      	add	r3, r1
 800a47c:	781b      	ldrb	r3, [r3, #0]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d001      	beq.n	800a486 <Utils_Cronjob_SetEvery+0x3e>
 800a482:	2301      	movs	r3, #1
 800a484:	e043      	b.n	800a50e <Utils_Cronjob_SetEvery+0xc6>
    if ((unit == EVERY_HOUR && value > 23) || (unit == EVERY_MINUTE && value > 59) || (unit == EVERY_SECOND && value > 59)) return 1;
 800a486:	7bfb      	ldrb	r3, [r7, #15]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d102      	bne.n	800a492 <Utils_Cronjob_SetEvery+0x4a>
 800a48c:	7bbb      	ldrb	r3, [r7, #14]
 800a48e:	2b17      	cmp	r3, #23
 800a490:	d80b      	bhi.n	800a4aa <Utils_Cronjob_SetEvery+0x62>
 800a492:	7bfb      	ldrb	r3, [r7, #15]
 800a494:	2b01      	cmp	r3, #1
 800a496:	d102      	bne.n	800a49e <Utils_Cronjob_SetEvery+0x56>
 800a498:	7bbb      	ldrb	r3, [r7, #14]
 800a49a:	2b3b      	cmp	r3, #59	@ 0x3b
 800a49c:	d805      	bhi.n	800a4aa <Utils_Cronjob_SetEvery+0x62>
 800a49e:	7bfb      	ldrb	r3, [r7, #15]
 800a4a0:	2b02      	cmp	r3, #2
 800a4a2:	d104      	bne.n	800a4ae <Utils_Cronjob_SetEvery+0x66>
 800a4a4:	7bbb      	ldrb	r3, [r7, #14]
 800a4a6:	2b3b      	cmp	r3, #59	@ 0x3b
 800a4a8:	d901      	bls.n	800a4ae <Utils_Cronjob_SetEvery+0x66>
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	e02f      	b.n	800a50e <Utils_Cronjob_SetEvery+0xc6>

    s_Cronjob *job = &s_Cronjob_List[index];
 800a4ae:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800a4b2:	4613      	mov	r3, r2
 800a4b4:	00db      	lsls	r3, r3, #3
 800a4b6:	4413      	add	r3, r2
 800a4b8:	009b      	lsls	r3, r3, #2
 800a4ba:	4a18      	ldr	r2, [pc, #96]	@ (800a51c <Utils_Cronjob_SetEvery+0xd4>)
 800a4bc:	4413      	add	r3, r2
 800a4be:	617b      	str	r3, [r7, #20]
    job->active = 1;
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	701a      	strb	r2, [r3, #0]
    job->type = CRON_TYPE_EVERY;
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	2202      	movs	r2, #2
 800a4ca:	705a      	strb	r2, [r3, #1]
    job->every_unit = unit;
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	7bfa      	ldrb	r2, [r7, #15]
 800a4d0:	741a      	strb	r2, [r3, #16]
    if (unit == EVERY_HOUR) job->hour = value;
 800a4d2:	7bfb      	ldrb	r3, [r7, #15]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d103      	bne.n	800a4e0 <Utils_Cronjob_SetEvery+0x98>
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	7bba      	ldrb	r2, [r7, #14]
 800a4dc:	709a      	strb	r2, [r3, #2]
 800a4de:	e009      	b.n	800a4f4 <Utils_Cronjob_SetEvery+0xac>
    else if (unit == EVERY_MINUTE) job->minute = value;
 800a4e0:	7bfb      	ldrb	r3, [r7, #15]
 800a4e2:	2b01      	cmp	r3, #1
 800a4e4:	d103      	bne.n	800a4ee <Utils_Cronjob_SetEvery+0xa6>
 800a4e6:	697b      	ldr	r3, [r7, #20]
 800a4e8:	7bba      	ldrb	r2, [r7, #14]
 800a4ea:	70da      	strb	r2, [r3, #3]
 800a4ec:	e002      	b.n	800a4f4 <Utils_Cronjob_SetEvery+0xac>
    else job->second = value;
 800a4ee:	697b      	ldr	r3, [r7, #20]
 800a4f0:	7bba      	ldrb	r2, [r7, #14]
 800a4f2:	711a      	strb	r2, [r3, #4]
    job->repeat_count = repeat_count;
 800a4f4:	697b      	ldr	r3, [r7, #20]
 800a4f6:	68ba      	ldr	r2, [r7, #8]
 800a4f8:	615a      	str	r2, [r3, #20]
    job->remaining = repeat_count;
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	68ba      	ldr	r2, [r7, #8]
 800a4fe:	619a      	str	r2, [r3, #24]
    job->callback = callback;
 800a500:	697b      	ldr	r3, [r7, #20]
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	61da      	str	r2, [r3, #28]
    job->context = context;
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	6a3a      	ldr	r2, [r7, #32]
 800a50a:	621a      	str	r2, [r3, #32]
    return 0;
 800a50c:	2300      	movs	r3, #0
}
 800a50e:	4618      	mov	r0, r3
 800a510:	371c      	adds	r7, #28
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop
 800a51c:	24019650 	.word	0x24019650

0800a520 <Utils_SoftTime_Sync>:
    return 0;
}

#if USE_EXTERNAL_RTC
Std_ReturnType Utils_SoftTime_Sync(void)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b084      	sub	sp, #16
 800a524:	af00      	add	r7, sp, #0
	s_DateTime currentTime;
	RV3129_HandleTypeDef *hrtc = RV3129_GetHandle();
 800a526:	f7fe f9c3 	bl	80088b0 <RV3129_GetHandle>
 800a52a:	60f8      	str	r0, [r7, #12]
	Std_ReturnType ret = E_ERROR;
 800a52c:	2301      	movs	r3, #1
 800a52e:	72fb      	strb	r3, [r7, #11]
	ret = RV3129_GetTime(hrtc, &currentTime);
 800a530:	1d3b      	adds	r3, r7, #4
 800a532:	4619      	mov	r1, r3
 800a534:	68f8      	ldr	r0, [r7, #12]
 800a536:	f7fe f9c5 	bl	80088c4 <RV3129_GetTime>
 800a53a:	4603      	mov	r3, r0
 800a53c:	72fb      	strb	r3, [r7, #11]
    if(ret == E_OK)
 800a53e:	7afb      	ldrb	r3, [r7, #11]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d103      	bne.n	800a54c <Utils_SoftTime_Sync+0x2c>
    {
       Utils_SetRTC(&currentTime);
 800a544:	1d3b      	adds	r3, r7, #4
 800a546:	4618      	mov	r0, r3
 800a548:	f7ff fe6e 	bl	800a228 <Utils_SetRTC>
    }
    return ret;
 800a54c:	7afb      	ldrb	r3, [r7, #11]
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3710      	adds	r7, #16
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}

0800a556 <RingBuffer_Create>:

#include "ring_buffer.h"

void RingBuffer_Create(s_RingBufferType *rb, uint32_t id, const char *name,
                         RingBufElement *buffer, RingBufCtr max_size)
{
 800a556:	b580      	push	{r7, lr}
 800a558:	b088      	sub	sp, #32
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	60f8      	str	r0, [r7, #12]
 800a55e:	60b9      	str	r1, [r7, #8]
 800a560:	607a      	str	r2, [r7, #4]
 800a562:	603b      	str	r3, [r7, #0]
    rb->id = id;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	68ba      	ldr	r2, [r7, #8]
 800a568:	601a      	str	r2, [r3, #0]

    strncpy(rb->name, name, RINGBUFFER_NAME_MAX_LEN - 1);
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	3304      	adds	r3, #4
 800a56e:	221f      	movs	r2, #31
 800a570:	6879      	ldr	r1, [r7, #4]
 800a572:	4618      	mov	r0, r3
 800a574:	f017 fd87 	bl	8022086 <strncpy>
    rb->name[RINGBUFFER_NAME_MAX_LEN - 1] = '\0';
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	2200      	movs	r2, #0
 800a57c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

    rb->buffer = buffer;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	683a      	ldr	r2, [r7, #0]
 800a584:	625a      	str	r2, [r3, #36]	@ 0x24
    rb->max_size = max_size;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a58a:	851a      	strh	r2, [r3, #40]	@ 0x28

    atomic_store_explicit(&rb->head, 0U, memory_order_release);
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	332a      	adds	r3, #42	@ 0x2a
 800a590:	61fb      	str	r3, [r7, #28]
 800a592:	2300      	movs	r3, #0
 800a594:	82fb      	strh	r3, [r7, #22]
 800a596:	8afa      	ldrh	r2, [r7, #22]
 800a598:	69fb      	ldr	r3, [r7, #28]
 800a59a:	f3bf 8f5b 	dmb	ish
 800a59e:	801a      	strh	r2, [r3, #0]
    atomic_store_explicit(&rb->tail, 0U, memory_order_release);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	332c      	adds	r3, #44	@ 0x2c
 800a5a4:	61bb      	str	r3, [r7, #24]
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	82bb      	strh	r3, [r7, #20]
 800a5aa:	8aba      	ldrh	r2, [r7, #20]
 800a5ac:	69bb      	ldr	r3, [r7, #24]
 800a5ae:	f3bf 8f5b 	dmb	ish
 800a5b2:	801a      	strh	r2, [r3, #0]
}
 800a5b4:	bf00      	nop
 800a5b6:	3720      	adds	r7, #32
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}

0800a5bc <RingBuffer_Put>:

_Bool RingBuffer_Put(s_RingBufferType * const rb, RingBufElement const el)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b08b      	sub	sp, #44	@ 0x2c
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
 800a5c4:	460b      	mov	r3, r1
 800a5c6:	70fb      	strb	r3, [r7, #3]
//	__disable_irq();
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_relaxed) + 1U;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	332a      	adds	r3, #42	@ 0x2a
 800a5cc:	623b      	str	r3, [r7, #32]
 800a5ce:	6a3b      	ldr	r3, [r7, #32]
 800a5d0:	881b      	ldrh	r3, [r3, #0]
 800a5d2:	b29b      	uxth	r3, r3
 800a5d4:	81fb      	strh	r3, [r7, #14]
 800a5d6:	89fb      	ldrh	r3, [r7, #14]
 800a5d8:	3301      	adds	r3, #1
 800a5da:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (head == rb->max_size)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a5e0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	d101      	bne.n	800a5ea <RingBuffer_Put+0x2e>
    {
        head = 0U;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_acquire);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	332c      	adds	r3, #44	@ 0x2c
 800a5ee:	61fb      	str	r3, [r7, #28]
 800a5f0:	69fb      	ldr	r3, [r7, #28]
 800a5f2:	881b      	ldrh	r3, [r3, #0]
 800a5f4:	f3bf 8f5b 	dmb	ish
 800a5f8:	b29b      	uxth	r3, r3
 800a5fa:	81bb      	strh	r3, [r7, #12]
 800a5fc:	89bb      	ldrh	r3, [r7, #12]
 800a5fe:	837b      	strh	r3, [r7, #26]
    if (head != tail) // buffer NOT full?
 800a600:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a602:	8b7b      	ldrh	r3, [r7, #26]
 800a604:	429a      	cmp	r2, r3
 800a606:	d018      	beq.n	800a63a <RingBuffer_Put+0x7e>
    {
        rb->buffer[atomic_load_explicit(&rb->head, memory_order_relaxed)] = el;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a60c:	687a      	ldr	r2, [r7, #4]
 800a60e:	322a      	adds	r2, #42	@ 0x2a
 800a610:	617a      	str	r2, [r7, #20]
 800a612:	697a      	ldr	r2, [r7, #20]
 800a614:	8812      	ldrh	r2, [r2, #0]
 800a616:	b292      	uxth	r2, r2
 800a618:	817a      	strh	r2, [r7, #10]
 800a61a:	897a      	ldrh	r2, [r7, #10]
 800a61c:	4413      	add	r3, r2
 800a61e:	78fa      	ldrb	r2, [r7, #3]
 800a620:	701a      	strb	r2, [r3, #0]
        atomic_store_explicit(&rb->head, head, memory_order_release);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	332a      	adds	r3, #42	@ 0x2a
 800a626:	613b      	str	r3, [r7, #16]
 800a628:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a62a:	813b      	strh	r3, [r7, #8]
 800a62c:	893a      	ldrh	r2, [r7, #8]
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	f3bf 8f5b 	dmb	ish
 800a634:	801a      	strh	r2, [r3, #0]
//        __enable_irq();
        return true;
 800a636:	2301      	movs	r3, #1
 800a638:	e000      	b.n	800a63c <RingBuffer_Put+0x80>
    }
    else
    {
//    	__enable_irq();
        return false;
 800a63a:	2300      	movs	r3, #0
    }
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	372c      	adds	r7, #44	@ 0x2c
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <RingBuffer_Get>:

_Bool RingBuffer_Get(s_RingBufferType * const rb, RingBufElement *pel)
{
 800a648:	b480      	push	{r7}
 800a64a:	b08b      	sub	sp, #44	@ 0x2c
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	6039      	str	r1, [r7, #0]
//	__disable_irq();
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	332c      	adds	r3, #44	@ 0x2c
 800a656:	623b      	str	r3, [r7, #32]
 800a658:	6a3b      	ldr	r3, [r7, #32]
 800a65a:	881b      	ldrh	r3, [r3, #0]
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	827b      	strh	r3, [r7, #18]
 800a660:	8a7b      	ldrh	r3, [r7, #18]
 800a662:	84fb      	strh	r3, [r7, #38]	@ 0x26
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	332a      	adds	r3, #42	@ 0x2a
 800a668:	61fb      	str	r3, [r7, #28]
 800a66a:	69fb      	ldr	r3, [r7, #28]
 800a66c:	881b      	ldrh	r3, [r3, #0]
 800a66e:	f3bf 8f5b 	dmb	ish
 800a672:	b29b      	uxth	r3, r3
 800a674:	823b      	strh	r3, [r7, #16]
 800a676:	8a3b      	ldrh	r3, [r7, #16]
 800a678:	837b      	strh	r3, [r7, #26]
    if (head != tail)  // buffer NOT empty?
 800a67a:	8b7a      	ldrh	r2, [r7, #26]
 800a67c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a67e:	429a      	cmp	r2, r3
 800a680:	d01c      	beq.n	800a6bc <RingBuffer_Get+0x74>
    {
        *pel = rb->buffer[tail];
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a686:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a688:	4413      	add	r3, r2
 800a68a:	781a      	ldrb	r2, [r3, #0]
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	701a      	strb	r2, [r3, #0]
        ++tail;
 800a690:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a692:	3301      	adds	r3, #1
 800a694:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (tail == rb->max_size)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a69a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d101      	bne.n	800a6a4 <RingBuffer_Get+0x5c>
        {
            tail = 0U;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        atomic_store_explicit(&rb->tail, tail, memory_order_release);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	332c      	adds	r3, #44	@ 0x2c
 800a6a8:	617b      	str	r3, [r7, #20]
 800a6aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a6ac:	81fb      	strh	r3, [r7, #14]
 800a6ae:	89fa      	ldrh	r2, [r7, #14]
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	f3bf 8f5b 	dmb	ish
 800a6b6:	801a      	strh	r2, [r3, #0]
//    	__enable_irq();
        return true;
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	e000      	b.n	800a6be <RingBuffer_Get+0x76>
    }
    else
    {
//    	__enable_irq();
        return false;
 800a6bc:	2300      	movs	r3, #0
    }
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	372c      	adds	r7, #44	@ 0x2c
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c8:	4770      	bx	lr

0800a6ca <RingBuffer_NumFreeSlots>:

// Function to calculate the number of free slots in the ring buffer.
// Note: We always leave one empty slot to distinguish between an empty and a full buffer.
RingBufCtr RingBuffer_NumFreeSlots(s_RingBufferType * const rb)
{
 800a6ca:	b480      	push	{r7}
 800a6cc:	b089      	sub	sp, #36	@ 0x24
 800a6ce:	af00      	add	r7, sp, #0
 800a6d0:	6078      	str	r0, [r7, #4]
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	332a      	adds	r3, #42	@ 0x2a
 800a6d6:	61fb      	str	r3, [r7, #28]
 800a6d8:	69fb      	ldr	r3, [r7, #28]
 800a6da:	881b      	ldrh	r3, [r3, #0]
 800a6dc:	f3bf 8f5b 	dmb	ish
 800a6e0:	b29b      	uxth	r3, r3
 800a6e2:	823b      	strh	r3, [r7, #16]
 800a6e4:	8a3b      	ldrh	r3, [r7, #16]
 800a6e6:	837b      	strh	r3, [r7, #26]
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	332c      	adds	r3, #44	@ 0x2c
 800a6ec:	617b      	str	r3, [r7, #20]
 800a6ee:	697b      	ldr	r3, [r7, #20]
 800a6f0:	881b      	ldrh	r3, [r3, #0]
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	81fb      	strh	r3, [r7, #14]
 800a6f6:	89fb      	ldrh	r3, [r7, #14]
 800a6f8:	827b      	strh	r3, [r7, #18]

    if (head == tail)
 800a6fa:	8b7a      	ldrh	r2, [r7, #26]
 800a6fc:	8a7b      	ldrh	r3, [r7, #18]
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d104      	bne.n	800a70c <RingBuffer_NumFreeSlots+0x42>
    {
        return (RingBufCtr)(rb->max_size - 1U);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a706:	3b01      	subs	r3, #1
 800a708:	b29b      	uxth	r3, r3
 800a70a:	e014      	b.n	800a736 <RingBuffer_NumFreeSlots+0x6c>
    }
    else if (head < tail)
 800a70c:	8b7a      	ldrh	r2, [r7, #26]
 800a70e:	8a7b      	ldrh	r3, [r7, #18]
 800a710:	429a      	cmp	r2, r3
 800a712:	d206      	bcs.n	800a722 <RingBuffer_NumFreeSlots+0x58>
    {
        return (RingBufCtr)(tail - head - 1U);
 800a714:	8a7a      	ldrh	r2, [r7, #18]
 800a716:	8b7b      	ldrh	r3, [r7, #26]
 800a718:	1ad3      	subs	r3, r2, r3
 800a71a:	b29b      	uxth	r3, r3
 800a71c:	3b01      	subs	r3, #1
 800a71e:	b29b      	uxth	r3, r3
 800a720:	e009      	b.n	800a736 <RingBuffer_NumFreeSlots+0x6c>
    }
    else
    {
        return (RingBufCtr)(rb->max_size + tail - head - 1U);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800a726:	8a7b      	ldrh	r3, [r7, #18]
 800a728:	4413      	add	r3, r2
 800a72a:	b29a      	uxth	r2, r3
 800a72c:	8b7b      	ldrh	r3, [r7, #26]
 800a72e:	1ad3      	subs	r3, r2, r3
 800a730:	b29b      	uxth	r3, r3
 800a732:	3b01      	subs	r3, #1
 800a734:	b29b      	uxth	r3, r3
    }
}
 800a736:	4618      	mov	r0, r3
 800a738:	3724      	adds	r7, #36	@ 0x24
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr

0800a742 <RingBuffer_IsDataAvailable>:
    }
    return rb->buffer[tail];
}

_Bool RingBuffer_IsDataAvailable(s_RingBufferType * const rb)
{
 800a742:	b480      	push	{r7}
 800a744:	b089      	sub	sp, #36	@ 0x24
 800a746:	af00      	add	r7, sp, #0
 800a748:	6078      	str	r0, [r7, #4]
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	332a      	adds	r3, #42	@ 0x2a
 800a74e:	61fb      	str	r3, [r7, #28]
 800a750:	69fb      	ldr	r3, [r7, #28]
 800a752:	881b      	ldrh	r3, [r3, #0]
 800a754:	f3bf 8f5b 	dmb	ish
 800a758:	b29b      	uxth	r3, r3
 800a75a:	823b      	strh	r3, [r7, #16]
 800a75c:	8a3b      	ldrh	r3, [r7, #16]
 800a75e:	837b      	strh	r3, [r7, #26]
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	332c      	adds	r3, #44	@ 0x2c
 800a764:	617b      	str	r3, [r7, #20]
 800a766:	697b      	ldr	r3, [r7, #20]
 800a768:	881b      	ldrh	r3, [r3, #0]
 800a76a:	b29b      	uxth	r3, r3
 800a76c:	81fb      	strh	r3, [r7, #14]
 800a76e:	89fb      	ldrh	r3, [r7, #14]
 800a770:	827b      	strh	r3, [r7, #18]
    return (head != tail);
 800a772:	8b7a      	ldrh	r2, [r7, #26]
 800a774:	8a7b      	ldrh	r3, [r7, #18]
 800a776:	429a      	cmp	r2, r3
 800a778:	bf14      	ite	ne
 800a77a:	2301      	movne	r3, #1
 800a77c:	2300      	moveq	r3, #0
 800a77e:	b2db      	uxtb	r3, r3
}
 800a780:	4618      	mov	r0, r3
 800a782:	3724      	adds	r7, #36	@ 0x24
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr

0800a78c <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b083      	sub	sp, #12
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f06f 0201 	mvn.w	r2, #1
 800a79a:	611a      	str	r2, [r3, #16]
}
 800a79c:	bf00      	nop
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr

0800a7a8 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b083      	sub	sp, #12
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	691b      	ldr	r3, [r3, #16]
 800a7b4:	f003 0301 	and.w	r3, r3, #1
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d101      	bne.n	800a7c0 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800a7bc:	2301      	movs	r3, #1
 800a7be:	e000      	b.n	800a7c2 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800a7c0:	2300      	movs	r3, #0
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	370c      	adds	r7, #12
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr
	...

0800a7d0 <TickTimer_IRQHandler>:

extern ShieldInstance_t auth_usb;

volatile uint32_t LL_Tick = 0;

void TickTimer_IRQHandler(void) {
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	af00      	add	r7, sp, #0
    if (LL_TIM_IsActiveFlag_UPDATE(TIM1)) {
 800a7d4:	4809      	ldr	r0, [pc, #36]	@ (800a7fc <TickTimer_IRQHandler+0x2c>)
 800a7d6:	f7ff ffe7 	bl	800a7a8 <LL_TIM_IsActiveFlag_UPDATE>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d00a      	beq.n	800a7f6 <TickTimer_IRQHandler+0x26>
        LL_TIM_ClearFlag_UPDATE(TIM1);
 800a7e0:	4806      	ldr	r0, [pc, #24]	@ (800a7fc <TickTimer_IRQHandler+0x2c>)
 800a7e2:	f7ff ffd3 	bl	800a78c <LL_TIM_ClearFlag_UPDATE>
        LL_Tick++;
 800a7e6:	4b06      	ldr	r3, [pc, #24]	@ (800a800 <TickTimer_IRQHandler+0x30>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	4a04      	ldr	r2, [pc, #16]	@ (800a800 <TickTimer_IRQHandler+0x30>)
 800a7ee:	6013      	str	r3, [r2, #0]
        Shield_UpdateTimer(&auth_usb);
 800a7f0:	4804      	ldr	r0, [pc, #16]	@ (800a804 <TickTimer_IRQHandler+0x34>)
 800a7f2:	f7f8 f9fd 	bl	8002bf0 <Shield_UpdateTimer>
    }
}
 800a7f6:	bf00      	nop
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	40010000 	.word	0x40010000
 800a800:	240197c0 	.word	0x240197c0
 800a804:	24014a70 	.word	0x24014a70

0800a808 <Utils_GetTick>:

uint32_t Utils_GetTick(void) {
 800a808:	b480      	push	{r7}
 800a80a:	af00      	add	r7, sp, #0
    return LL_Tick;
 800a80c:	4b03      	ldr	r3, [pc, #12]	@ (800a81c <Utils_GetTick+0x14>)
 800a80e:	681b      	ldr	r3, [r3, #0]
}
 800a810:	4618      	mov	r0, r3
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr
 800a81a:	bf00      	nop
 800a81c:	240197c0 	.word	0x240197c0

0800a820 <disk_status>:
  * @brief  Gets Disk Status
  * @param  pdrv: Physical drive number (0..) - Physical drive number to identify the drive
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (BYTE pdrv)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b084      	sub	sp, #16
 800a824:	af00      	add	r7, sp, #0
 800a826:	4603      	mov	r3, r0
 800a828:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  Disk_drvTypeDef *disk = FATFS_GetDisk();
 800a82a:	f005 fae7 	bl	800fdfc <FATFS_GetDisk>
 800a82e:	60f8      	str	r0, [r7, #12]
  stat = disk->drv[pdrv]->disk_status(disk->lun[pdrv]);
 800a830:	79fb      	ldrb	r3, [r7, #7]
 800a832:	68fa      	ldr	r2, [r7, #12]
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	4413      	add	r3, r2
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	685b      	ldr	r3, [r3, #4]
 800a83c:	79fa      	ldrb	r2, [r7, #7]
 800a83e:	68f9      	ldr	r1, [r7, #12]
 800a840:	440a      	add	r2, r1
 800a842:	7a12      	ldrb	r2, [r2, #8]
 800a844:	4610      	mov	r0, r2
 800a846:	4798      	blx	r3
 800a848:	4603      	mov	r3, r0
 800a84a:	72fb      	strb	r3, [r7, #11]
  return stat;
 800a84c:	7afb      	ldrb	r3, [r7, #11]
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3710      	adds	r7, #16
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}

0800a856 <disk_initialize>:
  * @brief  Initializes a Drive
  * @param  pdrv: Physical drive number (0..) - Physical drive nmuber to identify the drive
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (BYTE pdrv)
{
 800a856:	b580      	push	{r7, lr}
 800a858:	b084      	sub	sp, #16
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	4603      	mov	r3, r0
 800a85e:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a860:	2300      	movs	r3, #0
 800a862:	73fb      	strb	r3, [r7, #15]
  Disk_drvTypeDef *disk = FATFS_GetDisk();
 800a864:	f005 faca 	bl	800fdfc <FATFS_GetDisk>
 800a868:	60b8      	str	r0, [r7, #8]
  if (disk->is_initialized[pdrv] == 0)
 800a86a:	79fb      	ldrb	r3, [r7, #7]
 800a86c:	68ba      	ldr	r2, [r7, #8]
 800a86e:	5cd3      	ldrb	r3, [r2, r3]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d114      	bne.n	800a89e <disk_initialize+0x48>
  {
     stat = disk->drv[pdrv]->disk_initialize(disk->lun[pdrv]);
 800a874:	79fb      	ldrb	r3, [r7, #7]
 800a876:	68ba      	ldr	r2, [r7, #8]
 800a878:	009b      	lsls	r3, r3, #2
 800a87a:	4413      	add	r3, r2
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	79fa      	ldrb	r2, [r7, #7]
 800a882:	68b9      	ldr	r1, [r7, #8]
 800a884:	440a      	add	r2, r1
 800a886:	7a12      	ldrb	r2, [r2, #8]
 800a888:	4610      	mov	r0, r2
 800a88a:	4798      	blx	r3
 800a88c:	4603      	mov	r3, r0
 800a88e:	73fb      	strb	r3, [r7, #15]
     if (stat == RES_OK)
 800a890:	7bfb      	ldrb	r3, [r7, #15]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d103      	bne.n	800a89e <disk_initialize+0x48>
     {
        disk->is_initialized[pdrv] = 1;
 800a896:	79fb      	ldrb	r3, [r7, #7]
 800a898:	68ba      	ldr	r2, [r7, #8]
 800a89a:	2101      	movs	r1, #1
 800a89c:	54d1      	strb	r1, [r2, r3]
     }
  }
  return stat;
 800a89e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3710      	adds	r7, #16
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a8a8:	b590      	push	{r4, r7, lr}
 800a8aa:	b087      	sub	sp, #28
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	60b9      	str	r1, [r7, #8]
 800a8b0:	607a      	str	r2, [r7, #4]
 800a8b2:	603b      	str	r3, [r7, #0]
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  Disk_drvTypeDef *disk = FATFS_GetDisk();
 800a8b8:	f005 faa0 	bl	800fdfc <FATFS_GetDisk>
 800a8bc:	6178      	str	r0, [r7, #20]
  res = disk->drv[pdrv]->disk_read(disk->lun[pdrv], buff, sector, count);
 800a8be:	7bfb      	ldrb	r3, [r7, #15]
 800a8c0:	697a      	ldr	r2, [r7, #20]
 800a8c2:	009b      	lsls	r3, r3, #2
 800a8c4:	4413      	add	r3, r2
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	689c      	ldr	r4, [r3, #8]
 800a8ca:	7bfb      	ldrb	r3, [r7, #15]
 800a8cc:	697a      	ldr	r2, [r7, #20]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	7a18      	ldrb	r0, [r3, #8]
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	687a      	ldr	r2, [r7, #4]
 800a8d6:	68b9      	ldr	r1, [r7, #8]
 800a8d8:	47a0      	blx	r4
 800a8da:	4603      	mov	r3, r0
 800a8dc:	74fb      	strb	r3, [r7, #19]
  return res;
 800a8de:	7cfb      	ldrb	r3, [r7, #19]
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	371c      	adds	r7, #28
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd90      	pop	{r4, r7, pc}

0800a8e8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a8e8:	b590      	push	{r4, r7, lr}
 800a8ea:	b087      	sub	sp, #28
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	60b9      	str	r1, [r7, #8]
 800a8f0:	607a      	str	r2, [r7, #4]
 800a8f2:	603b      	str	r3, [r7, #0]
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  Disk_drvTypeDef *disk = FATFS_GetDisk();
 800a8f8:	f005 fa80 	bl	800fdfc <FATFS_GetDisk>
 800a8fc:	6178      	str	r0, [r7, #20]
  res = disk->drv[pdrv]->disk_write(disk->lun[pdrv], buff, sector, count);
 800a8fe:	7bfb      	ldrb	r3, [r7, #15]
 800a900:	697a      	ldr	r2, [r7, #20]
 800a902:	009b      	lsls	r3, r3, #2
 800a904:	4413      	add	r3, r2
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	68dc      	ldr	r4, [r3, #12]
 800a90a:	7bfb      	ldrb	r3, [r7, #15]
 800a90c:	697a      	ldr	r2, [r7, #20]
 800a90e:	4413      	add	r3, r2
 800a910:	7a18      	ldrb	r0, [r3, #8]
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	687a      	ldr	r2, [r7, #4]
 800a916:	68b9      	ldr	r1, [r7, #8]
 800a918:	47a0      	blx	r4
 800a91a:	4603      	mov	r3, r0
 800a91c:	74fb      	strb	r3, [r7, #19]
  return res;
 800a91e:	7cfb      	ldrb	r3, [r7, #19]
}
 800a920:	4618      	mov	r0, r3
 800a922:	371c      	adds	r7, #28
 800a924:	46bd      	mov	sp, r7
 800a926:	bd90      	pop	{r4, r7, pc}

0800a928 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b084      	sub	sp, #16
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	4603      	mov	r3, r0
 800a930:	603a      	str	r2, [r7, #0]
 800a932:	71fb      	strb	r3, [r7, #7]
 800a934:	460b      	mov	r3, r1
 800a936:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  Disk_drvTypeDef *disk = FATFS_GetDisk();
 800a938:	f005 fa60 	bl	800fdfc <FATFS_GetDisk>
 800a93c:	60f8      	str	r0, [r7, #12]
  res = disk->drv[pdrv]->disk_ioctl(disk->lun[pdrv], cmd, buff);
 800a93e:	79fb      	ldrb	r3, [r7, #7]
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	009b      	lsls	r3, r3, #2
 800a944:	4413      	add	r3, r2
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	691b      	ldr	r3, [r3, #16]
 800a94a:	79fa      	ldrb	r2, [r7, #7]
 800a94c:	68f9      	ldr	r1, [r7, #12]
 800a94e:	440a      	add	r2, r1
 800a950:	7a10      	ldrb	r0, [r2, #8]
 800a952:	79b9      	ldrb	r1, [r7, #6]
 800a954:	683a      	ldr	r2, [r7, #0]
 800a956:	4798      	blx	r3
 800a958:	4603      	mov	r3, r0
 800a95a:	72fb      	strb	r3, [r7, #11]
  return res;
 800a95c:	7afb      	ldrb	r3, [r7, #11]
}
 800a95e:	4618      	mov	r0, r3
 800a960:	3710      	adds	r7, #16
 800a962:	46bd      	mov	sp, r7
 800a964:	bd80      	pop	{r7, pc}

0800a966 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
__weak DWORD get_fattime (void)
{
 800a966:	b480      	push	{r7}
 800a968:	af00      	add	r7, sp, #0
  return 0;
 800a96a:	2300      	movs	r3, #0
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	46bd      	mov	sp, r7
 800a970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a974:	4770      	bx	lr

0800a976 <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a976:	b480      	push	{r7}
 800a978:	b085      	sub	sp, #20
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	3301      	adds	r3, #1
 800a982:	781b      	ldrb	r3, [r3, #0]
 800a984:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a986:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a98a:	021b      	lsls	r3, r3, #8
 800a98c:	b21a      	sxth	r2, r3
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	b21b      	sxth	r3, r3
 800a994:	4313      	orrs	r3, r2
 800a996:	b21b      	sxth	r3, r3
 800a998:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a99a:	89fb      	ldrh	r3, [r7, #14]
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	3714      	adds	r7, #20
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr

0800a9a8 <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b085      	sub	sp, #20
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	3303      	adds	r3, #3
 800a9b4:	781b      	ldrb	r3, [r3, #0]
 800a9b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	021b      	lsls	r3, r3, #8
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	3202      	adds	r2, #2
 800a9c0:	7812      	ldrb	r2, [r2, #0]
 800a9c2:	4313      	orrs	r3, r2
 800a9c4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	021b      	lsls	r3, r3, #8
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	3201      	adds	r2, #1
 800a9ce:	7812      	ldrb	r2, [r2, #0]
 800a9d0:	4313      	orrs	r3, r2
 800a9d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	021b      	lsls	r3, r3, #8
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	7812      	ldrb	r2, [r2, #0]
 800a9dc:	4313      	orrs	r3, r2
 800a9de:	60fb      	str	r3, [r7, #12]
	return rv;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3714      	adds	r7, #20
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr

0800a9ee <ld_qword>:

#if FF_FS_EXFAT
static QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 800a9ee:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a9f2:	b09d      	sub	sp, #116	@ 0x74
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 800a9f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9fa:	3307      	adds	r3, #7
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	b2db      	uxtb	r3, r3
 800aa00:	2200      	movs	r2, #0
 800aa02:	469a      	mov	sl, r3
 800aa04:	4693      	mov	fp, r2
 800aa06:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 800aa0a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800aa0e:	f04f 0000 	mov.w	r0, #0
 800aa12:	f04f 0100 	mov.w	r1, #0
 800aa16:	0219      	lsls	r1, r3, #8
 800aa18:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800aa1c:	0210      	lsls	r0, r2, #8
 800aa1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa20:	3306      	adds	r3, #6
 800aa22:	781b      	ldrb	r3, [r3, #0]
 800aa24:	b2db      	uxtb	r3, r3
 800aa26:	2200      	movs	r2, #0
 800aa28:	461c      	mov	r4, r3
 800aa2a:	4615      	mov	r5, r2
 800aa2c:	ea40 0804 	orr.w	r8, r0, r4
 800aa30:	ea41 0905 	orr.w	r9, r1, r5
 800aa34:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 800aa38:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800aa3c:	f04f 0000 	mov.w	r0, #0
 800aa40:	f04f 0100 	mov.w	r1, #0
 800aa44:	0219      	lsls	r1, r3, #8
 800aa46:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800aa4a:	0210      	lsls	r0, r2, #8
 800aa4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa4e:	3305      	adds	r3, #5
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	2200      	movs	r2, #0
 800aa56:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aa58:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800aa5a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800aa5e:	4623      	mov	r3, r4
 800aa60:	4303      	orrs	r3, r0
 800aa62:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa64:	462b      	mov	r3, r5
 800aa66:	430b      	orrs	r3, r1
 800aa68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aa6a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800aa6e:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 800aa72:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800aa76:	f04f 0000 	mov.w	r0, #0
 800aa7a:	f04f 0100 	mov.w	r1, #0
 800aa7e:	0219      	lsls	r1, r3, #8
 800aa80:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800aa84:	0210      	lsls	r0, r2, #8
 800aa86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa88:	3304      	adds	r3, #4
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	b2db      	uxtb	r3, r3
 800aa8e:	2200      	movs	r2, #0
 800aa90:	653b      	str	r3, [r7, #80]	@ 0x50
 800aa92:	657a      	str	r2, [r7, #84]	@ 0x54
 800aa94:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800aa98:	4623      	mov	r3, r4
 800aa9a:	4303      	orrs	r3, r0
 800aa9c:	623b      	str	r3, [r7, #32]
 800aa9e:	462b      	mov	r3, r5
 800aaa0:	430b      	orrs	r3, r1
 800aaa2:	627b      	str	r3, [r7, #36]	@ 0x24
 800aaa4:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800aaa8:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 800aaac:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800aab0:	f04f 0000 	mov.w	r0, #0
 800aab4:	f04f 0100 	mov.w	r1, #0
 800aab8:	0219      	lsls	r1, r3, #8
 800aaba:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800aabe:	0210      	lsls	r0, r2, #8
 800aac0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aac2:	3303      	adds	r3, #3
 800aac4:	781b      	ldrb	r3, [r3, #0]
 800aac6:	b2db      	uxtb	r3, r3
 800aac8:	2200      	movs	r2, #0
 800aaca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aacc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800aace:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800aad2:	4623      	mov	r3, r4
 800aad4:	4303      	orrs	r3, r0
 800aad6:	61bb      	str	r3, [r7, #24]
 800aad8:	462b      	mov	r3, r5
 800aada:	430b      	orrs	r3, r1
 800aadc:	61fb      	str	r3, [r7, #28]
 800aade:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800aae2:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 800aae6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800aaea:	f04f 0000 	mov.w	r0, #0
 800aaee:	f04f 0100 	mov.w	r1, #0
 800aaf2:	0219      	lsls	r1, r3, #8
 800aaf4:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800aaf8:	0210      	lsls	r0, r2, #8
 800aafa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aafc:	3302      	adds	r3, #2
 800aafe:	781b      	ldrb	r3, [r3, #0]
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	2200      	movs	r2, #0
 800ab04:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab06:	647a      	str	r2, [r7, #68]	@ 0x44
 800ab08:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800ab0c:	4623      	mov	r3, r4
 800ab0e:	4303      	orrs	r3, r0
 800ab10:	613b      	str	r3, [r7, #16]
 800ab12:	462b      	mov	r3, r5
 800ab14:	430b      	orrs	r3, r1
 800ab16:	617b      	str	r3, [r7, #20]
 800ab18:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800ab1c:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 800ab20:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ab24:	f04f 0200 	mov.w	r2, #0
 800ab28:	f04f 0300 	mov.w	r3, #0
 800ab2c:	020b      	lsls	r3, r1, #8
 800ab2e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ab32:	0202      	lsls	r2, r0, #8
 800ab34:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ab36:	3101      	adds	r1, #1
 800ab38:	7809      	ldrb	r1, [r1, #0]
 800ab3a:	b2c9      	uxtb	r1, r1
 800ab3c:	2000      	movs	r0, #0
 800ab3e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800ab40:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800ab42:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800ab46:	4621      	mov	r1, r4
 800ab48:	4311      	orrs	r1, r2
 800ab4a:	60b9      	str	r1, [r7, #8]
 800ab4c:	4629      	mov	r1, r5
 800ab4e:	4319      	orrs	r1, r3
 800ab50:	60f9      	str	r1, [r7, #12]
 800ab52:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800ab56:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 800ab5a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ab5e:	f04f 0200 	mov.w	r2, #0
 800ab62:	f04f 0300 	mov.w	r3, #0
 800ab66:	020b      	lsls	r3, r1, #8
 800ab68:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ab6c:	0202      	lsls	r2, r0, #8
 800ab6e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ab70:	7809      	ldrb	r1, [r1, #0]
 800ab72:	b2c9      	uxtb	r1, r1
 800ab74:	2000      	movs	r0, #0
 800ab76:	6339      	str	r1, [r7, #48]	@ 0x30
 800ab78:	6378      	str	r0, [r7, #52]	@ 0x34
 800ab7a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800ab7e:	4621      	mov	r1, r4
 800ab80:	4311      	orrs	r1, r2
 800ab82:	6039      	str	r1, [r7, #0]
 800ab84:	4629      	mov	r1, r5
 800ab86:	4319      	orrs	r1, r3
 800ab88:	6079      	str	r1, [r7, #4]
 800ab8a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800ab8e:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 800ab92:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 800ab96:	4610      	mov	r0, r2
 800ab98:	4619      	mov	r1, r3
 800ab9a:	3774      	adds	r7, #116	@ 0x74
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800aba2:	4770      	bx	lr

0800aba4 <st_word>:
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800aba4:	b480      	push	{r7}
 800aba6:	b083      	sub	sp, #12
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	460b      	mov	r3, r1
 800abae:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	1c5a      	adds	r2, r3, #1
 800abb4:	607a      	str	r2, [r7, #4]
 800abb6:	887a      	ldrh	r2, [r7, #2]
 800abb8:	b2d2      	uxtb	r2, r2
 800abba:	701a      	strb	r2, [r3, #0]
 800abbc:	887b      	ldrh	r3, [r7, #2]
 800abbe:	0a1b      	lsrs	r3, r3, #8
 800abc0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	1c5a      	adds	r2, r3, #1
 800abc6:	607a      	str	r2, [r7, #4]
 800abc8:	887a      	ldrh	r2, [r7, #2]
 800abca:	b2d2      	uxtb	r2, r2
 800abcc:	701a      	strb	r2, [r3, #0]
}
 800abce:	bf00      	nop
 800abd0:	370c      	adds	r7, #12
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr

0800abda <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800abda:	b480      	push	{r7}
 800abdc:	b083      	sub	sp, #12
 800abde:	af00      	add	r7, sp, #0
 800abe0:	6078      	str	r0, [r7, #4]
 800abe2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	1c5a      	adds	r2, r3, #1
 800abe8:	607a      	str	r2, [r7, #4]
 800abea:	683a      	ldr	r2, [r7, #0]
 800abec:	b2d2      	uxtb	r2, r2
 800abee:	701a      	strb	r2, [r3, #0]
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	0a1b      	lsrs	r3, r3, #8
 800abf4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	1c5a      	adds	r2, r3, #1
 800abfa:	607a      	str	r2, [r7, #4]
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	b2d2      	uxtb	r2, r2
 800ac00:	701a      	strb	r2, [r3, #0]
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	0a1b      	lsrs	r3, r3, #8
 800ac06:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	1c5a      	adds	r2, r3, #1
 800ac0c:	607a      	str	r2, [r7, #4]
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	b2d2      	uxtb	r2, r2
 800ac12:	701a      	strb	r2, [r3, #0]
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	0a1b      	lsrs	r3, r3, #8
 800ac18:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	1c5a      	adds	r2, r3, #1
 800ac1e:	607a      	str	r2, [r7, #4]
 800ac20:	683a      	ldr	r2, [r7, #0]
 800ac22:	b2d2      	uxtb	r2, r2
 800ac24:	701a      	strb	r2, [r3, #0]
}
 800ac26:	bf00      	nop
 800ac28:	370c      	adds	r7, #12
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac30:	4770      	bx	lr

0800ac32 <st_qword>:

#if FF_FS_EXFAT
static void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 800ac32:	b480      	push	{r7}
 800ac34:	b085      	sub	sp, #20
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	60f8      	str	r0, [r7, #12]
 800ac3a:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	1c5a      	adds	r2, r3, #1
 800ac42:	60fa      	str	r2, [r7, #12]
 800ac44:	783a      	ldrb	r2, [r7, #0]
 800ac46:	701a      	strb	r2, [r3, #0]
 800ac48:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac4c:	f04f 0200 	mov.w	r2, #0
 800ac50:	f04f 0300 	mov.w	r3, #0
 800ac54:	0a02      	lsrs	r2, r0, #8
 800ac56:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800ac5a:	0a0b      	lsrs	r3, r1, #8
 800ac5c:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	1c5a      	adds	r2, r3, #1
 800ac64:	60fa      	str	r2, [r7, #12]
 800ac66:	783a      	ldrb	r2, [r7, #0]
 800ac68:	701a      	strb	r2, [r3, #0]
 800ac6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac6e:	f04f 0200 	mov.w	r2, #0
 800ac72:	f04f 0300 	mov.w	r3, #0
 800ac76:	0a02      	lsrs	r2, r0, #8
 800ac78:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800ac7c:	0a0b      	lsrs	r3, r1, #8
 800ac7e:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	1c5a      	adds	r2, r3, #1
 800ac86:	60fa      	str	r2, [r7, #12]
 800ac88:	783a      	ldrb	r2, [r7, #0]
 800ac8a:	701a      	strb	r2, [r3, #0]
 800ac8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac90:	f04f 0200 	mov.w	r2, #0
 800ac94:	f04f 0300 	mov.w	r3, #0
 800ac98:	0a02      	lsrs	r2, r0, #8
 800ac9a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800ac9e:	0a0b      	lsrs	r3, r1, #8
 800aca0:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	1c5a      	adds	r2, r3, #1
 800aca8:	60fa      	str	r2, [r7, #12]
 800acaa:	783a      	ldrb	r2, [r7, #0]
 800acac:	701a      	strb	r2, [r3, #0]
 800acae:	e9d7 0100 	ldrd	r0, r1, [r7]
 800acb2:	f04f 0200 	mov.w	r2, #0
 800acb6:	f04f 0300 	mov.w	r3, #0
 800acba:	0a02      	lsrs	r2, r0, #8
 800acbc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800acc0:	0a0b      	lsrs	r3, r1, #8
 800acc2:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	1c5a      	adds	r2, r3, #1
 800acca:	60fa      	str	r2, [r7, #12]
 800accc:	783a      	ldrb	r2, [r7, #0]
 800acce:	701a      	strb	r2, [r3, #0]
 800acd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800acd4:	f04f 0200 	mov.w	r2, #0
 800acd8:	f04f 0300 	mov.w	r3, #0
 800acdc:	0a02      	lsrs	r2, r0, #8
 800acde:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800ace2:	0a0b      	lsrs	r3, r1, #8
 800ace4:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	1c5a      	adds	r2, r3, #1
 800acec:	60fa      	str	r2, [r7, #12]
 800acee:	783a      	ldrb	r2, [r7, #0]
 800acf0:	701a      	strb	r2, [r3, #0]
 800acf2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800acf6:	f04f 0200 	mov.w	r2, #0
 800acfa:	f04f 0300 	mov.w	r3, #0
 800acfe:	0a02      	lsrs	r2, r0, #8
 800ad00:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800ad04:	0a0b      	lsrs	r3, r1, #8
 800ad06:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	1c5a      	adds	r2, r3, #1
 800ad0e:	60fa      	str	r2, [r7, #12]
 800ad10:	783a      	ldrb	r2, [r7, #0]
 800ad12:	701a      	strb	r2, [r3, #0]
 800ad14:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ad18:	f04f 0200 	mov.w	r2, #0
 800ad1c:	f04f 0300 	mov.w	r3, #0
 800ad20:	0a02      	lsrs	r2, r0, #8
 800ad22:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800ad26:	0a0b      	lsrs	r3, r1, #8
 800ad28:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	1c5a      	adds	r2, r3, #1
 800ad30:	60fa      	str	r2, [r7, #12]
 800ad32:	783a      	ldrb	r2, [r7, #0]
 800ad34:	701a      	strb	r2, [r3, #0]
}
 800ad36:	bf00      	nop
 800ad38:	3714      	adds	r7, #20
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad40:	4770      	bx	lr

0800ad42 <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 800ad42:	b480      	push	{r7}
 800ad44:	b083      	sub	sp, #12
 800ad46:	af00      	add	r7, sp, #0
 800ad48:	4603      	mov	r3, r0
 800ad4a:	71fb      	strb	r3, [r7, #7]
	if (c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 800ad4c:	79fb      	ldrb	r3, [r7, #7]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d001      	beq.n	800ad56 <dbc_1st+0x14>
 800ad52:	2300      	movs	r3, #0
 800ad54:	e000      	b.n	800ad58 <dbc_1st+0x16>
#endif
	return 0;
 800ad56:	2300      	movs	r3, #0
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	370c      	adds	r7, #12
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr

0800ad64 <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b083      	sub	sp, #12
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 800ad6e:	79fb      	ldrb	r3, [r7, #7]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d001      	beq.n	800ad78 <dbc_2nd+0x14>
 800ad74:	2300      	movs	r3, #0
 800ad76:	e000      	b.n	800ad7a <dbc_2nd+0x16>
#endif
	return 0;
 800ad78:	2300      	movs	r3, #0
}
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	370c      	adds	r7, #12
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad84:	4770      	bx	lr

0800ad86 <tchar2uni>:

/* Get a Unicode code point from the TCHAR string in defined API encodeing */
static DWORD tchar2uni (	/* Returns a character in UTF-16 encoding (>=0x10000 on surrogate pair, 0xFFFFFFFF on decode error) */
	const TCHAR** str		/* Pointer to pointer to TCHAR string in configured encoding */
)
{
 800ad86:	b580      	push	{r7, lr}
 800ad88:	b086      	sub	sp, #24
 800ad8a:	af00      	add	r7, sp, #0
 800ad8c:	6078      	str	r0, [r7, #4]
	DWORD uc;
	const TCHAR *p = *str;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	617b      	str	r3, [r7, #20]

#else		/* ANSI/OEM input */
	BYTE b;
	WCHAR wc;

	wc = (BYTE)*p++;			/* Get a byte */
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	1c5a      	adds	r2, r3, #1
 800ad98:	617a      	str	r2, [r7, #20]
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	827b      	strh	r3, [r7, #18]
	if (dbc_1st((BYTE)wc)) {	/* Is it a DBC 1st byte? */
 800ad9e:	8a7b      	ldrh	r3, [r7, #18]
 800ada0:	b2db      	uxtb	r3, r3
 800ada2:	4618      	mov	r0, r3
 800ada4:	f7ff ffcd 	bl	800ad42 <dbc_1st>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d015      	beq.n	800adda <tchar2uni+0x54>
		b = (BYTE)*p++;			/* Get 2nd byte */
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	1c5a      	adds	r2, r3, #1
 800adb2:	617a      	str	r2, [r7, #20]
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	747b      	strb	r3, [r7, #17]
		if (!dbc_2nd(b)) return 0xFFFFFFFF;	/* Invalid code? */
 800adb8:	7c7b      	ldrb	r3, [r7, #17]
 800adba:	4618      	mov	r0, r3
 800adbc:	f7ff ffd2 	bl	800ad64 <dbc_2nd>
 800adc0:	4603      	mov	r3, r0
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d102      	bne.n	800adcc <tchar2uni+0x46>
 800adc6:	f04f 33ff 	mov.w	r3, #4294967295
 800adca:	e01d      	b.n	800ae08 <tchar2uni+0x82>
		wc = (wc << 8) + b;		/* Make a DBC */
 800adcc:	8a7b      	ldrh	r3, [r7, #18]
 800adce:	021b      	lsls	r3, r3, #8
 800add0:	b29a      	uxth	r2, r3
 800add2:	7c7b      	ldrb	r3, [r7, #17]
 800add4:	b29b      	uxth	r3, r3
 800add6:	4413      	add	r3, r2
 800add8:	827b      	strh	r3, [r7, #18]
	}
	if (wc != 0) {
 800adda:	8a7b      	ldrh	r3, [r7, #18]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d00d      	beq.n	800adfc <tchar2uni+0x76>
		wc = ff_oem2uni(wc, CODEPAGE);	/* ANSI/OEM ==> Unicode */
 800ade0:	8a7b      	ldrh	r3, [r7, #18]
 800ade2:	f240 3152 	movw	r1, #850	@ 0x352
 800ade6:	4618      	mov	r0, r3
 800ade8:	f005 fab0 	bl	801034c <ff_oem2uni>
 800adec:	4603      	mov	r3, r0
 800adee:	827b      	strh	r3, [r7, #18]
		if (wc == 0) return 0xFFFFFFFF;	/* Invalid code? */
 800adf0:	8a7b      	ldrh	r3, [r7, #18]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d102      	bne.n	800adfc <tchar2uni+0x76>
 800adf6:	f04f 33ff 	mov.w	r3, #4294967295
 800adfa:	e005      	b.n	800ae08 <tchar2uni+0x82>
	}
	uc = wc;
 800adfc:	8a7b      	ldrh	r3, [r7, #18]
 800adfe:	60fb      	str	r3, [r7, #12]

#endif
	*str = p;	/* Next read pointer */
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	697a      	ldr	r2, [r7, #20]
 800ae04:	601a      	str	r2, [r3, #0]
	return uc;
 800ae06:	68fb      	ldr	r3, [r7, #12]
}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	3718      	adds	r7, #24
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}

0800ae10 <put_utf>:
static UINT put_utf (	/* Returns number of encoding units written (0:buffer overflow or wrong encoding) */
	DWORD chr,	/* UTF-16 encoded character (Surrogate pair if >=0x10000) */
	TCHAR* buf,	/* Output buffer */
	UINT szb	/* Size of the buffer */
)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b086      	sub	sp, #24
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	607a      	str	r2, [r7, #4]
	return 1;

#else						/* ANSI/OEM output */
	WCHAR wc;

	wc = ff_uni2oem(chr, CODEPAGE);
 800ae1c:	f240 3152 	movw	r1, #850	@ 0x352
 800ae20:	68f8      	ldr	r0, [r7, #12]
 800ae22:	f005 fa59 	bl	80102d8 <ff_uni2oem>
 800ae26:	4603      	mov	r3, r0
 800ae28:	82fb      	strh	r3, [r7, #22]
	if (wc >= 0x100) {	/* Is this a DBC? */
 800ae2a:	8afb      	ldrh	r3, [r7, #22]
 800ae2c:	2bff      	cmp	r3, #255	@ 0xff
 800ae2e:	d914      	bls.n	800ae5a <put_utf+0x4a>
		if (szb < 2) return 0;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d801      	bhi.n	800ae3a <put_utf+0x2a>
 800ae36:	2300      	movs	r3, #0
 800ae38:	e01e      	b.n	800ae78 <put_utf+0x68>
		*buf++ = (char)(wc >> 8);	/* Store DBC 1st byte */
 800ae3a:	8afb      	ldrh	r3, [r7, #22]
 800ae3c:	0a1b      	lsrs	r3, r3, #8
 800ae3e:	b299      	uxth	r1, r3
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	1c5a      	adds	r2, r3, #1
 800ae44:	60ba      	str	r2, [r7, #8]
 800ae46:	b2ca      	uxtb	r2, r1
 800ae48:	701a      	strb	r2, [r3, #0]
		*buf++ = (TCHAR)wc;			/* Store DBC 2nd byte */
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	1c5a      	adds	r2, r3, #1
 800ae4e:	60ba      	str	r2, [r7, #8]
 800ae50:	8afa      	ldrh	r2, [r7, #22]
 800ae52:	b2d2      	uxtb	r2, r2
 800ae54:	701a      	strb	r2, [r3, #0]
		return 2;
 800ae56:	2302      	movs	r3, #2
 800ae58:	e00e      	b.n	800ae78 <put_utf+0x68>
	}
	if (wc == 0 || szb < 1) return 0;	/* Invalid char or buffer overflow? */
 800ae5a:	8afb      	ldrh	r3, [r7, #22]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d002      	beq.n	800ae66 <put_utf+0x56>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d101      	bne.n	800ae6a <put_utf+0x5a>
 800ae66:	2300      	movs	r3, #0
 800ae68:	e006      	b.n	800ae78 <put_utf+0x68>
	*buf++ = (TCHAR)wc;					/* Store the character */
 800ae6a:	68bb      	ldr	r3, [r7, #8]
 800ae6c:	1c5a      	adds	r2, r3, #1
 800ae6e:	60ba      	str	r2, [r7, #8]
 800ae70:	8afa      	ldrh	r2, [r7, #22]
 800ae72:	b2d2      	uxtb	r2, r2
 800ae74:	701a      	strb	r2, [r3, #0]
	return 1;
 800ae76:	2301      	movs	r3, #1
#endif
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3718      	adds	r7, #24
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <lock_volume>:

static int lock_volume (	/* 1:Ok, 0:timeout */
	FATFS* fs,				/* Filesystem object to lock */
	int syslock				/* System lock required */
)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b084      	sub	sp, #16
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
 800ae88:	6039      	str	r1, [r7, #0]
	int rv;


#if FF_FS_LOCK
	rv = ff_mutex_take(fs->ldrv);	/* Lock the volume */
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	789b      	ldrb	r3, [r3, #2]
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f005 fb4a 	bl	8010528 <ff_mutex_take>
 800ae94:	60f8      	str	r0, [r7, #12]
	if (rv && syslock) {			/* System lock reqiered? */
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d016      	beq.n	800aeca <lock_volume+0x4a>
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d013      	beq.n	800aeca <lock_volume+0x4a>
		rv = ff_mutex_take(FF_VOLUMES);	/* Lock the system */
 800aea2:	2001      	movs	r0, #1
 800aea4:	f005 fb40 	bl	8010528 <ff_mutex_take>
 800aea8:	60f8      	str	r0, [r7, #12]
		if (rv) {
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d007      	beq.n	800aec0 <lock_volume+0x40>
			SysLockVolume = fs->ldrv;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	789a      	ldrb	r2, [r3, #2]
 800aeb4:	4b07      	ldr	r3, [pc, #28]	@ (800aed4 <lock_volume+0x54>)
 800aeb6:	701a      	strb	r2, [r3, #0]
			SysLock = 2;				/* System lock succeeded */
 800aeb8:	4b07      	ldr	r3, [pc, #28]	@ (800aed8 <lock_volume+0x58>)
 800aeba:	2202      	movs	r2, #2
 800aebc:	701a      	strb	r2, [r3, #0]
 800aebe:	e004      	b.n	800aeca <lock_volume+0x4a>
		} else {
			ff_mutex_give(fs->ldrv);	/* Failed system lock */
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	789b      	ldrb	r3, [r3, #2]
 800aec4:	4618      	mov	r0, r3
 800aec6:	f005 fb49 	bl	801055c <ff_mutex_give>
		}
	}
#else
	rv = syslock ? ff_mutex_take(fs->ldrv) : ff_mutex_take(fs->ldrv);	/* Lock the volume (this is to prevent compiler warning) */
#endif
	return rv;
 800aeca:	68fb      	ldr	r3, [r7, #12]
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3710      	adds	r7, #16
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}
 800aed4:	2401980d 	.word	0x2401980d
 800aed8:	2401980c 	.word	0x2401980c

0800aedc <unlock_volume>:

static void unlock_volume (
	FATFS* fs,		/* Filesystem object */
	FRESULT res		/* Result code to be returned */
)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b082      	sub	sp, #8
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	460b      	mov	r3, r1
 800aee6:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d01f      	beq.n	800af2e <unlock_volume+0x52>
 800aeee:	78fb      	ldrb	r3, [r7, #3]
 800aef0:	2b0c      	cmp	r3, #12
 800aef2:	d01c      	beq.n	800af2e <unlock_volume+0x52>
 800aef4:	78fb      	ldrb	r3, [r7, #3]
 800aef6:	2b0b      	cmp	r3, #11
 800aef8:	d019      	beq.n	800af2e <unlock_volume+0x52>
 800aefa:	78fb      	ldrb	r3, [r7, #3]
 800aefc:	2b0f      	cmp	r3, #15
 800aefe:	d016      	beq.n	800af2e <unlock_volume+0x52>
#if FF_FS_LOCK
		if (SysLock == 2 && SysLockVolume == fs->ldrv) {	/* Unlock system if it has been locked by this task */
 800af00:	4b0d      	ldr	r3, [pc, #52]	@ (800af38 <unlock_volume+0x5c>)
 800af02:	781b      	ldrb	r3, [r3, #0]
 800af04:	b2db      	uxtb	r3, r3
 800af06:	2b02      	cmp	r3, #2
 800af08:	d10c      	bne.n	800af24 <unlock_volume+0x48>
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	789a      	ldrb	r2, [r3, #2]
 800af0e:	4b0b      	ldr	r3, [pc, #44]	@ (800af3c <unlock_volume+0x60>)
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	b2db      	uxtb	r3, r3
 800af14:	429a      	cmp	r2, r3
 800af16:	d105      	bne.n	800af24 <unlock_volume+0x48>
			SysLock = 1;
 800af18:	4b07      	ldr	r3, [pc, #28]	@ (800af38 <unlock_volume+0x5c>)
 800af1a:	2201      	movs	r2, #1
 800af1c:	701a      	strb	r2, [r3, #0]
			ff_mutex_give(FF_VOLUMES);
 800af1e:	2001      	movs	r0, #1
 800af20:	f005 fb1c 	bl	801055c <ff_mutex_give>
		}
#endif
		ff_mutex_give(fs->ldrv);	/* Unlock the volume */
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	789b      	ldrb	r3, [r3, #2]
 800af28:	4618      	mov	r0, r3
 800af2a:	f005 fb17 	bl	801055c <ff_mutex_give>
	}
}
 800af2e:	bf00      	nop
 800af30:	3708      	adds	r7, #8
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	2401980c 	.word	0x2401980c
 800af3c:	2401980d 	.word	0x2401980d

0800af40 <chk_share>:

static FRESULT chk_share (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read mode open, 1:Write mode open, 2:Delete or rename) */
)
{
 800af40:	b480      	push	{r7}
 800af42:	b085      	sub	sp, #20
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
 800af48:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search open object table for the object */
	be = 0;
 800af4a:	2300      	movs	r3, #0
 800af4c:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < FF_FS_LOCK; i++) {
 800af4e:	2300      	movs	r3, #0
 800af50:	60fb      	str	r3, [r7, #12]
 800af52:	e029      	b.n	800afa8 <chk_share+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800af54:	4a27      	ldr	r2, [pc, #156]	@ (800aff4 <chk_share+0xb4>)
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	011b      	lsls	r3, r3, #4
 800af5a:	4413      	add	r3, r2
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d01d      	beq.n	800af9e <chk_share+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matches with an open object */
 800af62:	4a24      	ldr	r2, [pc, #144]	@ (800aff4 <chk_share+0xb4>)
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	011b      	lsls	r3, r3, #4
 800af68:	4413      	add	r3, r2
 800af6a:	681a      	ldr	r2, [r3, #0]
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	429a      	cmp	r2, r3
 800af72:	d116      	bne.n	800afa2 <chk_share+0x62>
				Files[i].clu == dp->obj.sclust &&
 800af74:	4a1f      	ldr	r2, [pc, #124]	@ (800aff4 <chk_share+0xb4>)
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	011b      	lsls	r3, r3, #4
 800af7a:	4413      	add	r3, r2
 800af7c:	3304      	adds	r3, #4
 800af7e:	681a      	ldr	r2, [r3, #0]
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matches with an open object */
 800af84:	429a      	cmp	r2, r3
 800af86:	d10c      	bne.n	800afa2 <chk_share+0x62>
				Files[i].ofs == dp->dptr) break;
 800af88:	4a1a      	ldr	r2, [pc, #104]	@ (800aff4 <chk_share+0xb4>)
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	011b      	lsls	r3, r3, #4
 800af8e:	4413      	add	r3, r2
 800af90:	3308      	adds	r3, #8
 800af92:	681a      	ldr	r2, [r3, #0]
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				Files[i].clu == dp->obj.sclust &&
 800af98:	429a      	cmp	r2, r3
 800af9a:	d102      	bne.n	800afa2 <chk_share+0x62>
				Files[i].ofs == dp->dptr) break;
 800af9c:	e007      	b.n	800afae <chk_share+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800af9e:	2301      	movs	r3, #1
 800afa0:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < FF_FS_LOCK; i++) {
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	3301      	adds	r3, #1
 800afa6:	60fb      	str	r3, [r7, #12]
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	2b03      	cmp	r3, #3
 800afac:	d9d2      	bls.n	800af54 <chk_share+0x14>
		}
	}
	if (i == FF_FS_LOCK) {	/* The object has not been opened */
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2b04      	cmp	r3, #4
 800afb2:	d109      	bne.n	800afc8 <chk_share+0x88>
		return (!be && acc != 2) ? FR_TOO_MANY_OPEN_FILES : FR_OK;	/* Is there a blank entry for new object? */
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d104      	bne.n	800afc4 <chk_share+0x84>
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	2b02      	cmp	r3, #2
 800afbe:	d001      	beq.n	800afc4 <chk_share+0x84>
 800afc0:	2312      	movs	r3, #18
 800afc2:	e010      	b.n	800afe6 <chk_share+0xa6>
 800afc4:	2300      	movs	r3, #0
 800afc6:	e00e      	b.n	800afe6 <chk_share+0xa6>
	}

	/* The object was opened. Reject any open against writing file and all write mode open */
	return (acc != 0 || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d108      	bne.n	800afe0 <chk_share+0xa0>
 800afce:	4a09      	ldr	r2, [pc, #36]	@ (800aff4 <chk_share+0xb4>)
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	011b      	lsls	r3, r3, #4
 800afd4:	4413      	add	r3, r2
 800afd6:	330c      	adds	r3, #12
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afde:	d101      	bne.n	800afe4 <chk_share+0xa4>
 800afe0:	2310      	movs	r3, #16
 800afe2:	e000      	b.n	800afe6 <chk_share+0xa6>
 800afe4:	2300      	movs	r3, #0
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	3714      	adds	r7, #20
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr
 800aff2:	bf00      	nop
 800aff4:	240197cc 	.word	0x240197cc

0800aff8 <enq_share>:


static int enq_share (void)	/* Check if an entry is available for a new object */
{
 800aff8:	b480      	push	{r7}
 800affa:	b083      	sub	sp, #12
 800affc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < FF_FS_LOCK && Files[i].fs; i++) ;	/* Find a free entry */
 800affe:	2300      	movs	r3, #0
 800b000:	607b      	str	r3, [r7, #4]
 800b002:	e002      	b.n	800b00a <enq_share+0x12>
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	3301      	adds	r3, #1
 800b008:	607b      	str	r3, [r7, #4]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2b03      	cmp	r3, #3
 800b00e:	d806      	bhi.n	800b01e <enq_share+0x26>
 800b010:	4a09      	ldr	r2, [pc, #36]	@ (800b038 <enq_share+0x40>)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	011b      	lsls	r3, r3, #4
 800b016:	4413      	add	r3, r2
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d1f2      	bne.n	800b004 <enq_share+0xc>
	return (i == FF_FS_LOCK) ? 0 : 1;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2b04      	cmp	r3, #4
 800b022:	bf14      	ite	ne
 800b024:	2301      	movne	r3, #1
 800b026:	2300      	moveq	r3, #0
 800b028:	b2db      	uxtb	r3, r3
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	370c      	adds	r7, #12
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr
 800b036:	bf00      	nop
 800b038:	240197cc 	.word	0x240197cc

0800b03c <inc_share>:

static UINT inc_share (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b03c:	b480      	push	{r7}
 800b03e:	b085      	sub	sp, #20
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
 800b044:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < FF_FS_LOCK; i++) {	/* Find the object */
 800b046:	2300      	movs	r3, #0
 800b048:	60fb      	str	r3, [r7, #12]
 800b04a:	e01f      	b.n	800b08c <inc_share+0x50>
		if (Files[i].fs == dp->obj.fs
 800b04c:	4a41      	ldr	r2, [pc, #260]	@ (800b154 <inc_share+0x118>)
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	011b      	lsls	r3, r3, #4
 800b052:	4413      	add	r3, r2
 800b054:	681a      	ldr	r2, [r3, #0]
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	429a      	cmp	r2, r3
 800b05c:	d113      	bne.n	800b086 <inc_share+0x4a>
		 && Files[i].clu == dp->obj.sclust
 800b05e:	4a3d      	ldr	r2, [pc, #244]	@ (800b154 <inc_share+0x118>)
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	011b      	lsls	r3, r3, #4
 800b064:	4413      	add	r3, r2
 800b066:	3304      	adds	r3, #4
 800b068:	681a      	ldr	r2, [r3, #0]
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	689b      	ldr	r3, [r3, #8]
 800b06e:	429a      	cmp	r2, r3
 800b070:	d109      	bne.n	800b086 <inc_share+0x4a>
		 && Files[i].ofs == dp->dptr) break;
 800b072:	4a38      	ldr	r2, [pc, #224]	@ (800b154 <inc_share+0x118>)
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	011b      	lsls	r3, r3, #4
 800b078:	4413      	add	r3, r2
 800b07a:	3308      	adds	r3, #8
 800b07c:	681a      	ldr	r2, [r3, #0]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b082:	429a      	cmp	r2, r3
 800b084:	d006      	beq.n	800b094 <inc_share+0x58>
	for (i = 0; i < FF_FS_LOCK; i++) {	/* Find the object */
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	3301      	adds	r3, #1
 800b08a:	60fb      	str	r3, [r7, #12]
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2b03      	cmp	r3, #3
 800b090:	d9dc      	bls.n	800b04c <inc_share+0x10>
 800b092:	e000      	b.n	800b096 <inc_share+0x5a>
		 && Files[i].ofs == dp->dptr) break;
 800b094:	bf00      	nop
	}

	if (i == FF_FS_LOCK) {			/* Not opened. Register it as new. */
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	2b04      	cmp	r3, #4
 800b09a:	d132      	bne.n	800b102 <inc_share+0xc6>
		for (i = 0; i < FF_FS_LOCK && Files[i].fs; i++) ;	/* Find a free entry */
 800b09c:	2300      	movs	r3, #0
 800b09e:	60fb      	str	r3, [r7, #12]
 800b0a0:	e002      	b.n	800b0a8 <inc_share+0x6c>
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	60fb      	str	r3, [r7, #12]
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	2b03      	cmp	r3, #3
 800b0ac:	d806      	bhi.n	800b0bc <inc_share+0x80>
 800b0ae:	4a29      	ldr	r2, [pc, #164]	@ (800b154 <inc_share+0x118>)
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	011b      	lsls	r3, r3, #4
 800b0b4:	4413      	add	r3, r2
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d1f2      	bne.n	800b0a2 <inc_share+0x66>
		if (i == FF_FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	2b04      	cmp	r3, #4
 800b0c0:	d101      	bne.n	800b0c6 <inc_share+0x8a>
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	e03f      	b.n	800b146 <inc_share+0x10a>
		Files[i].fs = dp->obj.fs;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681a      	ldr	r2, [r3, #0]
 800b0ca:	4922      	ldr	r1, [pc, #136]	@ (800b154 <inc_share+0x118>)
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	011b      	lsls	r3, r3, #4
 800b0d0:	440b      	add	r3, r1
 800b0d2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	689a      	ldr	r2, [r3, #8]
 800b0d8:	491e      	ldr	r1, [pc, #120]	@ (800b154 <inc_share+0x118>)
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	011b      	lsls	r3, r3, #4
 800b0de:	440b      	add	r3, r1
 800b0e0:	3304      	adds	r3, #4
 800b0e2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b0e8:	491a      	ldr	r1, [pc, #104]	@ (800b154 <inc_share+0x118>)
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	011b      	lsls	r3, r3, #4
 800b0ee:	440b      	add	r3, r1
 800b0f0:	3308      	adds	r3, #8
 800b0f2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b0f4:	4a17      	ldr	r2, [pc, #92]	@ (800b154 <inc_share+0x118>)
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	011b      	lsls	r3, r3, #4
 800b0fa:	4413      	add	r3, r2
 800b0fc:	330c      	adds	r3, #12
 800b0fe:	2200      	movs	r2, #0
 800b100:	601a      	str	r2, [r3, #0]
	}

	if (acc >= 1 && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	2b00      	cmp	r3, #0
 800b106:	dd09      	ble.n	800b11c <inc_share+0xe0>
 800b108:	4a12      	ldr	r2, [pc, #72]	@ (800b154 <inc_share+0x118>)
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	011b      	lsls	r3, r3, #4
 800b10e:	4413      	add	r3, r2
 800b110:	330c      	adds	r3, #12
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d001      	beq.n	800b11c <inc_share+0xe0>
 800b118:	2300      	movs	r3, #0
 800b11a:	e014      	b.n	800b146 <inc_share+0x10a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d107      	bne.n	800b132 <inc_share+0xf6>
 800b122:	4a0c      	ldr	r2, [pc, #48]	@ (800b154 <inc_share+0x118>)
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	011b      	lsls	r3, r3, #4
 800b128:	4413      	add	r3, r2
 800b12a:	330c      	adds	r3, #12
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	3301      	adds	r3, #1
 800b130:	e001      	b.n	800b136 <inc_share+0xfa>
 800b132:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b136:	4907      	ldr	r1, [pc, #28]	@ (800b154 <inc_share+0x118>)
 800b138:	68fa      	ldr	r2, [r7, #12]
 800b13a:	0112      	lsls	r2, r2, #4
 800b13c:	440a      	add	r2, r1
 800b13e:	320c      	adds	r2, #12
 800b140:	6013      	str	r3, [r2, #0]

	return i + 1;	/* Index number origin from 1 */
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	3301      	adds	r3, #1
}
 800b146:	4618      	mov	r0, r3
 800b148:	3714      	adds	r7, #20
 800b14a:	46bd      	mov	sp, r7
 800b14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b150:	4770      	bx	lr
 800b152:	bf00      	nop
 800b154:	240197cc 	.word	0x240197cc

0800b158 <dec_share>:


static FRESULT dec_share (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b158:	b480      	push	{r7}
 800b15a:	b085      	sub	sp, #20
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
	UINT n;
	FRESULT res;


	if (--i < FF_FS_LOCK) {	/* Index number origin from 0 */
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	3b01      	subs	r3, #1
 800b164:	607b      	str	r3, [r7, #4]
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2b03      	cmp	r3, #3
 800b16a:	d825      	bhi.n	800b1b8 <dec_share+0x60>
		n = Files[i].ctr;
 800b16c:	4a17      	ldr	r2, [pc, #92]	@ (800b1cc <dec_share+0x74>)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	011b      	lsls	r3, r3, #4
 800b172:	4413      	add	r3, r2
 800b174:	330c      	adds	r3, #12
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	60fb      	str	r3, [r7, #12]
		if (n == 0x100) n = 0;	/* If write mode open, delete the object semaphore */
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b180:	d101      	bne.n	800b186 <dec_share+0x2e>
 800b182:	2300      	movs	r3, #0
 800b184:	60fb      	str	r3, [r7, #12]
		if (n > 0) n--;			/* Decrement read mode open count */
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d002      	beq.n	800b192 <dec_share+0x3a>
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	3b01      	subs	r3, #1
 800b190:	60fb      	str	r3, [r7, #12]
		Files[i].ctr = n;
 800b192:	4a0e      	ldr	r2, [pc, #56]	@ (800b1cc <dec_share+0x74>)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	011b      	lsls	r3, r3, #4
 800b198:	4413      	add	r3, r2
 800b19a:	330c      	adds	r3, #12
 800b19c:	68fa      	ldr	r2, [r7, #12]
 800b19e:	601a      	str	r2, [r3, #0]
		if (n == 0) {			/* Delete the object semaphore if open count becomes zero */
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d105      	bne.n	800b1b2 <dec_share+0x5a>
			Files[i].fs = 0;	/* Free the entry <<<If this memory write operation is not in atomic, FF_FS_REENTRANT == 1 and FF_VOLUMES > 1, there is a potential error in this process >>> */
 800b1a6:	4a09      	ldr	r2, [pc, #36]	@ (800b1cc <dec_share+0x74>)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	011b      	lsls	r3, r3, #4
 800b1ac:	4413      	add	r3, r2
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	601a      	str	r2, [r3, #0]
		}
		res = FR_OK;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	72fb      	strb	r3, [r7, #11]
 800b1b6:	e001      	b.n	800b1bc <dec_share+0x64>
	} else {
		res = FR_INT_ERR;		/* Invalid index number */
 800b1b8:	2302      	movs	r3, #2
 800b1ba:	72fb      	strb	r3, [r7, #11]
	}
	return res;
 800b1bc:	7afb      	ldrb	r3, [r7, #11]
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3714      	adds	r7, #20
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c8:	4770      	bx	lr
 800b1ca:	bf00      	nop
 800b1cc:	240197cc 	.word	0x240197cc

0800b1d0 <clear_share>:


static void clear_share (	/* Clear all lock entries of the volume */
	FATFS* fs
)
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b085      	sub	sp, #20
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < FF_FS_LOCK; i++) {
 800b1d8:	2300      	movs	r3, #0
 800b1da:	60fb      	str	r3, [r7, #12]
 800b1dc:	e010      	b.n	800b200 <clear_share+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b1de:	4a0d      	ldr	r2, [pc, #52]	@ (800b214 <clear_share+0x44>)
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	011b      	lsls	r3, r3, #4
 800b1e4:	4413      	add	r3, r2
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d105      	bne.n	800b1fa <clear_share+0x2a>
 800b1ee:	4a09      	ldr	r2, [pc, #36]	@ (800b214 <clear_share+0x44>)
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	011b      	lsls	r3, r3, #4
 800b1f4:	4413      	add	r3, r2
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < FF_FS_LOCK; i++) {
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	3301      	adds	r3, #1
 800b1fe:	60fb      	str	r3, [r7, #12]
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	2b03      	cmp	r3, #3
 800b204:	d9eb      	bls.n	800b1de <clear_share+0xe>
	}
}
 800b206:	bf00      	nop
 800b208:	bf00      	nop
 800b20a:	3714      	adds	r7, #20
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr
 800b214:	240197cc 	.word	0x240197cc

0800b218 <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b084      	sub	sp, #16
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 800b220:	2300      	movs	r3, #0
 800b222:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	791b      	ldrb	r3, [r3, #4]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d02c      	beq.n	800b286 <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	7858      	ldrb	r0, [r3, #1]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f103 014c 	add.w	r1, r3, #76	@ 0x4c
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b23a:	2301      	movs	r3, #1
 800b23c:	f7ff fb54 	bl	800a8e8 <disk_write>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d11d      	bne.n	800b282 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2200      	movs	r2, #0
 800b24a:	711a      	strb	r2, [r3, #4]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b254:	1ad2      	subs	r2, r2, r3
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b25a:	429a      	cmp	r2, r3
 800b25c:	d213      	bcs.n	800b286 <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	78db      	ldrb	r3, [r3, #3]
 800b262:	2b02      	cmp	r3, #2
 800b264:	d10f      	bne.n	800b286 <sync_window+0x6e>
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	7858      	ldrb	r0, [r3, #1]
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f103 014c 	add.w	r1, r3, #76	@ 0x4c
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b278:	441a      	add	r2, r3
 800b27a:	2301      	movs	r3, #1
 800b27c:	f7ff fb34 	bl	800a8e8 <disk_write>
 800b280:	e001      	b.n	800b286 <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 800b282:	2301      	movs	r3, #1
 800b284:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 800b286:	7bfb      	ldrb	r3, [r7, #15]
}
 800b288:	4618      	mov	r0, r3
 800b28a:	3710      	adds	r7, #16
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}

0800b290 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b084      	sub	sp, #16
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b29a:	2300      	movs	r3, #0
 800b29c:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b2a2:	683a      	ldr	r2, [r7, #0]
 800b2a4:	429a      	cmp	r2, r3
 800b2a6:	d01b      	beq.n	800b2e0 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f7ff ffb5 	bl	800b218 <sync_window>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b2b2:	7bfb      	ldrb	r3, [r7, #15]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d113      	bne.n	800b2e0 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	7858      	ldrb	r0, [r3, #1]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f103 014c 	add.w	r1, r3, #76	@ 0x4c
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	683a      	ldr	r2, [r7, #0]
 800b2c6:	f7ff faef 	bl	800a8a8 <disk_read>
 800b2ca:	4603      	mov	r3, r0
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d004      	beq.n	800b2da <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 800b2d0:	f04f 33ff 	mov.w	r3, #4294967295
 800b2d4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	683a      	ldr	r2, [r7, #0]
 800b2de:	649a      	str	r2, [r3, #72]	@ 0x48
		}
	}
	return res;
 800b2e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	3710      	adds	r7, #16
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	bd80      	pop	{r7, pc}
	...

0800b2ec <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b084      	sub	sp, #16
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b2f4:	6878      	ldr	r0, [r7, #4]
 800b2f6:	f7ff ff8f 	bl	800b218 <sync_window>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b2fe:	7bfb      	ldrb	r3, [r7, #15]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d158      	bne.n	800b3b6 <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	781b      	ldrb	r3, [r3, #0]
 800b308:	2b03      	cmp	r3, #3
 800b30a:	d148      	bne.n	800b39e <sync_fs+0xb2>
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	795b      	ldrb	r3, [r3, #5]
 800b310:	2b01      	cmp	r3, #1
 800b312:	d144      	bne.n	800b39e <sync_fs+0xb2>
			/* Create FSInfo structure */
			memset(fs->win, 0, sizeof fs->win);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	334c      	adds	r3, #76	@ 0x4c
 800b318:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b31c:	2100      	movs	r1, #0
 800b31e:	4618      	mov	r0, r3
 800b320:	f016 fe8d 	bl	802203e <memset>
			st_word(fs->win + BS_55AA, 0xAA55);					/* Boot signature */
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	334c      	adds	r3, #76	@ 0x4c
 800b328:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b32c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b330:	4618      	mov	r0, r3
 800b332:	f7ff fc37 	bl	800aba4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	334c      	adds	r3, #76	@ 0x4c
 800b33a:	4921      	ldr	r1, [pc, #132]	@ (800b3c0 <sync_fs+0xd4>)
 800b33c:	4618      	mov	r0, r3
 800b33e:	f7ff fc4c 	bl	800abda <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	334c      	adds	r3, #76	@ 0x4c
 800b346:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b34a:	491e      	ldr	r1, [pc, #120]	@ (800b3c4 <sync_fs+0xd8>)
 800b34c:	4618      	mov	r0, r3
 800b34e:	f7ff fc44 	bl	800abda <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	334c      	adds	r3, #76	@ 0x4c
 800b356:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	699b      	ldr	r3, [r3, #24]
 800b35e:	4619      	mov	r1, r3
 800b360:	4610      	mov	r0, r2
 800b362:	f7ff fc3a 	bl	800abda <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	334c      	adds	r3, #76	@ 0x4c
 800b36a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	695b      	ldr	r3, [r3, #20]
 800b372:	4619      	mov	r1, r3
 800b374:	4610      	mov	r0, r2
 800b376:	f7ff fc30 	bl	800abda <st_dword>
			fs->winsect = fs->volbase + 1;						/* Write it into the FSInfo sector (Next to VBR) */
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b37e:	1c5a      	adds	r2, r3, #1
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	649a      	str	r2, [r3, #72]	@ 0x48
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	7858      	ldrb	r0, [r3, #1]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	f103 014c 	add.w	r1, r3, #76	@ 0x4c
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b392:	2301      	movs	r3, #1
 800b394:	f7ff faa8 	bl	800a8e8 <disk_write>
			fs->fsi_flag = 0;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2200      	movs	r2, #0
 800b39c:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	785b      	ldrb	r3, [r3, #1]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	2100      	movs	r1, #0
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f7ff fabe 	bl	800a928 <disk_ioctl>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d001      	beq.n	800b3b6 <sync_fs+0xca>
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b3b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3710      	adds	r7, #16
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}
 800b3c0:	41615252 	.word	0x41615252
 800b3c4:	61417272 	.word	0x61417272

0800b3c8 <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b083      	sub	sp, #12
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	3b02      	subs	r3, #2
 800b3d6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3dc:	3b02      	subs	r3, #2
 800b3de:	683a      	ldr	r2, [r7, #0]
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	d301      	bcc.n	800b3e8 <clst2sect+0x20>
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	e008      	b.n	800b3fa <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	895b      	ldrh	r3, [r3, #10]
 800b3f0:	4619      	mov	r1, r3
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	fb01 f303 	mul.w	r3, r1, r3
 800b3f8:	4413      	add	r3, r2
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	370c      	adds	r7, #12
 800b3fe:	46bd      	mov	sp, r7
 800b400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b404:	4770      	bx	lr
	...

0800b408 <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b088      	sub	sp, #32
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
 800b410:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b412:	6879      	ldr	r1, [r7, #4]
 800b414:	6809      	ldr	r1, [r1, #0]
 800b416:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b418:	6839      	ldr	r1, [r7, #0]
 800b41a:	2901      	cmp	r1, #1
 800b41c:	d904      	bls.n	800b428 <get_fat+0x20>
 800b41e:	69b9      	ldr	r1, [r7, #24]
 800b420:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800b422:	6838      	ldr	r0, [r7, #0]
 800b424:	4288      	cmp	r0, r1
 800b426:	d302      	bcc.n	800b42e <get_fat+0x26>
		val = 1;	/* Internal error */
 800b428:	2301      	movs	r3, #1
 800b42a:	61fb      	str	r3, [r7, #28]
 800b42c:	e10c      	b.n	800b648 <get_fat+0x240>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b42e:	f04f 31ff 	mov.w	r1, #4294967295
 800b432:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 800b434:	69b9      	ldr	r1, [r7, #24]
 800b436:	7809      	ldrb	r1, [r1, #0]
 800b438:	3901      	subs	r1, #1
 800b43a:	2903      	cmp	r1, #3
 800b43c:	f200 80f8 	bhi.w	800b630 <get_fat+0x228>
 800b440:	a001      	add	r0, pc, #4	@ (adr r0, 800b448 <get_fat+0x40>)
 800b442:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b446:	bf00      	nop
 800b448:	0800b459 	.word	0x0800b459
 800b44c:	0800b4df 	.word	0x0800b4df
 800b450:	0800b515 	.word	0x0800b515
 800b454:	0800b54f 	.word	0x0800b54f
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	60fb      	str	r3, [r7, #12]
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	085b      	lsrs	r3, r3, #1
 800b460:	68fa      	ldr	r2, [r7, #12]
 800b462:	4413      	add	r3, r2
 800b464:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b466:	69bb      	ldr	r3, [r7, #24]
 800b468:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	0a5b      	lsrs	r3, r3, #9
 800b46e:	4413      	add	r3, r2
 800b470:	4619      	mov	r1, r3
 800b472:	69b8      	ldr	r0, [r7, #24]
 800b474:	f7ff ff0c 	bl	800b290 <move_window>
 800b478:	4603      	mov	r3, r0
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	f040 80db 	bne.w	800b636 <get_fat+0x22e>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	1c5a      	adds	r2, r3, #1
 800b484:	60fa      	str	r2, [r7, #12]
 800b486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b48a:	69ba      	ldr	r2, [r7, #24]
 800b48c:	4413      	add	r3, r2
 800b48e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800b492:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b494:	69bb      	ldr	r3, [r7, #24]
 800b496:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	0a5b      	lsrs	r3, r3, #9
 800b49c:	4413      	add	r3, r2
 800b49e:	4619      	mov	r1, r3
 800b4a0:	69b8      	ldr	r0, [r7, #24]
 800b4a2:	f7ff fef5 	bl	800b290 <move_window>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	f040 80c6 	bne.w	800b63a <get_fat+0x232>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4b4:	69ba      	ldr	r2, [r7, #24]
 800b4b6:	4413      	add	r3, r2
 800b4b8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800b4bc:	021b      	lsls	r3, r3, #8
 800b4be:	68ba      	ldr	r2, [r7, #8]
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 800b4c4:	683b      	ldr	r3, [r7, #0]
 800b4c6:	f003 0301 	and.w	r3, r3, #1
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d002      	beq.n	800b4d4 <get_fat+0xcc>
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	091b      	lsrs	r3, r3, #4
 800b4d2:	e002      	b.n	800b4da <get_fat+0xd2>
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b4da:	61fb      	str	r3, [r7, #28]
			break;
 800b4dc:	e0b4      	b.n	800b648 <get_fat+0x240>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b4de:	69bb      	ldr	r3, [r7, #24]
 800b4e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	0a1b      	lsrs	r3, r3, #8
 800b4e6:	4413      	add	r3, r2
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	69b8      	ldr	r0, [r7, #24]
 800b4ec:	f7ff fed0 	bl	800b290 <move_window>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	f040 80a3 	bne.w	800b63e <get_fat+0x236>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 800b4f8:	69bb      	ldr	r3, [r7, #24]
 800b4fa:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	005b      	lsls	r3, r3, #1
 800b502:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b506:	4413      	add	r3, r2
 800b508:	4618      	mov	r0, r3
 800b50a:	f7ff fa34 	bl	800a976 <ld_word>
 800b50e:	4603      	mov	r3, r0
 800b510:	61fb      	str	r3, [r7, #28]
			break;
 800b512:	e099      	b.n	800b648 <get_fat+0x240>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b514:	69bb      	ldr	r3, [r7, #24]
 800b516:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	09db      	lsrs	r3, r3, #7
 800b51c:	4413      	add	r3, r2
 800b51e:	4619      	mov	r1, r3
 800b520:	69b8      	ldr	r0, [r7, #24]
 800b522:	f7ff feb5 	bl	800b290 <move_window>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	f040 808a 	bne.w	800b642 <get_fat+0x23a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 800b52e:	69bb      	ldr	r3, [r7, #24]
 800b530:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b53c:	4413      	add	r3, r2
 800b53e:	4618      	mov	r0, r3
 800b540:	f7ff fa32 	bl	800a9a8 <ld_dword>
 800b544:	4603      	mov	r3, r0
 800b546:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b54a:	61fb      	str	r3, [r7, #28]
			break;
 800b54c:	e07c      	b.n	800b648 <get_fat+0x240>
#if FF_FS_EXFAT
		case FS_EXFAT :
			if ((obj->objsize != 0 && obj->sclust != 0) || obj->stat == 0) {	/* Object except root dir must have valid data length */
 800b54e:	6879      	ldr	r1, [r7, #4]
 800b550:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800b554:	4301      	orrs	r1, r0
 800b556:	d003      	beq.n	800b560 <get_fat+0x158>
 800b558:	6879      	ldr	r1, [r7, #4]
 800b55a:	6889      	ldr	r1, [r1, #8]
 800b55c:	2900      	cmp	r1, #0
 800b55e:	d103      	bne.n	800b568 <get_fat+0x160>
 800b560:	6879      	ldr	r1, [r7, #4]
 800b562:	79c9      	ldrb	r1, [r1, #7]
 800b564:	2900      	cmp	r1, #0
 800b566:	d160      	bne.n	800b62a <get_fat+0x222>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800b568:	6879      	ldr	r1, [r7, #4]
 800b56a:	6889      	ldr	r1, [r1, #8]
 800b56c:	6838      	ldr	r0, [r7, #0]
 800b56e:	1a41      	subs	r1, r0, r1
 800b570:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((LBA_t)((obj->objsize - 1) / SS(fs)) / fs->csize);	/* Number of clusters - 1 */
 800b572:	6879      	ldr	r1, [r7, #4]
 800b574:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800b578:	1e42      	subs	r2, r0, #1
 800b57a:	f141 33ff 	adc.w	r3, r1, #4294967295
 800b57e:	f04f 0000 	mov.w	r0, #0
 800b582:	f04f 0100 	mov.w	r1, #0
 800b586:	0a50      	lsrs	r0, r2, #9
 800b588:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800b58c:	0a59      	lsrs	r1, r3, #9
 800b58e:	4602      	mov	r2, r0
 800b590:	69bb      	ldr	r3, [r7, #24]
 800b592:	895b      	ldrh	r3, [r3, #10]
 800b594:	fbb2 f3f3 	udiv	r3, r2, r3
 800b598:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2 && cofs <= clen) {	/* Is it a contiguous chain? */
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	79db      	ldrb	r3, [r3, #7]
 800b59e:	2b02      	cmp	r3, #2
 800b5a0:	d10e      	bne.n	800b5c0 <get_fat+0x1b8>
 800b5a2:	697a      	ldr	r2, [r7, #20]
 800b5a4:	693b      	ldr	r3, [r7, #16]
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d80a      	bhi.n	800b5c0 <get_fat+0x1b8>
					val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* No data on the FAT, generate the value */
 800b5aa:	697a      	ldr	r2, [r7, #20]
 800b5ac:	693b      	ldr	r3, [r7, #16]
 800b5ae:	429a      	cmp	r2, r3
 800b5b0:	d002      	beq.n	800b5b8 <get_fat+0x1b0>
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	3301      	adds	r3, #1
 800b5b6:	e001      	b.n	800b5bc <get_fat+0x1b4>
 800b5b8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b5bc:	61fb      	str	r3, [r7, #28]
					break;
 800b5be:	e043      	b.n	800b648 <get_fat+0x240>
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	79db      	ldrb	r3, [r3, #7]
 800b5c4:	2b03      	cmp	r3, #3
 800b5c6:	d108      	bne.n	800b5da <get_fat+0x1d2>
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	699b      	ldr	r3, [r3, #24]
 800b5cc:	697a      	ldr	r2, [r7, #20]
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	d203      	bcs.n	800b5da <get_fat+0x1d2>
					val = clst + 1; 	/* Generate the value */
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	3301      	adds	r3, #1
 800b5d6:	61fb      	str	r3, [r7, #28]
					break;
 800b5d8:	e036      	b.n	800b648 <get_fat+0x240>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	79db      	ldrb	r3, [r3, #7]
 800b5de:	2b02      	cmp	r3, #2
 800b5e0:	d023      	beq.n	800b62a <get_fat+0x222>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	69db      	ldr	r3, [r3, #28]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d003      	beq.n	800b5f2 <get_fat+0x1ea>
						val = 0x7FFFFFFF;	/* Generate EOC */
 800b5ea:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b5ee:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 800b5f0:	e02a      	b.n	800b648 <get_fat+0x240>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b5f2:	69bb      	ldr	r3, [r7, #24]
 800b5f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	09db      	lsrs	r3, r3, #7
 800b5fa:	4413      	add	r3, r2
 800b5fc:	4619      	mov	r1, r3
 800b5fe:	69b8      	ldr	r0, [r7, #24]
 800b600:	f7ff fe46 	bl	800b290 <move_window>
 800b604:	4603      	mov	r3, r0
 800b606:	2b00      	cmp	r3, #0
 800b608:	d11d      	bne.n	800b646 <get_fat+0x23e>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 800b60a:	69bb      	ldr	r3, [r7, #24]
 800b60c:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	009b      	lsls	r3, r3, #2
 800b614:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b618:	4413      	add	r3, r2
 800b61a:	4618      	mov	r0, r3
 800b61c:	f7ff f9c4 	bl	800a9a8 <ld_dword>
 800b620:	4603      	mov	r3, r0
 800b622:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b626:	61fb      	str	r3, [r7, #28]
					break;
 800b628:	e00e      	b.n	800b648 <get_fat+0x240>
				}
			}
			val = 1;	/* Internal error */
 800b62a:	2301      	movs	r3, #1
 800b62c:	61fb      	str	r3, [r7, #28]
			break;
 800b62e:	e00b      	b.n	800b648 <get_fat+0x240>
#endif
		default:
			val = 1;	/* Internal error */
 800b630:	2301      	movs	r3, #1
 800b632:	61fb      	str	r3, [r7, #28]
 800b634:	e008      	b.n	800b648 <get_fat+0x240>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b636:	bf00      	nop
 800b638:	e006      	b.n	800b648 <get_fat+0x240>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b63a:	bf00      	nop
 800b63c:	e004      	b.n	800b648 <get_fat+0x240>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b63e:	bf00      	nop
 800b640:	e002      	b.n	800b648 <get_fat+0x240>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b642:	bf00      	nop
 800b644:	e000      	b.n	800b648 <get_fat+0x240>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b646:	bf00      	nop
		}
	}

	return val;
 800b648:	69fb      	ldr	r3, [r7, #28]
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3720      	adds	r7, #32
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}
 800b652:	bf00      	nop

0800b654 <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b654:	b590      	push	{r4, r7, lr}
 800b656:	b089      	sub	sp, #36	@ 0x24
 800b658:	af00      	add	r7, sp, #0
 800b65a:	60f8      	str	r0, [r7, #12]
 800b65c:	60b9      	str	r1, [r7, #8]
 800b65e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b660:	2302      	movs	r3, #2
 800b662:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	2b01      	cmp	r3, #1
 800b668:	f240 80dd 	bls.w	800b826 <put_fat+0x1d2>
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b670:	68ba      	ldr	r2, [r7, #8]
 800b672:	429a      	cmp	r2, r3
 800b674:	f080 80d7 	bcs.w	800b826 <put_fat+0x1d2>
		switch (fs->fs_type) {
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	781b      	ldrb	r3, [r3, #0]
 800b67c:	2b04      	cmp	r3, #4
 800b67e:	f300 80d2 	bgt.w	800b826 <put_fat+0x1d2>
 800b682:	2b03      	cmp	r3, #3
 800b684:	f280 8093 	bge.w	800b7ae <put_fat+0x15a>
 800b688:	2b01      	cmp	r3, #1
 800b68a:	d002      	beq.n	800b692 <put_fat+0x3e>
 800b68c:	2b02      	cmp	r3, #2
 800b68e:	d06e      	beq.n	800b76e <put_fat+0x11a>
 800b690:	e0c9      	b.n	800b826 <put_fat+0x1d2>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	61bb      	str	r3, [r7, #24]
 800b696:	69bb      	ldr	r3, [r7, #24]
 800b698:	085b      	lsrs	r3, r3, #1
 800b69a:	69ba      	ldr	r2, [r7, #24]
 800b69c:	4413      	add	r3, r2
 800b69e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b6a4:	69bb      	ldr	r3, [r7, #24]
 800b6a6:	0a5b      	lsrs	r3, r3, #9
 800b6a8:	4413      	add	r3, r2
 800b6aa:	4619      	mov	r1, r3
 800b6ac:	68f8      	ldr	r0, [r7, #12]
 800b6ae:	f7ff fdef 	bl	800b290 <move_window>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b6b6:	7ffb      	ldrb	r3, [r7, #31]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	f040 80ad 	bne.w	800b818 <put_fat+0x1c4>
			p = fs->win + bc++ % SS(fs);
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800b6c4:	69bb      	ldr	r3, [r7, #24]
 800b6c6:	1c59      	adds	r1, r3, #1
 800b6c8:	61b9      	str	r1, [r7, #24]
 800b6ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6ce:	4413      	add	r3, r2
 800b6d0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	f003 0301 	and.w	r3, r3, #1
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d00d      	beq.n	800b6f8 <put_fat+0xa4>
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	781b      	ldrb	r3, [r3, #0]
 800b6e0:	b25b      	sxtb	r3, r3
 800b6e2:	f003 030f 	and.w	r3, r3, #15
 800b6e6:	b25a      	sxtb	r2, r3
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	b25b      	sxtb	r3, r3
 800b6ec:	011b      	lsls	r3, r3, #4
 800b6ee:	b25b      	sxtb	r3, r3
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	b25b      	sxtb	r3, r3
 800b6f4:	b2db      	uxtb	r3, r3
 800b6f6:	e001      	b.n	800b6fc <put_fat+0xa8>
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	697a      	ldr	r2, [r7, #20]
 800b6fe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2201      	movs	r2, #1
 800b704:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b70a:	69bb      	ldr	r3, [r7, #24]
 800b70c:	0a5b      	lsrs	r3, r3, #9
 800b70e:	4413      	add	r3, r2
 800b710:	4619      	mov	r1, r3
 800b712:	68f8      	ldr	r0, [r7, #12]
 800b714:	f7ff fdbc 	bl	800b290 <move_window>
 800b718:	4603      	mov	r3, r0
 800b71a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b71c:	7ffb      	ldrb	r3, [r7, #31]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d17c      	bne.n	800b81c <put_fat+0x1c8>
			p = fs->win + bc % SS(fs);
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800b728:	69bb      	ldr	r3, [r7, #24]
 800b72a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b72e:	4413      	add	r3, r2
 800b730:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	f003 0301 	and.w	r3, r3, #1
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d003      	beq.n	800b744 <put_fat+0xf0>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	091b      	lsrs	r3, r3, #4
 800b740:	b2db      	uxtb	r3, r3
 800b742:	e00e      	b.n	800b762 <put_fat+0x10e>
 800b744:	697b      	ldr	r3, [r7, #20]
 800b746:	781b      	ldrb	r3, [r3, #0]
 800b748:	b25b      	sxtb	r3, r3
 800b74a:	f023 030f 	bic.w	r3, r3, #15
 800b74e:	b25a      	sxtb	r2, r3
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	0a1b      	lsrs	r3, r3, #8
 800b754:	b25b      	sxtb	r3, r3
 800b756:	f003 030f 	and.w	r3, r3, #15
 800b75a:	b25b      	sxtb	r3, r3
 800b75c:	4313      	orrs	r3, r2
 800b75e:	b25b      	sxtb	r3, r3
 800b760:	b2db      	uxtb	r3, r3
 800b762:	697a      	ldr	r2, [r7, #20]
 800b764:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	2201      	movs	r2, #1
 800b76a:	711a      	strb	r2, [r3, #4]
			break;
 800b76c:	e05b      	b.n	800b826 <put_fat+0x1d2>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	0a1b      	lsrs	r3, r3, #8
 800b776:	4413      	add	r3, r2
 800b778:	4619      	mov	r1, r3
 800b77a:	68f8      	ldr	r0, [r7, #12]
 800b77c:	f7ff fd88 	bl	800b290 <move_window>
 800b780:	4603      	mov	r3, r0
 800b782:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b784:	7ffb      	ldrb	r3, [r7, #31]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d14a      	bne.n	800b820 <put_fat+0x1cc>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	005b      	lsls	r3, r3, #1
 800b794:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b798:	4413      	add	r3, r2
 800b79a:	687a      	ldr	r2, [r7, #4]
 800b79c:	b292      	uxth	r2, r2
 800b79e:	4611      	mov	r1, r2
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	f7ff f9ff 	bl	800aba4 <st_word>
			fs->wflag = 1;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	711a      	strb	r2, [r3, #4]
			break;
 800b7ac:	e03b      	b.n	800b826 <put_fat+0x1d2>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	09db      	lsrs	r3, r3, #7
 800b7b6:	4413      	add	r3, r2
 800b7b8:	4619      	mov	r1, r3
 800b7ba:	68f8      	ldr	r0, [r7, #12]
 800b7bc:	f7ff fd68 	bl	800b290 <move_window>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b7c4:	7ffb      	ldrb	r3, [r7, #31]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d12c      	bne.n	800b824 <put_fat+0x1d0>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	2b04      	cmp	r3, #4
 800b7d0:	d012      	beq.n	800b7f8 <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	009b      	lsls	r3, r3, #2
 800b7e2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b7e6:	4413      	add	r3, r2
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f7ff f8dd 	bl	800a9a8 <ld_dword>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b7f4:	4323      	orrs	r3, r4
 800b7f6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	009b      	lsls	r3, r3, #2
 800b802:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b806:	4413      	add	r3, r2
 800b808:	6879      	ldr	r1, [r7, #4]
 800b80a:	4618      	mov	r0, r3
 800b80c:	f7ff f9e5 	bl	800abda <st_dword>
			fs->wflag = 1;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	2201      	movs	r2, #1
 800b814:	711a      	strb	r2, [r3, #4]
			break;
 800b816:	e006      	b.n	800b826 <put_fat+0x1d2>
			if (res != FR_OK) break;
 800b818:	bf00      	nop
 800b81a:	e004      	b.n	800b826 <put_fat+0x1d2>
			if (res != FR_OK) break;
 800b81c:	bf00      	nop
 800b81e:	e002      	b.n	800b826 <put_fat+0x1d2>
			if (res != FR_OK) break;
 800b820:	bf00      	nop
 800b822:	e000      	b.n	800b826 <put_fat+0x1d2>
			if (res != FR_OK) break;
 800b824:	bf00      	nop
		}
	}
	return res;
 800b826:	7ffb      	ldrb	r3, [r7, #31]
}
 800b828:	4618      	mov	r0, r3
 800b82a:	3724      	adds	r7, #36	@ 0x24
 800b82c:	46bd      	mov	sp, r7
 800b82e:	bd90      	pop	{r4, r7, pc}

0800b830 <find_bitmap>:
static DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* Filesystem object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b08a      	sub	sp, #40	@ 0x28
 800b834:	af00      	add	r7, sp, #0
 800b836:	60f8      	str	r0, [r7, #12]
 800b838:	60b9      	str	r1, [r7, #8]
 800b83a:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	3b02      	subs	r3, #2
 800b840:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b846:	3b02      	subs	r3, #2
 800b848:	68ba      	ldr	r2, [r7, #8]
 800b84a:	429a      	cmp	r2, r3
 800b84c:	d301      	bcc.n	800b852 <find_bitmap+0x22>
 800b84e:	2300      	movs	r3, #0
 800b850:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	61fb      	str	r3, [r7, #28]
 800b856:	69fb      	ldr	r3, [r7, #28]
 800b858:	61bb      	str	r3, [r7, #24]
 800b85a:	2300      	movs	r3, #0
 800b85c:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->bitbase + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b862:	69fb      	ldr	r3, [r7, #28]
 800b864:	0b1b      	lsrs	r3, r3, #12
 800b866:	4413      	add	r3, r2
 800b868:	4619      	mov	r1, r3
 800b86a:	68f8      	ldr	r0, [r7, #12]
 800b86c:	f7ff fd10 	bl	800b290 <move_window>
 800b870:	4603      	mov	r3, r0
 800b872:	2b00      	cmp	r3, #0
 800b874:	d002      	beq.n	800b87c <find_bitmap+0x4c>
 800b876:	f04f 33ff 	mov.w	r3, #4294967295
 800b87a:	e051      	b.n	800b920 <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 800b87c:	69fb      	ldr	r3, [r7, #28]
 800b87e:	08db      	lsrs	r3, r3, #3
 800b880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b884:	623b      	str	r3, [r7, #32]
 800b886:	69fb      	ldr	r3, [r7, #28]
 800b888:	f003 0307 	and.w	r3, r3, #7
 800b88c:	2201      	movs	r2, #1
 800b88e:	fa02 f303 	lsl.w	r3, r2, r3
 800b892:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800b896:	68fa      	ldr	r2, [r7, #12]
 800b898:	6a3b      	ldr	r3, [r7, #32]
 800b89a:	4413      	add	r3, r2
 800b89c:	334c      	adds	r3, #76	@ 0x4c
 800b89e:	781a      	ldrb	r2, [r3, #0]
 800b8a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8a4:	4013      	ands	r3, r2
 800b8a6:	74fb      	strb	r3, [r7, #19]
 800b8a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8ac:	005b      	lsls	r3, r3, #1
 800b8ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800b8b2:	69fb      	ldr	r3, [r7, #28]
 800b8b4:	3301      	adds	r3, #1
 800b8b6:	61fb      	str	r3, [r7, #28]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8bc:	3b02      	subs	r3, #2
 800b8be:	69fa      	ldr	r2, [r7, #28]
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d307      	bcc.n	800b8d4 <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	61fb      	str	r3, [r7, #28]
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b8ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b8d2:	623b      	str	r3, [r7, #32]
				}
				if (bv == 0) {	/* Is it a free cluster? */
 800b8d4:	7cfb      	ldrb	r3, [r7, #19]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d109      	bne.n	800b8ee <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 800b8da:	697b      	ldr	r3, [r7, #20]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	617b      	str	r3, [r7, #20]
 800b8e0:	697a      	ldr	r2, [r7, #20]
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d106      	bne.n	800b8f6 <find_bitmap+0xc6>
 800b8e8:	69bb      	ldr	r3, [r7, #24]
 800b8ea:	3302      	adds	r3, #2
 800b8ec:	e018      	b.n	800b920 <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800b8ee:	69fb      	ldr	r3, [r7, #28]
 800b8f0:	61bb      	str	r3, [r7, #24]
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800b8f6:	69fa      	ldr	r2, [r7, #28]
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	429a      	cmp	r2, r3
 800b8fc:	d101      	bne.n	800b902 <find_bitmap+0xd2>
 800b8fe:	2300      	movs	r3, #0
 800b900:	e00e      	b.n	800b920 <find_bitmap+0xf0>
			} while (bm != 0);
 800b902:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b906:	2b00      	cmp	r3, #0
 800b908:	d1c5      	bne.n	800b896 <find_bitmap+0x66>
			bm = 1;
 800b90a:	2301      	movs	r3, #1
 800b90c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		} while (++i < SS(fs));
 800b910:	6a3b      	ldr	r3, [r7, #32]
 800b912:	3301      	adds	r3, #1
 800b914:	623b      	str	r3, [r7, #32]
 800b916:	6a3b      	ldr	r3, [r7, #32]
 800b918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b91c:	d3bb      	bcc.n	800b896 <find_bitmap+0x66>
		if (move_window(fs, fs->bitbase + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;
 800b91e:	e79e      	b.n	800b85e <find_bitmap+0x2e>
	}
}
 800b920:	4618      	mov	r0, r3
 800b922:	3728      	adds	r7, #40	@ 0x28
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}

0800b928 <change_bitmap>:
	FATFS* fs,	/* Filesystem object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b088      	sub	sp, #32
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	60f8      	str	r0, [r7, #12]
 800b930:	60b9      	str	r1, [r7, #8]
 800b932:	607a      	str	r2, [r7, #4]
 800b934:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	LBA_t sect;


	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	3b02      	subs	r3, #2
 800b93a:	60bb      	str	r3, [r7, #8]
	sect = fs->bitbase + clst / 8 / SS(fs);	/* Sector address */
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	0b1b      	lsrs	r3, r3, #12
 800b944:	4413      	add	r3, r2
 800b946:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);					/* Byte offset in the sector */
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	08db      	lsrs	r3, r3, #3
 800b94c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b950:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);					/* Bit mask in the byte */
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	f003 0307 	and.w	r3, r3, #7
 800b958:	2201      	movs	r2, #1
 800b95a:	fa02 f303 	lsl.w	r3, r2, r3
 800b95e:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	1c5a      	adds	r2, r3, #1
 800b964:	617a      	str	r2, [r7, #20]
 800b966:	4619      	mov	r1, r3
 800b968:	68f8      	ldr	r0, [r7, #12]
 800b96a:	f7ff fc91 	bl	800b290 <move_window>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b00      	cmp	r3, #0
 800b972:	d001      	beq.n	800b978 <change_bitmap+0x50>
 800b974:	2301      	movs	r3, #1
 800b976:	e03d      	b.n	800b9f4 <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 800b978:	68fa      	ldr	r2, [r7, #12]
 800b97a:	69bb      	ldr	r3, [r7, #24]
 800b97c:	4413      	add	r3, r2
 800b97e:	334c      	adds	r3, #76	@ 0x4c
 800b980:	781a      	ldrb	r2, [r3, #0]
 800b982:	7ffb      	ldrb	r3, [r7, #31]
 800b984:	4013      	ands	r3, r2
 800b986:	b2db      	uxtb	r3, r3
 800b988:	2b00      	cmp	r3, #0
 800b98a:	bf14      	ite	ne
 800b98c:	2301      	movne	r3, #1
 800b98e:	2300      	moveq	r3, #0
 800b990:	b2db      	uxtb	r3, r3
 800b992:	461a      	mov	r2, r3
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	4293      	cmp	r3, r2
 800b998:	d101      	bne.n	800b99e <change_bitmap+0x76>
 800b99a:	2302      	movs	r3, #2
 800b99c:	e02a      	b.n	800b9f4 <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 800b99e:	68fa      	ldr	r2, [r7, #12]
 800b9a0:	69bb      	ldr	r3, [r7, #24]
 800b9a2:	4413      	add	r3, r2
 800b9a4:	334c      	adds	r3, #76	@ 0x4c
 800b9a6:	781a      	ldrb	r2, [r3, #0]
 800b9a8:	7ffb      	ldrb	r3, [r7, #31]
 800b9aa:	4053      	eors	r3, r2
 800b9ac:	b2d9      	uxtb	r1, r3
 800b9ae:	68fa      	ldr	r2, [r7, #12]
 800b9b0:	69bb      	ldr	r3, [r7, #24]
 800b9b2:	4413      	add	r3, r2
 800b9b4:	334c      	adds	r3, #76	@ 0x4c
 800b9b6:	460a      	mov	r2, r1
 800b9b8:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	2201      	movs	r2, #1
 800b9be:	711a      	strb	r2, [r3, #4]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	3b01      	subs	r3, #1
 800b9c4:	607b      	str	r3, [r7, #4]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d101      	bne.n	800b9d0 <change_bitmap+0xa8>
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	e011      	b.n	800b9f4 <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 800b9d0:	7ffb      	ldrb	r3, [r7, #31]
 800b9d2:	005b      	lsls	r3, r3, #1
 800b9d4:	77fb      	strb	r3, [r7, #31]
 800b9d6:	7ffb      	ldrb	r3, [r7, #31]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d1cd      	bne.n	800b978 <change_bitmap+0x50>
			bm = 1;
 800b9dc:	2301      	movs	r3, #1
 800b9de:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 800b9e0:	69bb      	ldr	r3, [r7, #24]
 800b9e2:	3301      	adds	r3, #1
 800b9e4:	61bb      	str	r3, [r7, #24]
 800b9e6:	69bb      	ldr	r3, [r7, #24]
 800b9e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b9ec:	d3c4      	bcc.n	800b978 <change_bitmap+0x50>
		i = 0;
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800b9f2:	e7b5      	b.n	800b960 <change_bitmap+0x38>
	}
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	3720      	adds	r7, #32
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	bd80      	pop	{r7, pc}

0800b9fc <fill_first_frag>:
/*---------------------------------------------*/

static FRESULT fill_first_frag (
	FFOBJID* obj	/* Pointer to the corresponding object */
)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b086      	sub	sp, #24
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;


	if (obj->stat == 3) {	/* Has the object been changed 'fragmented' in this session? */
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	79db      	ldrb	r3, [r3, #7]
 800ba08:	2b03      	cmp	r3, #3
 800ba0a:	d121      	bne.n	800ba50 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	689b      	ldr	r3, [r3, #8]
 800ba10:	617b      	str	r3, [r7, #20]
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	699b      	ldr	r3, [r3, #24]
 800ba16:	613b      	str	r3, [r7, #16]
 800ba18:	e014      	b.n	800ba44 <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6818      	ldr	r0, [r3, #0]
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	3301      	adds	r3, #1
 800ba22:	461a      	mov	r2, r3
 800ba24:	6979      	ldr	r1, [r7, #20]
 800ba26:	f7ff fe15 	bl	800b654 <put_fat>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 800ba2e:	7bfb      	ldrb	r3, [r7, #15]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d001      	beq.n	800ba38 <fill_first_frag+0x3c>
 800ba34:	7bfb      	ldrb	r3, [r7, #15]
 800ba36:	e00c      	b.n	800ba52 <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	617b      	str	r3, [r7, #20]
 800ba3e:	693b      	ldr	r3, [r7, #16]
 800ba40:	3b01      	subs	r3, #1
 800ba42:	613b      	str	r3, [r7, #16]
 800ba44:	693b      	ldr	r3, [r7, #16]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d1e7      	bne.n	800ba1a <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 800ba50:	2300      	movs	r3, #0
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3718      	adds	r7, #24
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <fill_last_frag>:
static FRESULT fill_last_frag (
	FFOBJID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,		/* Last cluster of the fragment */
	DWORD term		/* Value to set the last FAT entry */
)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b086      	sub	sp, #24
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	60f8      	str	r0, [r7, #12]
 800ba62:	60b9      	str	r1, [r7, #8]
 800ba64:	607a      	str	r2, [r7, #4]
	FRESULT res;


	while (obj->n_frag > 0) {	/* Create the chain of last fragment */
 800ba66:	e020      	b.n	800baaa <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	6818      	ldr	r0, [r3, #0]
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	69db      	ldr	r3, [r3, #28]
 800ba70:	68ba      	ldr	r2, [r7, #8]
 800ba72:	1ad3      	subs	r3, r2, r3
 800ba74:	1c59      	adds	r1, r3, #1
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	69db      	ldr	r3, [r3, #28]
 800ba7a:	2b01      	cmp	r3, #1
 800ba7c:	d905      	bls.n	800ba8a <fill_last_frag+0x30>
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	69db      	ldr	r3, [r3, #28]
 800ba82:	68ba      	ldr	r2, [r7, #8]
 800ba84:	1ad3      	subs	r3, r2, r3
 800ba86:	3302      	adds	r3, #2
 800ba88:	e000      	b.n	800ba8c <fill_last_frag+0x32>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	461a      	mov	r2, r3
 800ba8e:	f7ff fde1 	bl	800b654 <put_fat>
 800ba92:	4603      	mov	r3, r0
 800ba94:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800ba96:	7dfb      	ldrb	r3, [r7, #23]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d001      	beq.n	800baa0 <fill_last_frag+0x46>
 800ba9c:	7dfb      	ldrb	r3, [r7, #23]
 800ba9e:	e009      	b.n	800bab4 <fill_last_frag+0x5a>
		obj->n_frag--;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	69db      	ldr	r3, [r3, #28]
 800baa4:	1e5a      	subs	r2, r3, #1
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the chain of last fragment */
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	69db      	ldr	r3, [r3, #28]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d1da      	bne.n	800ba68 <fill_last_frag+0xe>
	}
	return FR_OK;
 800bab2:	2300      	movs	r3, #0
}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3718      	adds	r7, #24
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b08a      	sub	sp, #40	@ 0x28
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	60f8      	str	r0, [r7, #12]
 800bac4:	60b9      	str	r1, [r7, #8]
 800bac6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800bac8:	2300      	movs	r3, #0
 800baca:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	61bb      	str	r3, [r7, #24]
#if FF_FS_EXFAT || FF_USE_TRIM
	DWORD scl = clst, ecl = clst;
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	623b      	str	r3, [r7, #32]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	2b01      	cmp	r3, #1
 800bade:	d904      	bls.n	800baea <remove_chain+0x2e>
 800bae0:	69bb      	ldr	r3, [r7, #24]
 800bae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bae4:	68ba      	ldr	r2, [r7, #8]
 800bae6:	429a      	cmp	r2, r3
 800bae8:	d301      	bcc.n	800baee <remove_chain+0x32>
 800baea:	2302      	movs	r3, #2
 800baec:	e0c4      	b.n	800bc78 <remove_chain+0x1bc>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d014      	beq.n	800bb1e <remove_chain+0x62>
 800baf4:	69bb      	ldr	r3, [r7, #24]
 800baf6:	781b      	ldrb	r3, [r3, #0]
 800baf8:	2b04      	cmp	r3, #4
 800bafa:	d103      	bne.n	800bb04 <remove_chain+0x48>
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	79db      	ldrb	r3, [r3, #7]
 800bb00:	2b02      	cmp	r3, #2
 800bb02:	d00c      	beq.n	800bb1e <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800bb04:	f04f 32ff 	mov.w	r2, #4294967295
 800bb08:	6879      	ldr	r1, [r7, #4]
 800bb0a:	69b8      	ldr	r0, [r7, #24]
 800bb0c:	f7ff fda2 	bl	800b654 <put_fat>
 800bb10:	4603      	mov	r3, r0
 800bb12:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800bb14:	7ffb      	ldrb	r3, [r7, #31]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d001      	beq.n	800bb1e <remove_chain+0x62>
 800bb1a:	7ffb      	ldrb	r3, [r7, #31]
 800bb1c:	e0ac      	b.n	800bc78 <remove_chain+0x1bc>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800bb1e:	68b9      	ldr	r1, [r7, #8]
 800bb20:	68f8      	ldr	r0, [r7, #12]
 800bb22:	f7ff fc71 	bl	800b408 <get_fat>
 800bb26:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d055      	beq.n	800bbda <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	2b01      	cmp	r3, #1
 800bb32:	d101      	bne.n	800bb38 <remove_chain+0x7c>
 800bb34:	2302      	movs	r3, #2
 800bb36:	e09f      	b.n	800bc78 <remove_chain+0x1bc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb3e:	d101      	bne.n	800bb44 <remove_chain+0x88>
 800bb40:	2301      	movs	r3, #1
 800bb42:	e099      	b.n	800bc78 <remove_chain+0x1bc>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800bb44:	69bb      	ldr	r3, [r7, #24]
 800bb46:	781b      	ldrb	r3, [r3, #0]
 800bb48:	2b04      	cmp	r3, #4
 800bb4a:	d00b      	beq.n	800bb64 <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	68b9      	ldr	r1, [r7, #8]
 800bb50:	69b8      	ldr	r0, [r7, #24]
 800bb52:	f7ff fd7f 	bl	800b654 <put_fat>
 800bb56:	4603      	mov	r3, r0
 800bb58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800bb5a:	7ffb      	ldrb	r3, [r7, #31]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d001      	beq.n	800bb64 <remove_chain+0xa8>
 800bb60:	7ffb      	ldrb	r3, [r7, #31]
 800bb62:	e089      	b.n	800bc78 <remove_chain+0x1bc>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800bb64:	69bb      	ldr	r3, [r7, #24]
 800bb66:	699a      	ldr	r2, [r3, #24]
 800bb68:	69bb      	ldr	r3, [r7, #24]
 800bb6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb6c:	3b02      	subs	r3, #2
 800bb6e:	429a      	cmp	r2, r3
 800bb70:	d20b      	bcs.n	800bb8a <remove_chain+0xce>
			fs->free_clst++;
 800bb72:	69bb      	ldr	r3, [r7, #24]
 800bb74:	699b      	ldr	r3, [r3, #24]
 800bb76:	1c5a      	adds	r2, r3, #1
 800bb78:	69bb      	ldr	r3, [r7, #24]
 800bb7a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800bb7c:	69bb      	ldr	r3, [r7, #24]
 800bb7e:	795b      	ldrb	r3, [r3, #5]
 800bb80:	f043 0301 	orr.w	r3, r3, #1
 800bb84:	b2da      	uxtb	r2, r3
 800bb86:	69bb      	ldr	r3, [r7, #24]
 800bb88:	715a      	strb	r2, [r3, #5]
		}
#if FF_FS_EXFAT || FF_USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 800bb8a:	6a3b      	ldr	r3, [r7, #32]
 800bb8c:	3301      	adds	r3, #1
 800bb8e:	697a      	ldr	r2, [r7, #20]
 800bb90:	429a      	cmp	r2, r3
 800bb92:	d102      	bne.n	800bb9a <remove_chain+0xde>
			ecl = nxt;
 800bb94:	697b      	ldr	r3, [r7, #20]
 800bb96:	623b      	str	r3, [r7, #32]
 800bb98:	e017      	b.n	800bbca <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800bb9a:	69bb      	ldr	r3, [r7, #24]
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	2b04      	cmp	r3, #4
 800bba0:	d10f      	bne.n	800bbc2 <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 800bba2:	6a3a      	ldr	r2, [r7, #32]
 800bba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba6:	1ad3      	subs	r3, r2, r3
 800bba8:	1c5a      	adds	r2, r3, #1
 800bbaa:	2300      	movs	r3, #0
 800bbac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bbae:	69b8      	ldr	r0, [r7, #24]
 800bbb0:	f7ff feba 	bl	800b928 <change_bitmap>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 800bbb8:	7ffb      	ldrb	r3, [r7, #31]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d001      	beq.n	800bbc2 <remove_chain+0x106>
 800bbbe:	7ffb      	ldrb	r3, [r7, #31]
 800bbc0:	e05a      	b.n	800bc78 <remove_chain+0x1bc>
#if FF_USE_TRIM
			rt[0] = clst2sect(fs, scl);					/* Start of data area to be freed */
			rt[1] = clst2sect(fs, ecl) + fs->csize - 1;	/* End of data area to be freed */
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	623b      	str	r3, [r7, #32]
 800bbc6:	6a3b      	ldr	r3, [r7, #32]
 800bbc8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800bbce:	69bb      	ldr	r3, [r7, #24]
 800bbd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbd2:	68ba      	ldr	r2, [r7, #8]
 800bbd4:	429a      	cmp	r2, r3
 800bbd6:	d3a2      	bcc.n	800bb1e <remove_chain+0x62>
 800bbd8:	e000      	b.n	800bbdc <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 800bbda:	bf00      	nop

#if FF_FS_EXFAT
	/* Some post processes for chain status */
	if (fs->fs_type == FS_EXFAT) {
 800bbdc:	69bb      	ldr	r3, [r7, #24]
 800bbde:	781b      	ldrb	r3, [r3, #0]
 800bbe0:	2b04      	cmp	r3, #4
 800bbe2:	d148      	bne.n	800bc76 <remove_chain+0x1ba>
		if (pclst == 0) {	/* Has the entire chain been removed? */
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d103      	bne.n	800bbf2 <remove_chain+0x136>
			obj->stat = 0;		/* Change the chain status 'initial' */
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	2200      	movs	r2, #0
 800bbee:	71da      	strb	r2, [r3, #7]
 800bbf0:	e041      	b.n	800bc76 <remove_chain+0x1ba>
		} else {
			if (obj->stat == 0) {	/* Is it a fragmented chain from the beginning of this session? */
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	79db      	ldrb	r3, [r3, #7]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d129      	bne.n	800bc4e <remove_chain+0x192>
				clst = obj->sclust;		/* Follow the chain to check if it gets contiguous */
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	689b      	ldr	r3, [r3, #8]
 800bbfe:	60bb      	str	r3, [r7, #8]
				while (clst != pclst) {
 800bc00:	e017      	b.n	800bc32 <remove_chain+0x176>
					nxt = get_fat(obj, clst);
 800bc02:	68b9      	ldr	r1, [r7, #8]
 800bc04:	68f8      	ldr	r0, [r7, #12]
 800bc06:	f7ff fbff 	bl	800b408 <get_fat>
 800bc0a:	6178      	str	r0, [r7, #20]
					if (nxt < 2) return FR_INT_ERR;
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d801      	bhi.n	800bc16 <remove_chain+0x15a>
 800bc12:	2302      	movs	r3, #2
 800bc14:	e030      	b.n	800bc78 <remove_chain+0x1bc>
					if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;
 800bc16:	697b      	ldr	r3, [r7, #20]
 800bc18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc1c:	d101      	bne.n	800bc22 <remove_chain+0x166>
 800bc1e:	2301      	movs	r3, #1
 800bc20:	e02a      	b.n	800bc78 <remove_chain+0x1bc>
					if (nxt != clst + 1) break;	/* Not contiguous? */
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	3301      	adds	r3, #1
 800bc26:	697a      	ldr	r2, [r7, #20]
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	d107      	bne.n	800bc3c <remove_chain+0x180>
					clst++;
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	3301      	adds	r3, #1
 800bc30:	60bb      	str	r3, [r7, #8]
				while (clst != pclst) {
 800bc32:	68ba      	ldr	r2, [r7, #8]
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	429a      	cmp	r2, r3
 800bc38:	d1e3      	bne.n	800bc02 <remove_chain+0x146>
 800bc3a:	e000      	b.n	800bc3e <remove_chain+0x182>
					if (nxt != clst + 1) break;	/* Not contiguous? */
 800bc3c:	bf00      	nop
				}
				if (clst == pclst) {	/* Has the chain got contiguous again? */
 800bc3e:	68ba      	ldr	r2, [r7, #8]
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	429a      	cmp	r2, r3
 800bc44:	d117      	bne.n	800bc76 <remove_chain+0x1ba>
					obj->stat = 2;		/* Change the chain status 'contiguous' */
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	2202      	movs	r2, #2
 800bc4a:	71da      	strb	r2, [r3, #7]
 800bc4c:	e013      	b.n	800bc76 <remove_chain+0x1ba>
				}
			} else {
				if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Was the chain fragmented in this session and got contiguous again? */
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	79db      	ldrb	r3, [r3, #7]
 800bc52:	2b03      	cmp	r3, #3
 800bc54:	d10f      	bne.n	800bc76 <remove_chain+0x1ba>
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	689b      	ldr	r3, [r3, #8]
 800bc5a:	687a      	ldr	r2, [r7, #4]
 800bc5c:	429a      	cmp	r2, r3
 800bc5e:	d30a      	bcc.n	800bc76 <remove_chain+0x1ba>
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	689a      	ldr	r2, [r3, #8]
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	699b      	ldr	r3, [r3, #24]
 800bc68:	4413      	add	r3, r2
 800bc6a:	687a      	ldr	r2, [r7, #4]
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	d802      	bhi.n	800bc76 <remove_chain+0x1ba>
					obj->stat = 2;	/* Change the chain status 'contiguous' */
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	2202      	movs	r2, #2
 800bc74:	71da      	strb	r2, [r3, #7]
				}
			}
		}
	}
#endif
	return FR_OK;
 800bc76:	2300      	movs	r3, #0
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3728      	adds	r7, #40	@ 0x28
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	bd80      	pop	{r7, pc}

0800bc80 <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b088      	sub	sp, #32
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
 800bc88:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d10d      	bne.n	800bcb2 <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 800bc96:	693b      	ldr	r3, [r7, #16]
 800bc98:	695b      	ldr	r3, [r3, #20]
 800bc9a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800bc9c:	69bb      	ldr	r3, [r7, #24]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d004      	beq.n	800bcac <create_chain+0x2c>
 800bca2:	693b      	ldr	r3, [r7, #16]
 800bca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bca6:	69ba      	ldr	r2, [r7, #24]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d31b      	bcc.n	800bce4 <create_chain+0x64>
 800bcac:	2301      	movs	r3, #1
 800bcae:	61bb      	str	r3, [r7, #24]
 800bcb0:	e018      	b.n	800bce4 <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800bcb2:	6839      	ldr	r1, [r7, #0]
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f7ff fba7 	bl	800b408 <get_fat>
 800bcba:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	2b01      	cmp	r3, #1
 800bcc0:	d801      	bhi.n	800bcc6 <create_chain+0x46>
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	e113      	b.n	800beee <create_chain+0x26e>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bccc:	d101      	bne.n	800bcd2 <create_chain+0x52>
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	e10d      	b.n	800beee <create_chain+0x26e>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcd6:	68fa      	ldr	r2, [r7, #12]
 800bcd8:	429a      	cmp	r2, r3
 800bcda:	d201      	bcs.n	800bce0 <create_chain+0x60>
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	e106      	b.n	800beee <create_chain+0x26e>
		scl = clst;							/* Cluster to start to find */
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 800bce4:	693b      	ldr	r3, [r7, #16]
 800bce6:	699b      	ldr	r3, [r3, #24]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d101      	bne.n	800bcf0 <create_chain+0x70>
 800bcec:	2300      	movs	r3, #0
 800bcee:	e0fe      	b.n	800beee <create_chain+0x26e>

#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	781b      	ldrb	r3, [r3, #0]
 800bcf4:	2b04      	cmp	r3, #4
 800bcf6:	d165      	bne.n	800bdc4 <create_chain+0x144>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 800bcf8:	2201      	movs	r2, #1
 800bcfa:	69b9      	ldr	r1, [r7, #24]
 800bcfc:	6938      	ldr	r0, [r7, #16]
 800bcfe:	f7ff fd97 	bl	800b830 <find_bitmap>
 800bd02:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 800bd04:	69fb      	ldr	r3, [r7, #28]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d003      	beq.n	800bd12 <create_chain+0x92>
 800bd0a:	69fb      	ldr	r3, [r7, #28]
 800bd0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd10:	d101      	bne.n	800bd16 <create_chain+0x96>
 800bd12:	69fb      	ldr	r3, [r7, #28]
 800bd14:	e0eb      	b.n	800beee <create_chain+0x26e>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 800bd16:	2301      	movs	r3, #1
 800bd18:	2201      	movs	r2, #1
 800bd1a:	69f9      	ldr	r1, [r7, #28]
 800bd1c:	6938      	ldr	r0, [r7, #16]
 800bd1e:	f7ff fe03 	bl	800b928 <change_bitmap>
 800bd22:	4603      	mov	r3, r0
 800bd24:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 800bd26:	7dfb      	ldrb	r3, [r7, #23]
 800bd28:	2b02      	cmp	r3, #2
 800bd2a:	d101      	bne.n	800bd30 <create_chain+0xb0>
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	e0de      	b.n	800beee <create_chain+0x26e>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 800bd30:	7dfb      	ldrb	r3, [r7, #23]
 800bd32:	2b01      	cmp	r3, #1
 800bd34:	d102      	bne.n	800bd3c <create_chain+0xbc>
 800bd36:	f04f 33ff 	mov.w	r3, #4294967295
 800bd3a:	e0d8      	b.n	800beee <create_chain+0x26e>
		if (clst == 0) {							/* Is it a new chain? */
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d103      	bne.n	800bd4a <create_chain+0xca>
			obj->stat = 2;							/* Set status 'contiguous' */
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2202      	movs	r2, #2
 800bd46:	71da      	strb	r2, [r3, #7]
 800bd48:	e011      	b.n	800bd6e <create_chain+0xee>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	79db      	ldrb	r3, [r3, #7]
 800bd4e:	2b02      	cmp	r3, #2
 800bd50:	d10d      	bne.n	800bd6e <create_chain+0xee>
 800bd52:	69bb      	ldr	r3, [r7, #24]
 800bd54:	3301      	adds	r3, #1
 800bd56:	69fa      	ldr	r2, [r7, #28]
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d008      	beq.n	800bd6e <create_chain+0xee>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	689b      	ldr	r3, [r3, #8]
 800bd60:	69ba      	ldr	r2, [r7, #24]
 800bd62:	1ad2      	subs	r2, r2, r3
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2203      	movs	r2, #3
 800bd6c:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	79db      	ldrb	r3, [r3, #7]
 800bd72:	2b02      	cmp	r3, #2
 800bd74:	f000 8098 	beq.w	800bea8 <create_chain+0x228>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	3301      	adds	r3, #1
 800bd7c:	69fa      	ldr	r2, [r7, #28]
 800bd7e:	429a      	cmp	r2, r3
 800bd80:	d10b      	bne.n	800bd9a <create_chain+0x11a>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	69db      	ldr	r3, [r3, #28]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d003      	beq.n	800bd92 <create_chain+0x112>
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	69db      	ldr	r3, [r3, #28]
 800bd8e:	3301      	adds	r3, #1
 800bd90:	e000      	b.n	800bd94 <create_chain+0x114>
 800bd92:	2302      	movs	r3, #2
 800bd94:	687a      	ldr	r2, [r7, #4]
 800bd96:	61d3      	str	r3, [r2, #28]
 800bd98:	e086      	b.n	800bea8 <create_chain+0x228>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	69db      	ldr	r3, [r3, #28]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d102      	bne.n	800bda8 <create_chain+0x128>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	2201      	movs	r2, #1
 800bda6:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 800bda8:	69fa      	ldr	r2, [r7, #28]
 800bdaa:	6839      	ldr	r1, [r7, #0]
 800bdac:	6878      	ldr	r0, [r7, #4]
 800bdae:	f7ff fe54 	bl	800ba5a <fill_last_frag>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 800bdb6:	7dfb      	ldrb	r3, [r7, #23]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d175      	bne.n	800bea8 <create_chain+0x228>
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	61da      	str	r2, [r3, #28]
 800bdc2:	e071      	b.n	800bea8 <create_chain+0x228>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 800bdc8:	69ba      	ldr	r2, [r7, #24]
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	d129      	bne.n	800be24 <create_chain+0x1a4>
			ncl = scl + 1;						/* Test if next cluster is free */
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdda:	69fa      	ldr	r2, [r7, #28]
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d301      	bcc.n	800bde4 <create_chain+0x164>
 800bde0:	2302      	movs	r3, #2
 800bde2:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 800bde4:	69f9      	ldr	r1, [r7, #28]
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f7ff fb0e 	bl	800b408 <get_fat>
 800bdec:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d003      	beq.n	800bdfc <create_chain+0x17c>
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdfa:	d101      	bne.n	800be00 <create_chain+0x180>
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	e076      	b.n	800beee <create_chain+0x26e>
			if (cs != 0) {						/* Not free? */
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d00e      	beq.n	800be24 <create_chain+0x1a4>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 800be06:	693b      	ldr	r3, [r7, #16]
 800be08:	695b      	ldr	r3, [r3, #20]
 800be0a:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	2b01      	cmp	r3, #1
 800be10:	d906      	bls.n	800be20 <create_chain+0x1a0>
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be16:	68fa      	ldr	r2, [r7, #12]
 800be18:	429a      	cmp	r2, r3
 800be1a:	d201      	bcs.n	800be20 <create_chain+0x1a0>
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 800be20:	2300      	movs	r3, #0
 800be22:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 800be24:	69fb      	ldr	r3, [r7, #28]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d129      	bne.n	800be7e <create_chain+0x1fe>
			ncl = scl;	/* Start cluster */
 800be2a:	69bb      	ldr	r3, [r7, #24]
 800be2c:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 800be2e:	69fb      	ldr	r3, [r7, #28]
 800be30:	3301      	adds	r3, #1
 800be32:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be38:	69fa      	ldr	r2, [r7, #28]
 800be3a:	429a      	cmp	r2, r3
 800be3c:	d307      	bcc.n	800be4e <create_chain+0x1ce>
					ncl = 2;
 800be3e:	2302      	movs	r3, #2
 800be40:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 800be42:	69fa      	ldr	r2, [r7, #28]
 800be44:	69bb      	ldr	r3, [r7, #24]
 800be46:	429a      	cmp	r2, r3
 800be48:	d901      	bls.n	800be4e <create_chain+0x1ce>
 800be4a:	2300      	movs	r3, #0
 800be4c:	e04f      	b.n	800beee <create_chain+0x26e>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 800be4e:	69f9      	ldr	r1, [r7, #28]
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f7ff fad9 	bl	800b408 <get_fat>
 800be56:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d00e      	beq.n	800be7c <create_chain+0x1fc>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	2b01      	cmp	r3, #1
 800be62:	d003      	beq.n	800be6c <create_chain+0x1ec>
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be6a:	d101      	bne.n	800be70 <create_chain+0x1f0>
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	e03e      	b.n	800beee <create_chain+0x26e>
				if (ncl == scl) return 0;		/* No free cluster found? */
 800be70:	69fa      	ldr	r2, [r7, #28]
 800be72:	69bb      	ldr	r3, [r7, #24]
 800be74:	429a      	cmp	r2, r3
 800be76:	d1da      	bne.n	800be2e <create_chain+0x1ae>
 800be78:	2300      	movs	r3, #0
 800be7a:	e038      	b.n	800beee <create_chain+0x26e>
				if (cs == 0) break;				/* Found a free cluster? */
 800be7c:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 800be7e:	f04f 32ff 	mov.w	r2, #4294967295
 800be82:	69f9      	ldr	r1, [r7, #28]
 800be84:	6938      	ldr	r0, [r7, #16]
 800be86:	f7ff fbe5 	bl	800b654 <put_fat>
 800be8a:	4603      	mov	r3, r0
 800be8c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800be8e:	7dfb      	ldrb	r3, [r7, #23]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d109      	bne.n	800bea8 <create_chain+0x228>
 800be94:	683b      	ldr	r3, [r7, #0]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d006      	beq.n	800bea8 <create_chain+0x228>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 800be9a:	69fa      	ldr	r2, [r7, #28]
 800be9c:	6839      	ldr	r1, [r7, #0]
 800be9e:	6938      	ldr	r0, [r7, #16]
 800bea0:	f7ff fbd8 	bl	800b654 <put_fat>
 800bea4:	4603      	mov	r3, r0
 800bea6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800bea8:	7dfb      	ldrb	r3, [r7, #23]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d116      	bne.n	800bedc <create_chain+0x25c>
		fs->last_clst = ncl;
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	69fa      	ldr	r2, [r7, #28]
 800beb2:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800beb4:	693b      	ldr	r3, [r7, #16]
 800beb6:	699a      	ldr	r2, [r3, #24]
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bebc:	3b02      	subs	r3, #2
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d804      	bhi.n	800becc <create_chain+0x24c>
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	699b      	ldr	r3, [r3, #24]
 800bec6:	1e5a      	subs	r2, r3, #1
 800bec8:	693b      	ldr	r3, [r7, #16]
 800beca:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800becc:	693b      	ldr	r3, [r7, #16]
 800bece:	795b      	ldrb	r3, [r3, #5]
 800bed0:	f043 0301 	orr.w	r3, r3, #1
 800bed4:	b2da      	uxtb	r2, r3
 800bed6:	693b      	ldr	r3, [r7, #16]
 800bed8:	715a      	strb	r2, [r3, #5]
 800beda:	e007      	b.n	800beec <create_chain+0x26c>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800bedc:	7dfb      	ldrb	r3, [r7, #23]
 800bede:	2b01      	cmp	r3, #1
 800bee0:	d102      	bne.n	800bee8 <create_chain+0x268>
 800bee2:	f04f 33ff 	mov.w	r3, #4294967295
 800bee6:	e000      	b.n	800beea <create_chain+0x26a>
 800bee8:	2301      	movs	r3, #1
 800beea:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800beec:	69fb      	ldr	r3, [r7, #28]
}
 800beee:	4618      	mov	r0, r3
 800bef0:	3720      	adds	r7, #32
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}

0800bef6 <clmt_clust>:

static DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800bef6:	b5b0      	push	{r4, r5, r7, lr}
 800bef8:	b088      	sub	sp, #32
 800befa:	af00      	add	r7, sp, #0
 800befc:	60f8      	str	r0, [r7, #12]
 800befe:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl;
	DWORD *tbl;
	FATFS *fs = fp->obj.fs;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf0c:	3304      	adds	r3, #4
 800bf0e:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800bf10:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf14:	f04f 0000 	mov.w	r0, #0
 800bf18:	f04f 0100 	mov.w	r1, #0
 800bf1c:	0a50      	lsrs	r0, r2, #9
 800bf1e:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800bf22:	0a59      	lsrs	r1, r3, #9
 800bf24:	697b      	ldr	r3, [r7, #20]
 800bf26:	895b      	ldrh	r3, [r3, #10]
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	461c      	mov	r4, r3
 800bf2e:	4615      	mov	r5, r2
 800bf30:	4622      	mov	r2, r4
 800bf32:	462b      	mov	r3, r5
 800bf34:	f7f4 fa3c 	bl	80003b0 <__aeabi_uldivmod>
 800bf38:	4602      	mov	r2, r0
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	4613      	mov	r3, r2
 800bf3e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bf40:	69bb      	ldr	r3, [r7, #24]
 800bf42:	1d1a      	adds	r2, r3, #4
 800bf44:	61ba      	str	r2, [r7, #24]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d101      	bne.n	800bf54 <clmt_clust+0x5e>
 800bf50:	2300      	movs	r3, #0
 800bf52:	e010      	b.n	800bf76 <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 800bf54:	69fa      	ldr	r2, [r7, #28]
 800bf56:	693b      	ldr	r3, [r7, #16]
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	d307      	bcc.n	800bf6c <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 800bf5c:	69fa      	ldr	r2, [r7, #28]
 800bf5e:	693b      	ldr	r3, [r7, #16]
 800bf60:	1ad3      	subs	r3, r2, r3
 800bf62:	61fb      	str	r3, [r7, #28]
 800bf64:	69bb      	ldr	r3, [r7, #24]
 800bf66:	3304      	adds	r3, #4
 800bf68:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bf6a:	e7e9      	b.n	800bf40 <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 800bf6c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800bf6e:	69bb      	ldr	r3, [r7, #24]
 800bf70:	681a      	ldr	r2, [r3, #0]
 800bf72:	69fb      	ldr	r3, [r7, #28]
 800bf74:	4413      	add	r3, r2
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	3720      	adds	r7, #32
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bdb0      	pop	{r4, r5, r7, pc}

0800bf7e <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 800bf7e:	b580      	push	{r7, lr}
 800bf80:	b086      	sub	sp, #24
 800bf82:	af00      	add	r7, sp, #0
 800bf84:	6078      	str	r0, [r7, #4]
 800bf86:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f7ff f945 	bl	800b218 <sync_window>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d001      	beq.n	800bf98 <dir_clear+0x1a>
 800bf94:	2301      	movs	r3, #1
 800bf96:	e036      	b.n	800c006 <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 800bf98:	6839      	ldr	r1, [r7, #0]
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	f7ff fa14 	bl	800b3c8 <clst2sect>
 800bfa0:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	693a      	ldr	r2, [r7, #16]
 800bfa6:	649a      	str	r2, [r3, #72]	@ 0x48
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	334c      	adds	r3, #76	@ 0x4c
 800bfac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bfb0:	2100      	movs	r1, #0
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f016 f843 	bl	802203e <memset>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	334c      	adds	r3, #76	@ 0x4c
 800bfbc:	60fb      	str	r3, [r7, #12]
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	617b      	str	r3, [r7, #20]
 800bfc6:	e003      	b.n	800bfd0 <dir_clear+0x52>
 800bfc8:	697a      	ldr	r2, [r7, #20]
 800bfca:	68bb      	ldr	r3, [r7, #8]
 800bfcc:	4413      	add	r3, r2
 800bfce:	617b      	str	r3, [r7, #20]
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	895b      	ldrh	r3, [r3, #10]
 800bfd4:	461a      	mov	r2, r3
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	4293      	cmp	r3, r2
 800bfda:	d20b      	bcs.n	800bff4 <dir_clear+0x76>
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	7858      	ldrb	r0, [r3, #1]
 800bfe0:	693a      	ldr	r2, [r7, #16]
 800bfe2:	697b      	ldr	r3, [r7, #20]
 800bfe4:	441a      	add	r2, r3
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	68f9      	ldr	r1, [r7, #12]
 800bfea:	f7fe fc7d 	bl	800a8e8 <disk_write>
 800bfee:	4603      	mov	r3, r0
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d0e9      	beq.n	800bfc8 <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	895b      	ldrh	r3, [r3, #10]
 800bff8:	461a      	mov	r2, r3
 800bffa:	697b      	ldr	r3, [r7, #20]
 800bffc:	4293      	cmp	r3, r2
 800bffe:	bf14      	ite	ne
 800c000:	2301      	movne	r3, #1
 800c002:	2300      	moveq	r3, #0
 800c004:	b2db      	uxtb	r3, r3
}
 800c006:	4618      	mov	r0, r3
 800c008:	3718      	adds	r7, #24
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}

0800c00e <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c00e:	b580      	push	{r7, lr}
 800c010:	b086      	sub	sp, #24
 800c012:	af00      	add	r7, sp, #0
 800c014:	6078      	str	r0, [r7, #4]
 800c016:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c01e:	693b      	ldr	r3, [r7, #16]
 800c020:	781b      	ldrb	r3, [r3, #0]
 800c022:	2b04      	cmp	r3, #4
 800c024:	d102      	bne.n	800c02c <dir_sdi+0x1e>
 800c026:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c02a:	e001      	b.n	800c030 <dir_sdi+0x22>
 800c02c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	429a      	cmp	r2, r3
 800c034:	d904      	bls.n	800c040 <dir_sdi+0x32>
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	f003 031f 	and.w	r3, r3, #31
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d001      	beq.n	800c044 <dir_sdi+0x36>
		return FR_INT_ERR;
 800c040:	2302      	movs	r3, #2
 800c042:	e066      	b.n	800c112 <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	683a      	ldr	r2, [r7, #0]
 800c048:	631a      	str	r2, [r3, #48]	@ 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	689b      	ldr	r3, [r3, #8]
 800c04e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c050:	697b      	ldr	r3, [r7, #20]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d109      	bne.n	800c06a <dir_sdi+0x5c>
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	781b      	ldrb	r3, [r3, #0]
 800c05a:	2b02      	cmp	r3, #2
 800c05c:	d905      	bls.n	800c06a <dir_sdi+0x5c>
		clst = (DWORD)fs->dirbase;
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c062:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2200      	movs	r2, #0
 800c068:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 800c06a:	697b      	ldr	r3, [r7, #20]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d10c      	bne.n	800c08a <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	095b      	lsrs	r3, r3, #5
 800c074:	693a      	ldr	r2, [r7, #16]
 800c076:	8912      	ldrh	r2, [r2, #8]
 800c078:	4293      	cmp	r3, r2
 800c07a:	d301      	bcc.n	800c080 <dir_sdi+0x72>
 800c07c:	2302      	movs	r3, #2
 800c07e:	e048      	b.n	800c112 <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	639a      	str	r2, [r3, #56]	@ 0x38
 800c088:	e029      	b.n	800c0de <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	895b      	ldrh	r3, [r3, #10]
 800c08e:	025b      	lsls	r3, r3, #9
 800c090:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c092:	e019      	b.n	800c0c8 <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6979      	ldr	r1, [r7, #20]
 800c098:	4618      	mov	r0, r3
 800c09a:	f7ff f9b5 	bl	800b408 <get_fat>
 800c09e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c0a0:	697b      	ldr	r3, [r7, #20]
 800c0a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0a6:	d101      	bne.n	800c0ac <dir_sdi+0x9e>
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e032      	b.n	800c112 <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	2b01      	cmp	r3, #1
 800c0b0:	d904      	bls.n	800c0bc <dir_sdi+0xae>
 800c0b2:	693b      	ldr	r3, [r7, #16]
 800c0b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0b6:	697a      	ldr	r2, [r7, #20]
 800c0b8:	429a      	cmp	r2, r3
 800c0ba:	d301      	bcc.n	800c0c0 <dir_sdi+0xb2>
 800c0bc:	2302      	movs	r3, #2
 800c0be:	e028      	b.n	800c112 <dir_sdi+0x104>
			ofs -= csz;
 800c0c0:	683a      	ldr	r2, [r7, #0]
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	1ad3      	subs	r3, r2, r3
 800c0c6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c0c8:	683a      	ldr	r2, [r7, #0]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	429a      	cmp	r2, r3
 800c0ce:	d2e1      	bcs.n	800c094 <dir_sdi+0x86>
		}
		dp->sect = clst2sect(fs, clst);
 800c0d0:	6979      	ldr	r1, [r7, #20]
 800c0d2:	6938      	ldr	r0, [r7, #16]
 800c0d4:	f7ff f978 	bl	800b3c8 <clst2sect>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	697a      	ldr	r2, [r7, #20]
 800c0e2:	635a      	str	r2, [r3, #52]	@ 0x34
	if (dp->sect == 0) return FR_INT_ERR;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d101      	bne.n	800c0f0 <dir_sdi+0xe2>
 800c0ec:	2302      	movs	r3, #2
 800c0ee:	e010      	b.n	800c112 <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	0a5b      	lsrs	r3, r3, #9
 800c0f8:	441a      	add	r2, r3
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	639a      	str	r2, [r3, #56]	@ 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c10a:	441a      	add	r2, r3
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800c110:	2300      	movs	r3, #0
}
 800c112:	4618      	mov	r0, r3
 800c114:	3718      	adds	r7, #24
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}

0800c11a <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c11a:	b580      	push	{r7, lr}
 800c11c:	b086      	sub	sp, #24
 800c11e:	af00      	add	r7, sp, #0
 800c120:	6078      	str	r0, [r7, #4]
 800c122:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c12e:	3320      	adds	r3, #32
 800c130:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 800c132:	693b      	ldr	r3, [r7, #16]
 800c134:	781b      	ldrb	r3, [r3, #0]
 800c136:	2b04      	cmp	r3, #4
 800c138:	d102      	bne.n	800c140 <dir_next+0x26>
 800c13a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c13e:	e001      	b.n	800c144 <dir_next+0x2a>
 800c140:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	429a      	cmp	r2, r3
 800c148:	d802      	bhi.n	800c150 <dir_next+0x36>
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2200      	movs	r2, #0
 800c14e:	639a      	str	r2, [r3, #56]	@ 0x38
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c154:	2b00      	cmp	r3, #0
 800c156:	d101      	bne.n	800c15c <dir_next+0x42>
 800c158:	2304      	movs	r3, #4
 800c15a:	e07f      	b.n	800c25c <dir_next+0x142>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c162:	2b00      	cmp	r3, #0
 800c164:	d16d      	bne.n	800c242 <dir_next+0x128>
		dp->sect++;				/* Next sector */
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c16a:	1c5a      	adds	r2, r3, #1
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	639a      	str	r2, [r3, #56]	@ 0x38

		if (dp->clust == 0) {	/* Static table */
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c174:	2b00      	cmp	r3, #0
 800c176:	d10a      	bne.n	800c18e <dir_next+0x74>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	095b      	lsrs	r3, r3, #5
 800c17c:	693a      	ldr	r2, [r7, #16]
 800c17e:	8912      	ldrh	r2, [r2, #8]
 800c180:	4293      	cmp	r3, r2
 800c182:	d35e      	bcc.n	800c242 <dir_next+0x128>
				dp->sect = 0; return FR_NO_FILE;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2200      	movs	r2, #0
 800c188:	639a      	str	r2, [r3, #56]	@ 0x38
 800c18a:	2304      	movs	r3, #4
 800c18c:	e066      	b.n	800c25c <dir_next+0x142>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	0a5b      	lsrs	r3, r3, #9
 800c192:	693a      	ldr	r2, [r7, #16]
 800c194:	8952      	ldrh	r2, [r2, #10]
 800c196:	3a01      	subs	r2, #1
 800c198:	4013      	ands	r3, r2
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d151      	bne.n	800c242 <dir_next+0x128>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 800c19e:	687a      	ldr	r2, [r7, #4]
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	4610      	mov	r0, r2
 800c1a8:	f7ff f92e 	bl	800b408 <get_fat>
 800c1ac:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	2b01      	cmp	r3, #1
 800c1b2:	d801      	bhi.n	800c1b8 <dir_next+0x9e>
 800c1b4:	2302      	movs	r3, #2
 800c1b6:	e051      	b.n	800c25c <dir_next+0x142>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c1b8:	697b      	ldr	r3, [r7, #20]
 800c1ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1be:	d101      	bne.n	800c1c4 <dir_next+0xaa>
 800c1c0:	2301      	movs	r3, #1
 800c1c2:	e04b      	b.n	800c25c <dir_next+0x142>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 800c1c4:	693b      	ldr	r3, [r7, #16]
 800c1c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1c8:	697a      	ldr	r2, [r7, #20]
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d32f      	bcc.n	800c22e <dir_next+0x114>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d104      	bne.n	800c1de <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	639a      	str	r2, [r3, #56]	@ 0x38
 800c1da:	2304      	movs	r3, #4
 800c1dc:	e03e      	b.n	800c25c <dir_next+0x142>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1e4:	4619      	mov	r1, r3
 800c1e6:	4610      	mov	r0, r2
 800c1e8:	f7ff fd4a 	bl	800bc80 <create_chain>
 800c1ec:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c1ee:	697b      	ldr	r3, [r7, #20]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d101      	bne.n	800c1f8 <dir_next+0xde>
 800c1f4:	2307      	movs	r3, #7
 800c1f6:	e031      	b.n	800c25c <dir_next+0x142>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c1f8:	697b      	ldr	r3, [r7, #20]
 800c1fa:	2b01      	cmp	r3, #1
 800c1fc:	d101      	bne.n	800c202 <dir_next+0xe8>
 800c1fe:	2302      	movs	r3, #2
 800c200:	e02c      	b.n	800c25c <dir_next+0x142>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c208:	d101      	bne.n	800c20e <dir_next+0xf4>
 800c20a:	2301      	movs	r3, #1
 800c20c:	e026      	b.n	800c25c <dir_next+0x142>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 800c20e:	6979      	ldr	r1, [r7, #20]
 800c210:	6938      	ldr	r0, [r7, #16]
 800c212:	f7ff feb4 	bl	800bf7e <dir_clear>
 800c216:	4603      	mov	r3, r0
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d001      	beq.n	800c220 <dir_next+0x106>
 800c21c:	2301      	movs	r3, #1
 800c21e:	e01d      	b.n	800c25c <dir_next+0x142>
					if (FF_FS_EXFAT) dp->obj.stat |= 4;			/* exFAT: The directory has been stretched */
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	79db      	ldrb	r3, [r3, #7]
 800c224:	f043 0304 	orr.w	r3, r3, #4
 800c228:	b2da      	uxtb	r2, r3
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	71da      	strb	r2, [r3, #7]
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	697a      	ldr	r2, [r7, #20]
 800c232:	635a      	str	r2, [r3, #52]	@ 0x34
				dp->sect = clst2sect(fs, clst);
 800c234:	6979      	ldr	r1, [r7, #20]
 800c236:	6938      	ldr	r0, [r7, #16]
 800c238:	f7ff f8c6 	bl	800b3c8 <clst2sect>
 800c23c:	4602      	mov	r2, r0
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	639a      	str	r2, [r3, #56]	@ 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	68fa      	ldr	r2, [r7, #12]
 800c246:	631a      	str	r2, [r3, #48]	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c248:	693b      	ldr	r3, [r7, #16]
 800c24a:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c254:	441a      	add	r2, r3
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800c25a:	2300      	movs	r3, #0
}
 800c25c:	4618      	mov	r0, r3
 800c25e:	3718      	adds	r7, #24
 800c260:	46bd      	mov	sp, r7
 800c262:	bd80      	pop	{r7, pc}

0800c264 <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b086      	sub	sp, #24
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c274:	2100      	movs	r1, #0
 800c276:	6878      	ldr	r0, [r7, #4]
 800c278:	f7ff fec9 	bl	800c00e <dir_sdi>
 800c27c:	4603      	mov	r3, r0
 800c27e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c280:	7dfb      	ldrb	r3, [r7, #23]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d140      	bne.n	800c308 <dir_alloc+0xa4>
		n = 0;
 800c286:	2300      	movs	r3, #0
 800c288:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c28e:	4619      	mov	r1, r3
 800c290:	68f8      	ldr	r0, [r7, #12]
 800c292:	f7fe fffd 	bl	800b290 <move_window>
 800c296:	4603      	mov	r3, r0
 800c298:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c29a:	7dfb      	ldrb	r3, [r7, #23]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d132      	bne.n	800c306 <dir_alloc+0xa2>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	781b      	ldrb	r3, [r3, #0]
 800c2a4:	2b04      	cmp	r3, #4
 800c2a6:	d108      	bne.n	800c2ba <dir_alloc+0x56>
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2ac:	781b      	ldrb	r3, [r3, #0]
 800c2ae:	b25b      	sxtb	r3, r3
 800c2b0:	43db      	mvns	r3, r3
 800c2b2:	b2db      	uxtb	r3, r3
 800c2b4:	09db      	lsrs	r3, r3, #7
 800c2b6:	b2db      	uxtb	r3, r3
 800c2b8:	e00f      	b.n	800c2da <dir_alloc+0x76>
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2be:	781b      	ldrb	r3, [r3, #0]
 800c2c0:	2be5      	cmp	r3, #229	@ 0xe5
 800c2c2:	d004      	beq.n	800c2ce <dir_alloc+0x6a>
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d101      	bne.n	800c2d2 <dir_alloc+0x6e>
 800c2ce:	2301      	movs	r3, #1
 800c2d0:	e000      	b.n	800c2d4 <dir_alloc+0x70>
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	f003 0301 	and.w	r3, r3, #1
 800c2d8:	b2db      	uxtb	r3, r3
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d007      	beq.n	800c2ee <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 800c2de:	693b      	ldr	r3, [r7, #16]
 800c2e0:	3301      	adds	r3, #1
 800c2e2:	613b      	str	r3, [r7, #16]
 800c2e4:	693a      	ldr	r2, [r7, #16]
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	429a      	cmp	r2, r3
 800c2ea:	d102      	bne.n	800c2f2 <dir_alloc+0x8e>
 800c2ec:	e00c      	b.n	800c308 <dir_alloc+0xa4>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 800c2f2:	2101      	movs	r1, #1
 800c2f4:	6878      	ldr	r0, [r7, #4]
 800c2f6:	f7ff ff10 	bl	800c11a <dir_next>
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800c2fe:	7dfb      	ldrb	r3, [r7, #23]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d0c2      	beq.n	800c28a <dir_alloc+0x26>
 800c304:	e000      	b.n	800c308 <dir_alloc+0xa4>
			if (res != FR_OK) break;
 800c306:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c308:	7dfb      	ldrb	r3, [r7, #23]
 800c30a:	2b04      	cmp	r3, #4
 800c30c:	d101      	bne.n	800c312 <dir_alloc+0xae>
 800c30e:	2307      	movs	r3, #7
 800c310:	75fb      	strb	r3, [r7, #23]
	return res;
 800c312:	7dfb      	ldrb	r3, [r7, #23]
}
 800c314:	4618      	mov	r0, r3
 800c316:	3718      	adds	r7, #24
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b084      	sub	sp, #16
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
 800c324:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	331a      	adds	r3, #26
 800c32a:	4618      	mov	r0, r3
 800c32c:	f7fe fb23 	bl	800a976 <ld_word>
 800c330:	4603      	mov	r3, r0
 800c332:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	781b      	ldrb	r3, [r3, #0]
 800c338:	2b03      	cmp	r3, #3
 800c33a:	d109      	bne.n	800c350 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	3314      	adds	r3, #20
 800c340:	4618      	mov	r0, r3
 800c342:	f7fe fb18 	bl	800a976 <ld_word>
 800c346:	4603      	mov	r3, r0
 800c348:	041b      	lsls	r3, r3, #16
 800c34a:	68fa      	ldr	r2, [r7, #12]
 800c34c:	4313      	orrs	r3, r2
 800c34e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c350:	68fb      	ldr	r3, [r7, #12]
}
 800c352:	4618      	mov	r0, r3
 800c354:	3710      	adds	r7, #16
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}

0800c35a <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c35a:	b580      	push	{r7, lr}
 800c35c:	b084      	sub	sp, #16
 800c35e:	af00      	add	r7, sp, #0
 800c360:	60f8      	str	r0, [r7, #12]
 800c362:	60b9      	str	r1, [r7, #8]
 800c364:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	331a      	adds	r3, #26
 800c36a:	687a      	ldr	r2, [r7, #4]
 800c36c:	b292      	uxth	r2, r2
 800c36e:	4611      	mov	r1, r2
 800c370:	4618      	mov	r0, r3
 800c372:	f7fe fc17 	bl	800aba4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	781b      	ldrb	r3, [r3, #0]
 800c37a:	2b03      	cmp	r3, #3
 800c37c:	d109      	bne.n	800c392 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	f103 0214 	add.w	r2, r3, #20
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	0c1b      	lsrs	r3, r3, #16
 800c388:	b29b      	uxth	r3, r3
 800c38a:	4619      	mov	r1, r3
 800c38c:	4610      	mov	r0, r2
 800c38e:	f7fe fc09 	bl	800aba4 <st_word>
	}
}
 800c392:	bf00      	nop
 800c394:	3710      	adds	r7, #16
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}
	...

0800c39c <cmp_lfn>:

static int cmp_lfn (		/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800c39c:	b590      	push	{r4, r7, lr}
 800c39e:	b087      	sub	sp, #28
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
 800c3a4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	331a      	adds	r3, #26
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f7fe fae3 	bl	800a976 <ld_word>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d001      	beq.n	800c3ba <cmp_lfn+0x1e>
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	e058      	b.n	800c46c <cmp_lfn+0xd0>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c3c2:	1e5a      	subs	r2, r3, #1
 800c3c4:	4613      	mov	r3, r2
 800c3c6:	005b      	lsls	r3, r3, #1
 800c3c8:	4413      	add	r3, r2
 800c3ca:	009b      	lsls	r3, r3, #2
 800c3cc:	4413      	add	r3, r2
 800c3ce:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	81fb      	strh	r3, [r7, #14]
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	613b      	str	r3, [r7, #16]
 800c3d8:	e032      	b.n	800c440 <cmp_lfn+0xa4>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800c3da:	4a26      	ldr	r2, [pc, #152]	@ (800c474 <cmp_lfn+0xd8>)
 800c3dc:	693b      	ldr	r3, [r7, #16]
 800c3de:	4413      	add	r3, r2
 800c3e0:	781b      	ldrb	r3, [r3, #0]
 800c3e2:	461a      	mov	r2, r3
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	4413      	add	r3, r2
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	f7fe fac4 	bl	800a976 <ld_word>
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 800c3f2:	89fb      	ldrh	r3, [r7, #14]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d019      	beq.n	800c42c <cmp_lfn+0x90>
			if (i >= FF_MAX_LFN + 1 || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800c3f8:	697b      	ldr	r3, [r7, #20]
 800c3fa:	2bff      	cmp	r3, #255	@ 0xff
 800c3fc:	d811      	bhi.n	800c422 <cmp_lfn+0x86>
 800c3fe:	89bb      	ldrh	r3, [r7, #12]
 800c400:	4618      	mov	r0, r3
 800c402:	f003 ffd1 	bl	80103a8 <ff_wtoupper>
 800c406:	4604      	mov	r4, r0
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	1c5a      	adds	r2, r3, #1
 800c40c:	617a      	str	r2, [r7, #20]
 800c40e:	005b      	lsls	r3, r3, #1
 800c410:	687a      	ldr	r2, [r7, #4]
 800c412:	4413      	add	r3, r2
 800c414:	881b      	ldrh	r3, [r3, #0]
 800c416:	4618      	mov	r0, r3
 800c418:	f003 ffc6 	bl	80103a8 <ff_wtoupper>
 800c41c:	4603      	mov	r3, r0
 800c41e:	429c      	cmp	r4, r3
 800c420:	d001      	beq.n	800c426 <cmp_lfn+0x8a>
				return 0;					/* Not matched */
 800c422:	2300      	movs	r3, #0
 800c424:	e022      	b.n	800c46c <cmp_lfn+0xd0>
			}
			wc = uc;
 800c426:	89bb      	ldrh	r3, [r7, #12]
 800c428:	81fb      	strh	r3, [r7, #14]
 800c42a:	e006      	b.n	800c43a <cmp_lfn+0x9e>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800c42c:	89bb      	ldrh	r3, [r7, #12]
 800c42e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c432:	4293      	cmp	r3, r2
 800c434:	d001      	beq.n	800c43a <cmp_lfn+0x9e>
 800c436:	2300      	movs	r3, #0
 800c438:	e018      	b.n	800c46c <cmp_lfn+0xd0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	3301      	adds	r3, #1
 800c43e:	613b      	str	r3, [r7, #16]
 800c440:	693b      	ldr	r3, [r7, #16]
 800c442:	2b0c      	cmp	r3, #12
 800c444:	d9c9      	bls.n	800c3da <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800c446:	683b      	ldr	r3, [r7, #0]
 800c448:	781b      	ldrb	r3, [r3, #0]
 800c44a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d00b      	beq.n	800c46a <cmp_lfn+0xce>
 800c452:	89fb      	ldrh	r3, [r7, #14]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d008      	beq.n	800c46a <cmp_lfn+0xce>
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	005b      	lsls	r3, r3, #1
 800c45c:	687a      	ldr	r2, [r7, #4]
 800c45e:	4413      	add	r3, r2
 800c460:	881b      	ldrh	r3, [r3, #0]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d001      	beq.n	800c46a <cmp_lfn+0xce>
 800c466:	2300      	movs	r3, #0
 800c468:	e000      	b.n	800c46c <cmp_lfn+0xd0>

	return 1;		/* The part of LFN matched */
 800c46a:	2301      	movs	r3, #1
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	371c      	adds	r7, #28
 800c470:	46bd      	mov	sp, r7
 800c472:	bd90      	pop	{r4, r7, pc}
 800c474:	08025f0c 	.word	0x08025f0c

0800c478 <pick_lfn>:

static int pick_lfn (	/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b086      	sub	sp, #24
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]
 800c480:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	331a      	adds	r3, #26
 800c486:	4618      	mov	r0, r3
 800c488:	f7fe fa75 	bl	800a976 <ld_word>
 800c48c:	4603      	mov	r3, r0
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d001      	beq.n	800c496 <pick_lfn+0x1e>
 800c492:	2300      	movs	r3, #0
 800c494:	e050      	b.n	800c538 <pick_lfn+0xc0>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	781b      	ldrb	r3, [r3, #0]
 800c49a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c49e:	1e5a      	subs	r2, r3, #1
 800c4a0:	4613      	mov	r3, r2
 800c4a2:	005b      	lsls	r3, r3, #1
 800c4a4:	4413      	add	r3, r2
 800c4a6:	009b      	lsls	r3, r3, #2
 800c4a8:	4413      	add	r3, r2
 800c4aa:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	81fb      	strh	r3, [r7, #14]
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	613b      	str	r3, [r7, #16]
 800c4b4:	e028      	b.n	800c508 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800c4b6:	4a22      	ldr	r2, [pc, #136]	@ (800c540 <pick_lfn+0xc8>)
 800c4b8:	693b      	ldr	r3, [r7, #16]
 800c4ba:	4413      	add	r3, r2
 800c4bc:	781b      	ldrb	r3, [r3, #0]
 800c4be:	461a      	mov	r2, r3
 800c4c0:	683b      	ldr	r3, [r7, #0]
 800c4c2:	4413      	add	r3, r2
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f7fe fa56 	bl	800a976 <ld_word>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 800c4ce:	89fb      	ldrh	r3, [r7, #14]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d00f      	beq.n	800c4f4 <pick_lfn+0x7c>
			if (i >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 800c4d4:	697b      	ldr	r3, [r7, #20]
 800c4d6:	2bff      	cmp	r3, #255	@ 0xff
 800c4d8:	d901      	bls.n	800c4de <pick_lfn+0x66>
 800c4da:	2300      	movs	r3, #0
 800c4dc:	e02c      	b.n	800c538 <pick_lfn+0xc0>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800c4de:	89bb      	ldrh	r3, [r7, #12]
 800c4e0:	81fb      	strh	r3, [r7, #14]
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	1c5a      	adds	r2, r3, #1
 800c4e6:	617a      	str	r2, [r7, #20]
 800c4e8:	005b      	lsls	r3, r3, #1
 800c4ea:	687a      	ldr	r2, [r7, #4]
 800c4ec:	4413      	add	r3, r2
 800c4ee:	89fa      	ldrh	r2, [r7, #14]
 800c4f0:	801a      	strh	r2, [r3, #0]
 800c4f2:	e006      	b.n	800c502 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800c4f4:	89bb      	ldrh	r3, [r7, #12]
 800c4f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d001      	beq.n	800c502 <pick_lfn+0x8a>
 800c4fe:	2300      	movs	r3, #0
 800c500:	e01a      	b.n	800c538 <pick_lfn+0xc0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	3301      	adds	r3, #1
 800c506:	613b      	str	r3, [r7, #16]
 800c508:	693b      	ldr	r3, [r7, #16]
 800c50a:	2b0c      	cmp	r3, #12
 800c50c:	d9d3      	bls.n	800c4b6 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF && wc != 0) {	/* Put terminator if it is the last LFN part and not terminated */
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	781b      	ldrb	r3, [r3, #0]
 800c512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c516:	2b00      	cmp	r3, #0
 800c518:	d00d      	beq.n	800c536 <pick_lfn+0xbe>
 800c51a:	89fb      	ldrh	r3, [r7, #14]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d00a      	beq.n	800c536 <pick_lfn+0xbe>
		if (i >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 800c520:	697b      	ldr	r3, [r7, #20]
 800c522:	2bff      	cmp	r3, #255	@ 0xff
 800c524:	d901      	bls.n	800c52a <pick_lfn+0xb2>
 800c526:	2300      	movs	r3, #0
 800c528:	e006      	b.n	800c538 <pick_lfn+0xc0>
		lfnbuf[i] = 0;
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	005b      	lsls	r3, r3, #1
 800c52e:	687a      	ldr	r2, [r7, #4]
 800c530:	4413      	add	r3, r2
 800c532:	2200      	movs	r2, #0
 800c534:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800c536:	2301      	movs	r3, #1
}
 800c538:	4618      	mov	r0, r3
 800c53a:	3718      	adds	r7, #24
 800c53c:	46bd      	mov	sp, r7
 800c53e:	bd80      	pop	{r7, pc}
 800c540:	08025f0c 	.word	0x08025f0c

0800c544 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b088      	sub	sp, #32
 800c548:	af00      	add	r7, sp, #0
 800c54a:	60f8      	str	r0, [r7, #12]
 800c54c:	60b9      	str	r1, [r7, #8]
 800c54e:	4611      	mov	r1, r2
 800c550:	461a      	mov	r2, r3
 800c552:	460b      	mov	r3, r1
 800c554:	71fb      	strb	r3, [r7, #7]
 800c556:	4613      	mov	r3, r2
 800c558:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800c55a:	68bb      	ldr	r3, [r7, #8]
 800c55c:	330d      	adds	r3, #13
 800c55e:	79ba      	ldrb	r2, [r7, #6]
 800c560:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800c562:	68bb      	ldr	r3, [r7, #8]
 800c564:	330b      	adds	r3, #11
 800c566:	220f      	movs	r2, #15
 800c568:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800c56a:	68bb      	ldr	r3, [r7, #8]
 800c56c:	330c      	adds	r3, #12
 800c56e:	2200      	movs	r2, #0
 800c570:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	331a      	adds	r3, #26
 800c576:	2100      	movs	r1, #0
 800c578:	4618      	mov	r0, r3
 800c57a:	f7fe fb13 	bl	800aba4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800c57e:	79fb      	ldrb	r3, [r7, #7]
 800c580:	1e5a      	subs	r2, r3, #1
 800c582:	4613      	mov	r3, r2
 800c584:	005b      	lsls	r3, r3, #1
 800c586:	4413      	add	r3, r2
 800c588:	009b      	lsls	r3, r3, #2
 800c58a:	4413      	add	r3, r2
 800c58c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800c58e:	2300      	movs	r3, #0
 800c590:	82fb      	strh	r3, [r7, #22]
 800c592:	2300      	movs	r3, #0
 800c594:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800c596:	8afb      	ldrh	r3, [r7, #22]
 800c598:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c59c:	4293      	cmp	r3, r2
 800c59e:	d007      	beq.n	800c5b0 <put_lfn+0x6c>
 800c5a0:	69fb      	ldr	r3, [r7, #28]
 800c5a2:	1c5a      	adds	r2, r3, #1
 800c5a4:	61fa      	str	r2, [r7, #28]
 800c5a6:	005b      	lsls	r3, r3, #1
 800c5a8:	68fa      	ldr	r2, [r7, #12]
 800c5aa:	4413      	add	r3, r2
 800c5ac:	881b      	ldrh	r3, [r3, #0]
 800c5ae:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800c5b0:	4a17      	ldr	r2, [pc, #92]	@ (800c610 <put_lfn+0xcc>)
 800c5b2:	69bb      	ldr	r3, [r7, #24]
 800c5b4:	4413      	add	r3, r2
 800c5b6:	781b      	ldrb	r3, [r3, #0]
 800c5b8:	461a      	mov	r2, r3
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	4413      	add	r3, r2
 800c5be:	8afa      	ldrh	r2, [r7, #22]
 800c5c0:	4611      	mov	r1, r2
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f7fe faee 	bl	800aba4 <st_word>
		if (wc == 0) wc = 0xFFFF;			/* Padding characters for following items */
 800c5c8:	8afb      	ldrh	r3, [r7, #22]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d102      	bne.n	800c5d4 <put_lfn+0x90>
 800c5ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c5d2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800c5d4:	69bb      	ldr	r3, [r7, #24]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	61bb      	str	r3, [r7, #24]
 800c5da:	69bb      	ldr	r3, [r7, #24]
 800c5dc:	2b0c      	cmp	r3, #12
 800c5de:	d9da      	bls.n	800c596 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800c5e0:	8afb      	ldrh	r3, [r7, #22]
 800c5e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c5e6:	4293      	cmp	r3, r2
 800c5e8:	d006      	beq.n	800c5f8 <put_lfn+0xb4>
 800c5ea:	69fb      	ldr	r3, [r7, #28]
 800c5ec:	005b      	lsls	r3, r3, #1
 800c5ee:	68fa      	ldr	r2, [r7, #12]
 800c5f0:	4413      	add	r3, r2
 800c5f2:	881b      	ldrh	r3, [r3, #0]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d103      	bne.n	800c600 <put_lfn+0xbc>
 800c5f8:	79fb      	ldrb	r3, [r7, #7]
 800c5fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5fe:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800c600:	68bb      	ldr	r3, [r7, #8]
 800c602:	79fa      	ldrb	r2, [r7, #7]
 800c604:	701a      	strb	r2, [r3, #0]
}
 800c606:	bf00      	nop
 800c608:	3720      	adds	r7, #32
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}
 800c60e:	bf00      	nop
 800c610:	08025f0c 	.word	0x08025f0c

0800c614 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN in directory form */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b08c      	sub	sp, #48	@ 0x30
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60f8      	str	r0, [r7, #12]
 800c61c:	60b9      	str	r1, [r7, #8]
 800c61e:	607a      	str	r2, [r7, #4]
 800c620:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sreg;


	memcpy(dst, src, 11);	/* Prepare the SFN to be modified */
 800c622:	220b      	movs	r2, #11
 800c624:	68b9      	ldr	r1, [r7, #8]
 800c626:	68f8      	ldr	r0, [r7, #12]
 800c628:	f015 fdb3 	bl	8022192 <memcpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	2b05      	cmp	r3, #5
 800c630:	d929      	bls.n	800c686 <gen_numname+0x72>
		sreg = seq;
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC as hash value */
 800c636:	e020      	b.n	800c67a <gen_numname+0x66>
			wc = *lfn++;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	1c9a      	adds	r2, r3, #2
 800c63c:	607a      	str	r2, [r7, #4]
 800c63e:	881b      	ldrh	r3, [r3, #0]
 800c640:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800c642:	2300      	movs	r3, #0
 800c644:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c646:	e015      	b.n	800c674 <gen_numname+0x60>
				sreg = (sreg << 1) + (wc & 1);
 800c648:	69fb      	ldr	r3, [r7, #28]
 800c64a:	005a      	lsls	r2, r3, #1
 800c64c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c64e:	f003 0301 	and.w	r3, r3, #1
 800c652:	4413      	add	r3, r2
 800c654:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800c656:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c658:	085b      	lsrs	r3, r3, #1
 800c65a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sreg & 0x10000) sreg ^= 0x11021;
 800c65c:	69fb      	ldr	r3, [r7, #28]
 800c65e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c662:	2b00      	cmp	r3, #0
 800c664:	d003      	beq.n	800c66e <gen_numname+0x5a>
 800c666:	69fa      	ldr	r2, [r7, #28]
 800c668:	4b3c      	ldr	r3, [pc, #240]	@ (800c75c <gen_numname+0x148>)
 800c66a:	4053      	eors	r3, r2
 800c66c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800c66e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c670:	3301      	adds	r3, #1
 800c672:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c676:	2b0f      	cmp	r3, #15
 800c678:	d9e6      	bls.n	800c648 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC as hash value */
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	881b      	ldrh	r3, [r3, #0]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d1da      	bne.n	800c638 <gen_numname+0x24>
			}
		}
		seq = (UINT)sreg;
 800c682:	69fb      	ldr	r3, [r7, #28]
 800c684:	603b      	str	r3, [r7, #0]
	}

	/* Make suffix (~ + hexadecimal) */
	i = 7;
 800c686:	2307      	movs	r3, #7
 800c688:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0'); seq /= 16;
 800c68a:	683b      	ldr	r3, [r7, #0]
 800c68c:	b2db      	uxtb	r3, r3
 800c68e:	f003 030f 	and.w	r3, r3, #15
 800c692:	b2db      	uxtb	r3, r3
 800c694:	3330      	adds	r3, #48	@ 0x30
 800c696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	091b      	lsrs	r3, r3, #4
 800c69e:	603b      	str	r3, [r7, #0]
		if (c > '9') c += 7;
 800c6a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c6a4:	2b39      	cmp	r3, #57	@ 0x39
 800c6a6:	d904      	bls.n	800c6b2 <gen_numname+0x9e>
 800c6a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c6ac:	3307      	adds	r3, #7
 800c6ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800c6b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6b4:	1e5a      	subs	r2, r3, #1
 800c6b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c6b8:	3330      	adds	r3, #48	@ 0x30
 800c6ba:	443b      	add	r3, r7
 800c6bc:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c6c0:	f803 2c1c 	strb.w	r2, [r3, #-28]
	} while (i && seq);
 800c6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d002      	beq.n	800c6d0 <gen_numname+0xbc>
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d1dc      	bne.n	800c68a <gen_numname+0x76>
	ns[i] = '~';
 800c6d0:	f107 0214 	add.w	r2, r7, #20
 800c6d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6d6:	4413      	add	r3, r2
 800c6d8:	227e      	movs	r2, #126	@ 0x7e
 800c6da:	701a      	strb	r2, [r3, #0]

	/* Append the suffix to the SFN body */
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800c6dc:	2300      	movs	r3, #0
 800c6de:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6e0:	e014      	b.n	800c70c <gen_numname+0xf8>
		if (dbc_1st(dst[j])) {	/* To avoid DBC break up */
 800c6e2:	68fa      	ldr	r2, [r7, #12]
 800c6e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6e6:	4413      	add	r3, r2
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7fe fb29 	bl	800ad42 <dbc_1st>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d007      	beq.n	800c706 <gen_numname+0xf2>
			if (j == i - 1) break;
 800c6f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f8:	3b01      	subs	r3, #1
 800c6fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6fc:	429a      	cmp	r2, r3
 800c6fe:	d010      	beq.n	800c722 <gen_numname+0x10e>
			j++;
 800c700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c702:	3301      	adds	r3, #1
 800c704:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800c706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c708:	3301      	adds	r3, #1
 800c70a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c70c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c710:	429a      	cmp	r2, r3
 800c712:	d207      	bcs.n	800c724 <gen_numname+0x110>
 800c714:	68fa      	ldr	r2, [r7, #12]
 800c716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c718:	4413      	add	r3, r2
 800c71a:	781b      	ldrb	r3, [r3, #0]
 800c71c:	2b20      	cmp	r3, #32
 800c71e:	d1e0      	bne.n	800c6e2 <gen_numname+0xce>
 800c720:	e000      	b.n	800c724 <gen_numname+0x110>
			if (j == i - 1) break;
 800c722:	bf00      	nop
		}
	}
	do {	/* Append the suffix */
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800c724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c726:	2b07      	cmp	r3, #7
 800c728:	d807      	bhi.n	800c73a <gen_numname+0x126>
 800c72a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c72c:	1c5a      	adds	r2, r3, #1
 800c72e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c730:	3330      	adds	r3, #48	@ 0x30
 800c732:	443b      	add	r3, r7
 800c734:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800c738:	e000      	b.n	800c73c <gen_numname+0x128>
 800c73a:	2120      	movs	r1, #32
 800c73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c73e:	1c5a      	adds	r2, r3, #1
 800c740:	627a      	str	r2, [r7, #36]	@ 0x24
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	4413      	add	r3, r2
 800c746:	460a      	mov	r2, r1
 800c748:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800c74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c74c:	2b07      	cmp	r3, #7
 800c74e:	d9e9      	bls.n	800c724 <gen_numname+0x110>
}
 800c750:	bf00      	nop
 800c752:	bf00      	nop
 800c754:	3730      	adds	r7, #48	@ 0x30
 800c756:	46bd      	mov	sp, r7
 800c758:	bd80      	pop	{r7, pc}
 800c75a:	bf00      	nop
 800c75c:	00011021 	.word	0x00011021

0800c760 <sum_sfn>:
/*-----------------------------------------------------------------------*/

static BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800c760:	b480      	push	{r7}
 800c762:	b085      	sub	sp, #20
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800c768:	2300      	movs	r3, #0
 800c76a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800c76c:	230b      	movs	r3, #11
 800c76e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800c770:	7bfb      	ldrb	r3, [r7, #15]
 800c772:	b2da      	uxtb	r2, r3
 800c774:	0852      	lsrs	r2, r2, #1
 800c776:	01db      	lsls	r3, r3, #7
 800c778:	4313      	orrs	r3, r2
 800c77a:	b2da      	uxtb	r2, r3
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	1c59      	adds	r1, r3, #1
 800c780:	6079      	str	r1, [r7, #4]
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	4413      	add	r3, r2
 800c786:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	3b01      	subs	r3, #1
 800c78c:	60bb      	str	r3, [r7, #8]
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d1ed      	bne.n	800c770 <sum_sfn+0x10>
	return sum;
 800c794:	7bfb      	ldrb	r3, [r7, #15]
}
 800c796:	4618      	mov	r0, r3
 800c798:	3714      	adds	r7, #20
 800c79a:	46bd      	mov	sp, r7
 800c79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a0:	4770      	bx	lr

0800c7a2 <xdir_sum>:
/*-----------------------------------------------------------------------*/

static WORD xdir_sum (	/* Get checksum of the directoly entry block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800c7a2:	b480      	push	{r7}
 800c7a4:	b087      	sub	sp, #28
 800c7a6:	af00      	add	r7, sp, #0
 800c7a8:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;	/* Number of bytes of the entry block */
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	3301      	adds	r3, #1
 800c7ae:	781b      	ldrb	r3, [r3, #0]
 800c7b0:	3301      	adds	r3, #1
 800c7b2:	015b      	lsls	r3, r3, #5
 800c7b4:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	827b      	strh	r3, [r7, #18]
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	617b      	str	r3, [r7, #20]
 800c7be:	e015      	b.n	800c7ec <xdir_sum+0x4a>
		if (i == XDIR_SetSum) {	/* Skip 2-byte sum field */
 800c7c0:	697b      	ldr	r3, [r7, #20]
 800c7c2:	2b02      	cmp	r3, #2
 800c7c4:	d103      	bne.n	800c7ce <xdir_sum+0x2c>
			i++;
 800c7c6:	697b      	ldr	r3, [r7, #20]
 800c7c8:	3301      	adds	r3, #1
 800c7ca:	617b      	str	r3, [r7, #20]
 800c7cc:	e00b      	b.n	800c7e6 <xdir_sum+0x44>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800c7ce:	8a7b      	ldrh	r3, [r7, #18]
 800c7d0:	b29a      	uxth	r2, r3
 800c7d2:	0852      	lsrs	r2, r2, #1
 800c7d4:	03db      	lsls	r3, r3, #15
 800c7d6:	4313      	orrs	r3, r2
 800c7d8:	b29b      	uxth	r3, r3
 800c7da:	6879      	ldr	r1, [r7, #4]
 800c7dc:	697a      	ldr	r2, [r7, #20]
 800c7de:	440a      	add	r2, r1
 800c7e0:	7812      	ldrb	r2, [r2, #0]
 800c7e2:	4413      	add	r3, r2
 800c7e4:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	3301      	adds	r3, #1
 800c7ea:	617b      	str	r3, [r7, #20]
 800c7ec:	697a      	ldr	r2, [r7, #20]
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	429a      	cmp	r2, r3
 800c7f2:	d3e5      	bcc.n	800c7c0 <xdir_sum+0x1e>
		}
	}
	return sum;
 800c7f4:	8a7b      	ldrh	r3, [r7, #18]
}
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	371c      	adds	r7, #28
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c800:	4770      	bx	lr

0800c802 <xname_sum>:


static WORD xname_sum (	/* Get check sum (to be used as hash) of the file name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800c802:	b580      	push	{r7, lr}
 800c804:	b084      	sub	sp, #16
 800c806:	af00      	add	r7, sp, #0
 800c808:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800c80a:	2300      	movs	r3, #0
 800c80c:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800c80e:	e01b      	b.n	800c848 <xname_sum+0x46>
		chr = (WCHAR)ff_wtoupper(chr);		/* File name needs to be up-case converted */
 800c810:	89bb      	ldrh	r3, [r7, #12]
 800c812:	4618      	mov	r0, r3
 800c814:	f003 fdc8 	bl	80103a8 <ff_wtoupper>
 800c818:	4603      	mov	r3, r0
 800c81a:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800c81c:	89fb      	ldrh	r3, [r7, #14]
 800c81e:	b29a      	uxth	r2, r3
 800c820:	0852      	lsrs	r2, r2, #1
 800c822:	03db      	lsls	r3, r3, #15
 800c824:	4313      	orrs	r3, r2
 800c826:	b29a      	uxth	r2, r3
 800c828:	89bb      	ldrh	r3, [r7, #12]
 800c82a:	b2db      	uxtb	r3, r3
 800c82c:	b29b      	uxth	r3, r3
 800c82e:	4413      	add	r3, r2
 800c830:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800c832:	89fb      	ldrh	r3, [r7, #14]
 800c834:	b29a      	uxth	r2, r3
 800c836:	0852      	lsrs	r2, r2, #1
 800c838:	03db      	lsls	r3, r3, #15
 800c83a:	4313      	orrs	r3, r2
 800c83c:	b29a      	uxth	r2, r3
 800c83e:	89bb      	ldrh	r3, [r7, #12]
 800c840:	0a1b      	lsrs	r3, r3, #8
 800c842:	b29b      	uxth	r3, r3
 800c844:	4413      	add	r3, r2
 800c846:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	1c9a      	adds	r2, r3, #2
 800c84c:	607a      	str	r2, [r7, #4]
 800c84e:	881b      	ldrh	r3, [r3, #0]
 800c850:	81bb      	strh	r3, [r7, #12]
 800c852:	89bb      	ldrh	r3, [r7, #12]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d1db      	bne.n	800c810 <xname_sum+0xe>
	}
	return sum;
 800c858:	89fb      	ldrh	r3, [r7, #14]
}
 800c85a:	4618      	mov	r0, r3
 800c85c:	3710      	adds	r7, #16
 800c85e:	46bd      	mov	sp, r7
 800c860:	bd80      	pop	{r7, pc}
	...

0800c864 <load_xdir>:
/*------------------------------------*/

static FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp					/* Reading directory object pointing top of the entry block to load */
)
{
 800c864:	b590      	push	{r4, r7, lr}
 800c866:	b087      	sub	sp, #28
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE *dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory directory entry block 85+C0+C1s */
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	691b      	ldr	r3, [r3, #16]
 800c872:	60fb      	str	r3, [r7, #12]


	/* Load file directory entry */
	res = move_window(dp->obj.fs, dp->sect);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681a      	ldr	r2, [r3, #0]
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c87c:	4619      	mov	r1, r3
 800c87e:	4610      	mov	r0, r2
 800c880:	f7fe fd06 	bl	800b290 <move_window>
 800c884:	4603      	mov	r3, r0
 800c886:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c888:	7dfb      	ldrb	r3, [r7, #23]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d001      	beq.n	800c892 <load_xdir+0x2e>
 800c88e:	7dfb      	ldrb	r3, [r7, #23]
 800c890:	e0a9      	b.n	800c9e6 <load_xdir+0x182>
	if (dp->dir[XDIR_Type] != ET_FILEDIR) return FR_INT_ERR;	/* Invalid order */
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c896:	781b      	ldrb	r3, [r3, #0]
 800c898:	2b85      	cmp	r3, #133	@ 0x85
 800c89a:	d001      	beq.n	800c8a0 <load_xdir+0x3c>
 800c89c:	2302      	movs	r3, #2
 800c89e:	e0a2      	b.n	800c9e6 <load_xdir+0x182>
	memcpy(dirb + 0 * SZDIRE, dp->dir, SZDIRE);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c8a4:	2220      	movs	r2, #32
 800c8a6:	4619      	mov	r1, r3
 800c8a8:	68f8      	ldr	r0, [r7, #12]
 800c8aa:	f015 fc72 	bl	8022192 <memcpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	781b      	ldrb	r3, [r3, #0]
 800c8b4:	3301      	adds	r3, #1
 800c8b6:	015b      	lsls	r3, r3, #5
 800c8b8:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	2b5f      	cmp	r3, #95	@ 0x5f
 800c8be:	d903      	bls.n	800c8c8 <load_xdir+0x64>
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800c8c6:	d901      	bls.n	800c8cc <load_xdir+0x68>
 800c8c8:	2302      	movs	r3, #2
 800c8ca:	e08c      	b.n	800c9e6 <load_xdir+0x182>

	/* Load stream extension entry */
	res = dir_next(dp, 0);
 800c8cc:	2100      	movs	r1, #0
 800c8ce:	6878      	ldr	r0, [r7, #4]
 800c8d0:	f7ff fc23 	bl	800c11a <dir_next>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be */
 800c8d8:	7dfb      	ldrb	r3, [r7, #23]
 800c8da:	2b04      	cmp	r3, #4
 800c8dc:	d101      	bne.n	800c8e2 <load_xdir+0x7e>
 800c8de:	2302      	movs	r3, #2
 800c8e0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c8e2:	7dfb      	ldrb	r3, [r7, #23]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d001      	beq.n	800c8ec <load_xdir+0x88>
 800c8e8:	7dfb      	ldrb	r3, [r7, #23]
 800c8ea:	e07c      	b.n	800c9e6 <load_xdir+0x182>
	res = move_window(dp->obj.fs, dp->sect);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681a      	ldr	r2, [r3, #0]
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8f4:	4619      	mov	r1, r3
 800c8f6:	4610      	mov	r0, r2
 800c8f8:	f7fe fcca 	bl	800b290 <move_window>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c900:	7dfb      	ldrb	r3, [r7, #23]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d001      	beq.n	800c90a <load_xdir+0xa6>
 800c906:	7dfb      	ldrb	r3, [r7, #23]
 800c908:	e06d      	b.n	800c9e6 <load_xdir+0x182>
	if (dp->dir[XDIR_Type] != ET_STREAM) return FR_INT_ERR;	/* Invalid order */
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c90e:	781b      	ldrb	r3, [r3, #0]
 800c910:	2bc0      	cmp	r3, #192	@ 0xc0
 800c912:	d001      	beq.n	800c918 <load_xdir+0xb4>
 800c914:	2302      	movs	r3, #2
 800c916:	e066      	b.n	800c9e6 <load_xdir+0x182>
	memcpy(dirb + 1 * SZDIRE, dp->dir, SZDIRE);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	f103 0020 	add.w	r0, r3, #32
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c922:	2220      	movs	r2, #32
 800c924:	4619      	mov	r1, r3
 800c926:	f015 fc34 	bl	8022192 <memcpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	3323      	adds	r3, #35	@ 0x23
 800c92e:	781b      	ldrb	r3, [r3, #0]
 800c930:	332c      	adds	r3, #44	@ 0x2c
 800c932:	4a2f      	ldr	r2, [pc, #188]	@ (800c9f0 <load_xdir+0x18c>)
 800c934:	fba2 2303 	umull	r2, r3, r2, r3
 800c938:	08db      	lsrs	r3, r3, #3
 800c93a:	015b      	lsls	r3, r3, #5
 800c93c:	68ba      	ldr	r2, [r7, #8]
 800c93e:	429a      	cmp	r2, r3
 800c940:	d201      	bcs.n	800c946 <load_xdir+0xe2>
 800c942:	2302      	movs	r3, #2
 800c944:	e04f      	b.n	800c9e6 <load_xdir+0x182>

	/* Load file name entries */
	i = 2 * SZDIRE;	/* Name offset to load */
 800c946:	2340      	movs	r3, #64	@ 0x40
 800c948:	613b      	str	r3, [r7, #16]
	do {
		res = dir_next(dp, 0);
 800c94a:	2100      	movs	r1, #0
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	f7ff fbe4 	bl	800c11a <dir_next>
 800c952:	4603      	mov	r3, r0
 800c954:	75fb      	strb	r3, [r7, #23]
		if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be */
 800c956:	7dfb      	ldrb	r3, [r7, #23]
 800c958:	2b04      	cmp	r3, #4
 800c95a:	d101      	bne.n	800c960 <load_xdir+0xfc>
 800c95c:	2302      	movs	r3, #2
 800c95e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800c960:	7dfb      	ldrb	r3, [r7, #23]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d001      	beq.n	800c96a <load_xdir+0x106>
 800c966:	7dfb      	ldrb	r3, [r7, #23]
 800c968:	e03d      	b.n	800c9e6 <load_xdir+0x182>
		res = move_window(dp->obj.fs, dp->sect);
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681a      	ldr	r2, [r3, #0]
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c972:	4619      	mov	r1, r3
 800c974:	4610      	mov	r0, r2
 800c976:	f7fe fc8b 	bl	800b290 <move_window>
 800c97a:	4603      	mov	r3, r0
 800c97c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800c97e:	7dfb      	ldrb	r3, [r7, #23]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d001      	beq.n	800c988 <load_xdir+0x124>
 800c984:	7dfb      	ldrb	r3, [r7, #23]
 800c986:	e02e      	b.n	800c9e6 <load_xdir+0x182>
		if (dp->dir[XDIR_Type] != ET_FILENAME) return FR_INT_ERR;	/* Invalid order */
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c98c:	781b      	ldrb	r3, [r3, #0]
 800c98e:	2bc1      	cmp	r3, #193	@ 0xc1
 800c990:	d001      	beq.n	800c996 <load_xdir+0x132>
 800c992:	2302      	movs	r3, #2
 800c994:	e027      	b.n	800c9e6 <load_xdir+0x182>
		if (i < MAXDIRB(FF_MAX_LFN)) memcpy(dirb + i, dp->dir, SZDIRE);
 800c996:	693b      	ldr	r3, [r7, #16]
 800c998:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800c99c:	d208      	bcs.n	800c9b0 <load_xdir+0x14c>
 800c99e:	68fa      	ldr	r2, [r7, #12]
 800c9a0:	693b      	ldr	r3, [r7, #16]
 800c9a2:	18d0      	adds	r0, r2, r3
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9a8:	2220      	movs	r2, #32
 800c9aa:	4619      	mov	r1, r3
 800c9ac:	f015 fbf1 	bl	8022192 <memcpy>
	} while ((i += SZDIRE) < sz_ent);
 800c9b0:	693b      	ldr	r3, [r7, #16]
 800c9b2:	3320      	adds	r3, #32
 800c9b4:	613b      	str	r3, [r7, #16]
 800c9b6:	693a      	ldr	r2, [r7, #16]
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	429a      	cmp	r2, r3
 800c9bc:	d3c5      	bcc.n	800c94a <load_xdir+0xe6>

	/* Sanity check (do it for only accessible object) */
	if (i <= MAXDIRB(FF_MAX_LFN)) {
 800c9be:	693b      	ldr	r3, [r7, #16]
 800c9c0:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800c9c4:	d80e      	bhi.n	800c9e4 <load_xdir+0x180>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800c9c6:	68f8      	ldr	r0, [r7, #12]
 800c9c8:	f7ff feeb 	bl	800c7a2 <xdir_sum>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	461c      	mov	r4, r3
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	3302      	adds	r3, #2
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f7fd ffce 	bl	800a976 <ld_word>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	429c      	cmp	r4, r3
 800c9de:	d001      	beq.n	800c9e4 <load_xdir+0x180>
 800c9e0:	2302      	movs	r3, #2
 800c9e2:	e000      	b.n	800c9e6 <load_xdir+0x182>
	}
	return FR_OK;
 800c9e4:	2300      	movs	r3, #0
}
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	371c      	adds	r7, #28
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	bd90      	pop	{r4, r7, pc}
 800c9ee:	bf00      	nop
 800c9f0:	88888889 	.word	0x88888889

0800c9f4 <init_alloc_info>:

static void init_alloc_info (
	FATFS* fs,		/* Filesystem object */
	FFOBJID* obj	/* Object allocation information to be initialized */
)
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b082      	sub	sp, #8
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
 800c9fc:	6039      	str	r1, [r7, #0]
	obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);		/* Start cluster */
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	691b      	ldr	r3, [r3, #16]
 800ca02:	3334      	adds	r3, #52	@ 0x34
 800ca04:	4618      	mov	r0, r3
 800ca06:	f7fd ffcf 	bl	800a9a8 <ld_dword>
 800ca0a:	4602      	mov	r2, r0
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	609a      	str	r2, [r3, #8]
	obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);	/* Size */
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	691b      	ldr	r3, [r3, #16]
 800ca14:	3338      	adds	r3, #56	@ 0x38
 800ca16:	4618      	mov	r0, r3
 800ca18:	f7fd ffe9 	bl	800a9ee <ld_qword>
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	460b      	mov	r3, r1
 800ca20:	6839      	ldr	r1, [r7, #0]
 800ca22:	e9c1 2304 	strd	r2, r3, [r1, #16]
	obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;				/* Allocation status */
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	691b      	ldr	r3, [r3, #16]
 800ca2a:	3321      	adds	r3, #33	@ 0x21
 800ca2c:	781b      	ldrb	r3, [r3, #0]
 800ca2e:	f003 0302 	and.w	r3, r3, #2
 800ca32:	b2da      	uxtb	r2, r3
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	71da      	strb	r2, [r3, #7]
	obj->n_frag = 0;										/* No last fragment info */
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	61da      	str	r2, [r3, #28]
}
 800ca3e:	bf00      	nop
 800ca40:	3708      	adds	r7, #8
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}

0800ca46 <load_obj_xdir>:

static FRESULT load_obj_xdir (
	DIR* dp,			/* Blank directory object to be used to access containing directory */
	const FFOBJID* obj	/* Object with its containing directory information */
)
{
 800ca46:	b5b0      	push	{r4, r5, r7, lr}
 800ca48:	b084      	sub	sp, #16
 800ca4a:	af00      	add	r7, sp, #0
 800ca4c:	6078      	str	r0, [r7, #4]
 800ca4e:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800ca50:	6839      	ldr	r1, [r7, #0]
 800ca52:	6808      	ldr	r0, [r1, #0]
 800ca54:	6879      	ldr	r1, [r7, #4]
 800ca56:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800ca58:	6839      	ldr	r1, [r7, #0]
 800ca5a:	6a08      	ldr	r0, [r1, #32]
 800ca5c:	6879      	ldr	r1, [r7, #4]
 800ca5e:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800ca60:	6839      	ldr	r1, [r7, #0]
 800ca62:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800ca64:	b2c8      	uxtb	r0, r1
 800ca66:	6879      	ldr	r1, [r7, #4]
 800ca68:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800ca6a:	6839      	ldr	r1, [r7, #0]
 800ca6c:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800ca6e:	2000      	movs	r0, #0
 800ca70:	460c      	mov	r4, r1
 800ca72:	4605      	mov	r5, r0
 800ca74:	f024 02ff 	bic.w	r2, r4, #255	@ 0xff
 800ca78:	2300      	movs	r3, #0
 800ca7a:	6879      	ldr	r1, [r7, #4]
 800ca7c:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->obj.n_frag = 0;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2200      	movs	r2, #0
 800ca84:	61da      	str	r2, [r3, #28]
	dp->blk_ofs = obj->c_ofs;
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	64da      	str	r2, [r3, #76]	@ 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca92:	4619      	mov	r1, r3
 800ca94:	6878      	ldr	r0, [r7, #4]
 800ca96:	f7ff faba 	bl	800c00e <dir_sdi>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ca9e:	7bfb      	ldrb	r3, [r7, #15]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d104      	bne.n	800caae <load_obj_xdir+0x68>
		res = load_xdir(dp);		/* Load the object's entry block */
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f7ff fedd 	bl	800c864 <load_xdir>
 800caaa:	4603      	mov	r3, r0
 800caac:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800caae:	7bfb      	ldrb	r3, [r7, #15]
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3710      	adds	r7, #16
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bdb0      	pop	{r4, r5, r7, pc}

0800cab8 <store_xdir>:
/*----------------------------------------*/

static FRESULT store_xdir (
	DIR* dp				/* Pointer to the directory object */
)
{
 800cab8:	b590      	push	{r4, r7, lr}
 800caba:	b087      	sub	sp, #28
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE *dirb = dp->obj.fs->dirbuf;	/* Pointer to the directory entry block 85+C0+C1s */
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	691b      	ldr	r3, [r3, #16]
 800cac6:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	1c9c      	adds	r4, r3, #2
 800cacc:	68f8      	ldr	r0, [r7, #12]
 800cace:	f7ff fe68 	bl	800c7a2 <xdir_sum>
 800cad2:	4603      	mov	r3, r0
 800cad4:	4619      	mov	r1, r3
 800cad6:	4620      	mov	r0, r4
 800cad8:	f7fe f864 	bl	800aba4 <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	3301      	adds	r3, #1
 800cae0:	781b      	ldrb	r3, [r3, #0]
 800cae2:	3301      	adds	r3, #1
 800cae4:	613b      	str	r3, [r7, #16]

	/* Store the directory entry block to the directory */
	res = dir_sdi(dp, dp->blk_ofs);
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800caea:	4619      	mov	r1, r3
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f7ff fa8e 	bl	800c00e <dir_sdi>
 800caf2:	4603      	mov	r3, r0
 800caf4:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800caf6:	e026      	b.n	800cb46 <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681a      	ldr	r2, [r3, #0]
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb00:	4619      	mov	r1, r3
 800cb02:	4610      	mov	r0, r2
 800cb04:	f7fe fbc4 	bl	800b290 <move_window>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cb0c:	7dfb      	ldrb	r3, [r7, #23]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d11d      	bne.n	800cb4e <store_xdir+0x96>
		memcpy(dp->dir, dirb, SZDIRE);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb16:	2220      	movs	r2, #32
 800cb18:	68f9      	ldr	r1, [r7, #12]
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f015 fb39 	bl	8022192 <memcpy>
		dp->obj.fs->wflag = 1;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	2201      	movs	r2, #1
 800cb26:	711a      	strb	r2, [r3, #4]
		if (--nent == 0) break;
 800cb28:	693b      	ldr	r3, [r7, #16]
 800cb2a:	3b01      	subs	r3, #1
 800cb2c:	613b      	str	r3, [r7, #16]
 800cb2e:	693b      	ldr	r3, [r7, #16]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d00e      	beq.n	800cb52 <store_xdir+0x9a>
		dirb += SZDIRE;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	3320      	adds	r3, #32
 800cb38:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800cb3a:	2100      	movs	r1, #0
 800cb3c:	6878      	ldr	r0, [r7, #4]
 800cb3e:	f7ff faec 	bl	800c11a <dir_next>
 800cb42:	4603      	mov	r3, r0
 800cb44:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800cb46:	7dfb      	ldrb	r3, [r7, #23]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d0d5      	beq.n	800caf8 <store_xdir+0x40>
 800cb4c:	e002      	b.n	800cb54 <store_xdir+0x9c>
		if (res != FR_OK) break;
 800cb4e:	bf00      	nop
 800cb50:	e000      	b.n	800cb54 <store_xdir+0x9c>
		if (--nent == 0) break;
 800cb52:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800cb54:	7dfb      	ldrb	r3, [r7, #23]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d002      	beq.n	800cb60 <store_xdir+0xa8>
 800cb5a:	7dfb      	ldrb	r3, [r7, #23]
 800cb5c:	2b01      	cmp	r3, #1
 800cb5e:	d101      	bne.n	800cb64 <store_xdir+0xac>
 800cb60:	7dfb      	ldrb	r3, [r7, #23]
 800cb62:	e000      	b.n	800cb66 <store_xdir+0xae>
 800cb64:	2302      	movs	r3, #2
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	371c      	adds	r7, #28
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd90      	pop	{r4, r7, pc}

0800cb6e <create_xdir>:

static void create_xdir (
	BYTE* dirb,			/* Pointer to the directory entry block buffer */
	const WCHAR* lfn	/* Pointer to the object name */
)
{
 800cb6e:	b590      	push	{r4, r7, lr}
 800cb70:	b085      	sub	sp, #20
 800cb72:	af00      	add	r7, sp, #0
 800cb74:	6078      	str	r0, [r7, #4]
 800cb76:	6039      	str	r1, [r7, #0]
	BYTE nc1, nlen;
	WCHAR wc;


	/* Create file-directory and stream-extension entry */
	memset(dirb, 0, 2 * SZDIRE);
 800cb78:	2240      	movs	r2, #64	@ 0x40
 800cb7a:	2100      	movs	r1, #0
 800cb7c:	6878      	ldr	r0, [r7, #4]
 800cb7e:	f015 fa5e 	bl	802203e <memset>
	dirb[0 * SZDIRE + XDIR_Type] = ET_FILEDIR;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	2285      	movs	r2, #133	@ 0x85
 800cb86:	701a      	strb	r2, [r3, #0]
	dirb[1 * SZDIRE + XDIR_Type] = ET_STREAM;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	3320      	adds	r3, #32
 800cb8c:	22c0      	movs	r2, #192	@ 0xc0
 800cb8e:	701a      	strb	r2, [r3, #0]

	/* Create file-name entries */
	i = SZDIRE * 2;	/* Top of file_name entries */
 800cb90:	2340      	movs	r3, #64	@ 0x40
 800cb92:	60fb      	str	r3, [r7, #12]
	nlen = nc1 = 0; wc = 1;
 800cb94:	2300      	movs	r3, #0
 800cb96:	72fb      	strb	r3, [r7, #11]
 800cb98:	7afb      	ldrb	r3, [r7, #11]
 800cb9a:	72bb      	strb	r3, [r7, #10]
 800cb9c:	2301      	movs	r3, #1
 800cb9e:	813b      	strh	r3, [r7, #8]
	do {
		dirb[i++] = ET_FILENAME; dirb[i++] = 0;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	1c5a      	adds	r2, r3, #1
 800cba4:	60fa      	str	r2, [r7, #12]
 800cba6:	687a      	ldr	r2, [r7, #4]
 800cba8:	4413      	add	r3, r2
 800cbaa:	22c1      	movs	r2, #193	@ 0xc1
 800cbac:	701a      	strb	r2, [r3, #0]
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	1c5a      	adds	r2, r3, #1
 800cbb2:	60fa      	str	r2, [r7, #12]
 800cbb4:	687a      	ldr	r2, [r7, #4]
 800cbb6:	4413      	add	r3, r2
 800cbb8:	2200      	movs	r2, #0
 800cbba:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (wc != 0 && (wc = lfn[nlen]) != 0) nlen++;	/* Get a character if exist */
 800cbbc:	893b      	ldrh	r3, [r7, #8]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d00b      	beq.n	800cbda <create_xdir+0x6c>
 800cbc2:	7abb      	ldrb	r3, [r7, #10]
 800cbc4:	005b      	lsls	r3, r3, #1
 800cbc6:	683a      	ldr	r2, [r7, #0]
 800cbc8:	4413      	add	r3, r2
 800cbca:	881b      	ldrh	r3, [r3, #0]
 800cbcc:	813b      	strh	r3, [r7, #8]
 800cbce:	893b      	ldrh	r3, [r7, #8]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d002      	beq.n	800cbda <create_xdir+0x6c>
 800cbd4:	7abb      	ldrb	r3, [r7, #10]
 800cbd6:	3301      	adds	r3, #1
 800cbd8:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, wc); 	/* Store it */
 800cbda:	687a      	ldr	r2, [r7, #4]
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	4413      	add	r3, r2
 800cbe0:	893a      	ldrh	r2, [r7, #8]
 800cbe2:	4611      	mov	r1, r2
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f7fd ffdd 	bl	800aba4 <st_word>
			i += 2;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	3302      	adds	r3, #2
 800cbee:	60fb      	str	r3, [r7, #12]
		} while (i % SZDIRE != 0);
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	f003 031f 	and.w	r3, r3, #31
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d1e0      	bne.n	800cbbc <create_xdir+0x4e>
		nc1++;
 800cbfa:	7afb      	ldrb	r3, [r7, #11]
 800cbfc:	3301      	adds	r3, #1
 800cbfe:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nlen]);	/* Fill next entry if any char follows */
 800cc00:	7abb      	ldrb	r3, [r7, #10]
 800cc02:	005b      	lsls	r3, r3, #1
 800cc04:	683a      	ldr	r2, [r7, #0]
 800cc06:	4413      	add	r3, r2
 800cc08:	881b      	ldrh	r3, [r3, #0]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d1c8      	bne.n	800cba0 <create_xdir+0x32>

	dirb[XDIR_NumName] = nlen;		/* Set name length */
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	3323      	adds	r3, #35	@ 0x23
 800cc12:	7aba      	ldrb	r2, [r7, #10]
 800cc14:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = 1 + nc1;	/* Set secondary count (C0 + C1s) */
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	3301      	adds	r3, #1
 800cc1a:	7afa      	ldrb	r2, [r7, #11]
 800cc1c:	3201      	adds	r2, #1
 800cc1e:	b2d2      	uxtb	r2, r2
 800cc20:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800cc28:	6838      	ldr	r0, [r7, #0]
 800cc2a:	f7ff fdea 	bl	800c802 <xname_sum>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	4619      	mov	r1, r3
 800cc32:	4620      	mov	r0, r4
 800cc34:	f7fd ffb6 	bl	800aba4 <st_word>
}
 800cc38:	bf00      	nop
 800cc3a:	3714      	adds	r7, #20
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	bd90      	pop	{r4, r7, pc}

0800cc40 <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b086      	sub	sp, #24
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]
 800cc48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800cc4a:	2304      	movs	r3, #4
 800cc4c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	613b      	str	r3, [r7, #16]
	BYTE attr, b;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
 800cc54:	23ff      	movs	r3, #255	@ 0xff
 800cc56:	757b      	strb	r3, [r7, #21]
 800cc58:	23ff      	movs	r3, #255	@ 0xff
 800cc5a:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800cc5c:	e0a6      	b.n	800cdac <dir_read+0x16c>
		res = move_window(fs, dp->sect);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc62:	4619      	mov	r1, r3
 800cc64:	6938      	ldr	r0, [r7, #16]
 800cc66:	f7fe fb13 	bl	800b290 <move_window>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cc6e:	7dfb      	ldrb	r3, [r7, #23]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	f040 80a1 	bne.w	800cdb8 <dir_read+0x178>
		b = dp->dir[DIR_Name];	/* Test for the entry type */
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc7a:	781b      	ldrb	r3, [r3, #0]
 800cc7c:	75bb      	strb	r3, [r7, #22]
		if (b == 0) {
 800cc7e:	7dbb      	ldrb	r3, [r7, #22]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d102      	bne.n	800cc8a <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800cc84:	2304      	movs	r3, #4
 800cc86:	75fb      	strb	r3, [r7, #23]
 800cc88:	e09d      	b.n	800cdc6 <dir_read+0x186>
		}
#if FF_FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800cc8a:	693b      	ldr	r3, [r7, #16]
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	2b04      	cmp	r3, #4
 800cc90:	d11f      	bne.n	800ccd2 <dir_read+0x92>
			if (FF_USE_LABEL && vol) {
 800cc92:	683b      	ldr	r3, [r7, #0]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d003      	beq.n	800cca0 <dir_read+0x60>
				if (b == ET_VLABEL) break;	/* Volume label entry? */
 800cc98:	7dbb      	ldrb	r3, [r7, #22]
 800cc9a:	2b83      	cmp	r3, #131	@ 0x83
 800cc9c:	d17d      	bne.n	800cd9a <dir_read+0x15a>
 800cc9e:	e092      	b.n	800cdc6 <dir_read+0x186>
			} else {
				if (b == ET_FILEDIR) {		/* Start of the file entry block? */
 800cca0:	7dbb      	ldrb	r3, [r7, #22]
 800cca2:	2b85      	cmp	r3, #133	@ 0x85
 800cca4:	d179      	bne.n	800cd9a <dir_read+0x15a>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	64da      	str	r2, [r3, #76]	@ 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800ccae:	6878      	ldr	r0, [r7, #4]
 800ccb0:	f7ff fdd8 	bl	800c864 <load_xdir>
 800ccb4:	4603      	mov	r3, r0
 800ccb6:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800ccb8:	7dfb      	ldrb	r3, [r7, #23]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d17e      	bne.n	800cdbc <dir_read+0x17c>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800ccbe:	693b      	ldr	r3, [r7, #16]
 800ccc0:	691b      	ldr	r3, [r3, #16]
 800ccc2:	3304      	adds	r3, #4
 800ccc4:	781b      	ldrb	r3, [r3, #0]
 800ccc6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ccca:	b2da      	uxtb	r2, r3
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	719a      	strb	r2, [r3, #6]
					}
					break;
 800ccd0:	e074      	b.n	800cdbc <dir_read+0x17c>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ccd6:	330b      	adds	r3, #11
 800ccd8:	781b      	ldrb	r3, [r3, #0]
 800ccda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ccde:	73fb      	strb	r3, [r7, #15]
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	7bfa      	ldrb	r2, [r7, #15]
 800cce4:	719a      	strb	r2, [r3, #6]
#if FF_USE_LFN		/* LFN configuration */
			if (b == DDEM || b == '.' || (int)((attr & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800cce6:	7dbb      	ldrb	r3, [r7, #22]
 800cce8:	2be5      	cmp	r3, #229	@ 0xe5
 800ccea:	d00e      	beq.n	800cd0a <dir_read+0xca>
 800ccec:	7dbb      	ldrb	r3, [r7, #22]
 800ccee:	2b2e      	cmp	r3, #46	@ 0x2e
 800ccf0:	d00b      	beq.n	800cd0a <dir_read+0xca>
 800ccf2:	7bfb      	ldrb	r3, [r7, #15]
 800ccf4:	f023 0320 	bic.w	r3, r3, #32
 800ccf8:	2b08      	cmp	r3, #8
 800ccfa:	bf0c      	ite	eq
 800ccfc:	2301      	moveq	r3, #1
 800ccfe:	2300      	movne	r3, #0
 800cd00:	b2db      	uxtb	r3, r3
 800cd02:	461a      	mov	r2, r3
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	4293      	cmp	r3, r2
 800cd08:	d002      	beq.n	800cd10 <dir_read+0xd0>
				ord = 0xFF;
 800cd0a:	23ff      	movs	r3, #255	@ 0xff
 800cd0c:	757b      	strb	r3, [r7, #21]
 800cd0e:	e044      	b.n	800cd9a <dir_read+0x15a>
			} else {
				if (attr == AM_LFN) {	/* An LFN entry is found */
 800cd10:	7bfb      	ldrb	r3, [r7, #15]
 800cd12:	2b0f      	cmp	r3, #15
 800cd14:	d12f      	bne.n	800cd76 <dir_read+0x136>
					if (b & LLEF) {		/* Is it start of an LFN sequence? */
 800cd16:	7dbb      	ldrb	r3, [r7, #22]
 800cd18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d00d      	beq.n	800cd3c <dir_read+0xfc>
						sum = dp->dir[LDIR_Chksum];
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd24:	7b5b      	ldrb	r3, [r3, #13]
 800cd26:	753b      	strb	r3, [r7, #20]
						b &= (BYTE)~LLEF; ord = b;
 800cd28:	7dbb      	ldrb	r3, [r7, #22]
 800cd2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd2e:	75bb      	strb	r3, [r7, #22]
 800cd30:	7dbb      	ldrb	r3, [r7, #22]
 800cd32:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (b == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800cd3c:	7dba      	ldrb	r2, [r7, #22]
 800cd3e:	7d7b      	ldrb	r3, [r7, #21]
 800cd40:	429a      	cmp	r2, r3
 800cd42:	d115      	bne.n	800cd70 <dir_read+0x130>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd48:	330d      	adds	r3, #13
 800cd4a:	781b      	ldrb	r3, [r3, #0]
 800cd4c:	7d3a      	ldrb	r2, [r7, #20]
 800cd4e:	429a      	cmp	r2, r3
 800cd50:	d10e      	bne.n	800cd70 <dir_read+0x130>
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	68da      	ldr	r2, [r3, #12]
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd5a:	4619      	mov	r1, r3
 800cd5c:	4610      	mov	r0, r2
 800cd5e:	f7ff fb8b 	bl	800c478 <pick_lfn>
 800cd62:	4603      	mov	r3, r0
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d003      	beq.n	800cd70 <dir_read+0x130>
 800cd68:	7d7b      	ldrb	r3, [r7, #21]
 800cd6a:	3b01      	subs	r3, #1
 800cd6c:	b2db      	uxtb	r3, r3
 800cd6e:	e000      	b.n	800cd72 <dir_read+0x132>
 800cd70:	23ff      	movs	r3, #255	@ 0xff
 800cd72:	757b      	strb	r3, [r7, #21]
 800cd74:	e011      	b.n	800cd9a <dir_read+0x15a>
				} else {				/* An SFN entry is found */
					if (ord != 0 || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800cd76:	7d7b      	ldrb	r3, [r7, #21]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d109      	bne.n	800cd90 <dir_read+0x150>
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd80:	4618      	mov	r0, r3
 800cd82:	f7ff fced 	bl	800c760 <sum_sfn>
 800cd86:	4603      	mov	r3, r0
 800cd88:	461a      	mov	r2, r3
 800cd8a:	7d3b      	ldrb	r3, [r7, #20]
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	d017      	beq.n	800cdc0 <dir_read+0x180>
						dp->blk_ofs = 0xFFFFFFFF;	/* It has no LFN. */
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f04f 32ff 	mov.w	r2, #4294967295
 800cd96:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					break;
 800cd98:	e012      	b.n	800cdc0 <dir_read+0x180>
			if (b != DDEM && b != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800cd9a:	2100      	movs	r1, #0
 800cd9c:	6878      	ldr	r0, [r7, #4]
 800cd9e:	f7ff f9bc 	bl	800c11a <dir_next>
 800cda2:	4603      	mov	r3, r0
 800cda4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cda6:	7dfb      	ldrb	r3, [r7, #23]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d10b      	bne.n	800cdc4 <dir_read+0x184>
	while (dp->sect) {
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	f47f af54 	bne.w	800cc5e <dir_read+0x1e>
 800cdb6:	e006      	b.n	800cdc6 <dir_read+0x186>
		if (res != FR_OK) break;
 800cdb8:	bf00      	nop
 800cdba:	e004      	b.n	800cdc6 <dir_read+0x186>
					break;
 800cdbc:	bf00      	nop
 800cdbe:	e002      	b.n	800cdc6 <dir_read+0x186>
					break;
 800cdc0:	bf00      	nop
 800cdc2:	e000      	b.n	800cdc6 <dir_read+0x186>
		if (res != FR_OK) break;
 800cdc4:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800cdc6:	7dfb      	ldrb	r3, [r7, #23]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d002      	beq.n	800cdd2 <dir_read+0x192>
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2200      	movs	r2, #0
 800cdd0:	639a      	str	r2, [r3, #56]	@ 0x38
	return res;
 800cdd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	3718      	adds	r7, #24
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	bd80      	pop	{r7, pc}

0800cddc <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 800cddc:	b590      	push	{r4, r7, lr}
 800cdde:	b089      	sub	sp, #36	@ 0x24
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cdea:	2100      	movs	r1, #0
 800cdec:	6878      	ldr	r0, [r7, #4]
 800cdee:	f7ff f90e 	bl	800c00e <dir_sdi>
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800cdf6:	7ffb      	ldrb	r3, [r7, #31]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d001      	beq.n	800ce00 <dir_find+0x24>
 800cdfc:	7ffb      	ldrb	r3, [r7, #31]
 800cdfe:	e112      	b.n	800d026 <dir_find+0x24a>
#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	781b      	ldrb	r3, [r3, #0]
 800ce04:	2b04      	cmp	r3, #4
 800ce06:	d164      	bne.n	800ced2 <dir_find+0xf6>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	68db      	ldr	r3, [r3, #12]
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f7ff fcf8 	bl	800c802 <xname_sum>
 800ce12:	4603      	mov	r3, r0
 800ce14:	813b      	strh	r3, [r7, #8]

		while ((res = DIR_READ_FILE(dp)) == FR_OK) {	/* Read an item */
 800ce16:	e04f      	b.n	800ceb8 <dir_find+0xdc>
#if FF_MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > FF_MAX_LFN) continue;		/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	691b      	ldr	r3, [r3, #16]
 800ce1c:	3324      	adds	r3, #36	@ 0x24
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7fd fda9 	bl	800a976 <ld_word>
 800ce24:	4603      	mov	r3, r0
 800ce26:	461a      	mov	r2, r3
 800ce28:	893b      	ldrh	r3, [r7, #8]
 800ce2a:	4293      	cmp	r3, r2
 800ce2c:	d143      	bne.n	800ceb6 <dir_find+0xda>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	691b      	ldr	r3, [r3, #16]
 800ce32:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800ce36:	76fb      	strb	r3, [r7, #27]
 800ce38:	2340      	movs	r3, #64	@ 0x40
 800ce3a:	617b      	str	r3, [r7, #20]
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	613b      	str	r3, [r7, #16]
 800ce40:	e028      	b.n	800ce94 <dir_find+0xb8>
				if ((di % SZDIRE) == 0) di += 2;
 800ce42:	697b      	ldr	r3, [r7, #20]
 800ce44:	f003 031f 	and.w	r3, r3, #31
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d102      	bne.n	800ce52 <dir_find+0x76>
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	3302      	adds	r3, #2
 800ce50:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	691a      	ldr	r2, [r3, #16]
 800ce56:	697b      	ldr	r3, [r7, #20]
 800ce58:	4413      	add	r3, r2
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	f7fd fd8b 	bl	800a976 <ld_word>
 800ce60:	4603      	mov	r3, r0
 800ce62:	4618      	mov	r0, r3
 800ce64:	f003 faa0 	bl	80103a8 <ff_wtoupper>
 800ce68:	4604      	mov	r4, r0
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	68da      	ldr	r2, [r3, #12]
 800ce6e:	693b      	ldr	r3, [r7, #16]
 800ce70:	005b      	lsls	r3, r3, #1
 800ce72:	4413      	add	r3, r2
 800ce74:	881b      	ldrh	r3, [r3, #0]
 800ce76:	4618      	mov	r0, r3
 800ce78:	f003 fa96 	bl	80103a8 <ff_wtoupper>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	429c      	cmp	r4, r3
 800ce80:	d10c      	bne.n	800ce9c <dir_find+0xc0>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800ce82:	7efb      	ldrb	r3, [r7, #27]
 800ce84:	3b01      	subs	r3, #1
 800ce86:	76fb      	strb	r3, [r7, #27]
 800ce88:	697b      	ldr	r3, [r7, #20]
 800ce8a:	3302      	adds	r3, #2
 800ce8c:	617b      	str	r3, [r7, #20]
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	3301      	adds	r3, #1
 800ce92:	613b      	str	r3, [r7, #16]
 800ce94:	7efb      	ldrb	r3, [r7, #27]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d1d3      	bne.n	800ce42 <dir_find+0x66>
 800ce9a:	e000      	b.n	800ce9e <dir_find+0xc2>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800ce9c:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800ce9e:	7efb      	ldrb	r3, [r7, #27]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d109      	bne.n	800ceb8 <dir_find+0xdc>
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	68da      	ldr	r2, [r3, #12]
 800cea8:	693b      	ldr	r3, [r7, #16]
 800ceaa:	005b      	lsls	r3, r3, #1
 800ceac:	4413      	add	r3, r2
 800ceae:	881b      	ldrh	r3, [r3, #0]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d00b      	beq.n	800cecc <dir_find+0xf0>
 800ceb4:	e000      	b.n	800ceb8 <dir_find+0xdc>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800ceb6:	bf00      	nop
		while ((res = DIR_READ_FILE(dp)) == FR_OK) {	/* Read an item */
 800ceb8:	2100      	movs	r1, #0
 800ceba:	6878      	ldr	r0, [r7, #4]
 800cebc:	f7ff fec0 	bl	800cc40 <dir_read>
 800cec0:	4603      	mov	r3, r0
 800cec2:	77fb      	strb	r3, [r7, #31]
 800cec4:	7ffb      	ldrb	r3, [r7, #31]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d0a6      	beq.n	800ce18 <dir_find+0x3c>
 800ceca:	e000      	b.n	800cece <dir_find+0xf2>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800cecc:	bf00      	nop
		}
		return res;
 800cece:	7ffb      	ldrb	r3, [r7, #31]
 800ced0:	e0a9      	b.n	800d026 <dir_find+0x24a>
	}
#endif
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ced2:	23ff      	movs	r3, #255	@ 0xff
 800ced4:	773b      	strb	r3, [r7, #28]
 800ced6:	7f3b      	ldrb	r3, [r7, #28]
 800ced8:	777b      	strb	r3, [r7, #29]
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f04f 32ff 	mov.w	r2, #4294967295
 800cee0:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cee6:	4619      	mov	r1, r3
 800cee8:	68f8      	ldr	r0, [r7, #12]
 800ceea:	f7fe f9d1 	bl	800b290 <move_window>
 800ceee:	4603      	mov	r3, r0
 800cef0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800cef2:	7ffb      	ldrb	r3, [r7, #31]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	f040 8090 	bne.w	800d01a <dir_find+0x23e>
		c = dp->dir[DIR_Name];
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cefe:	781b      	ldrb	r3, [r3, #0]
 800cf00:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cf02:	7fbb      	ldrb	r3, [r7, #30]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d102      	bne.n	800cf0e <dir_find+0x132>
 800cf08:	2304      	movs	r3, #4
 800cf0a:	77fb      	strb	r3, [r7, #31]
 800cf0c:	e08a      	b.n	800d024 <dir_find+0x248>
#if FF_USE_LFN		/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf12:	330b      	adds	r3, #11
 800cf14:	781b      	ldrb	r3, [r3, #0]
 800cf16:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cf1a:	72fb      	strb	r3, [r7, #11]
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	7afa      	ldrb	r2, [r7, #11]
 800cf20:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800cf22:	7fbb      	ldrb	r3, [r7, #30]
 800cf24:	2be5      	cmp	r3, #229	@ 0xe5
 800cf26:	d007      	beq.n	800cf38 <dir_find+0x15c>
 800cf28:	7afb      	ldrb	r3, [r7, #11]
 800cf2a:	f003 0308 	and.w	r3, r3, #8
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d009      	beq.n	800cf46 <dir_find+0x16a>
 800cf32:	7afb      	ldrb	r3, [r7, #11]
 800cf34:	2b0f      	cmp	r3, #15
 800cf36:	d006      	beq.n	800cf46 <dir_find+0x16a>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cf38:	23ff      	movs	r3, #255	@ 0xff
 800cf3a:	777b      	strb	r3, [r7, #29]
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f04f 32ff 	mov.w	r2, #4294967295
 800cf42:	64da      	str	r2, [r3, #76]	@ 0x4c
 800cf44:	e05e      	b.n	800d004 <dir_find+0x228>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800cf46:	7afb      	ldrb	r3, [r7, #11]
 800cf48:	2b0f      	cmp	r3, #15
 800cf4a:	d136      	bne.n	800cfba <dir_find+0x1de>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800cf52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d154      	bne.n	800d004 <dir_find+0x228>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800cf5a:	7fbb      	ldrb	r3, [r7, #30]
 800cf5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d00d      	beq.n	800cf80 <dir_find+0x1a4>
						sum = dp->dir[LDIR_Chksum];
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf68:	7b5b      	ldrb	r3, [r3, #13]
 800cf6a:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800cf6c:	7fbb      	ldrb	r3, [r7, #30]
 800cf6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf72:	77bb      	strb	r3, [r7, #30]
 800cf74:	7fbb      	ldrb	r3, [r7, #30]
 800cf76:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800cf80:	7fba      	ldrb	r2, [r7, #30]
 800cf82:	7f7b      	ldrb	r3, [r7, #29]
 800cf84:	429a      	cmp	r2, r3
 800cf86:	d115      	bne.n	800cfb4 <dir_find+0x1d8>
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf8c:	330d      	adds	r3, #13
 800cf8e:	781b      	ldrb	r3, [r3, #0]
 800cf90:	7f3a      	ldrb	r2, [r7, #28]
 800cf92:	429a      	cmp	r2, r3
 800cf94:	d10e      	bne.n	800cfb4 <dir_find+0x1d8>
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	68da      	ldr	r2, [r3, #12]
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	4610      	mov	r0, r2
 800cfa2:	f7ff f9fb 	bl	800c39c <cmp_lfn>
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d003      	beq.n	800cfb4 <dir_find+0x1d8>
 800cfac:	7f7b      	ldrb	r3, [r7, #29]
 800cfae:	3b01      	subs	r3, #1
 800cfb0:	b2db      	uxtb	r3, r3
 800cfb2:	e000      	b.n	800cfb6 <dir_find+0x1da>
 800cfb4:	23ff      	movs	r3, #255	@ 0xff
 800cfb6:	777b      	strb	r3, [r7, #29]
 800cfb8:	e024      	b.n	800d004 <dir_find+0x228>
				}
			} else {					/* An SFN entry is found */
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cfba:	7f7b      	ldrb	r3, [r7, #29]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d109      	bne.n	800cfd4 <dir_find+0x1f8>
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	f7ff fbcb 	bl	800c760 <sum_sfn>
 800cfca:	4603      	mov	r3, r0
 800cfcc:	461a      	mov	r2, r3
 800cfce:	7f3b      	ldrb	r3, [r7, #28]
 800cfd0:	4293      	cmp	r3, r2
 800cfd2:	d024      	beq.n	800d01e <dir_find+0x242>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800cfda:	f003 0301 	and.w	r3, r3, #1
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d10a      	bne.n	800cff8 <dir_find+0x21c>
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	3340      	adds	r3, #64	@ 0x40
 800cfea:	220b      	movs	r2, #11
 800cfec:	4619      	mov	r1, r3
 800cfee:	f014 fffc 	bl	8021fea <memcmp>
 800cff2:	4603      	mov	r3, r0
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d014      	beq.n	800d022 <dir_find+0x246>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cff8:	23ff      	movs	r3, #255	@ 0xff
 800cffa:	777b      	strb	r3, [r7, #29]
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	f04f 32ff 	mov.w	r2, #4294967295
 800d002:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d004:	2100      	movs	r1, #0
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f7ff f887 	bl	800c11a <dir_next>
 800d00c:	4603      	mov	r3, r0
 800d00e:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800d010:	7ffb      	ldrb	r3, [r7, #31]
 800d012:	2b00      	cmp	r3, #0
 800d014:	f43f af65 	beq.w	800cee2 <dir_find+0x106>
 800d018:	e004      	b.n	800d024 <dir_find+0x248>
		if (res != FR_OK) break;
 800d01a:	bf00      	nop
 800d01c:	e002      	b.n	800d024 <dir_find+0x248>
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d01e:	bf00      	nop
 800d020:	e000      	b.n	800d024 <dir_find+0x248>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d022:	bf00      	nop

	return res;
 800d024:	7ffb      	ldrb	r3, [r7, #31]
}
 800d026:	4618      	mov	r0, r3
 800d028:	3724      	adds	r7, #36	@ 0x24
 800d02a:	46bd      	mov	sp, r7
 800d02c:	bd90      	pop	{r4, r7, pc}
	...

0800d030 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 800d030:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800d034:	b0a0      	sub	sp, #128	@ 0x80
 800d036:	af00      	add	r7, sp, #0
 800d038:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if FF_USE_LFN		/* LFN configuration */
	UINT n, len, n_ent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800d046:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d001      	beq.n	800d052 <dir_register+0x22>
 800d04e:	2306      	movs	r3, #6
 800d050:	e194      	b.n	800d37c <dir_register+0x34c>
	for (len = 0; fs->lfnbuf[len]; len++) ;	/* Get lfn length */
 800d052:	2300      	movs	r3, #0
 800d054:	677b      	str	r3, [r7, #116]	@ 0x74
 800d056:	e002      	b.n	800d05e <dir_register+0x2e>
 800d058:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d05a:	3301      	adds	r3, #1
 800d05c:	677b      	str	r3, [r7, #116]	@ 0x74
 800d05e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d060:	68da      	ldr	r2, [r3, #12]
 800d062:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d064:	005b      	lsls	r3, r3, #1
 800d066:	4413      	add	r3, r2
 800d068:	881b      	ldrh	r3, [r3, #0]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d1f4      	bne.n	800d058 <dir_register+0x28>

#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800d06e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d070:	781b      	ldrb	r3, [r3, #0]
 800d072:	2b04      	cmp	r3, #4
 800d074:	f040 80a6 	bne.w	800d1c4 <dir_register+0x194>
		n_ent = (len + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800d078:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d07a:	330e      	adds	r3, #14
 800d07c:	4aa5      	ldr	r2, [pc, #660]	@ (800d314 <dir_register+0x2e4>)
 800d07e:	fba2 2303 	umull	r2, r3, r2, r3
 800d082:	08db      	lsrs	r3, r3, #3
 800d084:	3302      	adds	r3, #2
 800d086:	673b      	str	r3, [r7, #112]	@ 0x70
		res = dir_alloc(dp, n_ent);		/* Allocate directory entries */
 800d088:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f7ff f8ea 	bl	800c264 <dir_alloc>
 800d090:	4603      	mov	r3, r0
 800d092:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res != FR_OK) return res;
 800d096:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d002      	beq.n	800d0a4 <dir_register+0x74>
 800d09e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d0a2:	e16b      	b.n	800d37c <dir_register+0x34c>
		dp->blk_ofs = dp->dptr - SZDIRE * (n_ent - 1);	/* Set the allocated entry block offset */
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d0a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d0aa:	3b01      	subs	r3, #1
 800d0ac:	015b      	lsls	r3, r3, #5
 800d0ae:	1ad2      	subs	r2, r2, r3
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	64da      	str	r2, [r3, #76]	@ 0x4c

		if (dp->obj.stat & 4) {			/* Has the directory been stretched by new allocation? */
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	79db      	ldrb	r3, [r3, #7]
 800d0b8:	f003 0304 	and.w	r3, r3, #4
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d077      	beq.n	800d1b0 <dir_register+0x180>
			dp->obj.stat &= ~4;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	79db      	ldrb	r3, [r3, #7]
 800d0c4:	f023 0304 	bic.w	r3, r3, #4
 800d0c8:	b2da      	uxtb	r2, r3
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	71da      	strb	r2, [r3, #7]
			res = fill_first_frag(&dp->obj);	/* Fill the first fragment on the FAT if needed */
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	f7fe fc93 	bl	800b9fc <fill_first_frag>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800d0dc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d002      	beq.n	800d0ea <dir_register+0xba>
 800d0e4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d0e8:	e148      	b.n	800d37c <dir_register+0x34c>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill the last fragment on the FAT if needed */
 800d0ea:	6878      	ldr	r0, [r7, #4]
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0f0:	f04f 32ff 	mov.w	r2, #4294967295
 800d0f4:	4619      	mov	r1, r3
 800d0f6:	f7fe fcb0 	bl	800ba5a <fill_last_frag>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800d100:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d104:	2b00      	cmp	r3, #0
 800d106:	d002      	beq.n	800d10e <dir_register+0xde>
 800d108:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d10c:	e136      	b.n	800d37c <dir_register+0x34c>
			if (dp->obj.sclust != 0) {		/* Is it a sub-directory? */
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	689b      	ldr	r3, [r3, #8]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d04c      	beq.n	800d1b0 <dir_register+0x180>
				DIR dj;

				res = load_obj_xdir(&dj, &dp->obj);	/* Load the object status */
 800d116:	687a      	ldr	r2, [r7, #4]
 800d118:	f107 0308 	add.w	r3, r7, #8
 800d11c:	4611      	mov	r1, r2
 800d11e:	4618      	mov	r0, r3
 800d120:	f7ff fc91 	bl	800ca46 <load_obj_xdir>
 800d124:	4603      	mov	r3, r0
 800d126:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) return res;
 800d12a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d002      	beq.n	800d138 <dir_register+0x108>
 800d132:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d136:	e121      	b.n	800d37c <dir_register+0x34c>
				dp->obj.objsize += (DWORD)fs->csize * SS(fs);		/* Increase the directory size by cluster size */
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d13e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800d140:	8949      	ldrh	r1, [r1, #10]
 800d142:	0249      	lsls	r1, r1, #9
 800d144:	2000      	movs	r0, #0
 800d146:	460c      	mov	r4, r1
 800d148:	4605      	mov	r5, r0
 800d14a:	eb12 0804 	adds.w	r8, r2, r4
 800d14e:	eb43 0905 	adc.w	r9, r3, r5
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	e9c3 8904 	strd	r8, r9, [r3, #16]
				st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);
 800d158:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d15a:	691b      	ldr	r3, [r3, #16]
 800d15c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d166:	4608      	mov	r0, r1
 800d168:	f7fd fd63 	bl	800ac32 <st_qword>
				st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800d16c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d16e:	691b      	ldr	r3, [r3, #16]
 800d170:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d17a:	4608      	mov	r0, r1
 800d17c:	f7fd fd59 	bl	800ac32 <st_qword>
				fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;		/* Update the allocation status */
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	79da      	ldrb	r2, [r3, #7]
 800d184:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d186:	691b      	ldr	r3, [r3, #16]
 800d188:	3321      	adds	r3, #33	@ 0x21
 800d18a:	f042 0201 	orr.w	r2, r2, #1
 800d18e:	b2d2      	uxtb	r2, r2
 800d190:	701a      	strb	r2, [r3, #0]
				res = store_xdir(&dj);				/* Store the object status */
 800d192:	f107 0308 	add.w	r3, r7, #8
 800d196:	4618      	mov	r0, r3
 800d198:	f7ff fc8e 	bl	800cab8 <store_xdir>
 800d19c:	4603      	mov	r3, r0
 800d19e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) return res;
 800d1a2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d002      	beq.n	800d1b0 <dir_register+0x180>
 800d1aa:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d1ae:	e0e5      	b.n	800d37c <dir_register+0x34c>
			}
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800d1b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1b2:	691a      	ldr	r2, [r3, #16]
 800d1b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1b6:	68db      	ldr	r3, [r3, #12]
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	4610      	mov	r0, r2
 800d1bc:	f7ff fcd7 	bl	800cb6e <create_xdir>
		return FR_OK;
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	e0db      	b.n	800d37c <dir_register+0x34c>
	}
#endif
	/* On the FAT/FAT32 volume */
	memcpy(sn, dp->fn, 12);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800d1ca:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800d1ce:	6810      	ldr	r0, [r2, #0]
 800d1d0:	6851      	ldr	r1, [r2, #4]
 800d1d2:	6892      	ldr	r2, [r2, #8]
 800d1d4:	c307      	stmia	r3!, {r0, r1, r2}
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d1d6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d1da:	f003 0301 	and.w	r3, r3, #1
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d033      	beq.n	800d24a <dir_register+0x21a>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	2240      	movs	r2, #64	@ 0x40
 800d1e6:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		for (n = 1; n < 100; n++) {
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d1ee:	e016      	b.n	800d21e <dir_register+0x1ee>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800d1f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1f8:	68da      	ldr	r2, [r3, #12]
 800d1fa:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800d1fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d200:	f7ff fa08 	bl	800c614 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d204:	6878      	ldr	r0, [r7, #4]
 800d206:	f7ff fde9 	bl	800cddc <dir_find>
 800d20a:	4603      	mov	r3, r0
 800d20c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) break;
 800d210:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d214:	2b00      	cmp	r3, #0
 800d216:	d106      	bne.n	800d226 <dir_register+0x1f6>
		for (n = 1; n < 100; n++) {
 800d218:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d21a:	3301      	adds	r3, #1
 800d21c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d21e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d220:	2b63      	cmp	r3, #99	@ 0x63
 800d222:	d9e5      	bls.n	800d1f0 <dir_register+0x1c0>
 800d224:	e000      	b.n	800d228 <dir_register+0x1f8>
			if (res != FR_OK) break;
 800d226:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d228:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d22a:	2b64      	cmp	r3, #100	@ 0x64
 800d22c:	d101      	bne.n	800d232 <dir_register+0x202>
 800d22e:	2307      	movs	r3, #7
 800d230:	e0a4      	b.n	800d37c <dir_register+0x34c>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d232:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d236:	2b04      	cmp	r3, #4
 800d238:	d002      	beq.n	800d240 <dir_register+0x210>
 800d23a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d23e:	e09d      	b.n	800d37c <dir_register+0x34c>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d240:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	}

	/* Create an SFN with/without LFNs. */
	n_ent = (sn[NSFLAG] & NS_LFN) ? (len + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d24a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d24e:	f003 0302 	and.w	r3, r3, #2
 800d252:	2b00      	cmp	r3, #0
 800d254:	d007      	beq.n	800d266 <dir_register+0x236>
 800d256:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d258:	330c      	adds	r3, #12
 800d25a:	4a2f      	ldr	r2, [pc, #188]	@ (800d318 <dir_register+0x2e8>)
 800d25c:	fba2 2303 	umull	r2, r3, r2, r3
 800d260:	089b      	lsrs	r3, r3, #2
 800d262:	3301      	adds	r3, #1
 800d264:	e000      	b.n	800d268 <dir_register+0x238>
 800d266:	2301      	movs	r3, #1
 800d268:	673b      	str	r3, [r7, #112]	@ 0x70
	res = dir_alloc(dp, n_ent);		/* Allocate entries */
 800d26a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800d26c:	6878      	ldr	r0, [r7, #4]
 800d26e:	f7fe fff9 	bl	800c264 <dir_alloc>
 800d272:	4603      	mov	r3, r0
 800d274:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (res == FR_OK && --n_ent) {	/* Set LFN entry if needed */
 800d278:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d14e      	bne.n	800d31e <dir_register+0x2ee>
 800d280:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d282:	3b01      	subs	r3, #1
 800d284:	673b      	str	r3, [r7, #112]	@ 0x70
 800d286:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d048      	beq.n	800d31e <dir_register+0x2ee>
		res = dir_sdi(dp, dp->dptr - n_ent * SZDIRE);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d290:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d292:	015b      	lsls	r3, r3, #5
 800d294:	1ad3      	subs	r3, r2, r3
 800d296:	4619      	mov	r1, r3
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f7fe feb8 	bl	800c00e <dir_sdi>
 800d29e:	4603      	mov	r3, r0
 800d2a0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800d2a4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d138      	bne.n	800d31e <dir_register+0x2ee>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	3340      	adds	r3, #64	@ 0x40
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7ff fa55 	bl	800c760 <sum_sfn>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2c0:	4619      	mov	r1, r3
 800d2c2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d2c4:	f7fd ffe4 	bl	800b290 <move_window>
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) break;
 800d2ce:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d122      	bne.n	800d31c <dir_register+0x2ec>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)n_ent, sum);
 800d2d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2d8:	68d8      	ldr	r0, [r3, #12]
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800d2de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d2e0:	b2da      	uxtb	r2, r3
 800d2e2:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800d2e6:	f7ff f92d 	bl	800c544 <put_lfn>
				fs->wflag = 1;
 800d2ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2ec:	2201      	movs	r2, #1
 800d2ee:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 800d2f0:	2100      	movs	r1, #0
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f7fe ff11 	bl	800c11a <dir_next>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			} while (res == FR_OK && --n_ent);
 800d2fe:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d302:	2b00      	cmp	r3, #0
 800d304:	d10b      	bne.n	800d31e <dir_register+0x2ee>
 800d306:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d308:	3b01      	subs	r3, #1
 800d30a:	673b      	str	r3, [r7, #112]	@ 0x70
 800d30c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d1d4      	bne.n	800d2bc <dir_register+0x28c>
 800d312:	e004      	b.n	800d31e <dir_register+0x2ee>
 800d314:	88888889 	.word	0x88888889
 800d318:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800d31c:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d31e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d322:	2b00      	cmp	r3, #0
 800d324:	d128      	bne.n	800d378 <dir_register+0x348>
		res = move_window(fs, dp->sect);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d32a:	4619      	mov	r1, r3
 800d32c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d32e:	f7fd ffaf 	bl	800b290 <move_window>
 800d332:	4603      	mov	r3, r0
 800d334:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800d338:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d11b      	bne.n	800d378 <dir_register+0x348>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d344:	2220      	movs	r2, #32
 800d346:	2100      	movs	r1, #0
 800d348:	4618      	mov	r0, r3
 800d34a:	f014 fe78 	bl	802203e <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	3340      	adds	r3, #64	@ 0x40
 800d356:	220b      	movs	r2, #11
 800d358:	4619      	mov	r1, r3
 800d35a:	f014 ff1a 	bl	8022192 <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d368:	330c      	adds	r3, #12
 800d36a:	f002 0218 	and.w	r2, r2, #24
 800d36e:	b2d2      	uxtb	r2, r2
 800d370:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d374:	2201      	movs	r2, #1
 800d376:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 800d378:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3780      	adds	r7, #128	@ 0x80
 800d380:	46bd      	mov	sp, r7
 800d382:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800d386:	bf00      	nop

0800d388 <get_fileinfo>:

static void get_fileinfo (
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno		/* Pointer to the file information to be filled */
)
{
 800d388:	b5b0      	push	{r4, r5, r7, lr}
 800d38a:	b08a      	sub	sp, #40	@ 0x28
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
 800d390:	6039      	str	r1, [r7, #0]
	UINT si, di;
#if FF_USE_LFN
	BYTE lcf;
	WCHAR wc, hs;
	FATFS *fs = dp->obj.fs;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	613b      	str	r3, [r7, #16]
#else
	TCHAR c;
#endif


	fno->fname[0] = 0;			/* Invaidate file info */
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	2200      	movs	r2, #0
 800d39c:	769a      	strb	r2, [r3, #26]
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	f000 81b6 	beq.w	800d714 <get_fileinfo+0x38c>

#if FF_USE_LFN		/* LFN configuration */
#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* exFAT volume */
 800d3a8:	693b      	ldr	r3, [r7, #16]
 800d3aa:	781b      	ldrb	r3, [r3, #0]
 800d3ac:	2b04      	cmp	r3, #4
 800d3ae:	f040 80a6 	bne.w	800d4fe <get_fileinfo+0x176>
		UINT nc = 0;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	617b      	str	r3, [r7, #20]

		si = SZDIRE * 2; di = 0;	/* 1st C1 entry in the entry block */
 800d3b6:	2340      	movs	r3, #64	@ 0x40
 800d3b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	623b      	str	r3, [r7, #32]
		hs = 0;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	837b      	strh	r3, [r7, #26]
		while (nc < fs->dirbuf[XDIR_NumName]) {
 800d3c2:	e048      	b.n	800d456 <get_fileinfo+0xce>
			if (si >= MAXDIRB(FF_MAX_LFN)) {	/* Truncated directory block? */
 800d3c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c6:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800d3ca:	d302      	bcc.n	800d3d2 <get_fileinfo+0x4a>
				di = 0; break;
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	623b      	str	r3, [r7, #32]
 800d3d0:	e049      	b.n	800d466 <get_fileinfo+0xde>
			}
			if ((si % SZDIRE) == 0) si += 2;	/* Skip entry type field */
 800d3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d4:	f003 031f 	and.w	r3, r3, #31
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d102      	bne.n	800d3e2 <get_fileinfo+0x5a>
 800d3dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3de:	3302      	adds	r3, #2
 800d3e0:	627b      	str	r3, [r7, #36]	@ 0x24
			wc = ld_word(fs->dirbuf + si); si += 2; nc++;	/* Get a character */
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	691a      	ldr	r2, [r3, #16]
 800d3e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3e8:	4413      	add	r3, r2
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f7fd fac3 	bl	800a976 <ld_word>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	83bb      	strh	r3, [r7, #28]
 800d3f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3f6:	3302      	adds	r3, #2
 800d3f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d3fa:	697b      	ldr	r3, [r7, #20]
 800d3fc:	3301      	adds	r3, #1
 800d3fe:	617b      	str	r3, [r7, #20]
			if (hs == 0 && IsSurrogate(wc)) {	/* Is it a surrogate? */
 800d400:	8b7b      	ldrh	r3, [r7, #26]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d10a      	bne.n	800d41c <get_fileinfo+0x94>
 800d406:	8bbb      	ldrh	r3, [r7, #28]
 800d408:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 800d40c:	d306      	bcc.n	800d41c <get_fileinfo+0x94>
 800d40e:	8bbb      	ldrh	r3, [r7, #28]
 800d410:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800d414:	d202      	bcs.n	800d41c <get_fileinfo+0x94>
				hs = wc; continue;				/* Get low surrogate */
 800d416:	8bbb      	ldrh	r3, [r7, #28]
 800d418:	837b      	strh	r3, [r7, #26]
 800d41a:	e01c      	b.n	800d456 <get_fileinfo+0xce>
			}
			nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 800d41c:	8b7b      	ldrh	r3, [r7, #26]
 800d41e:	041a      	lsls	r2, r3, #16
 800d420:	8bbb      	ldrh	r3, [r7, #28]
 800d422:	ea42 0003 	orr.w	r0, r2, r3
 800d426:	6a3b      	ldr	r3, [r7, #32]
 800d428:	3318      	adds	r3, #24
 800d42a:	683a      	ldr	r2, [r7, #0]
 800d42c:	4413      	add	r3, r2
 800d42e:	1c99      	adds	r1, r3, #2
 800d430:	6a3b      	ldr	r3, [r7, #32]
 800d432:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800d436:	461a      	mov	r2, r3
 800d438:	f7fd fcea 	bl	800ae10 <put_utf>
 800d43c:	60f8      	str	r0, [r7, #12]
			if (nw == 0) {						/* Buffer overflow or wrong char? */
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d102      	bne.n	800d44a <get_fileinfo+0xc2>
				di = 0; break;
 800d444:	2300      	movs	r3, #0
 800d446:	623b      	str	r3, [r7, #32]
 800d448:	e00d      	b.n	800d466 <get_fileinfo+0xde>
			}
			di += nw;
 800d44a:	6a3a      	ldr	r2, [r7, #32]
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	4413      	add	r3, r2
 800d450:	623b      	str	r3, [r7, #32]
			hs = 0;
 800d452:	2300      	movs	r3, #0
 800d454:	837b      	strh	r3, [r7, #26]
		while (nc < fs->dirbuf[XDIR_NumName]) {
 800d456:	693b      	ldr	r3, [r7, #16]
 800d458:	691b      	ldr	r3, [r3, #16]
 800d45a:	3323      	adds	r3, #35	@ 0x23
 800d45c:	781b      	ldrb	r3, [r3, #0]
 800d45e:	461a      	mov	r2, r3
 800d460:	697b      	ldr	r3, [r7, #20]
 800d462:	4293      	cmp	r3, r2
 800d464:	d3ae      	bcc.n	800d3c4 <get_fileinfo+0x3c>
		}
		if (hs != 0) di = 0;					/* Broken surrogate pair? */
 800d466:	8b7b      	ldrh	r3, [r7, #26]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d001      	beq.n	800d470 <get_fileinfo+0xe8>
 800d46c:	2300      	movs	r3, #0
 800d46e:	623b      	str	r3, [r7, #32]
		if (di == 0) fno->fname[di++] = '\?';	/* Inaccessible object name? */
 800d470:	6a3b      	ldr	r3, [r7, #32]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d106      	bne.n	800d484 <get_fileinfo+0xfc>
 800d476:	6a3b      	ldr	r3, [r7, #32]
 800d478:	1c5a      	adds	r2, r3, #1
 800d47a:	623a      	str	r2, [r7, #32]
 800d47c:	683a      	ldr	r2, [r7, #0]
 800d47e:	4413      	add	r3, r2
 800d480:	223f      	movs	r2, #63	@ 0x3f
 800d482:	769a      	strb	r2, [r3, #26]
		fno->fname[di] = 0;						/* Terminate the name */
 800d484:	683a      	ldr	r2, [r7, #0]
 800d486:	6a3b      	ldr	r3, [r7, #32]
 800d488:	4413      	add	r3, r2
 800d48a:	331a      	adds	r3, #26
 800d48c:	2200      	movs	r2, #0
 800d48e:	701a      	strb	r2, [r3, #0]
		fno->altname[0] = 0;					/* exFAT does not support SFN */
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	2200      	movs	r2, #0
 800d494:	735a      	strb	r2, [r3, #13]

		fno->fattrib = fs->dirbuf[XDIR_Attr] & AM_MASKX;		/* Attribute */
 800d496:	693b      	ldr	r3, [r7, #16]
 800d498:	691b      	ldr	r3, [r3, #16]
 800d49a:	3304      	adds	r3, #4
 800d49c:	781b      	ldrb	r3, [r3, #0]
 800d49e:	f003 0337 	and.w	r3, r3, #55	@ 0x37
 800d4a2:	b2da      	uxtb	r2, r3
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	731a      	strb	r2, [r3, #12]
		fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(fs->dirbuf + XDIR_FileSize);	/* Size */
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	7b1b      	ldrb	r3, [r3, #12]
 800d4ac:	f003 0310 	and.w	r3, r3, #16
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d108      	bne.n	800d4c6 <get_fileinfo+0x13e>
 800d4b4:	693b      	ldr	r3, [r7, #16]
 800d4b6:	691b      	ldr	r3, [r3, #16]
 800d4b8:	3338      	adds	r3, #56	@ 0x38
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f7fd fa97 	bl	800a9ee <ld_qword>
 800d4c0:	4602      	mov	r2, r0
 800d4c2:	460b      	mov	r3, r1
 800d4c4:	e003      	b.n	800d4ce <get_fileinfo+0x146>
 800d4c6:	f04f 0200 	mov.w	r2, #0
 800d4ca:	f04f 0300 	mov.w	r3, #0
 800d4ce:	6839      	ldr	r1, [r7, #0]
 800d4d0:	e9c1 2300 	strd	r2, r3, [r1]
		fno->ftime = ld_word(fs->dirbuf + XDIR_ModTime + 0);	/* Time */
 800d4d4:	693b      	ldr	r3, [r7, #16]
 800d4d6:	691b      	ldr	r3, [r3, #16]
 800d4d8:	330c      	adds	r3, #12
 800d4da:	4618      	mov	r0, r3
 800d4dc:	f7fd fa4b 	bl	800a976 <ld_word>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	461a      	mov	r2, r3
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	815a      	strh	r2, [r3, #10]
		fno->fdate = ld_word(fs->dirbuf + XDIR_ModTime + 2);	/* Date */
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	691b      	ldr	r3, [r3, #16]
 800d4ec:	330e      	adds	r3, #14
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	f7fd fa41 	bl	800a976 <ld_word>
 800d4f4:	4603      	mov	r3, r0
 800d4f6:	461a      	mov	r2, r3
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	811a      	strh	r2, [r3, #8]
		return;
 800d4fc:	e10b      	b.n	800d716 <get_fileinfo+0x38e>
	} else
#endif
	{	/* FAT/FAT32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d502:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d506:	d04d      	beq.n	800d5a4 <get_fileinfo+0x21c>
			si = di = 0;
 800d508:	2300      	movs	r3, #0
 800d50a:	623b      	str	r3, [r7, #32]
 800d50c:	6a3b      	ldr	r3, [r7, #32]
 800d50e:	627b      	str	r3, [r7, #36]	@ 0x24
			hs = 0;
 800d510:	2300      	movs	r3, #0
 800d512:	837b      	strh	r3, [r7, #26]
			while (fs->lfnbuf[si] != 0) {
 800d514:	e033      	b.n	800d57e <get_fileinfo+0x1f6>
				wc = fs->lfnbuf[si++];		/* Get an LFN character (UTF-16) */
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	68da      	ldr	r2, [r3, #12]
 800d51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d51c:	1c59      	adds	r1, r3, #1
 800d51e:	6279      	str	r1, [r7, #36]	@ 0x24
 800d520:	005b      	lsls	r3, r3, #1
 800d522:	4413      	add	r3, r2
 800d524:	881b      	ldrh	r3, [r3, #0]
 800d526:	83bb      	strh	r3, [r7, #28]
				if (hs == 0 && IsSurrogate(wc)) {	/* Is it a surrogate? */
 800d528:	8b7b      	ldrh	r3, [r7, #26]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d10a      	bne.n	800d544 <get_fileinfo+0x1bc>
 800d52e:	8bbb      	ldrh	r3, [r7, #28]
 800d530:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 800d534:	d306      	bcc.n	800d544 <get_fileinfo+0x1bc>
 800d536:	8bbb      	ldrh	r3, [r7, #28]
 800d538:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800d53c:	d202      	bcs.n	800d544 <get_fileinfo+0x1bc>
					hs = wc; continue;		/* Get low surrogate */
 800d53e:	8bbb      	ldrh	r3, [r7, #28]
 800d540:	837b      	strh	r3, [r7, #26]
 800d542:	e01c      	b.n	800d57e <get_fileinfo+0x1f6>
				}
				nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 800d544:	8b7b      	ldrh	r3, [r7, #26]
 800d546:	041a      	lsls	r2, r3, #16
 800d548:	8bbb      	ldrh	r3, [r7, #28]
 800d54a:	ea42 0003 	orr.w	r0, r2, r3
 800d54e:	6a3b      	ldr	r3, [r7, #32]
 800d550:	3318      	adds	r3, #24
 800d552:	683a      	ldr	r2, [r7, #0]
 800d554:	4413      	add	r3, r2
 800d556:	1c99      	adds	r1, r3, #2
 800d558:	6a3b      	ldr	r3, [r7, #32]
 800d55a:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800d55e:	461a      	mov	r2, r3
 800d560:	f7fd fc56 	bl	800ae10 <put_utf>
 800d564:	60f8      	str	r0, [r7, #12]
				if (nw == 0) {				/* Buffer overflow or wrong char? */
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d102      	bne.n	800d572 <get_fileinfo+0x1ea>
					di = 0; break;
 800d56c:	2300      	movs	r3, #0
 800d56e:	623b      	str	r3, [r7, #32]
 800d570:	e00d      	b.n	800d58e <get_fileinfo+0x206>
				}
				di += nw;
 800d572:	6a3a      	ldr	r2, [r7, #32]
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	4413      	add	r3, r2
 800d578:	623b      	str	r3, [r7, #32]
				hs = 0;
 800d57a:	2300      	movs	r3, #0
 800d57c:	837b      	strh	r3, [r7, #26]
			while (fs->lfnbuf[si] != 0) {
 800d57e:	693b      	ldr	r3, [r7, #16]
 800d580:	68da      	ldr	r2, [r3, #12]
 800d582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d584:	005b      	lsls	r3, r3, #1
 800d586:	4413      	add	r3, r2
 800d588:	881b      	ldrh	r3, [r3, #0]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d1c3      	bne.n	800d516 <get_fileinfo+0x18e>
			}
			if (hs != 0) di = 0;	/* Broken surrogate pair? */
 800d58e:	8b7b      	ldrh	r3, [r7, #26]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d001      	beq.n	800d598 <get_fileinfo+0x210>
 800d594:	2300      	movs	r3, #0
 800d596:	623b      	str	r3, [r7, #32]
			fno->fname[di] = 0;		/* Terminate the LFN (null string means LFN is invalid) */
 800d598:	683a      	ldr	r2, [r7, #0]
 800d59a:	6a3b      	ldr	r3, [r7, #32]
 800d59c:	4413      	add	r3, r2
 800d59e:	331a      	adds	r3, #26
 800d5a0:	2200      	movs	r2, #0
 800d5a2:	701a      	strb	r2, [r3, #0]
		}
	}

	si = di = 0;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	623b      	str	r3, [r7, #32]
 800d5a8:	6a3b      	ldr	r3, [r7, #32]
 800d5aa:	627b      	str	r3, [r7, #36]	@ 0x24
	while (si < 11) {		/* Get SFN from SFN entry */
 800d5ac:	e027      	b.n	800d5fe <get_fileinfo+0x276>
		wc = dp->dir[si++];			/* Get a char */
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d5b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b4:	1c59      	adds	r1, r3, #1
 800d5b6:	6279      	str	r1, [r7, #36]	@ 0x24
 800d5b8:	4413      	add	r3, r2
 800d5ba:	781b      	ldrb	r3, [r3, #0]
 800d5bc:	83bb      	strh	r3, [r7, #28]
		if (wc == ' ') continue;	/* Skip padding spaces */
 800d5be:	8bbb      	ldrh	r3, [r7, #28]
 800d5c0:	2b20      	cmp	r3, #32
 800d5c2:	d01b      	beq.n	800d5fc <get_fileinfo+0x274>
		if (wc == RDDEM) wc = DDEM;	/* Restore replaced DDEM character */
 800d5c4:	8bbb      	ldrh	r3, [r7, #28]
 800d5c6:	2b05      	cmp	r3, #5
 800d5c8:	d101      	bne.n	800d5ce <get_fileinfo+0x246>
 800d5ca:	23e5      	movs	r3, #229	@ 0xe5
 800d5cc:	83bb      	strh	r3, [r7, #28]
		if (si == 9 && di < FF_SFN_BUF) fno->altname[di++] = '.';	/* Insert a . if extension is exist */
 800d5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d0:	2b09      	cmp	r3, #9
 800d5d2:	d109      	bne.n	800d5e8 <get_fileinfo+0x260>
 800d5d4:	6a3b      	ldr	r3, [r7, #32]
 800d5d6:	2b0b      	cmp	r3, #11
 800d5d8:	d806      	bhi.n	800d5e8 <get_fileinfo+0x260>
 800d5da:	6a3b      	ldr	r3, [r7, #32]
 800d5dc:	1c5a      	adds	r2, r3, #1
 800d5de:	623a      	str	r2, [r7, #32]
 800d5e0:	683a      	ldr	r2, [r7, #0]
 800d5e2:	4413      	add	r3, r2
 800d5e4:	222e      	movs	r2, #46	@ 0x2e
 800d5e6:	735a      	strb	r2, [r3, #13]
		if (nw == 0) {				/* Buffer overflow? */
			di = 0; break;
		}
		di += nw;
#else					/* ANSI/OEM output */
		fno->altname[di++] = (TCHAR)wc;	/* Store it without any conversion */
 800d5e8:	6a3b      	ldr	r3, [r7, #32]
 800d5ea:	1c5a      	adds	r2, r3, #1
 800d5ec:	623a      	str	r2, [r7, #32]
 800d5ee:	8bba      	ldrh	r2, [r7, #28]
 800d5f0:	b2d1      	uxtb	r1, r2
 800d5f2:	683a      	ldr	r2, [r7, #0]
 800d5f4:	4413      	add	r3, r2
 800d5f6:	460a      	mov	r2, r1
 800d5f8:	735a      	strb	r2, [r3, #13]
 800d5fa:	e000      	b.n	800d5fe <get_fileinfo+0x276>
		if (wc == ' ') continue;	/* Skip padding spaces */
 800d5fc:	bf00      	nop
	while (si < 11) {		/* Get SFN from SFN entry */
 800d5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d600:	2b0a      	cmp	r3, #10
 800d602:	d9d4      	bls.n	800d5ae <get_fileinfo+0x226>
#endif
	}
	fno->altname[di] = 0;	/* Terminate the SFN  (null string means SFN is invalid) */
 800d604:	683a      	ldr	r2, [r7, #0]
 800d606:	6a3b      	ldr	r3, [r7, #32]
 800d608:	4413      	add	r3, r2
 800d60a:	330d      	adds	r3, #13
 800d60c:	2200      	movs	r2, #0
 800d60e:	701a      	strb	r2, [r3, #0]

	if (fno->fname[0] == 0) {	/* If LFN is invalid, altname[] needs to be copied to fname[] */
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	7e9b      	ldrb	r3, [r3, #26]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d152      	bne.n	800d6be <get_fileinfo+0x336>
		if (di == 0) {	/* If LFN and SFN both are invalid, this object is inaccessible */
 800d618:	6a3b      	ldr	r3, [r7, #32]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d107      	bne.n	800d62e <get_fileinfo+0x2a6>
			fno->fname[di++] = '\?';
 800d61e:	6a3b      	ldr	r3, [r7, #32]
 800d620:	1c5a      	adds	r2, r3, #1
 800d622:	623a      	str	r2, [r7, #32]
 800d624:	683a      	ldr	r2, [r7, #0]
 800d626:	4413      	add	r3, r2
 800d628:	223f      	movs	r2, #63	@ 0x3f
 800d62a:	769a      	strb	r2, [r3, #26]
 800d62c:	e038      	b.n	800d6a0 <get_fileinfo+0x318>
		} else {
			for (si = di = 0, lcf = NS_BODY; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800d62e:	2300      	movs	r3, #0
 800d630:	623b      	str	r3, [r7, #32]
 800d632:	6a3b      	ldr	r3, [r7, #32]
 800d634:	627b      	str	r3, [r7, #36]	@ 0x24
 800d636:	2308      	movs	r3, #8
 800d638:	77fb      	strb	r3, [r7, #31]
 800d63a:	e02a      	b.n	800d692 <get_fileinfo+0x30a>
				wc = (WCHAR)fno->altname[si];
 800d63c:	683a      	ldr	r2, [r7, #0]
 800d63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d640:	4413      	add	r3, r2
 800d642:	330d      	adds	r3, #13
 800d644:	781b      	ldrb	r3, [r3, #0]
 800d646:	83bb      	strh	r3, [r7, #28]
				if (wc == '.') lcf = NS_EXT;
 800d648:	8bbb      	ldrh	r3, [r7, #28]
 800d64a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d64c:	d101      	bne.n	800d652 <get_fileinfo+0x2ca>
 800d64e:	2310      	movs	r3, #16
 800d650:	77fb      	strb	r3, [r7, #31]
				if (IsUpper(wc) && (dp->dir[DIR_NTres] & lcf)) wc += 0x20;
 800d652:	8bbb      	ldrh	r3, [r7, #28]
 800d654:	2b40      	cmp	r3, #64	@ 0x40
 800d656:	d90e      	bls.n	800d676 <get_fileinfo+0x2ee>
 800d658:	8bbb      	ldrh	r3, [r7, #28]
 800d65a:	2b5a      	cmp	r3, #90	@ 0x5a
 800d65c:	d80b      	bhi.n	800d676 <get_fileinfo+0x2ee>
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d662:	330c      	adds	r3, #12
 800d664:	781a      	ldrb	r2, [r3, #0]
 800d666:	7ffb      	ldrb	r3, [r7, #31]
 800d668:	4013      	ands	r3, r2
 800d66a:	b2db      	uxtb	r3, r3
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d002      	beq.n	800d676 <get_fileinfo+0x2ee>
 800d670:	8bbb      	ldrh	r3, [r7, #28]
 800d672:	3320      	adds	r3, #32
 800d674:	83bb      	strh	r3, [r7, #28]
				fno->fname[di] = (TCHAR)wc;
 800d676:	8bbb      	ldrh	r3, [r7, #28]
 800d678:	b2d9      	uxtb	r1, r3
 800d67a:	683a      	ldr	r2, [r7, #0]
 800d67c:	6a3b      	ldr	r3, [r7, #32]
 800d67e:	4413      	add	r3, r2
 800d680:	331a      	adds	r3, #26
 800d682:	460a      	mov	r2, r1
 800d684:	701a      	strb	r2, [r3, #0]
			for (si = di = 0, lcf = NS_BODY; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800d686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d688:	3301      	adds	r3, #1
 800d68a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d68c:	6a3b      	ldr	r3, [r7, #32]
 800d68e:	3301      	adds	r3, #1
 800d690:	623b      	str	r3, [r7, #32]
 800d692:	683a      	ldr	r2, [r7, #0]
 800d694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d696:	4413      	add	r3, r2
 800d698:	330d      	adds	r3, #13
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d1cd      	bne.n	800d63c <get_fileinfo+0x2b4>
			}
		}
		fno->fname[di] = 0;	/* Terminate the LFN */
 800d6a0:	683a      	ldr	r2, [r7, #0]
 800d6a2:	6a3b      	ldr	r3, [r7, #32]
 800d6a4:	4413      	add	r3, r2
 800d6a6:	331a      	adds	r3, #26
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) fno->altname[0] = 0;	/* Altname is not needed if neither LFN nor case info is exist. */
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6b0:	330c      	adds	r3, #12
 800d6b2:	781b      	ldrb	r3, [r3, #0]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d102      	bne.n	800d6be <get_fileinfo+0x336>
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	735a      	strb	r2, [r3, #13]
		fno->fname[di++] = c;
	}
	fno->fname[di] = 0;		/* Terminate the SFN */
#endif

	fno->fattrib = dp->dir[DIR_Attr] & AM_MASK;			/* Attribute */
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6c2:	330b      	adds	r3, #11
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d6ca:	b2da      	uxtb	r2, r3
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);		/* Size */
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6d4:	331c      	adds	r3, #28
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f7fd f966 	bl	800a9a8 <ld_dword>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	2200      	movs	r2, #0
 800d6e0:	461c      	mov	r4, r3
 800d6e2:	4615      	mov	r5, r2
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	e9c3 4500 	strd	r4, r5, [r3]
	fno->ftime = ld_word(dp->dir + DIR_ModTime + 0);	/* Time */
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6ee:	3316      	adds	r3, #22
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	f7fd f940 	bl	800a976 <ld_word>
 800d6f6:	4603      	mov	r3, r0
 800d6f8:	461a      	mov	r2, r3
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dp->dir + DIR_ModTime + 2);	/* Date */
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d702:	3318      	adds	r3, #24
 800d704:	4618      	mov	r0, r3
 800d706:	f7fd f936 	bl	800a976 <ld_word>
 800d70a:	4603      	mov	r3, r0
 800d70c:	461a      	mov	r2, r3
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	811a      	strh	r2, [r3, #8]
 800d712:	e000      	b.n	800d716 <get_fileinfo+0x38e>
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800d714:	bf00      	nop
}
 800d716:	3728      	adds	r7, #40	@ 0x28
 800d718:	46bd      	mov	sp, r7
 800d71a:	bdb0      	pop	{r4, r5, r7, pc}

0800d71c <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b08a      	sub	sp, #40	@ 0x28
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
 800d724:	6039      	str	r1, [r7, #0]
	DWORD uc;
	UINT i, ni, si, di;


	/* Create LFN into LFN working buffer */
	p = *path; lfn = dp->obj.fs->lfnbuf; di = 0;
 800d726:	683b      	ldr	r3, [r7, #0]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	60bb      	str	r3, [r7, #8]
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	68db      	ldr	r3, [r3, #12]
 800d732:	613b      	str	r3, [r7, #16]
 800d734:	2300      	movs	r3, #0
 800d736:	617b      	str	r3, [r7, #20]
	for (;;) {
		uc = tchar2uni(&p);			/* Get a character */
 800d738:	f107 0308 	add.w	r3, r7, #8
 800d73c:	4618      	mov	r0, r3
 800d73e:	f7fd fb22 	bl	800ad86 <tchar2uni>
 800d742:	60f8      	str	r0, [r7, #12]
		if (uc == 0xFFFFFFFF) return FR_INVALID_NAME;		/* Invalid code or UTF decode error */
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d74a:	d101      	bne.n	800d750 <create_name+0x34>
 800d74c:	2306      	movs	r3, #6
 800d74e:	e209      	b.n	800db64 <create_name+0x448>
		if (uc >= 0x10000) lfn[di++] = (WCHAR)(uc >> 16);	/* Store high surrogate if needed */
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d756:	d309      	bcc.n	800d76c <create_name+0x50>
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	0c19      	lsrs	r1, r3, #16
 800d75c:	697b      	ldr	r3, [r7, #20]
 800d75e:	1c5a      	adds	r2, r3, #1
 800d760:	617a      	str	r2, [r7, #20]
 800d762:	005b      	lsls	r3, r3, #1
 800d764:	693a      	ldr	r2, [r7, #16]
 800d766:	4413      	add	r3, r2
 800d768:	b28a      	uxth	r2, r1
 800d76a:	801a      	strh	r2, [r3, #0]
		wc = (WCHAR)uc;
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc < ' ' || IsSeparator(wc)) break;	/* Break if end of the path or a separator is found */
 800d770:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d772:	2b1f      	cmp	r3, #31
 800d774:	d920      	bls.n	800d7b8 <create_name+0x9c>
 800d776:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d778:	2b2f      	cmp	r3, #47	@ 0x2f
 800d77a:	d01d      	beq.n	800d7b8 <create_name+0x9c>
 800d77c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d77e:	2b5c      	cmp	r3, #92	@ 0x5c
 800d780:	d01a      	beq.n	800d7b8 <create_name+0x9c>
		if (wc < 0x80 && strchr("*:<>|\"\?\x7F", (int)wc)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d782:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d784:	2b7f      	cmp	r3, #127	@ 0x7f
 800d786:	d809      	bhi.n	800d79c <create_name+0x80>
 800d788:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d78a:	4619      	mov	r1, r3
 800d78c:	4894      	ldr	r0, [pc, #592]	@ (800d9e0 <create_name+0x2c4>)
 800d78e:	f014 fc6d 	bl	802206c <strchr>
 800d792:	4603      	mov	r3, r0
 800d794:	2b00      	cmp	r3, #0
 800d796:	d001      	beq.n	800d79c <create_name+0x80>
 800d798:	2306      	movs	r3, #6
 800d79a:	e1e3      	b.n	800db64 <create_name+0x448>
		if (di >= FF_MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d79c:	697b      	ldr	r3, [r7, #20]
 800d79e:	2bfe      	cmp	r3, #254	@ 0xfe
 800d7a0:	d901      	bls.n	800d7a6 <create_name+0x8a>
 800d7a2:	2306      	movs	r3, #6
 800d7a4:	e1de      	b.n	800db64 <create_name+0x448>
		lfn[di++] = wc;				/* Store the Unicode character */
 800d7a6:	697b      	ldr	r3, [r7, #20]
 800d7a8:	1c5a      	adds	r2, r3, #1
 800d7aa:	617a      	str	r2, [r7, #20]
 800d7ac:	005b      	lsls	r3, r3, #1
 800d7ae:	693a      	ldr	r2, [r7, #16]
 800d7b0:	4413      	add	r3, r2
 800d7b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d7b4:	801a      	strh	r2, [r3, #0]
		uc = tchar2uni(&p);			/* Get a character */
 800d7b6:	e7bf      	b.n	800d738 <create_name+0x1c>
	}
	if (wc < ' ') {				/* Stopped at end of the path? */
 800d7b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d7ba:	2b1f      	cmp	r3, #31
 800d7bc:	d806      	bhi.n	800d7cc <create_name+0xb0>
		cf = NS_LAST;			/* Last segment */
 800d7be:	2304      	movs	r3, #4
 800d7c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d7c4:	e014      	b.n	800d7f0 <create_name+0xd4>
	} else {					/* Stopped at a separator */
		while (IsSeparator(*p)) p++;	/* Skip duplicated separators if exist */
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	3301      	adds	r3, #1
 800d7ca:	60bb      	str	r3, [r7, #8]
 800d7cc:	68bb      	ldr	r3, [r7, #8]
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	2b2f      	cmp	r3, #47	@ 0x2f
 800d7d2:	d0f8      	beq.n	800d7c6 <create_name+0xaa>
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	781b      	ldrb	r3, [r3, #0]
 800d7d8:	2b5c      	cmp	r3, #92	@ 0x5c
 800d7da:	d0f4      	beq.n	800d7c6 <create_name+0xaa>
		cf = 0;					/* Next segment may follow */
 800d7dc:	2300      	movs	r3, #0
 800d7de:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (IsTerminator(*p)) cf = NS_LAST;	/* Ignore terminating separator */
 800d7e2:	68bb      	ldr	r3, [r7, #8]
 800d7e4:	781b      	ldrb	r3, [r3, #0]
 800d7e6:	2b1f      	cmp	r3, #31
 800d7e8:	d802      	bhi.n	800d7f0 <create_name+0xd4>
 800d7ea:	2304      	movs	r3, #4
 800d7ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}
	*path = p;					/* Return pointer to the next segment */
 800d7f0:	68ba      	ldr	r2, [r7, #8]
 800d7f2:	683b      	ldr	r3, [r7, #0]
 800d7f4:	601a      	str	r2, [r3, #0]

#if FF_FS_RPATH != 0
	if ((di == 1 && lfn[di - 1] == '.') ||
 800d7f6:	697b      	ldr	r3, [r7, #20]
 800d7f8:	2b01      	cmp	r3, #1
 800d7fa:	d109      	bne.n	800d810 <create_name+0xf4>
 800d7fc:	697a      	ldr	r2, [r7, #20]
 800d7fe:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800d802:	4413      	add	r3, r2
 800d804:	005b      	lsls	r3, r3, #1
 800d806:	693a      	ldr	r2, [r7, #16]
 800d808:	4413      	add	r3, r2
 800d80a:	881b      	ldrh	r3, [r3, #0]
 800d80c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d80e:	d015      	beq.n	800d83c <create_name+0x120>
 800d810:	697b      	ldr	r3, [r7, #20]
 800d812:	2b02      	cmp	r3, #2
 800d814:	d14d      	bne.n	800d8b2 <create_name+0x196>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 800d816:	697a      	ldr	r2, [r7, #20]
 800d818:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800d81c:	4413      	add	r3, r2
 800d81e:	005b      	lsls	r3, r3, #1
 800d820:	693a      	ldr	r2, [r7, #16]
 800d822:	4413      	add	r3, r2
 800d824:	881b      	ldrh	r3, [r3, #0]
 800d826:	2b2e      	cmp	r3, #46	@ 0x2e
 800d828:	d143      	bne.n	800d8b2 <create_name+0x196>
 800d82a:	697a      	ldr	r2, [r7, #20]
 800d82c:	4b6d      	ldr	r3, [pc, #436]	@ (800d9e4 <create_name+0x2c8>)
 800d82e:	4413      	add	r3, r2
 800d830:	005b      	lsls	r3, r3, #1
 800d832:	693a      	ldr	r2, [r7, #16]
 800d834:	4413      	add	r3, r2
 800d836:	881b      	ldrh	r3, [r3, #0]
 800d838:	2b2e      	cmp	r3, #46	@ 0x2e
 800d83a:	d13a      	bne.n	800d8b2 <create_name+0x196>
		lfn[di] = 0;
 800d83c:	697b      	ldr	r3, [r7, #20]
 800d83e:	005b      	lsls	r3, r3, #1
 800d840:	693a      	ldr	r2, [r7, #16]
 800d842:	4413      	add	r3, r2
 800d844:	2200      	movs	r2, #0
 800d846:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 800d848:	2300      	movs	r3, #0
 800d84a:	623b      	str	r3, [r7, #32]
 800d84c:	e00f      	b.n	800d86e <create_name+0x152>
			dp->fn[i] = (i < di) ? '.' : ' ';
 800d84e:	6a3a      	ldr	r2, [r7, #32]
 800d850:	697b      	ldr	r3, [r7, #20]
 800d852:	429a      	cmp	r2, r3
 800d854:	d201      	bcs.n	800d85a <create_name+0x13e>
 800d856:	212e      	movs	r1, #46	@ 0x2e
 800d858:	e000      	b.n	800d85c <create_name+0x140>
 800d85a:	2120      	movs	r1, #32
 800d85c:	687a      	ldr	r2, [r7, #4]
 800d85e:	6a3b      	ldr	r3, [r7, #32]
 800d860:	4413      	add	r3, r2
 800d862:	3340      	adds	r3, #64	@ 0x40
 800d864:	460a      	mov	r2, r1
 800d866:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 800d868:	6a3b      	ldr	r3, [r7, #32]
 800d86a:	3301      	adds	r3, #1
 800d86c:	623b      	str	r3, [r7, #32]
 800d86e:	6a3b      	ldr	r3, [r7, #32]
 800d870:	2b0a      	cmp	r3, #10
 800d872:	d9ec      	bls.n	800d84e <create_name+0x132>
		}
		dp->fn[i] = cf | NS_DOT;	/* This is a dot entry */
 800d874:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d878:	f043 0320 	orr.w	r3, r3, #32
 800d87c:	b2d9      	uxtb	r1, r3
 800d87e:	687a      	ldr	r2, [r7, #4]
 800d880:	6a3b      	ldr	r3, [r7, #32]
 800d882:	4413      	add	r3, r2
 800d884:	3340      	adds	r3, #64	@ 0x40
 800d886:	460a      	mov	r2, r1
 800d888:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800d88a:	2300      	movs	r3, #0
 800d88c:	e16a      	b.n	800db64 <create_name+0x448>
	}
#endif
	while (di) {					/* Snip off trailing spaces and dots if exist */
		wc = lfn[di - 1];
 800d88e:	697a      	ldr	r2, [r7, #20]
 800d890:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800d894:	4413      	add	r3, r2
 800d896:	005b      	lsls	r3, r3, #1
 800d898:	693a      	ldr	r2, [r7, #16]
 800d89a:	4413      	add	r3, r2
 800d89c:	881b      	ldrh	r3, [r3, #0]
 800d89e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc != ' ' && wc != '.') break;
 800d8a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d8a2:	2b20      	cmp	r3, #32
 800d8a4:	d002      	beq.n	800d8ac <create_name+0x190>
 800d8a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d8a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d8aa:	d106      	bne.n	800d8ba <create_name+0x19e>
		di--;
 800d8ac:	697b      	ldr	r3, [r7, #20]
 800d8ae:	3b01      	subs	r3, #1
 800d8b0:	617b      	str	r3, [r7, #20]
	while (di) {					/* Snip off trailing spaces and dots if exist */
 800d8b2:	697b      	ldr	r3, [r7, #20]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d1ea      	bne.n	800d88e <create_name+0x172>
 800d8b8:	e000      	b.n	800d8bc <create_name+0x1a0>
		if (wc != ' ' && wc != '.') break;
 800d8ba:	bf00      	nop
	}
	lfn[di] = 0;							/* LFN is created into the working buffer */
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	005b      	lsls	r3, r3, #1
 800d8c0:	693a      	ldr	r2, [r7, #16]
 800d8c2:	4413      	add	r3, r2
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject null name */
 800d8c8:	697b      	ldr	r3, [r7, #20]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d101      	bne.n	800d8d2 <create_name+0x1b6>
 800d8ce:	2306      	movs	r3, #6
 800d8d0:	e148      	b.n	800db64 <create_name+0x448>

	/* Create SFN in directory form */
	for (si = 0; lfn[si] == ' '; si++) ;	/* Remove leading spaces */
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	61bb      	str	r3, [r7, #24]
 800d8d6:	e002      	b.n	800d8de <create_name+0x1c2>
 800d8d8:	69bb      	ldr	r3, [r7, #24]
 800d8da:	3301      	adds	r3, #1
 800d8dc:	61bb      	str	r3, [r7, #24]
 800d8de:	69bb      	ldr	r3, [r7, #24]
 800d8e0:	005b      	lsls	r3, r3, #1
 800d8e2:	693a      	ldr	r2, [r7, #16]
 800d8e4:	4413      	add	r3, r2
 800d8e6:	881b      	ldrh	r3, [r3, #0]
 800d8e8:	2b20      	cmp	r3, #32
 800d8ea:	d0f5      	beq.n	800d8d8 <create_name+0x1bc>
	if (si > 0 || lfn[si] == '.') cf |= NS_LOSS | NS_LFN;	/* Is there any leading space or dot? */
 800d8ec:	69bb      	ldr	r3, [r7, #24]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d106      	bne.n	800d900 <create_name+0x1e4>
 800d8f2:	69bb      	ldr	r3, [r7, #24]
 800d8f4:	005b      	lsls	r3, r3, #1
 800d8f6:	693a      	ldr	r2, [r7, #16]
 800d8f8:	4413      	add	r3, r2
 800d8fa:	881b      	ldrh	r3, [r3, #0]
 800d8fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800d8fe:	d109      	bne.n	800d914 <create_name+0x1f8>
 800d900:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d904:	f043 0303 	orr.w	r3, r3, #3
 800d908:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di > 0 && lfn[di - 1] != '.') di--;	/* Find last dot (di<=si: no extension) */
 800d90c:	e002      	b.n	800d914 <create_name+0x1f8>
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	3b01      	subs	r3, #1
 800d912:	617b      	str	r3, [r7, #20]
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d009      	beq.n	800d92e <create_name+0x212>
 800d91a:	697a      	ldr	r2, [r7, #20]
 800d91c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800d920:	4413      	add	r3, r2
 800d922:	005b      	lsls	r3, r3, #1
 800d924:	693a      	ldr	r2, [r7, #16]
 800d926:	4413      	add	r3, r2
 800d928:	881b      	ldrh	r3, [r3, #0]
 800d92a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d92c:	d1ef      	bne.n	800d90e <create_name+0x1f2>

	memset(dp->fn, ' ', 11);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	3340      	adds	r3, #64	@ 0x40
 800d932:	220b      	movs	r2, #11
 800d934:	2120      	movs	r1, #32
 800d936:	4618      	mov	r0, r3
 800d938:	f014 fb81 	bl	802203e <memset>
	i = b = 0; ni = 8;
 800d93c:	2300      	movs	r3, #0
 800d93e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d942:	2300      	movs	r3, #0
 800d944:	623b      	str	r3, [r7, #32]
 800d946:	2308      	movs	r3, #8
 800d948:	61fb      	str	r3, [r7, #28]
	for (;;) {
		wc = lfn[si++];					/* Get an LFN character */
 800d94a:	69bb      	ldr	r3, [r7, #24]
 800d94c:	1c5a      	adds	r2, r3, #1
 800d94e:	61ba      	str	r2, [r7, #24]
 800d950:	005b      	lsls	r3, r3, #1
 800d952:	693a      	ldr	r2, [r7, #16]
 800d954:	4413      	add	r3, r2
 800d956:	881b      	ldrh	r3, [r3, #0]
 800d958:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc == 0) break;				/* Break on end of the LFN */
 800d95a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	f000 80b7 	beq.w	800dad0 <create_name+0x3b4>
		if (wc == ' ' || (wc == '.' && si != di)) {	/* Remove embedded spaces and dots */
 800d962:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d964:	2b20      	cmp	r3, #32
 800d966:	d006      	beq.n	800d976 <create_name+0x25a>
 800d968:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d96a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d96c:	d10a      	bne.n	800d984 <create_name+0x268>
 800d96e:	69ba      	ldr	r2, [r7, #24]
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	429a      	cmp	r2, r3
 800d974:	d006      	beq.n	800d984 <create_name+0x268>
			cf |= NS_LOSS | NS_LFN;
 800d976:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d97a:	f043 0303 	orr.w	r3, r3, #3
 800d97e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			continue;
 800d982:	e0a4      	b.n	800dace <create_name+0x3b2>
		}

		if (i >= ni || si == di) {		/* End of field? */
 800d984:	6a3a      	ldr	r2, [r7, #32]
 800d986:	69fb      	ldr	r3, [r7, #28]
 800d988:	429a      	cmp	r2, r3
 800d98a:	d203      	bcs.n	800d994 <create_name+0x278>
 800d98c:	69ba      	ldr	r2, [r7, #24]
 800d98e:	697b      	ldr	r3, [r7, #20]
 800d990:	429a      	cmp	r2, r3
 800d992:	d129      	bne.n	800d9e8 <create_name+0x2cc>
			if (ni == 11) {				/* Name extension overflow? */
 800d994:	69fb      	ldr	r3, [r7, #28]
 800d996:	2b0b      	cmp	r3, #11
 800d998:	d106      	bne.n	800d9a8 <create_name+0x28c>
				cf |= NS_LOSS | NS_LFN;
 800d99a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d99e:	f043 0303 	orr.w	r3, r3, #3
 800d9a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				break;
 800d9a6:	e096      	b.n	800dad6 <create_name+0x3ba>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Name body overflow? */
 800d9a8:	69ba      	ldr	r2, [r7, #24]
 800d9aa:	697b      	ldr	r3, [r7, #20]
 800d9ac:	429a      	cmp	r2, r3
 800d9ae:	d005      	beq.n	800d9bc <create_name+0x2a0>
 800d9b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d9b4:	f043 0303 	orr.w	r3, r3, #3
 800d9b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;						/* No name extension? */
 800d9bc:	69ba      	ldr	r2, [r7, #24]
 800d9be:	697b      	ldr	r3, [r7, #20]
 800d9c0:	429a      	cmp	r2, r3
 800d9c2:	f200 8087 	bhi.w	800dad4 <create_name+0x3b8>
			si = di; i = 8; ni = 11; b <<= 2;		/* Enter name extension */
 800d9c6:	697b      	ldr	r3, [r7, #20]
 800d9c8:	61bb      	str	r3, [r7, #24]
 800d9ca:	2308      	movs	r3, #8
 800d9cc:	623b      	str	r3, [r7, #32]
 800d9ce:	230b      	movs	r3, #11
 800d9d0:	61fb      	str	r3, [r7, #28]
 800d9d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d9d6:	009b      	lsls	r3, r3, #2
 800d9d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			continue;
 800d9dc:	e077      	b.n	800dace <create_name+0x3b2>
 800d9de:	bf00      	nop
 800d9e0:	08025604 	.word	0x08025604
 800d9e4:	7ffffffe 	.word	0x7ffffffe
		}

		if (wc >= 0x80) {	/* Is this an extended character? */
 800d9e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d9ea:	2b7f      	cmp	r3, #127	@ 0x7f
 800d9ec:	d918      	bls.n	800da20 <create_name+0x304>
			cf |= NS_LFN;	/* LFN entry needs to be created */
 800d9ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d9f2:	f043 0302 	orr.w	r3, r3, #2
 800d9f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
			} else {		/* In DBCS cfg */
				wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
			}
#elif FF_CODE_PAGE < 900	/* In SBCS cfg */
			wc = ff_uni2oem(wc, CODEPAGE);			/* Unicode ==> ANSI/OEM code */
 800d9fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d9fc:	f240 3152 	movw	r1, #850	@ 0x352
 800da00:	4618      	mov	r0, r3
 800da02:	f002 fc69 	bl	80102d8 <ff_uni2oem>
 800da06:	4603      	mov	r3, r0
 800da08:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
 800da0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da10:	2b00      	cmp	r3, #0
 800da12:	d005      	beq.n	800da20 <create_name+0x304>
 800da14:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da1a:	4a54      	ldr	r2, [pc, #336]	@ (800db6c <create_name+0x450>)
 800da1c:	5cd3      	ldrb	r3, [r2, r3]
 800da1e:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else						/* In DBCS cfg */
			wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
#endif
		}

		if (wc >= 0x100) {				/* Is this a DBC? */
 800da20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da22:	2bff      	cmp	r3, #255	@ 0xff
 800da24:	d91a      	bls.n	800da5c <create_name+0x340>
			if (i >= ni - 1) {			/* Field overflow? */
 800da26:	69fb      	ldr	r3, [r7, #28]
 800da28:	3b01      	subs	r3, #1
 800da2a:	6a3a      	ldr	r2, [r7, #32]
 800da2c:	429a      	cmp	r2, r3
 800da2e:	d308      	bcc.n	800da42 <create_name+0x326>
				cf |= NS_LOSS | NS_LFN;
 800da30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800da34:	f043 0303 	orr.w	r3, r3, #3
 800da38:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				i = ni; continue;		/* Next field */
 800da3c:	69fb      	ldr	r3, [r7, #28]
 800da3e:	623b      	str	r3, [r7, #32]
 800da40:	e045      	b.n	800dace <create_name+0x3b2>
			}
			dp->fn[i++] = (BYTE)(wc >> 8);	/* Put 1st byte */
 800da42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da44:	0a1b      	lsrs	r3, r3, #8
 800da46:	b299      	uxth	r1, r3
 800da48:	6a3b      	ldr	r3, [r7, #32]
 800da4a:	1c5a      	adds	r2, r3, #1
 800da4c:	623a      	str	r2, [r7, #32]
 800da4e:	b2c9      	uxtb	r1, r1
 800da50:	687a      	ldr	r2, [r7, #4]
 800da52:	4413      	add	r3, r2
 800da54:	460a      	mov	r2, r1
 800da56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800da5a:	e02e      	b.n	800daba <create_name+0x39e>
		} else {						/* SBC */
			if (wc == 0 || strchr("+,;=[]", (int)wc)) {	/* Replace illegal characters for SFN */
 800da5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d007      	beq.n	800da72 <create_name+0x356>
 800da62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da64:	4619      	mov	r1, r3
 800da66:	4842      	ldr	r0, [pc, #264]	@ (800db70 <create_name+0x454>)
 800da68:	f014 fb00 	bl	802206c <strchr>
 800da6c:	4603      	mov	r3, r0
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d008      	beq.n	800da84 <create_name+0x368>
				wc = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800da72:	235f      	movs	r3, #95	@ 0x5f
 800da74:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800da76:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800da7a:	f043 0303 	orr.w	r3, r3, #3
 800da7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800da82:	e01a      	b.n	800daba <create_name+0x39e>
			} else {
				if (IsUpper(wc)) {		/* ASCII upper case? */
 800da84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da86:	2b40      	cmp	r3, #64	@ 0x40
 800da88:	d908      	bls.n	800da9c <create_name+0x380>
 800da8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da8c:	2b5a      	cmp	r3, #90	@ 0x5a
 800da8e:	d805      	bhi.n	800da9c <create_name+0x380>
					b |= 2;
 800da90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da94:	f043 0302 	orr.w	r3, r3, #2
 800da98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				}
				if (IsLower(wc)) {		/* ASCII lower case? */
 800da9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da9e:	2b60      	cmp	r3, #96	@ 0x60
 800daa0:	d90b      	bls.n	800daba <create_name+0x39e>
 800daa2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800daa4:	2b7a      	cmp	r3, #122	@ 0x7a
 800daa6:	d808      	bhi.n	800daba <create_name+0x39e>
					b |= 1; wc -= 0x20;
 800daa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800daac:	f043 0301 	orr.w	r3, r3, #1
 800dab0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dab4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dab6:	3b20      	subs	r3, #32
 800dab8:	84bb      	strh	r3, [r7, #36]	@ 0x24
				}
			}
		}
		dp->fn[i++] = (BYTE)wc;
 800daba:	6a3b      	ldr	r3, [r7, #32]
 800dabc:	1c5a      	adds	r2, r3, #1
 800dabe:	623a      	str	r2, [r7, #32]
 800dac0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800dac2:	b2d1      	uxtb	r1, r2
 800dac4:	687a      	ldr	r2, [r7, #4]
 800dac6:	4413      	add	r3, r2
 800dac8:	460a      	mov	r2, r1
 800daca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		wc = lfn[si++];					/* Get an LFN character */
 800dace:	e73c      	b.n	800d94a <create_name+0x22e>
		if (wc == 0) break;				/* Break on end of the LFN */
 800dad0:	bf00      	nop
 800dad2:	e000      	b.n	800dad6 <create_name+0x3ba>
			if (si > di) break;						/* No name extension? */
 800dad4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800dadc:	2be5      	cmp	r3, #229	@ 0xe5
 800dade:	d103      	bne.n	800dae8 <create_name+0x3cc>
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2205      	movs	r2, #5
 800dae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	if (ni == 8) b <<= 2;				/* Shift capital flags if no extension */
 800dae8:	69fb      	ldr	r3, [r7, #28]
 800daea:	2b08      	cmp	r3, #8
 800daec:	d104      	bne.n	800daf8 <create_name+0x3dc>
 800daee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800daf2:	009b      	lsls	r3, r3, #2
 800daf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* LFN entry needs to be created if composite capitals */
 800daf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dafc:	f003 030c 	and.w	r3, r3, #12
 800db00:	2b0c      	cmp	r3, #12
 800db02:	d005      	beq.n	800db10 <create_name+0x3f4>
 800db04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db08:	f003 0303 	and.w	r3, r3, #3
 800db0c:	2b03      	cmp	r3, #3
 800db0e:	d105      	bne.n	800db1c <create_name+0x400>
 800db10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800db14:	f043 0302 	orr.w	r3, r3, #2
 800db18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {				/* When LFN is in 8.3 format without extended character, NT flags are created */
 800db1c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800db20:	f003 0302 	and.w	r3, r3, #2
 800db24:	2b00      	cmp	r3, #0
 800db26:	d117      	bne.n	800db58 <create_name+0x43c>
		if (b & 0x01) cf |= NS_EXT;		/* NT flag (Extension has small capital letters only) */
 800db28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db2c:	f003 0301 	and.w	r3, r3, #1
 800db30:	2b00      	cmp	r3, #0
 800db32:	d005      	beq.n	800db40 <create_name+0x424>
 800db34:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800db38:	f043 0310 	orr.w	r3, r3, #16
 800db3c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (b & 0x04) cf |= NS_BODY;	/* NT flag (Body has small capital letters only) */
 800db40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db44:	f003 0304 	and.w	r3, r3, #4
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d005      	beq.n	800db58 <create_name+0x43c>
 800db4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800db50:	f043 0308 	orr.w	r3, r3, #8
 800db54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created into dp->fn[] */
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800db5e:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b

	return FR_OK;
 800db62:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* FF_USE_LFN */
}
 800db64:	4618      	mov	r0, r3
 800db66:	3728      	adds	r7, #40	@ 0x28
 800db68:	46bd      	mov	sp, r7
 800db6a:	bd80      	pop	{r7, pc}
 800db6c:	08025f1c 	.word	0x08025f1c
 800db70:	08025610 	.word	0x08025610

0800db74 <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 800db74:	b5b0      	push	{r4, r5, r7, lr}
 800db76:	b09a      	sub	sp, #104	@ 0x68
 800db78:	af00      	add	r7, sp, #0
 800db7a:	6078      	str	r0, [r7, #4]
 800db7c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	663b      	str	r3, [r7, #96]	@ 0x60


#if FF_FS_RPATH != 0
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	781b      	ldrb	r3, [r3, #0]
 800db88:	2b2f      	cmp	r3, #47	@ 0x2f
 800db8a:	d00b      	beq.n	800dba4 <follow_path+0x30>
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	781b      	ldrb	r3, [r3, #0]
 800db90:	2b5c      	cmp	r3, #92	@ 0x5c
 800db92:	d007      	beq.n	800dba4 <follow_path+0x30>
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
 800db94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db96:	69da      	ldr	r2, [r3, #28]
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	609a      	str	r2, [r3, #8]
 800db9c:	e00d      	b.n	800dbba <follow_path+0x46>
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip separators */
 800db9e:	683b      	ldr	r3, [r7, #0]
 800dba0:	3301      	adds	r3, #1
 800dba2:	603b      	str	r3, [r7, #0]
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	781b      	ldrb	r3, [r3, #0]
 800dba8:	2b2f      	cmp	r3, #47	@ 0x2f
 800dbaa:	d0f8      	beq.n	800db9e <follow_path+0x2a>
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	781b      	ldrb	r3, [r3, #0]
 800dbb0:	2b5c      	cmp	r3, #92	@ 0x5c
 800dbb2:	d0f4      	beq.n	800db9e <follow_path+0x2a>
		dp->obj.sclust = 0;					/* Start from the root directory */
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	609a      	str	r2, [r3, #8]
	}
#if FF_FS_EXFAT
	dp->obj.n_frag = 0;	/* Invalidate last fragment counter of the object */
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	61da      	str	r2, [r3, #28]
#if FF_FS_RPATH != 0
	if (fs->fs_type == FS_EXFAT && dp->obj.sclust) {	/* exFAT: Retrieve the sub-directory's status */
 800dbc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dbc2:	781b      	ldrb	r3, [r3, #0]
 800dbc4:	2b04      	cmp	r3, #4
 800dbc6:	d136      	bne.n	800dc36 <follow_path+0xc2>
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	689b      	ldr	r3, [r3, #8]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d032      	beq.n	800dc36 <follow_path+0xc2>
		DIR dj;

		dp->obj.c_scl = fs->cdc_scl;
 800dbd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dbd2:	6a1a      	ldr	r2, [r3, #32]
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	621a      	str	r2, [r3, #32]
		dp->obj.c_size = fs->cdc_size;
 800dbd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dbda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	625a      	str	r2, [r3, #36]	@ 0x24
		dp->obj.c_ofs = fs->cdc_ofs;
 800dbe0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dbe2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	629a      	str	r2, [r3, #40]	@ 0x28
		res = load_obj_xdir(&dj, &dp->obj);
 800dbe8:	687a      	ldr	r2, [r7, #4]
 800dbea:	f107 0308 	add.w	r3, r7, #8
 800dbee:	4611      	mov	r1, r2
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f7fe ff28 	bl	800ca46 <load_obj_xdir>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		if (res != FR_OK) return res;
 800dbfc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d002      	beq.n	800dc0a <follow_path+0x96>
 800dc04:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dc08:	e0a8      	b.n	800dd5c <follow_path+0x1e8>
		dp->obj.objsize = ld_dword(fs->dirbuf + XDIR_FileSize);
 800dc0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dc0c:	691b      	ldr	r3, [r3, #16]
 800dc0e:	3338      	adds	r3, #56	@ 0x38
 800dc10:	4618      	mov	r0, r3
 800dc12:	f7fc fec9 	bl	800a9a8 <ld_dword>
 800dc16:	4603      	mov	r3, r0
 800dc18:	2200      	movs	r2, #0
 800dc1a:	461c      	mov	r4, r3
 800dc1c:	4615      	mov	r5, r2
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	e9c3 4504 	strd	r4, r5, [r3, #16]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800dc24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dc26:	691b      	ldr	r3, [r3, #16]
 800dc28:	3321      	adds	r3, #33	@ 0x21
 800dc2a:	781b      	ldrb	r3, [r3, #0]
 800dc2c:	f003 0302 	and.w	r3, r3, #2
 800dc30:	b2da      	uxtb	r2, r3
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	71da      	strb	r2, [r3, #7]
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	781b      	ldrb	r3, [r3, #0]
 800dc3a:	2b1f      	cmp	r3, #31
 800dc3c:	d80b      	bhi.n	800dc56 <follow_path+0xe2>
		dp->fn[NSFLAG] = NS_NONAME;
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	2280      	movs	r2, #128	@ 0x80
 800dc42:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		res = dir_sdi(dp, 0);
 800dc46:	2100      	movs	r1, #0
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	f7fe f9e0 	bl	800c00e <dir_sdi>
 800dc4e:	4603      	mov	r3, r0
 800dc50:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800dc54:	e080      	b.n	800dd58 <follow_path+0x1e4>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dc56:	463b      	mov	r3, r7
 800dc58:	4619      	mov	r1, r3
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f7ff fd5e 	bl	800d71c <create_name>
 800dc60:	4603      	mov	r3, r0
 800dc62:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			if (res != FR_OK) break;
 800dc66:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d16f      	bne.n	800dd4e <follow_path+0x1da>
			res = dir_find(dp);				/* Find an object with the segment name */
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f7ff f8b4 	bl	800cddc <dir_find>
 800dc74:	4603      	mov	r3, r0
 800dc76:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			ns = dp->fn[NSFLAG];
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800dc80:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (res != FR_OK) {				/* Failed to find the object */
 800dc84:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d021      	beq.n	800dcd0 <follow_path+0x15c>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800dc8c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dc90:	2b04      	cmp	r3, #4
 800dc92:	d15e      	bne.n	800dd52 <follow_path+0x1de>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800dc94:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dc98:	f003 0320 	and.w	r3, r3, #32
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d00d      	beq.n	800dcbc <follow_path+0x148>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800dca0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dca4:	f003 0304 	and.w	r3, r3, #4
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d04e      	beq.n	800dd4a <follow_path+0x1d6>
						dp->fn[NSFLAG] = NS_NONAME;
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	2280      	movs	r2, #128	@ 0x80
 800dcb0:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
						res = FR_OK;
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800dcba:	e04a      	b.n	800dd52 <follow_path+0x1de>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800dcbc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dcc0:	f003 0304 	and.w	r3, r3, #4
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d144      	bne.n	800dd52 <follow_path+0x1de>
 800dcc8:	2305      	movs	r3, #5
 800dcca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				break;
 800dcce:	e040      	b.n	800dd52 <follow_path+0x1de>
			}
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 800dcd0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dcd4:	f003 0304 	and.w	r3, r3, #4
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d13c      	bne.n	800dd56 <follow_path+0x1e2>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	799b      	ldrb	r3, [r3, #6]
 800dce0:	f003 0310 	and.w	r3, r3, #16
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d103      	bne.n	800dcf0 <follow_path+0x17c>
				res = FR_NO_PATH; break;
 800dce8:	2305      	movs	r3, #5
 800dcea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800dcee:	e033      	b.n	800dd58 <follow_path+0x1e4>
			}
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {	/* Save containing directory information for next dir */
 800dcf0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcf2:	781b      	ldrb	r3, [r3, #0]
 800dcf4:	2b04      	cmp	r3, #4
 800dcf6:	d118      	bne.n	800dd2a <follow_path+0x1b6>
				dp->obj.c_scl = dp->obj.sclust;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	689a      	ldr	r2, [r3, #8]
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	621a      	str	r2, [r3, #32]
				dp->obj.c_size = ((DWORD)dp->obj.objsize & 0xFFFFFF00) | dp->obj.stat;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800dd06:	4613      	mov	r3, r2
 800dd08:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800dd0c:	687a      	ldr	r2, [r7, #4]
 800dd0e:	79d2      	ldrb	r2, [r2, #7]
 800dd10:	431a      	orrs	r2, r3
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	625a      	str	r2, [r3, #36]	@ 0x24
				dp->obj.c_ofs = dp->blk_ofs;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	629a      	str	r2, [r3, #40]	@ 0x28
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	4619      	mov	r1, r3
 800dd22:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800dd24:	f7fe fe66 	bl	800c9f4 <init_alloc_info>
 800dd28:	e795      	b.n	800dc56 <follow_path+0xe2>
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800dd2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dd2c:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd38:	4413      	add	r3, r2
 800dd3a:	4619      	mov	r1, r3
 800dd3c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800dd3e:	f7fe faed 	bl	800c31c <ld_clust>
 800dd42:	4602      	mov	r2, r0
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	609a      	str	r2, [r3, #8]
 800dd48:	e785      	b.n	800dc56 <follow_path+0xe2>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800dd4a:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dd4c:	e783      	b.n	800dc56 <follow_path+0xe2>
			if (res != FR_OK) break;
 800dd4e:	bf00      	nop
 800dd50:	e002      	b.n	800dd58 <follow_path+0x1e4>
				break;
 800dd52:	bf00      	nop
 800dd54:	e000      	b.n	800dd58 <follow_path+0x1e4>
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 800dd56:	bf00      	nop
			}
		}
	}

	return res;
 800dd58:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	3768      	adds	r7, #104	@ 0x68
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bdb0      	pop	{r4, r5, r7, pc}

0800dd64 <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 800dd64:	b480      	push	{r7}
 800dd66:	b089      	sub	sp, #36	@ 0x24
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp;
	const TCHAR *tt;
	TCHAR tc;
	int i;
	int vol = -1;
 800dd6c:	f04f 33ff 	mov.w	r3, #4294967295
 800dd70:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	613b      	str	r3, [r7, #16]
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 800dd7c:	693b      	ldr	r3, [r7, #16]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d101      	bne.n	800dd86 <get_ldnumber+0x22>
 800dd82:	697b      	ldr	r3, [r7, #20]
 800dd84:	e02e      	b.n	800dde4 <get_ldnumber+0x80>
	do {					/* Find a colon in the path */
		tc = *tt++;
 800dd86:	69fb      	ldr	r3, [r7, #28]
 800dd88:	1c5a      	adds	r2, r3, #1
 800dd8a:	61fa      	str	r2, [r7, #28]
 800dd8c:	781b      	ldrb	r3, [r3, #0]
 800dd8e:	73fb      	strb	r3, [r7, #15]
	} while (!IsTerminator(tc) && tc != ':');
 800dd90:	7bfb      	ldrb	r3, [r7, #15]
 800dd92:	2b1f      	cmp	r3, #31
 800dd94:	d902      	bls.n	800dd9c <get_ldnumber+0x38>
 800dd96:	7bfb      	ldrb	r3, [r7, #15]
 800dd98:	2b3a      	cmp	r3, #58	@ 0x3a
 800dd9a:	d1f4      	bne.n	800dd86 <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 800dd9c:	7bfb      	ldrb	r3, [r7, #15]
 800dd9e:	2b3a      	cmp	r3, #58	@ 0x3a
 800dda0:	d11c      	bne.n	800dddc <get_ldnumber+0x78>
		i = FF_VOLUMES;
 800dda2:	2301      	movs	r3, #1
 800dda4:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 800dda6:	693b      	ldr	r3, [r7, #16]
 800dda8:	781b      	ldrb	r3, [r3, #0]
 800ddaa:	2b2f      	cmp	r3, #47	@ 0x2f
 800ddac:	d90c      	bls.n	800ddc8 <get_ldnumber+0x64>
 800ddae:	693b      	ldr	r3, [r7, #16]
 800ddb0:	781b      	ldrb	r3, [r3, #0]
 800ddb2:	2b39      	cmp	r3, #57	@ 0x39
 800ddb4:	d808      	bhi.n	800ddc8 <get_ldnumber+0x64>
 800ddb6:	693b      	ldr	r3, [r7, #16]
 800ddb8:	3302      	adds	r3, #2
 800ddba:	69fa      	ldr	r2, [r7, #28]
 800ddbc:	429a      	cmp	r2, r3
 800ddbe:	d103      	bne.n	800ddc8 <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 800ddc0:	693b      	ldr	r3, [r7, #16]
 800ddc2:	781b      	ldrb	r3, [r3, #0]
 800ddc4:	3b30      	subs	r3, #48	@ 0x30
 800ddc6:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 800ddc8:	69bb      	ldr	r3, [r7, #24]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	dc04      	bgt.n	800ddd8 <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 800ddce:	69bb      	ldr	r3, [r7, #24]
 800ddd0:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	69fa      	ldr	r2, [r7, #28]
 800ddd6:	601a      	str	r2, [r3, #0]
		}
		return vol;
 800ddd8:	697b      	ldr	r3, [r7, #20]
 800ddda:	e003      	b.n	800dde4 <get_ldnumber+0x80>
		return vol;
	}
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
 800dddc:	4b04      	ldr	r3, [pc, #16]	@ (800ddf0 <get_ldnumber+0x8c>)
 800ddde:	781b      	ldrb	r3, [r3, #0]
 800dde0:	617b      	str	r3, [r7, #20]
#else
	vol = 0;		/* Default drive is 0 */
#endif
	return vol;		/* Return the default drive */
 800dde2:	697b      	ldr	r3, [r7, #20]
}
 800dde4:	4618      	mov	r0, r3
 800dde6:	3724      	adds	r7, #36	@ 0x24
 800dde8:	46bd      	mov	sp, r7
 800ddea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddee:	4770      	bx	lr
 800ddf0:	240197ca 	.word	0x240197ca

0800ddf4 <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b084      	sub	sp, #16
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
 800ddfc:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	2200      	movs	r2, #0
 800de02:	711a      	strb	r2, [r3, #4]
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	f04f 32ff 	mov.w	r2, #4294967295
 800de0a:	649a      	str	r2, [r3, #72]	@ 0x48
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 800de0c:	6839      	ldr	r1, [r7, #0]
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f7fd fa3e 	bl	800b290 <move_window>
 800de14:	4603      	mov	r3, r0
 800de16:	2b00      	cmp	r3, #0
 800de18:	d001      	beq.n	800de1e <check_fs+0x2a>
 800de1a:	2304      	movs	r3, #4
 800de1c:	e099      	b.n	800df52 <check_fs+0x15e>
	sign = ld_word(fs->win + BS_55AA);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	334c      	adds	r3, #76	@ 0x4c
 800de22:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800de26:	4618      	mov	r0, r3
 800de28:	f7fc fda5 	bl	800a976 <ld_word>
 800de2c:	4603      	mov	r3, r0
 800de2e:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
 800de30:	89fb      	ldrh	r3, [r7, #14]
 800de32:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800de36:	4293      	cmp	r3, r2
 800de38:	d10b      	bne.n	800de52 <check_fs+0x5e>
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	334c      	adds	r3, #76	@ 0x4c
 800de3e:	220b      	movs	r2, #11
 800de40:	4946      	ldr	r1, [pc, #280]	@ (800df5c <check_fs+0x168>)
 800de42:	4618      	mov	r0, r3
 800de44:	f014 f8d1 	bl	8021fea <memcmp>
 800de48:	4603      	mov	r3, r0
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d101      	bne.n	800de52 <check_fs+0x5e>
 800de4e:	2301      	movs	r3, #1
 800de50:	e07f      	b.n	800df52 <check_fs+0x15e>
#endif
	b = fs->win[BS_JmpBoot];
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800de58:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 800de5a:	7b7b      	ldrb	r3, [r7, #13]
 800de5c:	2beb      	cmp	r3, #235	@ 0xeb
 800de5e:	d005      	beq.n	800de6c <check_fs+0x78>
 800de60:	7b7b      	ldrb	r3, [r7, #13]
 800de62:	2be9      	cmp	r3, #233	@ 0xe9
 800de64:	d002      	beq.n	800de6c <check_fs+0x78>
 800de66:	7b7b      	ldrb	r3, [r7, #13]
 800de68:	2be8      	cmp	r3, #232	@ 0xe8
 800de6a:	d16a      	bne.n	800df42 <check_fs+0x14e>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 800de6c:	89fb      	ldrh	r3, [r7, #14]
 800de6e:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800de72:	4293      	cmp	r3, r2
 800de74:	d10c      	bne.n	800de90 <check_fs+0x9c>
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	334c      	adds	r3, #76	@ 0x4c
 800de7a:	3352      	adds	r3, #82	@ 0x52
 800de7c:	2208      	movs	r2, #8
 800de7e:	4938      	ldr	r1, [pc, #224]	@ (800df60 <check_fs+0x16c>)
 800de80:	4618      	mov	r0, r3
 800de82:	f014 f8b2 	bl	8021fea <memcmp>
 800de86:	4603      	mov	r3, r0
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d101      	bne.n	800de90 <check_fs+0x9c>
			return 0;	/* It is an FAT32 VBR */
 800de8c:	2300      	movs	r3, #0
 800de8e:	e060      	b.n	800df52 <check_fs+0x15e>
		}
		/* FAT volumes formatted with early MS-DOS lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_word(fs->win + BPB_BytsPerSec);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	334c      	adds	r3, #76	@ 0x4c
 800de94:	330b      	adds	r3, #11
 800de96:	4618      	mov	r0, r3
 800de98:	f7fc fd6d 	bl	800a976 <ld_word>
 800de9c:	4603      	mov	r3, r0
 800de9e:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800dea6:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 800dea8:	897a      	ldrh	r2, [r7, #10]
 800deaa:	897b      	ldrh	r3, [r7, #10]
 800deac:	3b01      	subs	r3, #1
 800deae:	4013      	ands	r3, r2
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d146      	bne.n	800df42 <check_fs+0x14e>
 800deb4:	897b      	ldrh	r3, [r7, #10]
 800deb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800deba:	d342      	bcc.n	800df42 <check_fs+0x14e>
 800debc:	897b      	ldrh	r3, [r7, #10]
 800debe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dec2:	d83e      	bhi.n	800df42 <check_fs+0x14e>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 800dec4:	7b7b      	ldrb	r3, [r7, #13]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d03b      	beq.n	800df42 <check_fs+0x14e>
 800deca:	7b7a      	ldrb	r2, [r7, #13]
 800decc:	7b7b      	ldrb	r3, [r7, #13]
 800dece:	3b01      	subs	r3, #1
 800ded0:	4013      	ands	r3, r2
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d135      	bne.n	800df42 <check_fs+0x14e>
			&& ld_word(fs->win + BPB_RsvdSecCnt) != 0	/* Properness of reserved sectors (MNBZ) */
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	334c      	adds	r3, #76	@ 0x4c
 800deda:	330e      	adds	r3, #14
 800dedc:	4618      	mov	r0, r3
 800dede:	f7fc fd4a 	bl	800a976 <ld_word>
 800dee2:	4603      	mov	r3, r0
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d02c      	beq.n	800df42 <check_fs+0x14e>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of FATs (1 or 2) */
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800deee:	3b01      	subs	r3, #1
 800def0:	2b01      	cmp	r3, #1
 800def2:	d826      	bhi.n	800df42 <check_fs+0x14e>
			&& ld_word(fs->win + BPB_RootEntCnt) != 0	/* Properness of root dir entries (MNBZ) */
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	334c      	adds	r3, #76	@ 0x4c
 800def8:	3311      	adds	r3, #17
 800defa:	4618      	mov	r0, r3
 800defc:	f7fc fd3b 	bl	800a976 <ld_word>
 800df00:	4603      	mov	r3, r0
 800df02:	2b00      	cmp	r3, #0
 800df04:	d01d      	beq.n	800df42 <check_fs+0x14e>
			&& (ld_word(fs->win + BPB_TotSec16) >= 128 || ld_dword(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume sectors (>=128) */
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	334c      	adds	r3, #76	@ 0x4c
 800df0a:	3313      	adds	r3, #19
 800df0c:	4618      	mov	r0, r3
 800df0e:	f7fc fd32 	bl	800a976 <ld_word>
 800df12:	4603      	mov	r3, r0
 800df14:	2b7f      	cmp	r3, #127	@ 0x7f
 800df16:	d809      	bhi.n	800df2c <check_fs+0x138>
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	334c      	adds	r3, #76	@ 0x4c
 800df1c:	3320      	adds	r3, #32
 800df1e:	4618      	mov	r0, r3
 800df20:	f7fc fd42 	bl	800a9a8 <ld_dword>
 800df24:	4603      	mov	r3, r0
 800df26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800df2a:	d30a      	bcc.n	800df42 <check_fs+0x14e>
			&& ld_word(fs->win + BPB_FATSz16) != 0) {	/* Properness of FAT size (MNBZ) */
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	334c      	adds	r3, #76	@ 0x4c
 800df30:	3316      	adds	r3, #22
 800df32:	4618      	mov	r0, r3
 800df34:	f7fc fd1f 	bl	800a976 <ld_word>
 800df38:	4603      	mov	r3, r0
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d001      	beq.n	800df42 <check_fs+0x14e>
				return 0;	/* It can be presumed an FAT VBR */
 800df3e:	2300      	movs	r3, #0
 800df40:	e007      	b.n	800df52 <check_fs+0x15e>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (valid or invalid BS) */
 800df42:	89fb      	ldrh	r3, [r7, #14]
 800df44:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800df48:	4293      	cmp	r3, r2
 800df4a:	d101      	bne.n	800df50 <check_fs+0x15c>
 800df4c:	2302      	movs	r3, #2
 800df4e:	e000      	b.n	800df52 <check_fs+0x15e>
 800df50:	2303      	movs	r3, #3
}
 800df52:	4618      	mov	r0, r3
 800df54:	3710      	adds	r7, #16
 800df56:	46bd      	mov	sp, r7
 800df58:	bd80      	pop	{r7, pc}
 800df5a:	bf00      	nop
 800df5c:	08025618 	.word	0x08025618
 800df60:	08025624 	.word	0x08025624

0800df64 <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:find as SFD and partitions, >0:forced partition number */
)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b088      	sub	sp, #32
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
 800df6c:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 800df6e:	2100      	movs	r1, #0
 800df70:	6878      	ldr	r0, [r7, #4]
 800df72:	f7ff ff3f 	bl	800ddf4 <check_fs>
 800df76:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 800df78:	69bb      	ldr	r3, [r7, #24]
 800df7a:	2b02      	cmp	r3, #2
 800df7c:	d007      	beq.n	800df8e <find_volume+0x2a>
 800df7e:	69bb      	ldr	r3, [r7, #24]
 800df80:	2b02      	cmp	r3, #2
 800df82:	d802      	bhi.n	800df8a <find_volume+0x26>
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d101      	bne.n	800df8e <find_volume+0x2a>
 800df8a:	69bb      	ldr	r3, [r7, #24]
 800df8c:	e045      	b.n	800e01a <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has 4 partitions max */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800df8e:	2300      	movs	r3, #0
 800df90:	61fb      	str	r3, [r7, #28]
 800df92:	e014      	b.n	800dfbe <find_volume+0x5a>
		mbr_pt[i] = ld_dword(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800df9a:	69fb      	ldr	r3, [r7, #28]
 800df9c:	011b      	lsls	r3, r3, #4
 800df9e:	f503 73e3 	add.w	r3, r3, #454	@ 0x1c6
 800dfa2:	4413      	add	r3, r2
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	f7fc fcff 	bl	800a9a8 <ld_dword>
 800dfaa:	4602      	mov	r2, r0
 800dfac:	69fb      	ldr	r3, [r7, #28]
 800dfae:	009b      	lsls	r3, r3, #2
 800dfb0:	3320      	adds	r3, #32
 800dfb2:	443b      	add	r3, r7
 800dfb4:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800dfb8:	69fb      	ldr	r3, [r7, #28]
 800dfba:	3301      	adds	r3, #1
 800dfbc:	61fb      	str	r3, [r7, #28]
 800dfbe:	69fb      	ldr	r3, [r7, #28]
 800dfc0:	2b03      	cmp	r3, #3
 800dfc2:	d9e7      	bls.n	800df94 <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d002      	beq.n	800dfd0 <find_volume+0x6c>
 800dfca:	683b      	ldr	r3, [r7, #0]
 800dfcc:	3b01      	subs	r3, #1
 800dfce:	e000      	b.n	800dfd2 <find_volume+0x6e>
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 800dfd4:	69fb      	ldr	r3, [r7, #28]
 800dfd6:	009b      	lsls	r3, r3, #2
 800dfd8:	3320      	adds	r3, #32
 800dfda:	443b      	add	r3, r7
 800dfdc:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d00b      	beq.n	800dffc <find_volume+0x98>
 800dfe4:	69fb      	ldr	r3, [r7, #28]
 800dfe6:	009b      	lsls	r3, r3, #2
 800dfe8:	3320      	adds	r3, #32
 800dfea:	443b      	add	r3, r7
 800dfec:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800dff0:	4619      	mov	r1, r3
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f7ff fefe 	bl	800ddf4 <check_fs>
 800dff8:	4603      	mov	r3, r0
 800dffa:	e000      	b.n	800dffe <find_volume+0x9a>
 800dffc:	2303      	movs	r3, #3
 800dffe:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d108      	bne.n	800e018 <find_volume+0xb4>
 800e006:	69bb      	ldr	r3, [r7, #24]
 800e008:	2b01      	cmp	r3, #1
 800e00a:	d905      	bls.n	800e018 <find_volume+0xb4>
 800e00c:	69fb      	ldr	r3, [r7, #28]
 800e00e:	3301      	adds	r3, #1
 800e010:	61fb      	str	r3, [r7, #28]
 800e012:	69fb      	ldr	r3, [r7, #28]
 800e014:	2b03      	cmp	r3, #3
 800e016:	d9dd      	bls.n	800dfd4 <find_volume+0x70>
	return fmt;
 800e018:	69bb      	ldr	r3, [r7, #24]
}
 800e01a:	4618      	mov	r0, r3
 800e01c:	3720      	adds	r7, #32
 800e01e:	46bd      	mov	sp, r7
 800e020:	bd80      	pop	{r7, pc}
	...

0800e024 <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* Desiered access mode to check write protection */
)
{
 800e024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e028:	b09a      	sub	sp, #104	@ 0x68
 800e02a:	af00      	add	r7, sp, #0
 800e02c:	61f8      	str	r0, [r7, #28]
 800e02e:	61b9      	str	r1, [r7, #24]
 800e030:	4613      	mov	r3, r2
 800e032:	75fb      	strb	r3, [r7, #23]
	WORD nrsv;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 800e034:	69bb      	ldr	r3, [r7, #24]
 800e036:	2200      	movs	r2, #0
 800e038:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e03a:	69f8      	ldr	r0, [r7, #28]
 800e03c:	f7ff fe92 	bl	800dd64 <get_ldnumber>
 800e040:	64b8      	str	r0, [r7, #72]	@ 0x48
	if (vol < 0) return FR_INVALID_DRIVE;
 800e042:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e044:	2b00      	cmp	r3, #0
 800e046:	da01      	bge.n	800e04c <mount_volume+0x28>
 800e048:	230b      	movs	r3, #11
 800e04a:	e327      	b.n	800e69c <mount_volume+0x678>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 800e04c:	4aa0      	ldr	r2, [pc, #640]	@ (800e2d0 <mount_volume+0x2ac>)
 800e04e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e054:	647b      	str	r3, [r7, #68]	@ 0x44
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 800e056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d101      	bne.n	800e060 <mount_volume+0x3c>
 800e05c:	230c      	movs	r3, #12
 800e05e:	e31d      	b.n	800e69c <mount_volume+0x678>
#if FF_FS_REENTRANT
	if (!lock_volume(fs, 1)) return FR_TIMEOUT;	/* Lock the volume, and system if needed */
 800e060:	2101      	movs	r1, #1
 800e062:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800e064:	f7fc ff0c 	bl	800ae80 <lock_volume>
 800e068:	4603      	mov	r3, r0
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d101      	bne.n	800e072 <mount_volume+0x4e>
 800e06e:	230f      	movs	r3, #15
 800e070:	e314      	b.n	800e69c <mount_volume+0x678>
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 800e072:	69bb      	ldr	r3, [r7, #24]
 800e074:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e076:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e078:	7dfb      	ldrb	r3, [r7, #23]
 800e07a:	f023 0301 	bic.w	r3, r3, #1
 800e07e:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 800e080:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e082:	781b      	ldrb	r3, [r3, #0]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d01a      	beq.n	800e0be <mount_volume+0x9a>
		stat = disk_status(fs->pdrv);
 800e088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e08a:	785b      	ldrb	r3, [r3, #1]
 800e08c:	4618      	mov	r0, r3
 800e08e:	f7fc fbc7 	bl	800a820 <disk_status>
 800e092:	4603      	mov	r3, r0
 800e094:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e098:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e09c:	f003 0301 	and.w	r3, r3, #1
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d10c      	bne.n	800e0be <mount_volume+0x9a>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e0a4:	7dfb      	ldrb	r3, [r7, #23]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d007      	beq.n	800e0ba <mount_volume+0x96>
 800e0aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e0ae:	f003 0304 	and.w	r3, r3, #4
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d001      	beq.n	800e0ba <mount_volume+0x96>
				return FR_WRITE_PROTECTED;
 800e0b6:	230a      	movs	r3, #10
 800e0b8:	e2f0      	b.n	800e69c <mount_volume+0x678>
			}
			return FR_OK;				/* The filesystem object is already valid */
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	e2ee      	b.n	800e69c <mount_volume+0x678>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Invalidate the filesystem object */
 800e0be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->pdrv);	/* Initialize the volume hosting physical drive */
 800e0c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0c6:	785b      	ldrb	r3, [r3, #1]
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	f7fc fbc4 	bl	800a856 <disk_initialize>
 800e0ce:	4603      	mov	r3, r0
 800e0d0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e0d4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e0d8:	f003 0301 	and.w	r3, r3, #1
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d001      	beq.n	800e0e4 <mount_volume+0xc0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e0e0:	2303      	movs	r3, #3
 800e0e2:	e2db      	b.n	800e69c <mount_volume+0x678>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e0e4:	7dfb      	ldrb	r3, [r7, #23]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d007      	beq.n	800e0fa <mount_volume+0xd6>
 800e0ea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e0ee:	f003 0304 	and.w	r3, r3, #4
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d001      	beq.n	800e0fa <mount_volume+0xd6>
		return FR_WRITE_PROTECTED;
 800e0f6:	230a      	movs	r3, #10
 800e0f8:	e2d0      	b.n	800e69c <mount_volume+0x678>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT volume on the hosting drive */
	fmt = find_volume(fs, LD2PT(vol));
 800e0fa:	2100      	movs	r1, #0
 800e0fc:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800e0fe:	f7ff ff31 	bl	800df64 <find_volume>
 800e102:	65b8      	str	r0, [r7, #88]	@ 0x58
	if (fmt == 4) return FR_DISK_ERR;		/* An error occurred in the disk I/O layer */
 800e104:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e106:	2b04      	cmp	r3, #4
 800e108:	d101      	bne.n	800e10e <mount_volume+0xea>
 800e10a:	2301      	movs	r3, #1
 800e10c:	e2c6      	b.n	800e69c <mount_volume+0x678>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e10e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e110:	2b01      	cmp	r3, #1
 800e112:	d901      	bls.n	800e118 <mount_volume+0xf4>
 800e114:	230d      	movs	r3, #13
 800e116:	e2c1      	b.n	800e69c <mount_volume+0x678>
	bsect = fs->winsect;					/* Volume offset in the hosting physical drive */
 800e118:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e11a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e11c:	63fb      	str	r3, [r7, #60]	@ 0x3c

	/* An FAT volume is found (bsect). Following code initializes the filesystem object */

#if FF_FS_EXFAT
	if (fmt == 1) {
 800e11e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e120:	2b01      	cmp	r3, #1
 800e122:	f040 813d 	bne.w	800e3a0 <mount_volume+0x37c>
		QWORD maxlba;
		DWORD so, cv, bcl, i;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800e126:	230b      	movs	r3, #11
 800e128:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e12a:	e002      	b.n	800e132 <mount_volume+0x10e>
 800e12c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e12e:	3301      	adds	r3, #1
 800e130:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e132:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e134:	2b3f      	cmp	r3, #63	@ 0x3f
 800e136:	d806      	bhi.n	800e146 <mount_volume+0x122>
 800e138:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e13a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e13c:	4413      	add	r3, r2
 800e13e:	334c      	adds	r3, #76	@ 0x4c
 800e140:	781b      	ldrb	r3, [r3, #0]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d0f2      	beq.n	800e12c <mount_volume+0x108>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800e146:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e148:	2b3f      	cmp	r3, #63	@ 0x3f
 800e14a:	d801      	bhi.n	800e150 <mount_volume+0x12c>
 800e14c:	230d      	movs	r3, #13
 800e14e:	e2a5      	b.n	800e69c <mount_volume+0x678>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT version (must be version 1.0) */
 800e150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e152:	334c      	adds	r3, #76	@ 0x4c
 800e154:	3368      	adds	r3, #104	@ 0x68
 800e156:	4618      	mov	r0, r3
 800e158:	f7fc fc0d 	bl	800a976 <ld_word>
 800e15c:	4603      	mov	r3, r0
 800e15e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e162:	d001      	beq.n	800e168 <mount_volume+0x144>
 800e164:	230d      	movs	r3, #13
 800e166:	e299      	b.n	800e69c <mount_volume+0x678>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800e168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e16a:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800e16e:	2b09      	cmp	r3, #9
 800e170:	d001      	beq.n	800e176 <mount_volume+0x152>
			return FR_NO_FILESYSTEM;
 800e172:	230d      	movs	r3, #13
 800e174:	e292      	b.n	800e69c <mount_volume+0x678>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA of the volume + 1 */
 800e176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e178:	334c      	adds	r3, #76	@ 0x4c
 800e17a:	3348      	adds	r3, #72	@ 0x48
 800e17c:	4618      	mov	r0, r3
 800e17e:	f7fc fc36 	bl	800a9ee <ld_qword>
 800e182:	4602      	mov	r2, r0
 800e184:	460b      	mov	r3, r1
 800e186:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e188:	2000      	movs	r0, #0
 800e18a:	60b9      	str	r1, [r7, #8]
 800e18c:	60f8      	str	r0, [r7, #12]
 800e18e:	68b9      	ldr	r1, [r7, #8]
 800e190:	1851      	adds	r1, r2, r1
 800e192:	6039      	str	r1, [r7, #0]
 800e194:	68f9      	ldr	r1, [r7, #12]
 800e196:	eb43 0101 	adc.w	r1, r3, r1
 800e19a:	6079      	str	r1, [r7, #4]
 800e19c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1a0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		if (!FF_LBA64 && maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be accessed in 32-bit LBA) */
 800e1a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800e1a8:	2b01      	cmp	r3, #1
 800e1aa:	d301      	bcc.n	800e1b0 <mount_volume+0x18c>
 800e1ac:	230d      	movs	r3, #13
 800e1ae:	e275      	b.n	800e69c <mount_volume+0x678>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800e1b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1b2:	334c      	adds	r3, #76	@ 0x4c
 800e1b4:	3354      	adds	r3, #84	@ 0x54
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	f7fc fbf6 	bl	800a9a8 <ld_dword>
 800e1bc:	4602      	mov	r2, r0
 800e1be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1c0:	631a      	str	r2, [r3, #48]	@ 0x30

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800e1c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1c4:	f893 20ba 	ldrb.w	r2, [r3, #186]	@ 0xba
 800e1c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1ca:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800e1cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1ce:	78db      	ldrb	r3, [r3, #3]
 800e1d0:	2b01      	cmp	r3, #1
 800e1d2:	d001      	beq.n	800e1d8 <mount_volume+0x1b4>
 800e1d4:	230d      	movs	r3, #13
 800e1d6:	e261      	b.n	800e69c <mount_volume+0x678>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800e1d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1da:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800e1de:	461a      	mov	r2, r3
 800e1e0:	2301      	movs	r3, #1
 800e1e2:	4093      	lsls	r3, r2
 800e1e4:	b29a      	uxth	r2, r3
 800e1e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1e8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768 sectors) */
 800e1ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1ec:	895b      	ldrh	r3, [r3, #10]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d101      	bne.n	800e1f6 <mount_volume+0x1d2>
 800e1f2:	230d      	movs	r3, #13
 800e1f4:	e252      	b.n	800e69c <mount_volume+0x678>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800e1f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1f8:	334c      	adds	r3, #76	@ 0x4c
 800e1fa:	335c      	adds	r3, #92	@ 0x5c
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	f7fc fbd3 	bl	800a9a8 <ld_dword>
 800e202:	6338      	str	r0, [r7, #48]	@ 0x30
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800e204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e206:	4a33      	ldr	r2, [pc, #204]	@ (800e2d4 <mount_volume+0x2b0>)
 800e208:	4293      	cmp	r3, r2
 800e20a:	d901      	bls.n	800e210 <mount_volume+0x1ec>
 800e20c:	230d      	movs	r3, #13
 800e20e:	e245      	b.n	800e69c <mount_volume+0x678>
		fs->n_fatent = nclst + 2;
 800e210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e212:	1c9a      	adds	r2, r3, #2
 800e214:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e216:	62da      	str	r2, [r3, #44]	@ 0x2c

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800e218:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e21a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e21c:	635a      	str	r2, [r3, #52]	@ 0x34
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800e21e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e220:	334c      	adds	r3, #76	@ 0x4c
 800e222:	3358      	adds	r3, #88	@ 0x58
 800e224:	4618      	mov	r0, r3
 800e226:	f7fc fbbf 	bl	800a9a8 <ld_dword>
 800e22a:	4602      	mov	r2, r0
 800e22c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e22e:	441a      	add	r2, r3
 800e230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e232:	641a      	str	r2, [r3, #64]	@ 0x40
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800e234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e236:	334c      	adds	r3, #76	@ 0x4c
 800e238:	3350      	adds	r3, #80	@ 0x50
 800e23a:	4618      	mov	r0, r3
 800e23c:	f7fc fbb4 	bl	800a9a8 <ld_dword>
 800e240:	4602      	mov	r2, r0
 800e242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e244:	441a      	add	r2, r3
 800e246:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e248:	639a      	str	r2, [r3, #56]	@ 0x38
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size required) */
 800e24a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e24c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e24e:	2200      	movs	r2, #0
 800e250:	469a      	mov	sl, r3
 800e252:	4693      	mov	fp, r2
 800e254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e256:	895b      	ldrh	r3, [r3, #10]
 800e258:	461a      	mov	r2, r3
 800e25a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e25c:	fb02 f303 	mul.w	r3, r2, r3
 800e260:	2200      	movs	r2, #0
 800e262:	4698      	mov	r8, r3
 800e264:	4691      	mov	r9, r2
 800e266:	eb1a 0408 	adds.w	r4, sl, r8
 800e26a:	eb4b 0509 	adc.w	r5, fp, r9
 800e26e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800e272:	42a2      	cmp	r2, r4
 800e274:	41ab      	sbcs	r3, r5
 800e276:	d201      	bcs.n	800e27c <mount_volume+0x258>
 800e278:	230d      	movs	r3, #13
 800e27a:	e20f      	b.n	800e69c <mount_volume+0x678>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800e27c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e27e:	334c      	adds	r3, #76	@ 0x4c
 800e280:	3360      	adds	r3, #96	@ 0x60
 800e282:	4618      	mov	r0, r3
 800e284:	f7fc fb90 	bl	800a9a8 <ld_dword>
 800e288:	4602      	mov	r2, r0
 800e28a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e28c:	63da      	str	r2, [r3, #60]	@ 0x3c

		/* Get bitmap location and check if it is contiguous (implementation assumption) */
		so = i = 0;
 800e28e:	2300      	movs	r3, #0
 800e290:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e294:	657b      	str	r3, [r7, #84]	@ 0x54
		for (;;) {	/* Find the bitmap entry in the root directory (in only first cluster) */
			if (i == 0) {
 800e296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d120      	bne.n	800e2de <mount_volume+0x2ba>
				if (so >= fs->csize) return FR_NO_FILESYSTEM;	/* Not found? */
 800e29c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e29e:	895b      	ldrh	r3, [r3, #10]
 800e2a0:	461a      	mov	r2, r3
 800e2a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2a4:	4293      	cmp	r3, r2
 800e2a6:	d301      	bcc.n	800e2ac <mount_volume+0x288>
 800e2a8:	230d      	movs	r3, #13
 800e2aa:	e1f7      	b.n	800e69c <mount_volume+0x678>
				if (move_window(fs, clst2sect(fs, (DWORD)fs->dirbase) + so) != FR_OK) return FR_DISK_ERR;
 800e2ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e2b0:	4619      	mov	r1, r3
 800e2b2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800e2b4:	f7fd f888 	bl	800b3c8 <clst2sect>
 800e2b8:	4602      	mov	r2, r0
 800e2ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2bc:	4413      	add	r3, r2
 800e2be:	4619      	mov	r1, r3
 800e2c0:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800e2c2:	f7fc ffe5 	bl	800b290 <move_window>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d005      	beq.n	800e2d8 <mount_volume+0x2b4>
 800e2cc:	2301      	movs	r3, #1
 800e2ce:	e1e5      	b.n	800e69c <mount_volume+0x678>
 800e2d0:	240197c4 	.word	0x240197c4
 800e2d4:	7ffffffd 	.word	0x7ffffffd
				so++;
 800e2d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2da:	3301      	adds	r3, #1
 800e2dc:	657b      	str	r3, [r7, #84]	@ 0x54
			}
			if (fs->win[i] == ET_BITMAP) break;			/* Is it a bitmap entry? */
 800e2de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e2e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2e2:	4413      	add	r3, r2
 800e2e4:	334c      	adds	r3, #76	@ 0x4c
 800e2e6:	781b      	ldrb	r3, [r3, #0]
 800e2e8:	2b81      	cmp	r3, #129	@ 0x81
 800e2ea:	d005      	beq.n	800e2f8 <mount_volume+0x2d4>
			i = (i + SZDIRE) % SS(fs);	/* Next entry */
 800e2ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2ee:	3320      	adds	r3, #32
 800e2f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
			if (i == 0) {
 800e2f6:	e7ce      	b.n	800e296 <mount_volume+0x272>
			if (fs->win[i] == ET_BITMAP) break;			/* Is it a bitmap entry? */
 800e2f8:	bf00      	nop
		}
		bcl = ld_dword(fs->win + i + 20);				/* Bitmap cluster */
 800e2fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2fc:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800e300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e302:	3314      	adds	r3, #20
 800e304:	4413      	add	r3, r2
 800e306:	4618      	mov	r0, r3
 800e308:	f7fc fb4e 	bl	800a9a8 <ld_dword>
 800e30c:	6538      	str	r0, [r7, #80]	@ 0x50
		if (bcl < 2 || bcl >= fs->n_fatent) return FR_NO_FILESYSTEM;	/* (Wrong cluster#) */
 800e30e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e310:	2b01      	cmp	r3, #1
 800e312:	d904      	bls.n	800e31e <mount_volume+0x2fa>
 800e314:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e318:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e31a:	429a      	cmp	r2, r3
 800e31c:	d301      	bcc.n	800e322 <mount_volume+0x2fe>
 800e31e:	230d      	movs	r3, #13
 800e320:	e1bc      	b.n	800e69c <mount_volume+0x678>
		fs->bitbase = fs->database + fs->csize * (bcl - 2);	/* Bitmap sector */
 800e322:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e324:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e328:	895b      	ldrh	r3, [r3, #10]
 800e32a:	4619      	mov	r1, r3
 800e32c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e32e:	3b02      	subs	r3, #2
 800e330:	fb01 f303 	mul.w	r3, r1, r3
 800e334:	441a      	add	r2, r3
 800e336:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e338:	645a      	str	r2, [r3, #68]	@ 0x44
		for (;;) {	/* Check if bitmap is contiguous */
			if (move_window(fs, fs->fatbase + bcl / (SS(fs) / 4)) != FR_OK) return FR_DISK_ERR;
 800e33a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e33c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e33e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e340:	09db      	lsrs	r3, r3, #7
 800e342:	4413      	add	r3, r2
 800e344:	4619      	mov	r1, r3
 800e346:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800e348:	f7fc ffa2 	bl	800b290 <move_window>
 800e34c:	4603      	mov	r3, r0
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d001      	beq.n	800e356 <mount_volume+0x332>
 800e352:	2301      	movs	r3, #1
 800e354:	e1a2      	b.n	800e69c <mount_volume+0x678>
			cv = ld_dword(fs->win + bcl % (SS(fs) / 4) * 4);
 800e356:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e358:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 800e35c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e35e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e362:	009b      	lsls	r3, r3, #2
 800e364:	4413      	add	r3, r2
 800e366:	4618      	mov	r0, r3
 800e368:	f7fc fb1e 	bl	800a9a8 <ld_dword>
 800e36c:	6278      	str	r0, [r7, #36]	@ 0x24
			if (cv == 0xFFFFFFFF) break;				/* Last link? */
 800e36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e370:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e374:	d008      	beq.n	800e388 <mount_volume+0x364>
			if (cv != ++bcl) return FR_NO_FILESYSTEM;	/* Fragmented bitmap? */
 800e376:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e378:	3301      	adds	r3, #1
 800e37a:	653b      	str	r3, [r7, #80]	@ 0x50
 800e37c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e37e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e380:	429a      	cmp	r2, r3
 800e382:	d0da      	beq.n	800e33a <mount_volume+0x316>
 800e384:	230d      	movs	r3, #13
 800e386:	e189      	b.n	800e69c <mount_volume+0x678>
			if (cv == 0xFFFFFFFF) break;				/* Last link? */
 800e388:	bf00      	nop
		}

#if !FF_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e38a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e38c:	f04f 32ff 	mov.w	r2, #4294967295
 800e390:	619a      	str	r2, [r3, #24]
 800e392:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e394:	699a      	ldr	r2, [r3, #24]
 800e396:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e398:	615a      	str	r2, [r3, #20]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800e39a:	2304      	movs	r3, #4
 800e39c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e39e:	e168      	b.n	800e672 <mount_volume+0x64e>
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e3a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3a2:	334c      	adds	r3, #76	@ 0x4c
 800e3a4:	330b      	adds	r3, #11
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	f7fc fae5 	bl	800a976 <ld_word>
 800e3ac:	4603      	mov	r3, r0
 800e3ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e3b2:	d001      	beq.n	800e3b8 <mount_volume+0x394>
 800e3b4:	230d      	movs	r3, #13
 800e3b6:	e171      	b.n	800e69c <mount_volume+0x678>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e3b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3ba:	334c      	adds	r3, #76	@ 0x4c
 800e3bc:	3316      	adds	r3, #22
 800e3be:	4618      	mov	r0, r3
 800e3c0:	f7fc fad9 	bl	800a976 <ld_word>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	663b      	str	r3, [r7, #96]	@ 0x60
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e3c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d106      	bne.n	800e3dc <mount_volume+0x3b8>
 800e3ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3d0:	334c      	adds	r3, #76	@ 0x4c
 800e3d2:	3324      	adds	r3, #36	@ 0x24
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	f7fc fae7 	bl	800a9a8 <ld_dword>
 800e3da:	6638      	str	r0, [r7, #96]	@ 0x60
		fs->fsize = fasize;
 800e3dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3de:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e3e0:	631a      	str	r2, [r3, #48]	@ 0x30

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e3e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3e4:	f893 205c 	ldrb.w	r2, [r3, #92]	@ 0x5c
 800e3e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3ea:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e3ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3ee:	78db      	ldrb	r3, [r3, #3]
 800e3f0:	2b01      	cmp	r3, #1
 800e3f2:	d005      	beq.n	800e400 <mount_volume+0x3dc>
 800e3f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3f6:	78db      	ldrb	r3, [r3, #3]
 800e3f8:	2b02      	cmp	r3, #2
 800e3fa:	d001      	beq.n	800e400 <mount_volume+0x3dc>
 800e3fc:	230d      	movs	r3, #13
 800e3fe:	e14d      	b.n	800e69c <mount_volume+0x678>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e400:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e402:	78db      	ldrb	r3, [r3, #3]
 800e404:	461a      	mov	r2, r3
 800e406:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e408:	fb02 f303 	mul.w	r3, r2, r3
 800e40c:	663b      	str	r3, [r7, #96]	@ 0x60

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e40e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e410:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e414:	461a      	mov	r2, r3
 800e416:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e418:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e41a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e41c:	895b      	ldrh	r3, [r3, #10]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d008      	beq.n	800e434 <mount_volume+0x410>
 800e422:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e424:	895b      	ldrh	r3, [r3, #10]
 800e426:	461a      	mov	r2, r3
 800e428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e42a:	895b      	ldrh	r3, [r3, #10]
 800e42c:	3b01      	subs	r3, #1
 800e42e:	4013      	ands	r3, r2
 800e430:	2b00      	cmp	r3, #0
 800e432:	d001      	beq.n	800e438 <mount_volume+0x414>
 800e434:	230d      	movs	r3, #13
 800e436:	e131      	b.n	800e69c <mount_volume+0x678>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e438:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e43a:	334c      	adds	r3, #76	@ 0x4c
 800e43c:	3311      	adds	r3, #17
 800e43e:	4618      	mov	r0, r3
 800e440:	f7fc fa99 	bl	800a976 <ld_word>
 800e444:	4603      	mov	r3, r0
 800e446:	461a      	mov	r2, r3
 800e448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e44a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e44c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e44e:	891b      	ldrh	r3, [r3, #8]
 800e450:	f003 030f 	and.w	r3, r3, #15
 800e454:	b29b      	uxth	r3, r3
 800e456:	2b00      	cmp	r3, #0
 800e458:	d001      	beq.n	800e45e <mount_volume+0x43a>
 800e45a:	230d      	movs	r3, #13
 800e45c:	e11e      	b.n	800e69c <mount_volume+0x678>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e45e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e460:	334c      	adds	r3, #76	@ 0x4c
 800e462:	3313      	adds	r3, #19
 800e464:	4618      	mov	r0, r3
 800e466:	f7fc fa86 	bl	800a976 <ld_word>
 800e46a:	4603      	mov	r3, r0
 800e46c:	667b      	str	r3, [r7, #100]	@ 0x64
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e46e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e470:	2b00      	cmp	r3, #0
 800e472:	d106      	bne.n	800e482 <mount_volume+0x45e>
 800e474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e476:	334c      	adds	r3, #76	@ 0x4c
 800e478:	3320      	adds	r3, #32
 800e47a:	4618      	mov	r0, r3
 800e47c:	f7fc fa94 	bl	800a9a8 <ld_dword>
 800e480:	6678      	str	r0, [r7, #100]	@ 0x64

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e482:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e484:	334c      	adds	r3, #76	@ 0x4c
 800e486:	330e      	adds	r3, #14
 800e488:	4618      	mov	r0, r3
 800e48a:	f7fc fa74 	bl	800a976 <ld_word>
 800e48e:	4603      	mov	r3, r0
 800e490:	877b      	strh	r3, [r7, #58]	@ 0x3a
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e492:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800e494:	2b00      	cmp	r3, #0
 800e496:	d101      	bne.n	800e49c <mount_volume+0x478>
 800e498:	230d      	movs	r3, #13
 800e49a:	e0ff      	b.n	800e69c <mount_volume+0x678>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e49c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800e49e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e4a0:	4413      	add	r3, r2
 800e4a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e4a4:	8912      	ldrh	r2, [r2, #8]
 800e4a6:	0912      	lsrs	r2, r2, #4
 800e4a8:	b292      	uxth	r2, r2
 800e4aa:	4413      	add	r3, r2
 800e4ac:	637b      	str	r3, [r7, #52]	@ 0x34
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e4ae:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e4b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4b2:	429a      	cmp	r2, r3
 800e4b4:	d201      	bcs.n	800e4ba <mount_volume+0x496>
 800e4b6:	230d      	movs	r3, #13
 800e4b8:	e0f0      	b.n	800e69c <mount_volume+0x678>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e4ba:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e4bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4be:	1ad3      	subs	r3, r2, r3
 800e4c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e4c2:	8952      	ldrh	r2, [r2, #10]
 800e4c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800e4c8:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e4ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d101      	bne.n	800e4d4 <mount_volume+0x4b0>
 800e4d0:	230d      	movs	r3, #13
 800e4d2:	e0e3      	b.n	800e69c <mount_volume+0x678>
		fmt = 0;
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 800e4d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4da:	4a73      	ldr	r2, [pc, #460]	@ (800e6a8 <mount_volume+0x684>)
 800e4dc:	4293      	cmp	r3, r2
 800e4de:	d801      	bhi.n	800e4e4 <mount_volume+0x4c0>
 800e4e0:	2303      	movs	r3, #3
 800e4e2:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e4e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4e6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e4ea:	4293      	cmp	r3, r2
 800e4ec:	d801      	bhi.n	800e4f2 <mount_volume+0x4ce>
 800e4ee:	2302      	movs	r3, #2
 800e4f0:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e4f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4f4:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e4f8:	4293      	cmp	r3, r2
 800e4fa:	d801      	bhi.n	800e500 <mount_volume+0x4dc>
 800e4fc:	2301      	movs	r3, #1
 800e4fe:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (fmt == 0) return FR_NO_FILESYSTEM;
 800e500:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e502:	2b00      	cmp	r3, #0
 800e504:	d101      	bne.n	800e50a <mount_volume+0x4e6>
 800e506:	230d      	movs	r3, #13
 800e508:	e0c8      	b.n	800e69c <mount_volume+0x678>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e50a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e50c:	1c9a      	adds	r2, r3, #2
 800e50e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e510:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->volbase = bsect;							/* Volume start sector */
 800e512:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e514:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e516:	635a      	str	r2, [r3, #52]	@ 0x34
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e518:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800e51a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e51c:	441a      	add	r2, r3
 800e51e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e520:	639a      	str	r2, [r3, #56]	@ 0x38
		fs->database = bsect + sysect;					/* Data start sector */
 800e522:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e526:	441a      	add	r2, r3
 800e528:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e52a:	641a      	str	r2, [r3, #64]	@ 0x40
		if (fmt == FS_FAT32) {
 800e52c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e52e:	2b03      	cmp	r3, #3
 800e530:	d11e      	bne.n	800e570 <mount_volume+0x54c>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e532:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e534:	334c      	adds	r3, #76	@ 0x4c
 800e536:	332a      	adds	r3, #42	@ 0x2a
 800e538:	4618      	mov	r0, r3
 800e53a:	f7fc fa1c 	bl	800a976 <ld_word>
 800e53e:	4603      	mov	r3, r0
 800e540:	2b00      	cmp	r3, #0
 800e542:	d001      	beq.n	800e548 <mount_volume+0x524>
 800e544:	230d      	movs	r3, #13
 800e546:	e0a9      	b.n	800e69c <mount_volume+0x678>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e548:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e54a:	891b      	ldrh	r3, [r3, #8]
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d001      	beq.n	800e554 <mount_volume+0x530>
 800e550:	230d      	movs	r3, #13
 800e552:	e0a3      	b.n	800e69c <mount_volume+0x678>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e554:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e556:	334c      	adds	r3, #76	@ 0x4c
 800e558:	332c      	adds	r3, #44	@ 0x2c
 800e55a:	4618      	mov	r0, r3
 800e55c:	f7fc fa24 	bl	800a9a8 <ld_dword>
 800e560:	4602      	mov	r2, r0
 800e562:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e564:	63da      	str	r2, [r3, #60]	@ 0x3c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e566:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e56a:	009b      	lsls	r3, r3, #2
 800e56c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e56e:	e01e      	b.n	800e5ae <mount_volume+0x58a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800e570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e572:	891b      	ldrh	r3, [r3, #8]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d101      	bne.n	800e57c <mount_volume+0x558>
 800e578:	230d      	movs	r3, #13
 800e57a:	e08f      	b.n	800e69c <mount_volume+0x678>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e57c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e57e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e580:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e582:	441a      	add	r2, r3
 800e584:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e586:	63da      	str	r2, [r3, #60]	@ 0x3c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e588:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e58a:	2b02      	cmp	r3, #2
 800e58c:	d103      	bne.n	800e596 <mount_volume+0x572>
 800e58e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e592:	005b      	lsls	r3, r3, #1
 800e594:	e00a      	b.n	800e5ac <mount_volume+0x588>
 800e596:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e59a:	4613      	mov	r3, r2
 800e59c:	005b      	lsls	r3, r3, #1
 800e59e:	4413      	add	r3, r2
 800e5a0:	085a      	lsrs	r2, r3, #1
 800e5a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5a6:	f003 0301 	and.w	r3, r3, #1
 800e5aa:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e5ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e5ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e5b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e5b4:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e5b8:	0a5b      	lsrs	r3, r3, #9
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d201      	bcs.n	800e5c2 <mount_volume+0x59e>
 800e5be:	230d      	movs	r3, #13
 800e5c0:	e06c      	b.n	800e69c <mount_volume+0x678>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e5c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5c4:	f04f 32ff 	mov.w	r2, #4294967295
 800e5c8:	619a      	str	r2, [r3, #24]
 800e5ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5cc:	699a      	ldr	r2, [r3, #24]
 800e5ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5d0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800e5d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5d4:	2280      	movs	r2, #128	@ 0x80
 800e5d6:	715a      	strb	r2, [r3, #5]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 800e5d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e5da:	2b03      	cmp	r3, #3
 800e5dc:	d149      	bne.n	800e672 <mount_volume+0x64e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e5de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5e0:	334c      	adds	r3, #76	@ 0x4c
 800e5e2:	3330      	adds	r3, #48	@ 0x30
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	f7fc f9c6 	bl	800a976 <ld_word>
 800e5ea:	4603      	mov	r3, r0
 800e5ec:	2b01      	cmp	r3, #1
 800e5ee:	d140      	bne.n	800e672 <mount_volume+0x64e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e5f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e5f2:	3301      	adds	r3, #1
 800e5f4:	4619      	mov	r1, r3
 800e5f6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800e5f8:	f7fc fe4a 	bl	800b290 <move_window>
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d137      	bne.n	800e672 <mount_volume+0x64e>
		{
			fs->fsi_flag = 0;
 800e602:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e604:	2200      	movs	r2, #0
 800e606:	715a      	strb	r2, [r3, #5]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 800e608:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e60a:	334c      	adds	r3, #76	@ 0x4c
 800e60c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e610:	4618      	mov	r0, r3
 800e612:	f7fc f9b0 	bl	800a976 <ld_word>
 800e616:	4603      	mov	r3, r0
 800e618:	461a      	mov	r2, r3
 800e61a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e61e:	429a      	cmp	r2, r3
 800e620:	d127      	bne.n	800e672 <mount_volume+0x64e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e622:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e624:	334c      	adds	r3, #76	@ 0x4c
 800e626:	4618      	mov	r0, r3
 800e628:	f7fc f9be 	bl	800a9a8 <ld_dword>
 800e62c:	4603      	mov	r3, r0
 800e62e:	4a1f      	ldr	r2, [pc, #124]	@ (800e6ac <mount_volume+0x688>)
 800e630:	4293      	cmp	r3, r2
 800e632:	d11e      	bne.n	800e672 <mount_volume+0x64e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e634:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e636:	334c      	adds	r3, #76	@ 0x4c
 800e638:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e63c:	4618      	mov	r0, r3
 800e63e:	f7fc f9b3 	bl	800a9a8 <ld_dword>
 800e642:	4603      	mov	r3, r0
 800e644:	4a1a      	ldr	r2, [pc, #104]	@ (800e6b0 <mount_volume+0x68c>)
 800e646:	4293      	cmp	r3, r2
 800e648:	d113      	bne.n	800e672 <mount_volume+0x64e>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e64a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e64c:	334c      	adds	r3, #76	@ 0x4c
 800e64e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800e652:	4618      	mov	r0, r3
 800e654:	f7fc f9a8 	bl	800a9a8 <ld_dword>
 800e658:	4602      	mov	r2, r0
 800e65a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e65c:	619a      	str	r2, [r3, #24]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e65e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e660:	334c      	adds	r3, #76	@ 0x4c
 800e662:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e666:	4618      	mov	r0, r3
 800e668:	f7fc f99e 	bl	800a9a8 <ld_dword>
 800e66c:	4602      	mov	r2, r0
 800e66e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e670:	615a      	str	r2, [r3, #20]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type (the filesystem object gets valid) */
 800e672:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e674:	b2da      	uxtb	r2, r3
 800e676:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e678:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800e67a:	4b0e      	ldr	r3, [pc, #56]	@ (800e6b4 <mount_volume+0x690>)
 800e67c:	881b      	ldrh	r3, [r3, #0]
 800e67e:	3301      	adds	r3, #1
 800e680:	b29a      	uxth	r2, r3
 800e682:	4b0c      	ldr	r3, [pc, #48]	@ (800e6b4 <mount_volume+0x690>)
 800e684:	801a      	strh	r2, [r3, #0]
 800e686:	4b0b      	ldr	r3, [pc, #44]	@ (800e6b4 <mount_volume+0x690>)
 800e688:	881a      	ldrh	r2, [r3, #0]
 800e68a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e68c:	80da      	strh	r2, [r3, #6]
#if FF_FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if FF_FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 800e68e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e690:	2200      	movs	r2, #0
 800e692:	61da      	str	r2, [r3, #28]
#endif
#if FF_FS_LOCK				/* Clear file lock semaphores */
	clear_share(fs);
 800e694:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800e696:	f7fc fd9b 	bl	800b1d0 <clear_share>
#endif
	return FR_OK;
 800e69a:	2300      	movs	r3, #0
}
 800e69c:	4618      	mov	r0, r3
 800e69e:	3768      	adds	r7, #104	@ 0x68
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e6a6:	bf00      	nop
 800e6a8:	0ffffff5 	.word	0x0ffffff5
 800e6ac:	41615252 	.word	0x41615252
 800e6b0:	61417272 	.word	0x61417272
 800e6b4:	240197c8 	.word	0x240197c8

0800e6b8 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR structure, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b084      	sub	sp, #16
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
 800e6c0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e6c2:	2309      	movs	r3, #9
 800e6c4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d02f      	beq.n	800e72c <validate+0x74>
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d02b      	beq.n	800e72c <validate+0x74>
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	781b      	ldrb	r3, [r3, #0]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d026      	beq.n	800e72c <validate+0x74>
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	889a      	ldrh	r2, [r3, #4]
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	88db      	ldrh	r3, [r3, #6]
 800e6e8:	429a      	cmp	r2, r3
 800e6ea:	d11f      	bne.n	800e72c <validate+0x74>
#if FF_FS_REENTRANT
		if (lock_volume(obj->fs, 0)) {	/* Take a grant to access the volume */
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	2100      	movs	r1, #0
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	f7fc fbc4 	bl	800ae80 <lock_volume>
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d014      	beq.n	800e728 <validate+0x70>
			if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the hosting phsical drive is kept initialized */
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	785b      	ldrb	r3, [r3, #1]
 800e704:	4618      	mov	r0, r3
 800e706:	f7fc f88b 	bl	800a820 <disk_status>
 800e70a:	4603      	mov	r3, r0
 800e70c:	f003 0301 	and.w	r3, r3, #1
 800e710:	2b00      	cmp	r3, #0
 800e712:	d102      	bne.n	800e71a <validate+0x62>
				res = FR_OK;
 800e714:	2300      	movs	r3, #0
 800e716:	73fb      	strb	r3, [r7, #15]
 800e718:	e008      	b.n	800e72c <validate+0x74>
			} else {
				unlock_volume(obj->fs, FR_OK);	/* Invalidated volume, abort to access */
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	2100      	movs	r1, #0
 800e720:	4618      	mov	r0, r3
 800e722:	f7fc fbdb 	bl	800aedc <unlock_volume>
 800e726:	e001      	b.n	800e72c <validate+0x74>
			}
		} else {	/* Could not take */
			res = FR_TIMEOUT;
 800e728:	230f      	movs	r3, #15
 800e72a:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the hosting phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Return corresponding filesystem object if it is valid */
 800e72c:	7bfb      	ldrb	r3, [r7, #15]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d102      	bne.n	800e738 <validate+0x80>
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	e000      	b.n	800e73a <validate+0x82>
 800e738:	2300      	movs	r3, #0
 800e73a:	683a      	ldr	r2, [r7, #0]
 800e73c:	6013      	str	r3, [r2, #0]
	return res;
 800e73e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e740:	4618      	mov	r0, r3
 800e742:	3710      	adds	r7, #16
 800e744:	46bd      	mov	sp, r7
 800e746:	bd80      	pop	{r7, pc}

0800e748 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	b088      	sub	sp, #32
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	60f8      	str	r0, [r7, #12]
 800e750:	60b9      	str	r1, [r7, #8]
 800e752:	4613      	mov	r3, r2
 800e754:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e756:	68bb      	ldr	r3, [r7, #8]
 800e758:	613b      	str	r3, [r7, #16]


	/* Get volume ID (logical drive number) */
	vol = get_ldnumber(&rp);
 800e75a:	f107 0310 	add.w	r3, r7, #16
 800e75e:	4618      	mov	r0, r3
 800e760:	f7ff fb00 	bl	800dd64 <get_ldnumber>
 800e764:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e766:	69fb      	ldr	r3, [r7, #28]
 800e768:	2b00      	cmp	r3, #0
 800e76a:	da01      	bge.n	800e770 <f_mount+0x28>
 800e76c:	230b      	movs	r3, #11
 800e76e:	e059      	b.n	800e824 <f_mount+0xdc>
	cfs = FatFs[vol];			/* Pointer to the filesystem object of the volume */
 800e770:	4a2e      	ldr	r2, [pc, #184]	@ (800e82c <f_mount+0xe4>)
 800e772:	69fb      	ldr	r3, [r7, #28]
 800e774:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e778:	61bb      	str	r3, [r7, #24]

	if (cfs) {					/* Unregister current filesystem object if regsitered */
 800e77a:	69bb      	ldr	r3, [r7, #24]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d00d      	beq.n	800e79c <f_mount+0x54>
		FatFs[vol] = 0;
 800e780:	4a2a      	ldr	r2, [pc, #168]	@ (800e82c <f_mount+0xe4>)
 800e782:	69fb      	ldr	r3, [r7, #28]
 800e784:	2100      	movs	r1, #0
 800e786:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
#if FF_FS_LOCK
		clear_share(cfs);
 800e78a:	69b8      	ldr	r0, [r7, #24]
 800e78c:	f7fc fd20 	bl	800b1d0 <clear_share>
#endif
#if FF_FS_REENTRANT				/* Discard mutex of the current volume */
		ff_mutex_delete(vol);
 800e790:	69f8      	ldr	r0, [r7, #28]
 800e792:	f001 feb7 	bl	8010504 <ff_mutex_delete>
#endif
		cfs->fs_type = 0;		/* Invalidate the filesystem object to be unregistered */
 800e796:	69bb      	ldr	r3, [r7, #24]
 800e798:	2200      	movs	r2, #0
 800e79a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {					/* Register new filesystem object */
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d02a      	beq.n	800e7f8 <f_mount+0xb0>
		fs->pdrv = LD2PD(vol);	/* Volume hosting physical drive */
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	69fa      	ldr	r2, [r7, #28]
 800e7a6:	b2d2      	uxtb	r2, r2
 800e7a8:	705a      	strb	r2, [r3, #1]
#if FF_FS_REENTRANT				/* Create a volume mutex */
		fs->ldrv = (BYTE)vol;	/* Owner volume ID */
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	69fa      	ldr	r2, [r7, #28]
 800e7ae:	b2d2      	uxtb	r2, r2
 800e7b0:	709a      	strb	r2, [r3, #2]
		if (!ff_mutex_create(vol)) return FR_INT_ERR;
 800e7b2:	69f8      	ldr	r0, [r7, #28]
 800e7b4:	f001 fe8a 	bl	80104cc <ff_mutex_create>
 800e7b8:	4603      	mov	r3, r0
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d101      	bne.n	800e7c2 <f_mount+0x7a>
 800e7be:	2302      	movs	r3, #2
 800e7c0:	e030      	b.n	800e824 <f_mount+0xdc>
#if FF_FS_LOCK
		if (SysLock == 0) {		/* Create a system mutex if needed */
 800e7c2:	4b1b      	ldr	r3, [pc, #108]	@ (800e830 <f_mount+0xe8>)
 800e7c4:	781b      	ldrb	r3, [r3, #0]
 800e7c6:	b2db      	uxtb	r3, r3
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d10d      	bne.n	800e7e8 <f_mount+0xa0>
			if (!ff_mutex_create(FF_VOLUMES)) {
 800e7cc:	2001      	movs	r0, #1
 800e7ce:	f001 fe7d 	bl	80104cc <ff_mutex_create>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d104      	bne.n	800e7e2 <f_mount+0x9a>
				ff_mutex_delete(vol);
 800e7d8:	69f8      	ldr	r0, [r7, #28]
 800e7da:	f001 fe93 	bl	8010504 <ff_mutex_delete>
				return FR_INT_ERR;
 800e7de:	2302      	movs	r3, #2
 800e7e0:	e020      	b.n	800e824 <f_mount+0xdc>
			}
			SysLock = 1;		/* System mutex is ready */
 800e7e2:	4b13      	ldr	r3, [pc, #76]	@ (800e830 <f_mount+0xe8>)
 800e7e4:	2201      	movs	r2, #1
 800e7e6:	701a      	strb	r2, [r3, #0]
		}
#endif
#endif
		fs->fs_type = 0;		/* Invalidate the new filesystem object */
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	2200      	movs	r2, #0
 800e7ec:	701a      	strb	r2, [r3, #0]
		FatFs[vol] = fs;		/* Register new fs object */
 800e7ee:	68fa      	ldr	r2, [r7, #12]
 800e7f0:	490e      	ldr	r1, [pc, #56]	@ (800e82c <f_mount+0xe4>)
 800e7f2:	69fb      	ldr	r3, [r7, #28]
 800e7f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	if (opt == 0) return FR_OK;	/* Do not mount now, it will be mounted in subsequent file functions */
 800e7f8:	79fb      	ldrb	r3, [r7, #7]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d101      	bne.n	800e802 <f_mount+0xba>
 800e7fe:	2300      	movs	r3, #0
 800e800:	e010      	b.n	800e824 <f_mount+0xdc>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e802:	f107 010c 	add.w	r1, r7, #12
 800e806:	f107 0308 	add.w	r3, r7, #8
 800e80a:	2200      	movs	r2, #0
 800e80c:	4618      	mov	r0, r3
 800e80e:	f7ff fc09 	bl	800e024 <mount_volume>
 800e812:	4603      	mov	r3, r0
 800e814:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	7dfa      	ldrb	r2, [r7, #23]
 800e81a:	4611      	mov	r1, r2
 800e81c:	4618      	mov	r0, r3
 800e81e:	f7fc fb5d 	bl	800aedc <unlock_volume>
 800e822:	7dfb      	ldrb	r3, [r7, #23]
}
 800e824:	4618      	mov	r0, r3
 800e826:	3720      	adds	r7, #32
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}
 800e82c:	240197c4 	.word	0x240197c4
 800e830:	2401980c 	.word	0x2401980c

0800e834 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 800e834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e838:	f2ad 4dfc 	subw	sp, sp, #1276	@ 0x4fc
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e842:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800e846:	6018      	str	r0, [r3, #0]
 800e848:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e84c:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 800e850:	6019      	str	r1, [r3, #0]
 800e852:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e856:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800e85a:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e85c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e860:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d101      	bne.n	800e86e <f_open+0x3a>
 800e86a:	2309      	movs	r3, #9
 800e86c:	e386      	b.n	800ef7c <f_open+0x748>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 800e86e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e872:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800e876:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 800e87a:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 800e87e:	7812      	ldrb	r2, [r2, #0]
 800e880:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e884:	701a      	strb	r2, [r3, #0]
	res = mount_volume(&path, &fs, mode);
 800e886:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e88a:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800e88e:	781a      	ldrb	r2, [r3, #0]
 800e890:	f207 4184 	addw	r1, r7, #1156	@ 0x484
 800e894:	f107 0318 	add.w	r3, r7, #24
 800e898:	4618      	mov	r0, r3
 800e89a:	f7ff fbc3 	bl	800e024 <mount_volume>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
	if (res == FR_OK) {
 800e8a4:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	f040 8352 	bne.w	800ef52 <f_open+0x71e>
		dj.obj.fs = fs;
 800e8ae:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800e8b2:	f8c7 3488 	str.w	r3, [r7, #1160]	@ 0x488
		INIT_NAMBUF(fs);
 800e8b6:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800e8ba:	f507 7221 	add.w	r2, r7, #644	@ 0x284
 800e8be:	60da      	str	r2, [r3, #12]
 800e8c0:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800e8c4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800e8c8:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800e8ca:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e8ce:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 800e8d2:	681a      	ldr	r2, [r3, #0]
 800e8d4:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 800e8d8:	4611      	mov	r1, r2
 800e8da:	4618      	mov	r0, r3
 800e8dc:	f7ff f94a 	bl	800db74 <follow_path>
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 800e8e6:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d11c      	bne.n	800e928 <f_open+0xf4>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e8ee:	f897 34d3 	ldrb.w	r3, [r7, #1235]	@ 0x4d3
 800e8f2:	b25b      	sxtb	r3, r3
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	da03      	bge.n	800e900 <f_open+0xcc>
				res = FR_INVALID_NAME;
 800e8f8:	2306      	movs	r3, #6
 800e8fa:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 800e8fe:	e013      	b.n	800e928 <f_open+0xf4>
			}
#if FF_FS_LOCK
			else {
				res = chk_share(&dj, (mode & ~FA_READ) ? 1 : 0);	/* Check if the file can be used */
 800e900:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e904:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800e908:	781b      	ldrb	r3, [r3, #0]
 800e90a:	2b01      	cmp	r3, #1
 800e90c:	bf8c      	ite	hi
 800e90e:	2301      	movhi	r3, #1
 800e910:	2300      	movls	r3, #0
 800e912:	b2db      	uxtb	r3, r3
 800e914:	461a      	mov	r2, r3
 800e916:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 800e91a:	4611      	mov	r1, r2
 800e91c:	4618      	mov	r0, r3
 800e91e:	f7fc fb0f 	bl	800af40 <chk_share>
 800e922:	4603      	mov	r3, r0
 800e924:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e928:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e92c:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800e930:	781b      	ldrb	r3, [r3, #0]
 800e932:	f003 031c 	and.w	r3, r3, #28
 800e936:	2b00      	cmp	r3, #0
 800e938:	f000 811d 	beq.w	800eb76 <f_open+0x342>
			if (res != FR_OK) {					/* No file, create new */
 800e93c:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800e940:	2b00      	cmp	r3, #0
 800e942:	d01f      	beq.n	800e984 <f_open+0x150>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e944:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800e948:	2b04      	cmp	r3, #4
 800e94a:	d10e      	bne.n	800e96a <f_open+0x136>
#if FF_FS_LOCK
					res = enq_share() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e94c:	f7fc fb54 	bl	800aff8 <enq_share>
 800e950:	4603      	mov	r3, r0
 800e952:	2b00      	cmp	r3, #0
 800e954:	d006      	beq.n	800e964 <f_open+0x130>
 800e956:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 800e95a:	4618      	mov	r0, r3
 800e95c:	f7fe fb68 	bl	800d030 <dir_register>
 800e960:	4603      	mov	r3, r0
 800e962:	e000      	b.n	800e966 <f_open+0x132>
 800e964:	2312      	movs	r3, #18
 800e966:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e96a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e96e:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800e972:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 800e976:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 800e97a:	7812      	ldrb	r2, [r2, #0]
 800e97c:	f042 0208 	orr.w	r2, r2, #8
 800e980:	701a      	strb	r2, [r3, #0]
 800e982:	e015      	b.n	800e9b0 <f_open+0x17c>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e984:	f897 348e 	ldrb.w	r3, [r7, #1166]	@ 0x48e
 800e988:	f003 0311 	and.w	r3, r3, #17
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d003      	beq.n	800e998 <f_open+0x164>
					res = FR_DENIED;
 800e990:	2307      	movs	r3, #7
 800e992:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 800e996:	e00b      	b.n	800e9b0 <f_open+0x17c>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e998:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e99c:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800e9a0:	781b      	ldrb	r3, [r3, #0]
 800e9a2:	f003 0304 	and.w	r3, r3, #4
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d002      	beq.n	800e9b0 <f_open+0x17c>
 800e9aa:	2308      	movs	r3, #8
 800e9ac:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 800e9b0:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	f040 80fe 	bne.w	800ebb6 <f_open+0x382>
 800e9ba:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e9be:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800e9c2:	781b      	ldrb	r3, [r3, #0]
 800e9c4:	f003 0308 	and.w	r3, r3, #8
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	f000 80f4 	beq.w	800ebb6 <f_open+0x382>
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 800e9ce:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800e9d2:	781b      	ldrb	r3, [r3, #0]
 800e9d4:	2b04      	cmp	r3, #4
 800e9d6:	d16f      	bne.n	800eab8 <f_open+0x284>
					/* Get current allocation info */
					fp->obj.fs = fs;
 800e9d8:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 800e9dc:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e9e0:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	601a      	str	r2, [r3, #0]
					init_alloc_info(fs, &fp->obj);
 800e9e8:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 800e9ec:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800e9f0:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	4619      	mov	r1, r3
 800e9f8:	4610      	mov	r0, r2
 800e9fa:	f7fd fffb 	bl	800c9f4 <init_alloc_info>
					/* Set directory entry block initial state */
					memset(fs->dirbuf + 2, 0, 30);	/* Clear 85 entry except for NumSec */
 800e9fe:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ea02:	691b      	ldr	r3, [r3, #16]
 800ea04:	3302      	adds	r3, #2
 800ea06:	221e      	movs	r2, #30
 800ea08:	2100      	movs	r1, #0
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	f013 fb17 	bl	802203e <memset>
					memset(fs->dirbuf + 38, 0, 26);	/* Clear C0 entry except for NumName and NameHash */
 800ea10:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ea14:	691b      	ldr	r3, [r3, #16]
 800ea16:	3326      	adds	r3, #38	@ 0x26
 800ea18:	221a      	movs	r2, #26
 800ea1a:	2100      	movs	r1, #0
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	f013 fb0e 	bl	802203e <memset>
					fs->dirbuf[XDIR_Attr] = AM_ARC;
 800ea22:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ea26:	691b      	ldr	r3, [r3, #16]
 800ea28:	3304      	adds	r3, #4
 800ea2a:	2220      	movs	r2, #32
 800ea2c:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_CrtTime, GET_FATTIME());
 800ea2e:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ea32:	691b      	ldr	r3, [r3, #16]
 800ea34:	f103 0408 	add.w	r4, r3, #8
 800ea38:	f7fb ff95 	bl	800a966 <get_fattime>
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	4619      	mov	r1, r3
 800ea40:	4620      	mov	r0, r4
 800ea42:	f7fc f8ca 	bl	800abda <st_dword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 800ea46:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ea4a:	691b      	ldr	r3, [r3, #16]
 800ea4c:	3321      	adds	r3, #33	@ 0x21
 800ea4e:	2201      	movs	r2, #1
 800ea50:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 800ea52:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 800ea56:	4618      	mov	r0, r3
 800ea58:	f7fe f82e 	bl	800cab8 <store_xdir>
 800ea5c:	4603      	mov	r3, r0
 800ea5e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
					if (res == FR_OK && fp->obj.sclust != 0) {	/* Remove the cluster chain if exist */
 800ea62:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	f040 80a5 	bne.w	800ebb6 <f_open+0x382>
 800ea6c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ea70:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	689b      	ldr	r3, [r3, #8]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	f000 809c 	beq.w	800ebb6 <f_open+0x382>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800ea7e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ea82:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ea86:	6818      	ldr	r0, [r3, #0]
 800ea88:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ea8c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	689b      	ldr	r3, [r3, #8]
 800ea94:	2200      	movs	r2, #0
 800ea96:	4619      	mov	r1, r3
 800ea98:	f7fd f810 	bl	800babc <remove_chain>
 800ea9c:	4603      	mov	r3, r0
 800ea9e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 800eaa2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800eaa6:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	689a      	ldr	r2, [r3, #8]
 800eaae:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800eab2:	3a01      	subs	r2, #1
 800eab4:	615a      	str	r2, [r3, #20]
 800eab6:	e07e      	b.n	800ebb6 <f_open+0x382>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					tm = GET_FATTIME();					/* Set created time */
 800eab8:	f7fb ff55 	bl	800a966 <get_fattime>
 800eabc:	f8c7 04e4 	str.w	r0, [r7, #1252]	@ 0x4e4
					st_dword(dj.dir + DIR_CrtTime, tm);
 800eac0:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 800eac4:	330e      	adds	r3, #14
 800eac6:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 800eaca:	4618      	mov	r0, r3
 800eacc:	f7fc f885 	bl	800abda <st_dword>
					st_dword(dj.dir + DIR_ModTime, tm);
 800ead0:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 800ead4:	3316      	adds	r3, #22
 800ead6:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 800eada:	4618      	mov	r0, r3
 800eadc:	f7fc f87d 	bl	800abda <st_dword>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 800eae0:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800eae4:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 800eae8:	4611      	mov	r1, r2
 800eaea:	4618      	mov	r0, r3
 800eaec:	f7fd fc16 	bl	800c31c <ld_clust>
 800eaf0:	f8c7 04e0 	str.w	r0, [r7, #1248]	@ 0x4e0
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800eaf4:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 800eaf8:	330b      	adds	r3, #11
 800eafa:	2220      	movs	r2, #32
 800eafc:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800eafe:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800eb02:	f8d7 14c4 	ldr.w	r1, [r7, #1220]	@ 0x4c4
 800eb06:	2200      	movs	r2, #0
 800eb08:	4618      	mov	r0, r3
 800eb0a:	f7fd fc26 	bl	800c35a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800eb0e:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 800eb12:	331c      	adds	r3, #28
 800eb14:	2100      	movs	r1, #0
 800eb16:	4618      	mov	r0, r3
 800eb18:	f7fc f85f 	bl	800abda <st_dword>
					fs->wflag = 1;
 800eb1c:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800eb20:	2201      	movs	r2, #1
 800eb22:	711a      	strb	r2, [r3, #4]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 800eb24:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d044      	beq.n	800ebb6 <f_open+0x382>
						sc = fs->winsect;
 800eb2c:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800eb30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eb32:	f8c7 34dc 	str.w	r3, [r7, #1244]	@ 0x4dc
						res = remove_chain(&dj.obj, cl, 0);
 800eb36:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	f8d7 14e0 	ldr.w	r1, [r7, #1248]	@ 0x4e0
 800eb40:	4618      	mov	r0, r3
 800eb42:	f7fc ffbb 	bl	800babc <remove_chain>
 800eb46:	4603      	mov	r3, r0
 800eb48:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
						if (res == FR_OK) {
 800eb4c:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d130      	bne.n	800ebb6 <f_open+0x382>
							res = move_window(fs, sc);
 800eb54:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800eb58:	f8d7 14dc 	ldr.w	r1, [r7, #1244]	@ 0x4dc
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	f7fc fb97 	bl	800b290 <move_window>
 800eb62:	4603      	mov	r3, r0
 800eb64:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800eb68:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800eb6c:	f8d7 24e0 	ldr.w	r2, [r7, #1248]	@ 0x4e0
 800eb70:	3a01      	subs	r2, #1
 800eb72:	615a      	str	r2, [r3, #20]
 800eb74:	e01f      	b.n	800ebb6 <f_open+0x382>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 800eb76:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d11b      	bne.n	800ebb6 <f_open+0x382>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 800eb7e:	f897 348e 	ldrb.w	r3, [r7, #1166]	@ 0x48e
 800eb82:	f003 0310 	and.w	r3, r3, #16
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d003      	beq.n	800eb92 <f_open+0x35e>
					res = FR_NO_FILE;
 800eb8a:	2304      	movs	r3, #4
 800eb8c:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 800eb90:	e011      	b.n	800ebb6 <f_open+0x382>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 800eb92:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800eb96:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800eb9a:	781b      	ldrb	r3, [r3, #0]
 800eb9c:	f003 0302 	and.w	r3, r3, #2
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d008      	beq.n	800ebb6 <f_open+0x382>
 800eba4:	f897 348e 	ldrb.w	r3, [r7, #1166]	@ 0x48e
 800eba8:	f003 0301 	and.w	r3, r3, #1
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d002      	beq.n	800ebb6 <f_open+0x382>
						res = FR_DENIED;
 800ebb0:	2307      	movs	r3, #7
 800ebb2:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
					}
				}
			}
		}
		if (res == FR_OK) {
 800ebb6:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d148      	bne.n	800ec50 <f_open+0x41c>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 800ebbe:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ebc2:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800ebc6:	781b      	ldrb	r3, [r3, #0]
 800ebc8:	f003 0308 	and.w	r3, r3, #8
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d00b      	beq.n	800ebe8 <f_open+0x3b4>
 800ebd0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ebd4:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800ebd8:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 800ebdc:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 800ebe0:	7812      	ldrb	r2, [r2, #0]
 800ebe2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ebe6:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ebe8:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ebec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ebee:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ebf2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	649a      	str	r2, [r3, #72]	@ 0x48
			fp->dir_ptr = dj.dir;
 800ebfa:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 800ebfe:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ec02:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	64da      	str	r2, [r3, #76]	@ 0x4c
#if FF_FS_LOCK
			fp->obj.lockid = inc_share(&dj, (mode & ~FA_READ) ? 1 : 0);	/* Lock the file for this session */
 800ec0a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ec0e:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800ec12:	781b      	ldrb	r3, [r3, #0]
 800ec14:	2b01      	cmp	r3, #1
 800ec16:	bf8c      	ite	hi
 800ec18:	2301      	movhi	r3, #1
 800ec1a:	2300      	movls	r3, #0
 800ec1c:	b2db      	uxtb	r3, r3
 800ec1e:	461a      	mov	r2, r3
 800ec20:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 800ec24:	4611      	mov	r1, r2
 800ec26:	4618      	mov	r0, r3
 800ec28:	f7fc fa08 	bl	800b03c <inc_share>
 800ec2c:	4602      	mov	r2, r0
 800ec2e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ec32:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	62da      	str	r2, [r3, #44]	@ 0x2c
			if (fp->obj.lockid == 0) res = FR_INT_ERR;
 800ec3a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ec3e:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d102      	bne.n	800ec50 <f_open+0x41c>
 800ec4a:	2302      	movs	r3, #2
 800ec4c:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ec50:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	f040 817c 	bne.w	800ef52 <f_open+0x71e>
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800ec5a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ec5e:	781b      	ldrb	r3, [r3, #0]
 800ec60:	2b04      	cmp	r3, #4
 800ec62:	d12b      	bne.n	800ecbc <f_open+0x488>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 800ec64:	f8d7 2490 	ldr.w	r2, [r7, #1168]	@ 0x490
 800ec68:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ec6c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 800ec74:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 800ec78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec7c:	4613      	mov	r3, r2
 800ec7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ec82:	f897 248f 	ldrb.w	r2, [r7, #1167]	@ 0x48f
 800ec86:	431a      	orrs	r2, r3
 800ec88:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ec8c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	625a      	str	r2, [r3, #36]	@ 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 800ec94:	f8d7 24d4 	ldr.w	r2, [r7, #1236]	@ 0x4d4
 800ec98:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ec9c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	629a      	str	r2, [r3, #40]	@ 0x28
				init_alloc_info(fs, &fp->obj);
 800eca4:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 800eca8:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ecac:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	4619      	mov	r1, r3
 800ecb4:	4610      	mov	r0, r2
 800ecb6:	f7fd fe9d 	bl	800c9f4 <init_alloc_info>
 800ecba:	e021      	b.n	800ed00 <f_open+0x4cc>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ecbc:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ecc0:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 800ecc4:	4611      	mov	r1, r2
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	f7fd fb28 	bl	800c31c <ld_clust>
 800eccc:	4602      	mov	r2, r0
 800ecce:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ecd2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ecda:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 800ecde:	331c      	adds	r3, #28
 800ece0:	4618      	mov	r0, r3
 800ece2:	f7fb fe61 	bl	800a9a8 <ld_dword>
 800ece6:	4603      	mov	r3, r0
 800ece8:	2200      	movs	r2, #0
 800ecea:	60bb      	str	r3, [r7, #8]
 800ecec:	60fa      	str	r2, [r7, #12]
 800ecee:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ecf2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ecfc:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
 800ed00:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ed04:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
			fp->obj.fs = fs;	/* Validate the file object */
 800ed0e:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 800ed12:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ed16:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ed1e:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ed22:	88da      	ldrh	r2, [r3, #6]
 800ed24:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ed28:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 800ed30:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ed34:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 800ed3e:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 800ed42:	7812      	ldrb	r2, [r2, #0]
 800ed44:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			fp->err = 0;		/* Clear error flag */
 800ed48:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ed4c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	2200      	movs	r2, #0
 800ed54:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			fp->sect = 0;		/* Invalidate current data sector */
 800ed58:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ed5c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	2200      	movs	r2, #0
 800ed64:	645a      	str	r2, [r3, #68]	@ 0x44
			fp->fptr = 0;		/* Set file pointer top of the file */
 800ed66:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ed6a:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ed6e:	6819      	ldr	r1, [r3, #0]
 800ed70:	f04f 0200 	mov.w	r2, #0
 800ed74:	f04f 0300 	mov.w	r3, #0
 800ed78:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 800ed7c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ed80:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	3354      	adds	r3, #84	@ 0x54
 800ed88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ed8c:	2100      	movs	r1, #0
 800ed8e:	4618      	mov	r0, r3
 800ed90:	f013 f955 	bl	802203e <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ed94:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ed98:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 800ed9c:	781b      	ldrb	r3, [r3, #0]
 800ed9e:	f003 0320 	and.w	r3, r3, #32
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	f000 80d5 	beq.w	800ef52 <f_open+0x71e>
 800eda8:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800edac:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800edb6:	4313      	orrs	r3, r2
 800edb8:	f000 80cb 	beq.w	800ef52 <f_open+0x71e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800edbc:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800edc0:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800edca:	f507 619f 	add.w	r1, r7, #1272	@ 0x4f8
 800edce:	f2a1 41dc 	subw	r1, r1, #1244	@ 0x4dc
 800edd2:	6809      	ldr	r1, [r1, #0]
 800edd4:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800edd8:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800eddc:	895b      	ldrh	r3, [r3, #10]
 800edde:	025b      	lsls	r3, r3, #9
 800ede0:	f8c7 34d8 	str.w	r3, [r7, #1240]	@ 0x4d8
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ede4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ede8:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	689b      	ldr	r3, [r3, #8]
 800edf0:	f8c7 34f0 	str.w	r3, [r7, #1264]	@ 0x4f0
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800edf4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800edf8:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ee02:	f507 619d 	add.w	r1, r7, #1256	@ 0x4e8
 800ee06:	e9c1 2300 	strd	r2, r3, [r1]
 800ee0a:	e02e      	b.n	800ee6a <f_open+0x636>
					clst = get_fat(&fp->obj, clst);
 800ee0c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ee10:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	f8d7 14f0 	ldr.w	r1, [r7, #1264]	@ 0x4f0
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f7fc faf4 	bl	800b408 <get_fat>
 800ee20:	f8c7 04f0 	str.w	r0, [r7, #1264]	@ 0x4f0
					if (clst <= 1) res = FR_INT_ERR;
 800ee24:	f8d7 34f0 	ldr.w	r3, [r7, #1264]	@ 0x4f0
 800ee28:	2b01      	cmp	r3, #1
 800ee2a:	d802      	bhi.n	800ee32 <f_open+0x5fe>
 800ee2c:	2302      	movs	r3, #2
 800ee2e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ee32:	f8d7 34f0 	ldr.w	r3, [r7, #1264]	@ 0x4f0
 800ee36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee3a:	d102      	bne.n	800ee42 <f_open+0x60e>
 800ee3c:	2301      	movs	r3, #1
 800ee3e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ee42:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	@ 0x4d8
 800ee46:	2200      	movs	r2, #0
 800ee48:	461d      	mov	r5, r3
 800ee4a:	4616      	mov	r6, r2
 800ee4c:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 800ee50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee54:	1b51      	subs	r1, r2, r5
 800ee56:	6039      	str	r1, [r7, #0]
 800ee58:	eb63 0306 	sbc.w	r3, r3, r6
 800ee5c:	607b      	str	r3, [r7, #4]
 800ee5e:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 800ee62:	e9d7 3400 	ldrd	r3, r4, [r7]
 800ee66:	e9c2 3400 	strd	r3, r4, [r2]
 800ee6a:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d10c      	bne.n	800ee8c <f_open+0x658>
 800ee72:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	@ 0x4d8
 800ee76:	2200      	movs	r2, #0
 800ee78:	469a      	mov	sl, r3
 800ee7a:	4693      	mov	fp, r2
 800ee7c:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 800ee80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee84:	4592      	cmp	sl, r2
 800ee86:	eb7b 0303 	sbcs.w	r3, fp, r3
 800ee8a:	d3bf      	bcc.n	800ee0c <f_open+0x5d8>
				}
				fp->clust = clst;
 800ee8c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ee90:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	f8d7 24f0 	ldr.w	r2, [r7, #1264]	@ 0x4f0
 800ee9a:	641a      	str	r2, [r3, #64]	@ 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ee9c:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d149      	bne.n	800ef38 <f_open+0x704>
 800eea4:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 800eea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeac:	f3c2 0808 	ubfx	r8, r2, #0, #9
 800eeb0:	f04f 0900 	mov.w	r9, #0
 800eeb4:	ea58 0309 	orrs.w	r3, r8, r9
 800eeb8:	d03e      	beq.n	800ef38 <f_open+0x704>
					sc = clst2sect(fs, clst);
 800eeba:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800eebe:	f8d7 14f0 	ldr.w	r1, [r7, #1264]	@ 0x4f0
 800eec2:	4618      	mov	r0, r3
 800eec4:	f7fc fa80 	bl	800b3c8 <clst2sect>
 800eec8:	f8c7 04dc 	str.w	r0, [r7, #1244]	@ 0x4dc
					if (sc == 0) {
 800eecc:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	@ 0x4dc
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d103      	bne.n	800eedc <f_open+0x6a8>
						res = FR_INT_ERR;
 800eed4:	2302      	movs	r3, #2
 800eed6:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 800eeda:	e02d      	b.n	800ef38 <f_open+0x704>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800eedc:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 800eee0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eee4:	f04f 0200 	mov.w	r2, #0
 800eee8:	f04f 0300 	mov.w	r3, #0
 800eeec:	0a42      	lsrs	r2, r0, #9
 800eeee:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800eef2:	0a4b      	lsrs	r3, r1, #9
 800eef4:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	@ 0x4dc
 800eef8:	441a      	add	r2, r3
 800eefa:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800eefe:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	645a      	str	r2, [r3, #68]	@ 0x44
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ef06:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ef0a:	7858      	ldrb	r0, [r3, #1]
 800ef0c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ef10:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ef1a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ef1e:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ef26:	2301      	movs	r3, #1
 800ef28:	f7fb fcbe 	bl	800a8a8 <disk_read>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d002      	beq.n	800ef38 <f_open+0x704>
 800ef32:	2301      	movs	r3, #1
 800ef34:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
#endif
					}
				}
#if FF_FS_LOCK
				if (res != FR_OK) dec_share(fp->obj.lockid); /* Decrement file open counter if seek failed */
 800ef38:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d008      	beq.n	800ef52 <f_open+0x71e>
 800ef40:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ef44:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef4c:	4618      	mov	r0, r3
 800ef4e:	f7fc f903 	bl	800b158 <dec_share>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ef52:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d006      	beq.n	800ef68 <f_open+0x734>
 800ef5a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800ef5e:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	2200      	movs	r2, #0
 800ef66:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ef68:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 800ef6c:	f897 24f7 	ldrb.w	r2, [r7, #1271]	@ 0x4f7
 800ef70:	4611      	mov	r1, r2
 800ef72:	4618      	mov	r0, r3
 800ef74:	f7fb ffb2 	bl	800aedc <unlock_volume>
 800ef78:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
}
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	f207 47fc 	addw	r7, r7, #1276	@ 0x4fc
 800ef82:	46bd      	mov	sp, r7
 800ef84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ef88 <f_read>:
	FIL* fp, 	/* Open file to be read */
	void* buff,	/* Data buffer to store the read data */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Number of bytes read */
)
{
 800ef88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef8c:	b095      	sub	sp, #84	@ 0x54
 800ef8e:	af00      	add	r7, sp, #0
 800ef90:	61f8      	str	r0, [r7, #28]
 800ef92:	61b9      	str	r1, [r7, #24]
 800ef94:	617a      	str	r2, [r7, #20]
 800ef96:	613b      	str	r3, [r7, #16]
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800ef98:	69bb      	ldr	r3, [r7, #24]
 800ef9a:	63fb      	str	r3, [r7, #60]	@ 0x3c


	*br = 0;	/* Clear read byte counter */
 800ef9c:	693b      	ldr	r3, [r7, #16]
 800ef9e:	2200      	movs	r2, #0
 800efa0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800efa2:	69fb      	ldr	r3, [r7, #28]
 800efa4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800efa8:	4611      	mov	r1, r2
 800efaa:	4618      	mov	r0, r3
 800efac:	f7ff fb84 	bl	800e6b8 <validate>
 800efb0:	4603      	mov	r3, r0
 800efb2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800efb6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d108      	bne.n	800efd0 <f_read+0x48>
 800efbe:	69fb      	ldr	r3, [r7, #28]
 800efc0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800efc4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800efc8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d009      	beq.n	800efe4 <f_read+0x5c>
 800efd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efd2:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800efd6:	4611      	mov	r1, r2
 800efd8:	4618      	mov	r0, r3
 800efda:	f7fb ff7f 	bl	800aedc <unlock_volume>
 800efde:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800efe2:	e173      	b.n	800f2cc <f_read+0x344>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800efe4:	69fb      	ldr	r3, [r7, #28]
 800efe6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800efea:	f003 0301 	and.w	r3, r3, #1
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d106      	bne.n	800f000 <f_read+0x78>
 800eff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eff4:	2107      	movs	r1, #7
 800eff6:	4618      	mov	r0, r3
 800eff8:	f7fb ff70 	bl	800aedc <unlock_volume>
 800effc:	2307      	movs	r3, #7
 800effe:	e165      	b.n	800f2cc <f_read+0x344>
	remain = fp->obj.objsize - fp->fptr;
 800f000:	69fb      	ldr	r3, [r7, #28]
 800f002:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800f006:	69fb      	ldr	r3, [r7, #28]
 800f008:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f00c:	1a86      	subs	r6, r0, r2
 800f00e:	603e      	str	r6, [r7, #0]
 800f010:	eb61 0303 	sbc.w	r3, r1, r3
 800f014:	607b      	str	r3, [r7, #4]
 800f016:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f01a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	2200      	movs	r2, #0
 800f022:	469a      	mov	sl, r3
 800f024:	4693      	mov	fp, r2
 800f026:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800f02a:	4552      	cmp	r2, sl
 800f02c:	eb73 030b 	sbcs.w	r3, r3, fp
 800f030:	f080 8142 	bcs.w	800f2b8 <f_read+0x330>
 800f034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f036:	617b      	str	r3, [r7, #20]

	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800f038:	e13e      	b.n	800f2b8 <f_read+0x330>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800f03a:	69fb      	ldr	r3, [r7, #28]
 800f03c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f040:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800f044:	2500      	movs	r5, #0
 800f046:	ea54 0305 	orrs.w	r3, r4, r5
 800f04a:	f040 80f7 	bne.w	800f23c <f_read+0x2b4>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800f04e:	69fb      	ldr	r3, [r7, #28]
 800f050:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800f054:	f04f 0200 	mov.w	r2, #0
 800f058:	f04f 0300 	mov.w	r3, #0
 800f05c:	0a42      	lsrs	r2, r0, #9
 800f05e:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800f062:	0a4b      	lsrs	r3, r1, #9
 800f064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f066:	895b      	ldrh	r3, [r3, #10]
 800f068:	3b01      	subs	r3, #1
 800f06a:	4013      	ands	r3, r2
 800f06c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (csect == 0) {					/* On the cluster boundary? */
 800f06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f070:	2b00      	cmp	r3, #0
 800f072:	d13c      	bne.n	800f0ee <f_read+0x166>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800f074:	69fb      	ldr	r3, [r7, #28]
 800f076:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f07a:	4313      	orrs	r3, r2
 800f07c:	d103      	bne.n	800f086 <f_read+0xfe>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800f07e:	69fb      	ldr	r3, [r7, #28]
 800f080:	689b      	ldr	r3, [r3, #8]
 800f082:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f084:	e013      	b.n	800f0ae <f_read+0x126>
				} else {						/* Middle or end of the file */
#if FF_USE_FASTSEEK
					if (fp->cltbl) {
 800f086:	69fb      	ldr	r3, [r7, #28]
 800f088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d007      	beq.n	800f09e <f_read+0x116>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f08e:	69fb      	ldr	r3, [r7, #28]
 800f090:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f094:	69f8      	ldr	r0, [r7, #28]
 800f096:	f7fc ff2e 	bl	800bef6 <clmt_clust>
 800f09a:	64b8      	str	r0, [r7, #72]	@ 0x48
 800f09c:	e007      	b.n	800f0ae <f_read+0x126>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800f09e:	69fa      	ldr	r2, [r7, #28]
 800f0a0:	69fb      	ldr	r3, [r7, #28]
 800f0a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f0a4:	4619      	mov	r1, r3
 800f0a6:	4610      	mov	r0, r2
 800f0a8:	f7fc f9ae 	bl	800b408 <get_fat>
 800f0ac:	64b8      	str	r0, [r7, #72]	@ 0x48
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800f0ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f0b0:	2b01      	cmp	r3, #1
 800f0b2:	d80a      	bhi.n	800f0ca <f_read+0x142>
 800f0b4:	69fb      	ldr	r3, [r7, #28]
 800f0b6:	2202      	movs	r2, #2
 800f0b8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0be:	2102      	movs	r1, #2
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	f7fb ff0b 	bl	800aedc <unlock_volume>
 800f0c6:	2302      	movs	r3, #2
 800f0c8:	e100      	b.n	800f2cc <f_read+0x344>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f0ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f0cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0d0:	d10a      	bne.n	800f0e8 <f_read+0x160>
 800f0d2:	69fb      	ldr	r3, [r7, #28]
 800f0d4:	2201      	movs	r2, #1
 800f0d6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f0da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0dc:	2101      	movs	r1, #1
 800f0de:	4618      	mov	r0, r3
 800f0e0:	f7fb fefc 	bl	800aedc <unlock_volume>
 800f0e4:	2301      	movs	r3, #1
 800f0e6:	e0f1      	b.n	800f2cc <f_read+0x344>
				fp->clust = clst;				/* Update current cluster */
 800f0e8:	69fb      	ldr	r3, [r7, #28]
 800f0ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f0ec:	641a      	str	r2, [r3, #64]	@ 0x40
			}
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800f0ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f0f0:	69fb      	ldr	r3, [r7, #28]
 800f0f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f0f4:	4619      	mov	r1, r3
 800f0f6:	4610      	mov	r0, r2
 800f0f8:	f7fc f966 	bl	800b3c8 <clst2sect>
 800f0fc:	62b8      	str	r0, [r7, #40]	@ 0x28
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800f0fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f100:	2b00      	cmp	r3, #0
 800f102:	d10a      	bne.n	800f11a <f_read+0x192>
 800f104:	69fb      	ldr	r3, [r7, #28]
 800f106:	2202      	movs	r2, #2
 800f108:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f10c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f10e:	2102      	movs	r1, #2
 800f110:	4618      	mov	r0, r3
 800f112:	f7fb fee3 	bl	800aedc <unlock_volume>
 800f116:	2302      	movs	r3, #2
 800f118:	e0d8      	b.n	800f2cc <f_read+0x344>
			sect += csect;
 800f11a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f11e:	4413      	add	r3, r2
 800f120:	62bb      	str	r3, [r7, #40]	@ 0x28
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800f122:	697b      	ldr	r3, [r7, #20]
 800f124:	0a5b      	lsrs	r3, r3, #9
 800f126:	643b      	str	r3, [r7, #64]	@ 0x40
			if (cc > 0) {						/* Read maximum contiguous sectors directly */
 800f128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d040      	beq.n	800f1b0 <f_read+0x228>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f12e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f132:	4413      	add	r3, r2
 800f134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f136:	8952      	ldrh	r2, [r2, #10]
 800f138:	4293      	cmp	r3, r2
 800f13a:	d905      	bls.n	800f148 <f_read+0x1c0>
					cc = fs->csize - csect;
 800f13c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f13e:	895b      	ldrh	r3, [r3, #10]
 800f140:	461a      	mov	r2, r3
 800f142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f144:	1ad3      	subs	r3, r2, r3
 800f146:	643b      	str	r3, [r7, #64]	@ 0x40
				}
				if (disk_read(fs->pdrv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f14a:	7858      	ldrb	r0, [r3, #1]
 800f14c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f14e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f150:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f152:	f7fb fba9 	bl	800a8a8 <disk_read>
 800f156:	4603      	mov	r3, r0
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d00a      	beq.n	800f172 <f_read+0x1ea>
 800f15c:	69fb      	ldr	r3, [r7, #28]
 800f15e:	2201      	movs	r2, #1
 800f160:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f166:	2101      	movs	r1, #1
 800f168:	4618      	mov	r0, r3
 800f16a:	f7fb feb7 	bl	800aedc <unlock_volume>
 800f16e:	2301      	movs	r3, #1
 800f170:	e0ac      	b.n	800f2cc <f_read+0x344>
#if FF_FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					memcpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f172:	69fb      	ldr	r3, [r7, #28]
 800f174:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f178:	b25b      	sxtb	r3, r3
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	da14      	bge.n	800f1a8 <f_read+0x220>
 800f17e:	69fb      	ldr	r3, [r7, #28]
 800f180:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f184:	1ad3      	subs	r3, r2, r3
 800f186:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f188:	429a      	cmp	r2, r3
 800f18a:	d90d      	bls.n	800f1a8 <f_read+0x220>
					memcpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f18c:	69fb      	ldr	r3, [r7, #28]
 800f18e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f192:	1ad3      	subs	r3, r2, r3
 800f194:	025b      	lsls	r3, r3, #9
 800f196:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f198:	18d0      	adds	r0, r2, r3
 800f19a:	69fb      	ldr	r3, [r7, #28]
 800f19c:	3354      	adds	r3, #84	@ 0x54
 800f19e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f1a2:	4619      	mov	r1, r3
 800f1a4:	f012 fff5 	bl	8022192 <memcpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800f1a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1aa:	025b      	lsls	r3, r3, #9
 800f1ac:	647b      	str	r3, [r7, #68]	@ 0x44
				continue;
 800f1ae:	e063      	b.n	800f278 <f_read+0x2f0>
			}
#if !FF_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f1b0:	69fb      	ldr	r3, [r7, #28]
 800f1b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f1b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f1b6:	429a      	cmp	r2, r3
 800f1b8:	d03d      	beq.n	800f236 <f_read+0x2ae>
#if !FF_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f1ba:	69fb      	ldr	r3, [r7, #28]
 800f1bc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f1c0:	b25b      	sxtb	r3, r3
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	da20      	bge.n	800f208 <f_read+0x280>
					if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1c8:	7858      	ldrb	r0, [r3, #1]
 800f1ca:	69fb      	ldr	r3, [r7, #28]
 800f1cc:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800f1d0:	69fb      	ldr	r3, [r7, #28]
 800f1d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f1d4:	2301      	movs	r3, #1
 800f1d6:	f7fb fb87 	bl	800a8e8 <disk_write>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d00a      	beq.n	800f1f6 <f_read+0x26e>
 800f1e0:	69fb      	ldr	r3, [r7, #28]
 800f1e2:	2201      	movs	r2, #1
 800f1e4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ea:	2101      	movs	r1, #1
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	f7fb fe75 	bl	800aedc <unlock_volume>
 800f1f2:	2301      	movs	r3, #1
 800f1f4:	e06a      	b.n	800f2cc <f_read+0x344>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f1f6:	69fb      	ldr	r3, [r7, #28]
 800f1f8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f1fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f200:	b2da      	uxtb	r2, r3
 800f202:	69fb      	ldr	r3, [r7, #28]
 800f204:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
				if (disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f20a:	7858      	ldrb	r0, [r3, #1]
 800f20c:	69fb      	ldr	r3, [r7, #28]
 800f20e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800f212:	2301      	movs	r3, #1
 800f214:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f216:	f7fb fb47 	bl	800a8a8 <disk_read>
 800f21a:	4603      	mov	r3, r0
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d00a      	beq.n	800f236 <f_read+0x2ae>
 800f220:	69fb      	ldr	r3, [r7, #28]
 800f222:	2201      	movs	r2, #1
 800f224:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f22a:	2101      	movs	r1, #1
 800f22c:	4618      	mov	r0, r3
 800f22e:	f7fb fe55 	bl	800aedc <unlock_volume>
 800f232:	2301      	movs	r3, #1
 800f234:	e04a      	b.n	800f2cc <f_read+0x344>
			}
#endif
			fp->sect = sect;
 800f236:	69fb      	ldr	r3, [r7, #28]
 800f238:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f23a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800f23c:	69fb      	ldr	r3, [r7, #28]
 800f23e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f242:	4613      	mov	r3, r2
 800f244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f248:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800f24c:	647b      	str	r3, [r7, #68]	@ 0x44
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800f24e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f250:	697b      	ldr	r3, [r7, #20]
 800f252:	429a      	cmp	r2, r3
 800f254:	d901      	bls.n	800f25a <f_read+0x2d2>
 800f256:	697b      	ldr	r3, [r7, #20]
 800f258:	647b      	str	r3, [r7, #68]	@ 0x44
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		memcpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800f25a:	69fb      	ldr	r3, [r7, #28]
 800f25c:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800f260:	69fb      	ldr	r3, [r7, #28]
 800f262:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f266:	4613      	mov	r3, r2
 800f268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f26c:	440b      	add	r3, r1
 800f26e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f270:	4619      	mov	r1, r3
 800f272:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800f274:	f012 ff8d 	bl	8022192 <memcpy>
	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800f278:	697a      	ldr	r2, [r7, #20]
 800f27a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f27c:	1ad3      	subs	r3, r2, r3
 800f27e:	617b      	str	r3, [r7, #20]
 800f280:	693b      	ldr	r3, [r7, #16]
 800f282:	681a      	ldr	r2, [r3, #0]
 800f284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f286:	441a      	add	r2, r3
 800f288:	693b      	ldr	r3, [r7, #16]
 800f28a:	601a      	str	r2, [r3, #0]
 800f28c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f28e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f290:	4413      	add	r3, r2
 800f292:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f294:	69fb      	ldr	r3, [r7, #28]
 800f296:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f29a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f29c:	2000      	movs	r0, #0
 800f29e:	4688      	mov	r8, r1
 800f2a0:	4681      	mov	r9, r0
 800f2a2:	eb12 0108 	adds.w	r1, r2, r8
 800f2a6:	60b9      	str	r1, [r7, #8]
 800f2a8:	eb43 0309 	adc.w	r3, r3, r9
 800f2ac:	60fb      	str	r3, [r7, #12]
 800f2ae:	69fb      	ldr	r3, [r7, #28]
 800f2b0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800f2b4:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
 800f2b8:	697b      	ldr	r3, [r7, #20]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	f47f aebd 	bne.w	800f03a <f_read+0xb2>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800f2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2c2:	2100      	movs	r1, #0
 800f2c4:	4618      	mov	r0, r3
 800f2c6:	f7fb fe09 	bl	800aedc <unlock_volume>
 800f2ca:	2300      	movs	r3, #0
}
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	3754      	adds	r7, #84	@ 0x54
 800f2d0:	46bd      	mov	sp, r7
 800f2d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f2d6 <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 800f2d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2da:	b08d      	sub	sp, #52	@ 0x34
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	60f8      	str	r0, [r7, #12]
 800f2e0:	60b9      	str	r1, [r7, #8]
 800f2e2:	607a      	str	r2, [r7, #4]
 800f2e4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800f2e6:	68bb      	ldr	r3, [r7, #8]
 800f2e8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800f2ea:	683b      	ldr	r3, [r7, #0]
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	f107 0210 	add.w	r2, r7, #16
 800f2f6:	4611      	mov	r1, r2
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f7ff f9dd 	bl	800e6b8 <validate>
 800f2fe:	4603      	mov	r3, r0
 800f300:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f304:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d108      	bne.n	800f31e <f_write+0x48>
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800f312:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f316:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d009      	beq.n	800f332 <f_write+0x5c>
 800f31e:	693b      	ldr	r3, [r7, #16]
 800f320:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f324:	4611      	mov	r1, r2
 800f326:	4618      	mov	r0, r3
 800f328:	f7fb fdd8 	bl	800aedc <unlock_volume>
 800f32c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f330:	e1af      	b.n	800f692 <f_write+0x3bc>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f338:	f003 0302 	and.w	r3, r3, #2
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d106      	bne.n	800f34e <f_write+0x78>
 800f340:	693b      	ldr	r3, [r7, #16]
 800f342:	2107      	movs	r1, #7
 800f344:	4618      	mov	r0, r3
 800f346:	f7fb fdc9 	bl	800aedc <unlock_volume>
 800f34a:	2307      	movs	r3, #7
 800f34c:	e1a1      	b.n	800f692 <f_write+0x3bc>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800f34e:	693b      	ldr	r3, [r7, #16]
 800f350:	781b      	ldrb	r3, [r3, #0]
 800f352:	2b04      	cmp	r3, #4
 800f354:	f000 8188 	beq.w	800f668 <f_write+0x392>
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	18d1      	adds	r1, r2, r3
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f368:	4613      	mov	r3, r2
 800f36a:	4299      	cmp	r1, r3
 800f36c:	f080 817c 	bcs.w	800f668 <f_write+0x392>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f376:	4613      	mov	r3, r2
 800f378:	43db      	mvns	r3, r3
 800f37a:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800f37c:	e174      	b.n	800f668 <f_write+0x392>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f384:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800f388:	2500      	movs	r5, #0
 800f38a:	ea54 0305 	orrs.w	r3, r4, r5
 800f38e:	f040 8119 	bne.w	800f5c4 <f_write+0x2ee>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800f398:	f04f 0200 	mov.w	r2, #0
 800f39c:	f04f 0300 	mov.w	r3, #0
 800f3a0:	0a42      	lsrs	r2, r0, #9
 800f3a2:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800f3a6:	0a4b      	lsrs	r3, r1, #9
 800f3a8:	693b      	ldr	r3, [r7, #16]
 800f3aa:	895b      	ldrh	r3, [r3, #10]
 800f3ac:	3b01      	subs	r3, #1
 800f3ae:	4013      	ands	r3, r2
 800f3b0:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800f3b2:	69bb      	ldr	r3, [r7, #24]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d150      	bne.n	800f45a <f_write+0x184>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f3be:	4313      	orrs	r3, r2
 800f3c0:	d10c      	bne.n	800f3dc <f_write+0x106>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	689b      	ldr	r3, [r3, #8]
 800f3c6:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800f3c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d11a      	bne.n	800f404 <f_write+0x12e>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	2100      	movs	r1, #0
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	f7fc fc54 	bl	800bc80 <create_chain>
 800f3d8:	62b8      	str	r0, [r7, #40]	@ 0x28
 800f3da:	e013      	b.n	800f404 <f_write+0x12e>
					}
				} else {					/* On the middle or end of the file */
#if FF_USE_FASTSEEK
					if (fp->cltbl) {
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d007      	beq.n	800f3f4 <f_write+0x11e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f3ea:	68f8      	ldr	r0, [r7, #12]
 800f3ec:	f7fc fd83 	bl	800bef6 <clmt_clust>
 800f3f0:	62b8      	str	r0, [r7, #40]	@ 0x28
 800f3f2:	e007      	b.n	800f404 <f_write+0x12e>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f3f4:	68fa      	ldr	r2, [r7, #12]
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f3fa:	4619      	mov	r1, r3
 800f3fc:	4610      	mov	r0, r2
 800f3fe:	f7fc fc3f 	bl	800bc80 <create_chain>
 800f402:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f406:	2b00      	cmp	r3, #0
 800f408:	f000 8133 	beq.w	800f672 <f_write+0x39c>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f40c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f40e:	2b01      	cmp	r3, #1
 800f410:	d10a      	bne.n	800f428 <f_write+0x152>
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	2202      	movs	r2, #2
 800f416:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f41a:	693b      	ldr	r3, [r7, #16]
 800f41c:	2102      	movs	r1, #2
 800f41e:	4618      	mov	r0, r3
 800f420:	f7fb fd5c 	bl	800aedc <unlock_volume>
 800f424:	2302      	movs	r3, #2
 800f426:	e134      	b.n	800f692 <f_write+0x3bc>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f42a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f42e:	d10a      	bne.n	800f446 <f_write+0x170>
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	2201      	movs	r2, #1
 800f434:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f438:	693b      	ldr	r3, [r7, #16]
 800f43a:	2101      	movs	r1, #1
 800f43c:	4618      	mov	r0, r3
 800f43e:	f7fb fd4d 	bl	800aedc <unlock_volume>
 800f442:	2301      	movs	r3, #1
 800f444:	e125      	b.n	800f692 <f_write+0x3bc>
				fp->clust = clst;			/* Update current cluster */
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f44a:	641a      	str	r2, [r3, #64]	@ 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	689b      	ldr	r3, [r3, #8]
 800f450:	2b00      	cmp	r3, #0
 800f452:	d102      	bne.n	800f45a <f_write+0x184>
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f458:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f460:	b25b      	sxtb	r3, r3
 800f462:	2b00      	cmp	r3, #0
 800f464:	da20      	bge.n	800f4a8 <f_write+0x1d2>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f466:	693b      	ldr	r3, [r7, #16]
 800f468:	7858      	ldrb	r0, [r3, #1]
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f474:	2301      	movs	r3, #1
 800f476:	f7fb fa37 	bl	800a8e8 <disk_write>
 800f47a:	4603      	mov	r3, r0
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d00a      	beq.n	800f496 <f_write+0x1c0>
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	2201      	movs	r2, #1
 800f484:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f488:	693b      	ldr	r3, [r7, #16]
 800f48a:	2101      	movs	r1, #1
 800f48c:	4618      	mov	r0, r3
 800f48e:	f7fb fd25 	bl	800aedc <unlock_volume>
 800f492:	2301      	movs	r3, #1
 800f494:	e0fd      	b.n	800f692 <f_write+0x3bc>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f49c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f4a0:	b2da      	uxtb	r2, r3
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800f4a8:	693a      	ldr	r2, [r7, #16]
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4ae:	4619      	mov	r1, r3
 800f4b0:	4610      	mov	r0, r2
 800f4b2:	f7fb ff89 	bl	800b3c8 <clst2sect>
 800f4b6:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800f4b8:	697b      	ldr	r3, [r7, #20]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d10a      	bne.n	800f4d4 <f_write+0x1fe>
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	2202      	movs	r2, #2
 800f4c2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f4c6:	693b      	ldr	r3, [r7, #16]
 800f4c8:	2102      	movs	r1, #2
 800f4ca:	4618      	mov	r0, r3
 800f4cc:	f7fb fd06 	bl	800aedc <unlock_volume>
 800f4d0:	2302      	movs	r3, #2
 800f4d2:	e0de      	b.n	800f692 <f_write+0x3bc>
			sect += csect;
 800f4d4:	697a      	ldr	r2, [r7, #20]
 800f4d6:	69bb      	ldr	r3, [r7, #24]
 800f4d8:	4413      	add	r3, r2
 800f4da:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	0a5b      	lsrs	r3, r3, #9
 800f4e0:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 800f4e2:	6a3b      	ldr	r3, [r7, #32]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d044      	beq.n	800f572 <f_write+0x29c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f4e8:	69ba      	ldr	r2, [r7, #24]
 800f4ea:	6a3b      	ldr	r3, [r7, #32]
 800f4ec:	4413      	add	r3, r2
 800f4ee:	693a      	ldr	r2, [r7, #16]
 800f4f0:	8952      	ldrh	r2, [r2, #10]
 800f4f2:	4293      	cmp	r3, r2
 800f4f4:	d905      	bls.n	800f502 <f_write+0x22c>
					cc = fs->csize - csect;
 800f4f6:	693b      	ldr	r3, [r7, #16]
 800f4f8:	895b      	ldrh	r3, [r3, #10]
 800f4fa:	461a      	mov	r2, r3
 800f4fc:	69bb      	ldr	r3, [r7, #24]
 800f4fe:	1ad3      	subs	r3, r2, r3
 800f500:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f502:	693b      	ldr	r3, [r7, #16]
 800f504:	7858      	ldrb	r0, [r3, #1]
 800f506:	6a3b      	ldr	r3, [r7, #32]
 800f508:	697a      	ldr	r2, [r7, #20]
 800f50a:	69f9      	ldr	r1, [r7, #28]
 800f50c:	f7fb f9ec 	bl	800a8e8 <disk_write>
 800f510:	4603      	mov	r3, r0
 800f512:	2b00      	cmp	r3, #0
 800f514:	d00a      	beq.n	800f52c <f_write+0x256>
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	2201      	movs	r2, #1
 800f51a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f51e:	693b      	ldr	r3, [r7, #16]
 800f520:	2101      	movs	r1, #1
 800f522:	4618      	mov	r0, r3
 800f524:	f7fb fcda 	bl	800aedc <unlock_volume>
 800f528:	2301      	movs	r3, #1
 800f52a:	e0b2      	b.n	800f692 <f_write+0x3bc>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f530:	697b      	ldr	r3, [r7, #20]
 800f532:	1ad3      	subs	r3, r2, r3
 800f534:	6a3a      	ldr	r2, [r7, #32]
 800f536:	429a      	cmp	r2, r3
 800f538:	d917      	bls.n	800f56a <f_write+0x294>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f544:	697b      	ldr	r3, [r7, #20]
 800f546:	1ad3      	subs	r3, r2, r3
 800f548:	025b      	lsls	r3, r3, #9
 800f54a:	69fa      	ldr	r2, [r7, #28]
 800f54c:	4413      	add	r3, r2
 800f54e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f552:	4619      	mov	r1, r3
 800f554:	f012 fe1d 	bl	8022192 <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f55e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f562:	b2da      	uxtb	r2, r3
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800f56a:	6a3b      	ldr	r3, [r7, #32]
 800f56c:	025b      	lsls	r3, r3, #9
 800f56e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800f570:	e04f      	b.n	800f612 <f_write+0x33c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f576:	697a      	ldr	r2, [r7, #20]
 800f578:	429a      	cmp	r2, r3
 800f57a:	d020      	beq.n	800f5be <f_write+0x2e8>
				fp->fptr < fp->obj.objsize &&
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f588:	4290      	cmp	r0, r2
 800f58a:	eb71 0303 	sbcs.w	r3, r1, r3
 800f58e:	d216      	bcs.n	800f5be <f_write+0x2e8>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 800f590:	693b      	ldr	r3, [r7, #16]
 800f592:	7858      	ldrb	r0, [r3, #1]
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800f59a:	2301      	movs	r3, #1
 800f59c:	697a      	ldr	r2, [r7, #20]
 800f59e:	f7fb f983 	bl	800a8a8 <disk_read>
 800f5a2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d00a      	beq.n	800f5be <f_write+0x2e8>
					ABORT(fs, FR_DISK_ERR);
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	2201      	movs	r2, #1
 800f5ac:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f5b0:	693b      	ldr	r3, [r7, #16]
 800f5b2:	2101      	movs	r1, #1
 800f5b4:	4618      	mov	r0, r3
 800f5b6:	f7fb fc91 	bl	800aedc <unlock_volume>
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	e069      	b.n	800f692 <f_write+0x3bc>
			}
#endif
			fp->sect = sect;
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	697a      	ldr	r2, [r7, #20]
 800f5c2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f5ca:	4613      	mov	r3, r2
 800f5cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5d0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800f5d4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800f5d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	429a      	cmp	r2, r3
 800f5dc:	d901      	bls.n	800f5e2 <f_write+0x30c>
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	627b      	str	r3, [r7, #36]	@ 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f5ee:	4613      	mov	r3, r2
 800f5f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5f4:	440b      	add	r3, r1
 800f5f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5f8:	69f9      	ldr	r1, [r7, #28]
 800f5fa:	4618      	mov	r0, r3
 800f5fc:	f012 fdc9 	bl	8022192 <memcpy>
		fp->flag |= FA_DIRTY;
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f606:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800f60a:	b2da      	uxtb	r2, r3
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800f612:	687a      	ldr	r2, [r7, #4]
 800f614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f616:	1ad3      	subs	r3, r2, r3
 800f618:	607b      	str	r3, [r7, #4]
 800f61a:	683b      	ldr	r3, [r7, #0]
 800f61c:	681a      	ldr	r2, [r3, #0]
 800f61e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f620:	441a      	add	r2, r3
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	601a      	str	r2, [r3, #0]
 800f626:	69fa      	ldr	r2, [r7, #28]
 800f628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f62a:	4413      	add	r3, r2
 800f62c:	61fb      	str	r3, [r7, #28]
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f634:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f636:	2000      	movs	r0, #0
 800f638:	4688      	mov	r8, r1
 800f63a:	4681      	mov	r9, r0
 800f63c:	eb12 0a08 	adds.w	sl, r2, r8
 800f640:	eb43 0b09 	adc.w	fp, r3, r9
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800f650:	68f9      	ldr	r1, [r7, #12]
 800f652:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	@ 0x38
 800f656:	4282      	cmp	r2, r0
 800f658:	eb73 0601 	sbcs.w	r6, r3, r1
 800f65c:	d201      	bcs.n	800f662 <f_write+0x38c>
 800f65e:	4602      	mov	r2, r0
 800f660:	460b      	mov	r3, r1
 800f662:	68f9      	ldr	r1, [r7, #12]
 800f664:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	f47f ae87 	bne.w	800f37e <f_write+0xa8>
 800f670:	e000      	b.n	800f674 <f_write+0x39e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f672:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f67a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f67e:	b2da      	uxtb	r2, r3
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	LEAVE_FF(fs, FR_OK);
 800f686:	693b      	ldr	r3, [r7, #16]
 800f688:	2100      	movs	r1, #0
 800f68a:	4618      	mov	r0, r3
 800f68c:	f7fb fc26 	bl	800aedc <unlock_volume>
 800f690:	2300      	movs	r3, #0
}
 800f692:	4618      	mov	r0, r3
 800f694:	3734      	adds	r7, #52	@ 0x34
 800f696:	46bd      	mov	sp, r7
 800f698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f69c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 800f69c:	b580      	push	{r7, lr}
 800f69e:	f5ad 6d99 	sub.w	sp, sp, #1224	@ 0x4c8
 800f6a2:	af00      	add	r7, sp, #0
 800f6a4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f6a8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f6ac:	6018      	str	r0, [r3, #0]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f6ae:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f6b2:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	f507 6297 	add.w	r2, r7, #1208	@ 0x4b8
 800f6bc:	4611      	mov	r1, r2
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7fe fffa 	bl	800e6b8 <validate>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
	if (res == FR_OK) {
 800f6ca:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	f040 818b 	bne.w	800f9ea <f_sync+0x34e>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f6d4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f6d8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f6e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	f000 817f 	beq.w	800f9ea <f_sync+0x34e>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f6ec:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f6f0:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f6fa:	b25b      	sxtb	r3, r3
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	da2e      	bge.n	800f75e <f_sync+0xc2>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f700:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f704:	7858      	ldrb	r0, [r3, #1]
 800f706:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f70a:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800f714:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f718:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f720:	2301      	movs	r3, #1
 800f722:	f7fb f8e1 	bl	800a8e8 <disk_write>
 800f726:	4603      	mov	r3, r0
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d007      	beq.n	800f73c <f_sync+0xa0>
 800f72c:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f730:	2101      	movs	r1, #1
 800f732:	4618      	mov	r0, r3
 800f734:	f7fb fbd2 	bl	800aedc <unlock_volume>
 800f738:	2301      	movs	r3, #1
 800f73a:	e160      	b.n	800f9fe <f_sync+0x362>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f73c:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f740:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f74a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f74e:	b2da      	uxtb	r2, r3
 800f750:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f754:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f75e:	f7fb f902 	bl	800a966 <get_fattime>
 800f762:	f8c7 04c0 	str.w	r0, [r7, #1216]	@ 0x4c0
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800f766:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f76a:	781b      	ldrb	r3, [r3, #0]
 800f76c:	2b04      	cmp	r3, #4
 800f76e:	f040 80ca 	bne.w	800f906 <f_sync+0x26a>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 800f772:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f776:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	4618      	mov	r0, r3
 800f77e:	f7fc f93d 	bl	800b9fc <fill_first_frag>
 800f782:	4603      	mov	r3, r0
 800f784:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
				if (res == FR_OK) {
 800f788:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d112      	bne.n	800f7b6 <f_sync+0x11a>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800f790:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f794:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f798:	6818      	ldr	r0, [r3, #0]
 800f79a:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f79e:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7a6:	f04f 32ff 	mov.w	r2, #4294967295
 800f7aa:	4619      	mov	r1, r3
 800f7ac:	f7fc f955 	bl	800ba5a <fill_last_frag>
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
				}
				if (res == FR_OK) {
 800f7b6:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	f040 8115 	bne.w	800f9ea <f_sync+0x34e>
					DIR dj;
					DEF_NAMBUF

					INIT_NAMBUF(fs);
 800f7c0:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f7c4:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 800f7c8:	60da      	str	r2, [r3, #12]
 800f7ca:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f7ce:	f507 7216 	add.w	r2, r7, #600	@ 0x258
 800f7d2:	611a      	str	r2, [r3, #16]
					res = load_obj_xdir(&dj, &fp->obj);	/* Load directory entry block */
 800f7d4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f7d8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f7dc:	681a      	ldr	r2, [r3, #0]
 800f7de:	f107 0308 	add.w	r3, r7, #8
 800f7e2:	4611      	mov	r1, r2
 800f7e4:	4618      	mov	r0, r3
 800f7e6:	f7fd f92e 	bl	800ca46 <load_obj_xdir>
 800f7ea:	4603      	mov	r3, r0
 800f7ec:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
					if (res == FR_OK) {
 800f7f0:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	f040 80f8 	bne.w	800f9ea <f_sync+0x34e>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive attribute to indicate that the file has been changed */
 800f7fa:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f7fe:	691b      	ldr	r3, [r3, #16]
 800f800:	3304      	adds	r3, #4
 800f802:	781a      	ldrb	r2, [r3, #0]
 800f804:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f808:	691b      	ldr	r3, [r3, #16]
 800f80a:	3304      	adds	r3, #4
 800f80c:	f042 0220 	orr.w	r2, r2, #32
 800f810:	b2d2      	uxtb	r2, r2
 800f812:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation information */
 800f814:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f818:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	79da      	ldrb	r2, [r3, #7]
 800f820:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f824:	691b      	ldr	r3, [r3, #16]
 800f826:	3321      	adds	r3, #33	@ 0x21
 800f828:	f042 0201 	orr.w	r2, r2, #1
 800f82c:	b2d2      	uxtb	r2, r2
 800f82e:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);		/* Update start cluster */
 800f830:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f834:	691b      	ldr	r3, [r3, #16]
 800f836:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f83a:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f83e:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	689b      	ldr	r3, [r3, #8]
 800f846:	4619      	mov	r1, r3
 800f848:	4610      	mov	r0, r2
 800f84a:	f7fb f9c6 	bl	800abda <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);		/* Update file size */
 800f84e:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f852:	691b      	ldr	r3, [r3, #16]
 800f854:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800f858:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f85c:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800f866:	4608      	mov	r0, r1
 800f868:	f7fb f9e3 	bl	800ac32 <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);	/* (FatFs does not support Valid File Size feature) */
 800f86c:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f870:	691b      	ldr	r3, [r3, #16]
 800f872:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800f876:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f87a:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800f884:	4608      	mov	r0, r1
 800f886:	f7fb f9d4 	bl	800ac32 <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 800f88a:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f88e:	691b      	ldr	r3, [r3, #16]
 800f890:	330c      	adds	r3, #12
 800f892:	f8d7 14c0 	ldr.w	r1, [r7, #1216]	@ 0x4c0
 800f896:	4618      	mov	r0, r3
 800f898:	f7fb f99f 	bl	800abda <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 800f89c:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f8a0:	691b      	ldr	r3, [r3, #16]
 800f8a2:	3315      	adds	r3, #21
 800f8a4:	2200      	movs	r2, #0
 800f8a6:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 800f8a8:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f8ac:	691b      	ldr	r3, [r3, #16]
 800f8ae:	3310      	adds	r3, #16
 800f8b0:	2100      	movs	r1, #0
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	f7fb f991 	bl	800abda <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 800f8b8:	f107 0308 	add.w	r3, r7, #8
 800f8bc:	4618      	mov	r0, r3
 800f8be:	f7fd f8fb 	bl	800cab8 <store_xdir>
 800f8c2:	4603      	mov	r3, r0
 800f8c4:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
						if (res == FR_OK) {
 800f8c8:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	f040 808c 	bne.w	800f9ea <f_sync+0x34e>
							res = sync_fs(fs);
 800f8d2:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	f7fb fd08 	bl	800b2ec <sync_fs>
 800f8dc:	4603      	mov	r3, r0
 800f8de:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
							fp->flag &= (BYTE)~FA_MODIFIED;
 800f8e2:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f8e6:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f8f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f8f4:	b2da      	uxtb	r2, r3
 800f8f6:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f8fa:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 800f904:	e071      	b.n	800f9ea <f_sync+0x34e>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f906:	f8d7 24b8 	ldr.w	r2, [r7, #1208]	@ 0x4b8
 800f90a:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f90e:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f916:	4619      	mov	r1, r3
 800f918:	4610      	mov	r0, r2
 800f91a:	f7fb fcb9 	bl	800b290 <move_window>
 800f91e:	4603      	mov	r3, r0
 800f920:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
				if (res == FR_OK) {
 800f924:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d15e      	bne.n	800f9ea <f_sync+0x34e>
					dir = fp->dir_ptr;
 800f92c:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f930:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f938:	f8c7 34bc 	str.w	r3, [r7, #1212]	@ 0x4bc
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 800f93c:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 800f940:	330b      	adds	r3, #11
 800f942:	781a      	ldrb	r2, [r3, #0]
 800f944:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 800f948:	330b      	adds	r3, #11
 800f94a:	f042 0220 	orr.w	r2, r2, #32
 800f94e:	b2d2      	uxtb	r2, r2
 800f950:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 800f952:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f956:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	6818      	ldr	r0, [r3, #0]
 800f95e:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f962:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	689b      	ldr	r3, [r3, #8]
 800f96a:	461a      	mov	r2, r3
 800f96c:	f8d7 14bc 	ldr.w	r1, [r7, #1212]	@ 0x4bc
 800f970:	f7fc fcf3 	bl	800c35a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f974:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 800f978:	f103 001c 	add.w	r0, r3, #28
 800f97c:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f980:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800f98a:	4613      	mov	r3, r2
 800f98c:	4619      	mov	r1, r3
 800f98e:	f7fb f924 	bl	800abda <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f992:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 800f996:	3316      	adds	r3, #22
 800f998:	f8d7 14c0 	ldr.w	r1, [r7, #1216]	@ 0x4c0
 800f99c:	4618      	mov	r0, r3
 800f99e:	f7fb f91c 	bl	800abda <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f9a2:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 800f9a6:	3312      	adds	r3, #18
 800f9a8:	2100      	movs	r1, #0
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	f7fb f8fa 	bl	800aba4 <st_word>
					fs->wflag = 1;
 800f9b0:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f9b4:	2201      	movs	r2, #1
 800f9b6:	711a      	strb	r2, [r3, #4]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f9b8:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f9bc:	4618      	mov	r0, r3
 800f9be:	f7fb fc95 	bl	800b2ec <sync_fs>
 800f9c2:	4603      	mov	r3, r0
 800f9c4:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f9c8:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f9cc:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f9d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9da:	b2da      	uxtb	r2, r3
 800f9dc:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 800f9e0:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f9ea:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 800f9ee:	f897 24c7 	ldrb.w	r2, [r7, #1223]	@ 0x4c7
 800f9f2:	4611      	mov	r1, r2
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	f7fb fa71 	bl	800aedc <unlock_volume>
 800f9fa:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
}
 800f9fe:	4618      	mov	r0, r3
 800fa00:	f507 6799 	add.w	r7, r7, #1224	@ 0x4c8
 800fa04:	46bd      	mov	sp, r7
 800fa06:	bd80      	pop	{r7, pc}

0800fa08 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Open file to be closed */
)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b084      	sub	sp, #16
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800fa10:	6878      	ldr	r0, [r7, #4]
 800fa12:	f7ff fe43 	bl	800f69c <f_sync>
 800fa16:	4603      	mov	r3, r0
 800fa18:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800fa1a:	7bfb      	ldrb	r3, [r7, #15]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d11d      	bne.n	800fa5c <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	f107 0208 	add.w	r2, r7, #8
 800fa26:	4611      	mov	r1, r2
 800fa28:	4618      	mov	r0, r3
 800fa2a:	f7fe fe45 	bl	800e6b8 <validate>
 800fa2e:	4603      	mov	r3, r0
 800fa30:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fa32:	7bfb      	ldrb	r3, [r7, #15]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d111      	bne.n	800fa5c <f_close+0x54>
#if FF_FS_LOCK
			res = dec_share(fp->obj.lockid);		/* Decrement file open counter */
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa3c:	4618      	mov	r0, r3
 800fa3e:	f7fb fb8b 	bl	800b158 <dec_share>
 800fa42:	4603      	mov	r3, r0
 800fa44:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
 800fa46:	7bfb      	ldrb	r3, [r7, #15]
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d102      	bne.n	800fa52 <f_close+0x4a>
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	2200      	movs	r2, #0
 800fa50:	601a      	str	r2, [r3, #0]
#else
			fp->obj.fs = 0;	/* Invalidate file object */
#endif
#if FF_FS_REENTRANT
			unlock_volume(fs, FR_OK);		/* Unlock volume */
 800fa52:	68bb      	ldr	r3, [r7, #8]
 800fa54:	2100      	movs	r1, #0
 800fa56:	4618      	mov	r0, r3
 800fa58:	f7fb fa40 	bl	800aedc <unlock_volume>
#endif
		}
	}
	return res;
 800fa5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa5e:	4618      	mov	r0, r3
 800fa60:	3710      	adds	r7, #16
 800fa62:	46bd      	mov	sp, r7
 800fa64:	bd80      	pop	{r7, pc}

0800fa66 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800fa66:	b580      	push	{r7, lr}
 800fa68:	f5ad 6d8e 	sub.w	sp, sp, #1136	@ 0x470
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fa72:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fa76:	6018      	str	r0, [r3, #0]
 800fa78:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fa7c:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 800fa80:	6019      	str	r1, [r3, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800fa82:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fa86:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d101      	bne.n	800fa94 <f_opendir+0x2e>
 800fa90:	2309      	movs	r3, #9
 800fa92:	e102      	b.n	800fc9a <f_opendir+0x234>

	/* Get logical drive */
	res = mount_volume(&path, &fs, 0);
 800fa94:	f507 618d 	add.w	r1, r7, #1128	@ 0x468
 800fa98:	463b      	mov	r3, r7
 800fa9a:	2200      	movs	r2, #0
 800fa9c:	4618      	mov	r0, r3
 800fa9e:	f7fe fac1 	bl	800e024 <mount_volume>
 800faa2:	4603      	mov	r3, r0
 800faa4:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
	if (res == FR_OK) {
 800faa8:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800faac:	2b00      	cmp	r3, #0
 800faae:	f040 80df 	bne.w	800fc70 <f_opendir+0x20a>
		dp->obj.fs = fs;
 800fab2:	f8d7 2468 	ldr.w	r2, [r7, #1128]	@ 0x468
 800fab6:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800faba:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800fac2:	f8d7 3468 	ldr.w	r3, [r7, #1128]	@ 0x468
 800fac6:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800faca:	60da      	str	r2, [r3, #12]
 800facc:	f8d7 3468 	ldr.w	r3, [r7, #1128]	@ 0x468
 800fad0:	f107 0208 	add.w	r2, r7, #8
 800fad4:	611a      	str	r2, [r3, #16]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800fad6:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fada:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 800fade:	681a      	ldr	r2, [r3, #0]
 800fae0:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fae4:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fae8:	4611      	mov	r1, r2
 800faea:	6818      	ldr	r0, [r3, #0]
 800faec:	f7fe f842 	bl	800db74 <follow_path>
 800faf0:	4603      	mov	r3, r0
 800faf2:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
		if (res == FR_OK) {						/* Follow completed */
 800faf6:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	f040 80b1 	bne.w	800fc62 <f_opendir+0x1fc>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800fb00:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fb04:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800fb0e:	b25b      	sxtb	r3, r3
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	db60      	blt.n	800fbd6 <f_opendir+0x170>
				if (dp->obj.attr & AM_DIR) {		/* This object is a sub-directory */
 800fb14:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fb18:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	799b      	ldrb	r3, [r3, #6]
 800fb20:	f003 0310 	and.w	r3, r3, #16
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d053      	beq.n	800fbd0 <f_opendir+0x16a>
#if FF_FS_EXFAT
					if (fs->fs_type == FS_EXFAT) {
 800fb28:	f8d7 3468 	ldr.w	r3, [r7, #1128]	@ 0x468
 800fb2c:	781b      	ldrb	r3, [r3, #0]
 800fb2e:	2b04      	cmp	r3, #4
 800fb30:	d13a      	bne.n	800fba8 <f_opendir+0x142>
						dp->obj.c_scl = dp->obj.sclust;	/* Get containing directory inforamation */
 800fb32:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fb36:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	689a      	ldr	r2, [r3, #8]
 800fb3e:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fb42:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	621a      	str	r2, [r3, #32]
						dp->obj.c_size = ((DWORD)dp->obj.objsize & 0xFFFFFF00) | dp->obj.stat;
 800fb4a:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fb4e:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800fb58:	4613      	mov	r3, r2
 800fb5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800fb5e:	f507 628e 	add.w	r2, r7, #1136	@ 0x470
 800fb62:	f2a2 426c 	subw	r2, r2, #1132	@ 0x46c
 800fb66:	6812      	ldr	r2, [r2, #0]
 800fb68:	79d2      	ldrb	r2, [r2, #7]
 800fb6a:	431a      	orrs	r2, r3
 800fb6c:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fb70:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	625a      	str	r2, [r3, #36]	@ 0x24
						dp->obj.c_ofs = dp->blk_ofs;
 800fb78:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fb7c:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fb84:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fb88:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	629a      	str	r2, [r3, #40]	@ 0x28
						init_alloc_info(fs, &dp->obj);	/* Get object allocation info */
 800fb90:	f8d7 2468 	ldr.w	r2, [r7, #1128]	@ 0x468
 800fb94:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fb98:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	4619      	mov	r1, r3
 800fba0:	4610      	mov	r0, r2
 800fba2:	f7fc ff27 	bl	800c9f4 <init_alloc_info>
 800fba6:	e016      	b.n	800fbd6 <f_opendir+0x170>
					} else
#endif
					{
						dp->obj.sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800fba8:	f8d7 2468 	ldr.w	r2, [r7, #1128]	@ 0x468
 800fbac:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fbb0:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fbb8:	4619      	mov	r1, r3
 800fbba:	4610      	mov	r0, r2
 800fbbc:	f7fc fbae 	bl	800c31c <ld_clust>
 800fbc0:	4602      	mov	r2, r0
 800fbc2:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fbc6:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	609a      	str	r2, [r3, #8]
 800fbce:	e002      	b.n	800fbd6 <f_opendir+0x170>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800fbd0:	2305      	movs	r3, #5
 800fbd2:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
				}
			}
			if (res == FR_OK) {
 800fbd6:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d141      	bne.n	800fc62 <f_opendir+0x1fc>
				dp->obj.id = fs->id;
 800fbde:	f8d7 3468 	ldr.w	r3, [r7, #1128]	@ 0x468
 800fbe2:	88da      	ldrh	r2, [r3, #6]
 800fbe4:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fbe8:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800fbf0:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fbf4:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fbf8:	2100      	movs	r1, #0
 800fbfa:	6818      	ldr	r0, [r3, #0]
 800fbfc:	f7fc fa07 	bl	800c00e <dir_sdi>
 800fc00:	4603      	mov	r3, r0
 800fc02:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
#if FF_FS_LOCK
				if (res == FR_OK) {
 800fc06:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d129      	bne.n	800fc62 <f_opendir+0x1fc>
					if (dp->obj.sclust != 0) {
 800fc0e:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fc12:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	689b      	ldr	r3, [r3, #8]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d01a      	beq.n	800fc54 <f_opendir+0x1ee>
						dp->obj.lockid = inc_share(dp, 0);	/* Lock the sub directory */
 800fc1e:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fc22:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fc26:	2100      	movs	r1, #0
 800fc28:	6818      	ldr	r0, [r3, #0]
 800fc2a:	f7fb fa07 	bl	800b03c <inc_share>
 800fc2e:	4602      	mov	r2, r0
 800fc30:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fc34:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	62da      	str	r2, [r3, #44]	@ 0x2c
						if (!dp->obj.lockid) res = FR_TOO_MANY_OPEN_FILES;
 800fc3c:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fc40:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d10a      	bne.n	800fc62 <f_opendir+0x1fc>
 800fc4c:	2312      	movs	r3, #18
 800fc4e:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
 800fc52:	e006      	b.n	800fc62 <f_opendir+0x1fc>
					} else {
						dp->obj.lockid = 0;	/* Root directory need not to be locked */
 800fc54:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fc58:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	2200      	movs	r2, #0
 800fc60:	62da      	str	r2, [r3, #44]	@ 0x2c
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800fc62:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800fc66:	2b04      	cmp	r3, #4
 800fc68:	d102      	bne.n	800fc70 <f_opendir+0x20a>
 800fc6a:	2305      	movs	r3, #5
 800fc6c:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
	}
	if (res != FR_OK) dp->obj.fs = 0;		/* Invalidate the directory object if function failed */
 800fc70:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d006      	beq.n	800fc86 <f_opendir+0x220>
 800fc78:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fc7c:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	2200      	movs	r2, #0
 800fc84:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800fc86:	f8d7 3468 	ldr.w	r3, [r7, #1128]	@ 0x468
 800fc8a:	f897 246f 	ldrb.w	r2, [r7, #1135]	@ 0x46f
 800fc8e:	4611      	mov	r1, r2
 800fc90:	4618      	mov	r0, r3
 800fc92:	f7fb f923 	bl	800aedc <unlock_volume>
 800fc96:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
}
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	f507 678e 	add.w	r7, r7, #1136	@ 0x470
 800fca0:	46bd      	mov	sp, r7
 800fca2:	bd80      	pop	{r7, pc}

0800fca4 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800fca4:	b580      	push	{r7, lr}
 800fca6:	b084      	sub	sp, #16
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);	/* Check validity of the file object */
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	f107 0208 	add.w	r2, r7, #8
 800fcb2:	4611      	mov	r1, r2
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	f7fe fcff 	bl	800e6b8 <validate>
 800fcba:	4603      	mov	r3, r0
 800fcbc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800fcbe:	7bfb      	ldrb	r3, [r7, #15]
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d115      	bne.n	800fcf0 <f_closedir+0x4c>
#if FF_FS_LOCK
		if (dp->obj.lockid) res = dec_share(dp->obj.lockid);	/* Decrement sub-directory open counter */
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d006      	beq.n	800fcda <f_closedir+0x36>
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcd0:	4618      	mov	r0, r3
 800fcd2:	f7fb fa41 	bl	800b158 <dec_share>
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) dp->obj.fs = 0;	/* Invalidate directory object */
 800fcda:	7bfb      	ldrb	r3, [r7, #15]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d102      	bne.n	800fce6 <f_closedir+0x42>
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2200      	movs	r2, #0
 800fce4:	601a      	str	r2, [r3, #0]
#else
		dp->obj.fs = 0;	/* Invalidate directory object */
#endif
#if FF_FS_REENTRANT
		unlock_volume(fs, FR_OK);	/* Unlock volume */
 800fce6:	68bb      	ldr	r3, [r7, #8]
 800fce8:	2100      	movs	r1, #0
 800fcea:	4618      	mov	r0, r3
 800fcec:	f7fb f8f6 	bl	800aedc <unlock_volume>
#endif
	}
	return res;
 800fcf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	3710      	adds	r7, #16
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}

0800fcfa <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800fcfa:	b580      	push	{r7, lr}
 800fcfc:	f5ad 6d8e 	sub.w	sp, sp, #1136	@ 0x470
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fd06:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fd0a:	6018      	str	r0, [r3, #0]
 800fd0c:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fd10:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 800fd14:	6019      	str	r1, [r3, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800fd16:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fd1a:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	f507 628d 	add.w	r2, r7, #1128	@ 0x468
 800fd24:	4611      	mov	r1, r2
 800fd26:	4618      	mov	r0, r3
 800fd28:	f7fe fcc6 	bl	800e6b8 <validate>
 800fd2c:	4603      	mov	r3, r0
 800fd2e:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
	if (res == FR_OK) {
 800fd32:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d150      	bne.n	800fddc <f_readdir+0xe2>
		if (!fno) {
 800fd3a:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fd3e:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d10b      	bne.n	800fd60 <f_readdir+0x66>
			res = dir_sdi(dp, 0);		/* Rewind the directory object */
 800fd48:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fd4c:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fd50:	2100      	movs	r1, #0
 800fd52:	6818      	ldr	r0, [r3, #0]
 800fd54:	f7fc f95b 	bl	800c00e <dir_sdi>
 800fd58:	4603      	mov	r3, r0
 800fd5a:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
 800fd5e:	e03d      	b.n	800fddc <f_readdir+0xe2>
		} else {
			INIT_NAMBUF(fs);
 800fd60:	f8d7 3468 	ldr.w	r3, [r7, #1128]	@ 0x468
 800fd64:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800fd68:	60da      	str	r2, [r3, #12]
 800fd6a:	f8d7 3468 	ldr.w	r3, [r7, #1128]	@ 0x468
 800fd6e:	f107 0208 	add.w	r2, r7, #8
 800fd72:	611a      	str	r2, [r3, #16]
			res = DIR_READ_FILE(dp);		/* Read an item */
 800fd74:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fd78:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fd7c:	2100      	movs	r1, #0
 800fd7e:	6818      	ldr	r0, [r3, #0]
 800fd80:	f7fc ff5e 	bl	800cc40 <dir_read>
 800fd84:	4603      	mov	r3, r0
 800fd86:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800fd8a:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800fd8e:	2b04      	cmp	r3, #4
 800fd90:	d102      	bne.n	800fd98 <f_readdir+0x9e>
 800fd92:	2300      	movs	r3, #0
 800fd94:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
			if (res == FR_OK) {				/* A valid entry is found */
 800fd98:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d11d      	bne.n	800fddc <f_readdir+0xe2>
				get_fileinfo(dp, fno);		/* Get the object information */
 800fda0:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fda4:	f5a3 628e 	sub.w	r2, r3, #1136	@ 0x470
 800fda8:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fdac:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fdb0:	6811      	ldr	r1, [r2, #0]
 800fdb2:	6818      	ldr	r0, [r3, #0]
 800fdb4:	f7fd fae8 	bl	800d388 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800fdb8:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800fdbc:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800fdc0:	2100      	movs	r1, #0
 800fdc2:	6818      	ldr	r0, [r3, #0]
 800fdc4:	f7fc f9a9 	bl	800c11a <dir_next>
 800fdc8:	4603      	mov	r3, r0
 800fdca:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800fdce:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800fdd2:	2b04      	cmp	r3, #4
 800fdd4:	d102      	bne.n	800fddc <f_readdir+0xe2>
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800fddc:	f8d7 3468 	ldr.w	r3, [r7, #1128]	@ 0x468
 800fde0:	f897 246f 	ldrb.w	r2, [r7, #1135]	@ 0x46f
 800fde4:	4611      	mov	r1, r2
 800fde6:	4618      	mov	r0, r3
 800fde8:	f7fb f878 	bl	800aedc <unlock_volume>
 800fdec:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
}
 800fdf0:	4618      	mov	r0, r3
 800fdf2:	f507 678e 	add.w	r7, r7, #1136	@ 0x470
 800fdf6:	46bd      	mov	sp, r7
 800fdf8:	bd80      	pop	{r7, pc}
	...

0800fdfc <FATFS_GetDisk>:
/**
 * @brief  Returns a pointer to the disk structure.
 * @retval Pointer to Disk_drvTypeDef
 */
Disk_drvTypeDef* FATFS_GetDisk(void)
{
 800fdfc:	b480      	push	{r7}
 800fdfe:	af00      	add	r7, sp, #0
    return &disk;
 800fe00:	4b02      	ldr	r3, [pc, #8]	@ (800fe0c <FATFS_GetDisk+0x10>)
}
 800fe02:	4618      	mov	r0, r3
 800fe04:	46bd      	mov	sp, r7
 800fe06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe0a:	4770      	bx	lr
 800fe0c:	24019810 	.word	0x24019810

0800fe10 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800fe10:	b480      	push	{r7}
 800fe12:	b087      	sub	sp, #28
 800fe14:	af00      	add	r7, sp, #0
 800fe16:	60f8      	str	r0, [r7, #12]
 800fe18:	60b9      	str	r1, [r7, #8]
 800fe1a:	4613      	mov	r3, r2
 800fe1c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800fe1e:	2301      	movs	r3, #1
 800fe20:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800fe22:	2300      	movs	r3, #0
 800fe24:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < FF_VOLUMES)
 800fe26:	4b1f      	ldr	r3, [pc, #124]	@ (800fea4 <FATFS_LinkDriverEx+0x94>)
 800fe28:	7a5b      	ldrb	r3, [r3, #9]
 800fe2a:	b2db      	uxtb	r3, r3
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d131      	bne.n	800fe94 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800fe30:	4b1c      	ldr	r3, [pc, #112]	@ (800fea4 <FATFS_LinkDriverEx+0x94>)
 800fe32:	7a5b      	ldrb	r3, [r3, #9]
 800fe34:	b2db      	uxtb	r3, r3
 800fe36:	461a      	mov	r2, r3
 800fe38:	4b1a      	ldr	r3, [pc, #104]	@ (800fea4 <FATFS_LinkDriverEx+0x94>)
 800fe3a:	2100      	movs	r1, #0
 800fe3c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800fe3e:	4b19      	ldr	r3, [pc, #100]	@ (800fea4 <FATFS_LinkDriverEx+0x94>)
 800fe40:	7a5b      	ldrb	r3, [r3, #9]
 800fe42:	b2db      	uxtb	r3, r3
 800fe44:	4a17      	ldr	r2, [pc, #92]	@ (800fea4 <FATFS_LinkDriverEx+0x94>)
 800fe46:	009b      	lsls	r3, r3, #2
 800fe48:	4413      	add	r3, r2
 800fe4a:	68fa      	ldr	r2, [r7, #12]
 800fe4c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800fe4e:	4b15      	ldr	r3, [pc, #84]	@ (800fea4 <FATFS_LinkDriverEx+0x94>)
 800fe50:	7a5b      	ldrb	r3, [r3, #9]
 800fe52:	b2db      	uxtb	r3, r3
 800fe54:	461a      	mov	r2, r3
 800fe56:	4b13      	ldr	r3, [pc, #76]	@ (800fea4 <FATFS_LinkDriverEx+0x94>)
 800fe58:	4413      	add	r3, r2
 800fe5a:	79fa      	ldrb	r2, [r7, #7]
 800fe5c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800fe5e:	4b11      	ldr	r3, [pc, #68]	@ (800fea4 <FATFS_LinkDriverEx+0x94>)
 800fe60:	7a5b      	ldrb	r3, [r3, #9]
 800fe62:	b2db      	uxtb	r3, r3
 800fe64:	1c5a      	adds	r2, r3, #1
 800fe66:	b2d1      	uxtb	r1, r2
 800fe68:	4a0e      	ldr	r2, [pc, #56]	@ (800fea4 <FATFS_LinkDriverEx+0x94>)
 800fe6a:	7251      	strb	r1, [r2, #9]
 800fe6c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800fe6e:	7dbb      	ldrb	r3, [r7, #22]
 800fe70:	3330      	adds	r3, #48	@ 0x30
 800fe72:	b2da      	uxtb	r2, r3
 800fe74:	68bb      	ldr	r3, [r7, #8]
 800fe76:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800fe78:	68bb      	ldr	r3, [r7, #8]
 800fe7a:	3301      	adds	r3, #1
 800fe7c:	223a      	movs	r2, #58	@ 0x3a
 800fe7e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800fe80:	68bb      	ldr	r3, [r7, #8]
 800fe82:	3302      	adds	r3, #2
 800fe84:	222f      	movs	r2, #47	@ 0x2f
 800fe86:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800fe88:	68bb      	ldr	r3, [r7, #8]
 800fe8a:	3303      	adds	r3, #3
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800fe90:	2300      	movs	r3, #0
 800fe92:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800fe94:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe96:	4618      	mov	r0, r3
 800fe98:	371c      	adds	r7, #28
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea0:	4770      	bx	lr
 800fea2:	bf00      	nop
 800fea4:	24019810 	.word	0x24019810

0800fea8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b082      	sub	sp, #8
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
 800feb0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800feb2:	2200      	movs	r2, #0
 800feb4:	6839      	ldr	r1, [r7, #0]
 800feb6:	6878      	ldr	r0, [r7, #4]
 800feb8:	f7ff ffaa 	bl	800fe10 <FATFS_LinkDriverEx>
 800febc:	4603      	mov	r3, r0
}
 800febe:	4618      	mov	r0, r3
 800fec0:	3708      	adds	r7, #8
 800fec2:	46bd      	mov	sp, r7
 800fec4:	bd80      	pop	{r7, pc}
	...

0800fec8 <MMC_CheckStatus>:
#else
static volatile UINT WriteStatus = 0, ReadStatus = 0;
#endif

/* Generic MMC driver implementation */
static DSTATUS MMC_CheckStatus(MMC_HandleTypeDef *hmmc) {
 800fec8:	b580      	push	{r7, lr}
 800feca:	b082      	sub	sp, #8
 800fecc:	af00      	add	r7, sp, #0
 800fece:	6078      	str	r0, [r7, #4]
    Stat = STA_NOINIT;
 800fed0:	4b0b      	ldr	r3, [pc, #44]	@ (800ff00 <MMC_CheckStatus+0x38>)
 800fed2:	2201      	movs	r2, #1
 800fed4:	701a      	strb	r2, [r3, #0]
    if (BSP_MMC_GetCardState(hmmc) == BSP_ERROR_NONE) {
 800fed6:	6878      	ldr	r0, [r7, #4]
 800fed8:	f7f1 feae 	bl	8001c38 <BSP_MMC_GetCardState>
 800fedc:	4603      	mov	r3, r0
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d107      	bne.n	800fef2 <MMC_CheckStatus+0x2a>
        Stat &= ~STA_NOINIT;
 800fee2:	4b07      	ldr	r3, [pc, #28]	@ (800ff00 <MMC_CheckStatus+0x38>)
 800fee4:	781b      	ldrb	r3, [r3, #0]
 800fee6:	b2db      	uxtb	r3, r3
 800fee8:	f023 0301 	bic.w	r3, r3, #1
 800feec:	b2da      	uxtb	r2, r3
 800feee:	4b04      	ldr	r3, [pc, #16]	@ (800ff00 <MMC_CheckStatus+0x38>)
 800fef0:	701a      	strb	r2, [r3, #0]
    }
    return Stat;
 800fef2:	4b03      	ldr	r3, [pc, #12]	@ (800ff00 <MMC_CheckStatus+0x38>)
 800fef4:	781b      	ldrb	r3, [r3, #0]
 800fef6:	b2db      	uxtb	r3, r3
}
 800fef8:	4618      	mov	r0, r3
 800fefa:	3708      	adds	r7, #8
 800fefc:	46bd      	mov	sp, r7
 800fefe:	bd80      	pop	{r7, pc}
 800ff00:	240148d1 	.word	0x240148d1

0800ff04 <MMC_Initialize>:

static DSTATUS MMC_Initialize(MMC_HandleTypeDef *hmmc, BYTE lun) {
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b082      	sub	sp, #8
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
 800ff0c:	460b      	mov	r3, r1
 800ff0e:	70fb      	strb	r3, [r7, #3]
#ifdef USE_FREERTOS
    /* Ensure FreeRTOS kernel is running before using RTOS APIs */
    if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ff10:	f002 fef4 	bl	8012cfc <xTaskGetSchedulerState>
 800ff14:	4603      	mov	r3, r0
 800ff16:	2b01      	cmp	r3, #1
 800ff18:	d028      	beq.n	800ff6c <MMC_Initialize+0x68>
#ifndef DISABLE_MMC_INIT
        if (BSP_MMC_Init(hmmc) == BSP_ERROR_NONE) {
 800ff1a:	6878      	ldr	r0, [r7, #4]
 800ff1c:	f7f1 fe2c 	bl	8001b78 <BSP_MMC_Init>
 800ff20:	4603      	mov	r3, r0
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d106      	bne.n	800ff34 <MMC_Initialize+0x30>
            Stat = MMC_CheckStatus(hmmc);
 800ff26:	6878      	ldr	r0, [r7, #4]
 800ff28:	f7ff ffce 	bl	800fec8 <MMC_CheckStatus>
 800ff2c:	4603      	mov	r3, r0
 800ff2e:	461a      	mov	r2, r3
 800ff30:	4b12      	ldr	r3, [pc, #72]	@ (800ff7c <MMC_Initialize+0x78>)
 800ff32:	701a      	strb	r2, [r3, #0]
        }
#else
        Stat = MMC_CheckStatus(hmmc);
#endif
        /* Create semaphore for DMA synchronization if MMC is initialized */
        if (Stat != STA_NOINIT) {
 800ff34:	4b11      	ldr	r3, [pc, #68]	@ (800ff7c <MMC_Initialize+0x78>)
 800ff36:	781b      	ldrb	r3, [r3, #0]
 800ff38:	b2db      	uxtb	r3, r3
 800ff3a:	2b01      	cmp	r3, #1
 800ff3c:	d016      	beq.n	800ff6c <MMC_Initialize+0x68>
#if defined(DUAL_MMC) || defined(ONLY_MMC1)
            if (hmmc == &hmmc1 && MMC1Semaphore == NULL) {
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	4a0f      	ldr	r2, [pc, #60]	@ (800ff80 <MMC_Initialize+0x7c>)
 800ff42:	4293      	cmp	r3, r2
 800ff44:	d112      	bne.n	800ff6c <MMC_Initialize+0x68>
 800ff46:	4b0f      	ldr	r3, [pc, #60]	@ (800ff84 <MMC_Initialize+0x80>)
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d10e      	bne.n	800ff6c <MMC_Initialize+0x68>
                MMC1Semaphore = xSemaphoreCreateBinary();
 800ff4e:	2203      	movs	r2, #3
 800ff50:	2100      	movs	r1, #0
 800ff52:	2001      	movs	r0, #1
 800ff54:	f000 fcc7 	bl	80108e6 <xQueueGenericCreate>
 800ff58:	4603      	mov	r3, r0
 800ff5a:	4a0a      	ldr	r2, [pc, #40]	@ (800ff84 <MMC_Initialize+0x80>)
 800ff5c:	6013      	str	r3, [r2, #0]
                if (MMC1Semaphore == NULL) {
 800ff5e:	4b09      	ldr	r3, [pc, #36]	@ (800ff84 <MMC_Initialize+0x80>)
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d102      	bne.n	800ff6c <MMC_Initialize+0x68>
                    Stat = STA_NOINIT;  /* Failed to create semaphore */
 800ff66:	4b05      	ldr	r3, [pc, #20]	@ (800ff7c <MMC_Initialize+0x78>)
 800ff68:	2201      	movs	r2, #1
 800ff6a:	701a      	strb	r2, [r3, #0]
    }
#else
    return MMC_CheckStatus(hmmc);
#endif
#endif
    return Stat;
 800ff6c:	4b03      	ldr	r3, [pc, #12]	@ (800ff7c <MMC_Initialize+0x78>)
 800ff6e:	781b      	ldrb	r3, [r3, #0]
 800ff70:	b2db      	uxtb	r3, r3
}
 800ff72:	4618      	mov	r0, r3
 800ff74:	3708      	adds	r7, #8
 800ff76:	46bd      	mov	sp, r7
 800ff78:	bd80      	pop	{r7, pc}
 800ff7a:	bf00      	nop
 800ff7c:	240148d1 	.word	0x240148d1
 800ff80:	2405a57c 	.word	0x2405a57c
 800ff84:	2401981c 	.word	0x2401981c

0800ff88 <MMC_Read>:

static DRESULT MMC_Read(MMC_HandleTypeDef *hmmc, BYTE *buff, DWORD sector, UINT count) {
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	b088      	sub	sp, #32
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	60f8      	str	r0, [r7, #12]
 800ff90:	60b9      	str	r1, [r7, #8]
 800ff92:	607a      	str	r2, [r7, #4]
 800ff94:	603b      	str	r3, [r7, #0]
    DRESULT res = RES_ERROR;
 800ff96:	2301      	movs	r3, #1
 800ff98:	77fb      	strb	r3, [r7, #31]

#ifdef USE_FREERTOS
#if defined(DUAL_MMC) || defined(ONLY_MMC1)
    SemaphoreHandle_t semaphore = (hmmc == &hmmc1) ? MMC1Semaphore :
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	4a1b      	ldr	r2, [pc, #108]	@ (801000c <MMC_Read+0x84>)
 800ff9e:	4293      	cmp	r3, r2
 800ffa0:	d102      	bne.n	800ffa8 <MMC_Read+0x20>
 800ffa2:	4b1b      	ldr	r3, [pc, #108]	@ (8010010 <MMC_Read+0x88>)
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	e000      	b.n	800ffaa <MMC_Read+0x22>
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	61bb      	str	r3, [r7, #24]

#if (ENABLE_DMA_CACHE_MAINTENANCE == 1)
    uint32_t alignedAddr = (uint32_t)buff & ~0x1F;
    SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count * MMC_DEFAULT_BLOCK_SIZE + ((uint32_t)buff - alignedAddr));
#endif
    if (BSP_MMC_ReadBlocks_DMA(hmmc, (uint32_t*)buff, sector, count) == BSP_ERROR_NONE) {
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	687a      	ldr	r2, [r7, #4]
 800ffb0:	68b9      	ldr	r1, [r7, #8]
 800ffb2:	68f8      	ldr	r0, [r7, #12]
 800ffb4:	f7f1 fe0a 	bl	8001bcc <BSP_MMC_ReadBlocks_DMA>
 800ffb8:	4603      	mov	r3, r0
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d121      	bne.n	8010002 <MMC_Read+0x7a>
        /* Wait for DMA completion via semaphore */
        if (xSemaphoreTake(semaphore, pdMS_TO_TICKS(MMC_TIMEOUT)) == pdTRUE) {
 800ffbe:	f247 5130 	movw	r1, #30000	@ 0x7530
 800ffc2:	69b8      	ldr	r0, [r7, #24]
 800ffc4:	f000 ffde 	bl	8010f84 <xQueueSemaphoreTake>
 800ffc8:	4603      	mov	r3, r0
 800ffca:	2b01      	cmp	r3, #1
 800ffcc:	d119      	bne.n	8010002 <MMC_Read+0x7a>
            /* Check MMC state to ensure transfer is complete */
            TickType_t timeout = xTaskGetTickCount() + pdMS_TO_TICKS(MMC_TIMEOUT);
 800ffce:	f002 f8f9 	bl	80121c4 <xTaskGetTickCount>
 800ffd2:	4602      	mov	r2, r0
 800ffd4:	f247 5330 	movw	r3, #30000	@ 0x7530
 800ffd8:	4413      	add	r3, r2
 800ffda:	617b      	str	r3, [r7, #20]
            while (xTaskGetTickCount() < timeout) {
 800ffdc:	e00b      	b.n	800fff6 <MMC_Read+0x6e>
                if (BSP_MMC_GetCardState(hmmc) == MMC_TRANSFER_OK) {
 800ffde:	68f8      	ldr	r0, [r7, #12]
 800ffe0:	f7f1 fe2a 	bl	8001c38 <BSP_MMC_GetCardState>
 800ffe4:	4603      	mov	r3, r0
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d102      	bne.n	800fff0 <MMC_Read+0x68>
                    res = RES_OK;
 800ffea:	2300      	movs	r3, #0
 800ffec:	77fb      	strb	r3, [r7, #31]
                    break;
 800ffee:	e008      	b.n	8010002 <MMC_Read+0x7a>
                }
                vTaskDelay(pdMS_TO_TICKS(1));  /* Delay 1ms to avoid busy-wait */
 800fff0:	2001      	movs	r0, #1
 800fff2:	f001 fe85 	bl	8011d00 <vTaskDelay>
            while (xTaskGetTickCount() < timeout) {
 800fff6:	f002 f8e5 	bl	80121c4 <xTaskGetTickCount>
 800fffa:	4602      	mov	r2, r0
 800fffc:	697b      	ldr	r3, [r7, #20]
 800fffe:	4293      	cmp	r3, r2
 8010000:	d8ed      	bhi.n	800ffde <MMC_Read+0x56>
                }
            }
        }
    }
#endif
    return res;
 8010002:	7ffb      	ldrb	r3, [r7, #31]
}
 8010004:	4618      	mov	r0, r3
 8010006:	3720      	adds	r7, #32
 8010008:	46bd      	mov	sp, r7
 801000a:	bd80      	pop	{r7, pc}
 801000c:	2405a57c 	.word	0x2405a57c
 8010010:	2401981c 	.word	0x2401981c

08010014 <MMC_Write>:

#if _USE_WRITE == 1
static DRESULT MMC_Write(MMC_HandleTypeDef *hmmc, const BYTE *buff, DWORD sector, UINT count) {
 8010014:	b580      	push	{r7, lr}
 8010016:	b088      	sub	sp, #32
 8010018:	af00      	add	r7, sp, #0
 801001a:	60f8      	str	r0, [r7, #12]
 801001c:	60b9      	str	r1, [r7, #8]
 801001e:	607a      	str	r2, [r7, #4]
 8010020:	603b      	str	r3, [r7, #0]
    DRESULT res = RES_ERROR;
 8010022:	2301      	movs	r3, #1
 8010024:	77fb      	strb	r3, [r7, #31]

#ifdef USE_FREERTOS
#if defined(DUAL_MMC) || defined(ONLY_MMC1)
    SemaphoreHandle_t semaphore = (hmmc == &hmmc1) ? MMC1Semaphore :
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	4a1b      	ldr	r2, [pc, #108]	@ (8010098 <MMC_Write+0x84>)
 801002a:	4293      	cmp	r3, r2
 801002c:	d102      	bne.n	8010034 <MMC_Write+0x20>
 801002e:	4b1b      	ldr	r3, [pc, #108]	@ (801009c <MMC_Write+0x88>)
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	e000      	b.n	8010036 <MMC_Write+0x22>
 8010034:	2300      	movs	r3, #0
 8010036:	61bb      	str	r3, [r7, #24]

#if (ENABLE_DMA_CACHE_MAINTENANCE == 1)
    uint32_t alignedAddr = (uint32_t)buff & ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count * MMC_DEFAULT_BLOCK_SIZE + ((uint32_t)buff - alignedAddr));
#endif
    if (BSP_MMC_WriteBlocks_DMA(hmmc, (uint32_t*)buff, sector, count) == BSP_ERROR_NONE) {
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	687a      	ldr	r2, [r7, #4]
 801003c:	68b9      	ldr	r1, [r7, #8]
 801003e:	68f8      	ldr	r0, [r7, #12]
 8010040:	f7f1 fddf 	bl	8001c02 <BSP_MMC_WriteBlocks_DMA>
 8010044:	4603      	mov	r3, r0
 8010046:	2b00      	cmp	r3, #0
 8010048:	d121      	bne.n	801008e <MMC_Write+0x7a>
        /* Wait for DMA completion via semaphore */
        if (xSemaphoreTake(semaphore, pdMS_TO_TICKS(MMC_TIMEOUT)) == pdTRUE) {
 801004a:	f247 5130 	movw	r1, #30000	@ 0x7530
 801004e:	69b8      	ldr	r0, [r7, #24]
 8010050:	f000 ff98 	bl	8010f84 <xQueueSemaphoreTake>
 8010054:	4603      	mov	r3, r0
 8010056:	2b01      	cmp	r3, #1
 8010058:	d119      	bne.n	801008e <MMC_Write+0x7a>
            /* Check MMC state to ensure transfer is complete */
            TickType_t timeout = xTaskGetTickCount() + pdMS_TO_TICKS(MMC_TIMEOUT);
 801005a:	f002 f8b3 	bl	80121c4 <xTaskGetTickCount>
 801005e:	4602      	mov	r2, r0
 8010060:	f247 5330 	movw	r3, #30000	@ 0x7530
 8010064:	4413      	add	r3, r2
 8010066:	617b      	str	r3, [r7, #20]
            while (xTaskGetTickCount() < timeout) {
 8010068:	e00b      	b.n	8010082 <MMC_Write+0x6e>
                if (BSP_MMC_GetCardState(hmmc) == MMC_TRANSFER_OK) {
 801006a:	68f8      	ldr	r0, [r7, #12]
 801006c:	f7f1 fde4 	bl	8001c38 <BSP_MMC_GetCardState>
 8010070:	4603      	mov	r3, r0
 8010072:	2b00      	cmp	r3, #0
 8010074:	d102      	bne.n	801007c <MMC_Write+0x68>
                    res = RES_OK;
 8010076:	2300      	movs	r3, #0
 8010078:	77fb      	strb	r3, [r7, #31]
                    break;
 801007a:	e008      	b.n	801008e <MMC_Write+0x7a>
                }
                vTaskDelay(pdMS_TO_TICKS(1));  /* Delay 1ms to avoid busy-wait */
 801007c:	2001      	movs	r0, #1
 801007e:	f001 fe3f 	bl	8011d00 <vTaskDelay>
            while (xTaskGetTickCount() < timeout) {
 8010082:	f002 f89f 	bl	80121c4 <xTaskGetTickCount>
 8010086:	4602      	mov	r2, r0
 8010088:	697b      	ldr	r3, [r7, #20]
 801008a:	4293      	cmp	r3, r2
 801008c:	d8ed      	bhi.n	801006a <MMC_Write+0x56>
                }
            }
        }
    }
#endif
    return res;
 801008e:	7ffb      	ldrb	r3, [r7, #31]
}
 8010090:	4618      	mov	r0, r3
 8010092:	3720      	adds	r7, #32
 8010094:	46bd      	mov	sp, r7
 8010096:	bd80      	pop	{r7, pc}
 8010098:	2405a57c 	.word	0x2405a57c
 801009c:	2401981c 	.word	0x2401981c

080100a0 <MMC_Ioctl>:
#endif

#if _USE_IOCTL == 1
static DRESULT MMC_Ioctl(MMC_HandleTypeDef *hmmc, BYTE cmd, void *buff) {
 80100a0:	b580      	push	{r7, lr}
 80100a2:	b08c      	sub	sp, #48	@ 0x30
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	60f8      	str	r0, [r7, #12]
 80100a8:	460b      	mov	r3, r1
 80100aa:	607a      	str	r2, [r7, #4]
 80100ac:	72fb      	strb	r3, [r7, #11]
    DRESULT res = RES_ERROR;
 80100ae:	2301      	movs	r3, #1
 80100b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    BSP_MMC_CardInfo CardInfo;

    if (Stat & STA_NOINIT) return RES_NOTRDY;
 80100b4:	4b26      	ldr	r3, [pc, #152]	@ (8010150 <MMC_Ioctl+0xb0>)
 80100b6:	781b      	ldrb	r3, [r3, #0]
 80100b8:	b2db      	uxtb	r3, r3
 80100ba:	f003 0301 	and.w	r3, r3, #1
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d001      	beq.n	80100c6 <MMC_Ioctl+0x26>
 80100c2:	2303      	movs	r3, #3
 80100c4:	e040      	b.n	8010148 <MMC_Ioctl+0xa8>

    switch (cmd) {
 80100c6:	7afb      	ldrb	r3, [r7, #11]
 80100c8:	2b03      	cmp	r3, #3
 80100ca:	d838      	bhi.n	801013e <MMC_Ioctl+0x9e>
 80100cc:	a201      	add	r2, pc, #4	@ (adr r2, 80100d4 <MMC_Ioctl+0x34>)
 80100ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100d2:	bf00      	nop
 80100d4:	080100e5 	.word	0x080100e5
 80100d8:	080100ed 	.word	0x080100ed
 80100dc:	08010107 	.word	0x08010107
 80100e0:	08010123 	.word	0x08010123
        case CTRL_SYNC:
            res = RES_OK;
 80100e4:	2300      	movs	r3, #0
 80100e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 80100ea:	e02b      	b.n	8010144 <MMC_Ioctl+0xa4>
        case GET_SECTOR_COUNT:
            BSP_MMC_GetCardInfo(hmmc, &CardInfo);
 80100ec:	f107 0310 	add.w	r3, r7, #16
 80100f0:	4619      	mov	r1, r3
 80100f2:	68f8      	ldr	r0, [r7, #12]
 80100f4:	f7f1 fdb1 	bl	8001c5a <BSP_MMC_GetCardInfo>
            *(DWORD*)buff = CardInfo.LogBlockNbr;
 80100f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	601a      	str	r2, [r3, #0]
            res = RES_OK;
 80100fe:	2300      	movs	r3, #0
 8010100:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 8010104:	e01e      	b.n	8010144 <MMC_Ioctl+0xa4>
        case GET_SECTOR_SIZE:
            BSP_MMC_GetCardInfo(hmmc, &CardInfo);
 8010106:	f107 0310 	add.w	r3, r7, #16
 801010a:	4619      	mov	r1, r3
 801010c:	68f8      	ldr	r0, [r7, #12]
 801010e:	f7f1 fda4 	bl	8001c5a <BSP_MMC_GetCardInfo>
            *(WORD*)buff = CardInfo.LogBlockSize;
 8010112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010114:	b29a      	uxth	r2, r3
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	801a      	strh	r2, [r3, #0]
            res = RES_OK;
 801011a:	2300      	movs	r3, #0
 801011c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 8010120:	e010      	b.n	8010144 <MMC_Ioctl+0xa4>
        case GET_BLOCK_SIZE:
            BSP_MMC_GetCardInfo(hmmc, &CardInfo);
 8010122:	f107 0310 	add.w	r3, r7, #16
 8010126:	4619      	mov	r1, r3
 8010128:	68f8      	ldr	r0, [r7, #12]
 801012a:	f7f1 fd96 	bl	8001c5a <BSP_MMC_GetCardInfo>
            *(DWORD*)buff = CardInfo.LogBlockSize / MMC_DEFAULT_BLOCK_SIZE;
 801012e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010130:	0a5a      	lsrs	r2, r3, #9
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	601a      	str	r2, [r3, #0]
            res = RES_OK;
 8010136:	2300      	movs	r3, #0
 8010138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 801013c:	e002      	b.n	8010144 <MMC_Ioctl+0xa4>
        default:
            res = RES_PARERR;
 801013e:	2304      	movs	r3, #4
 8010140:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    return res;
 8010144:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010148:	4618      	mov	r0, r3
 801014a:	3730      	adds	r7, #48	@ 0x30
 801014c:	46bd      	mov	sp, r7
 801014e:	bd80      	pop	{r7, pc}
 8010150:	240148d1 	.word	0x240148d1

08010154 <BSP_MMC_WriteCpltCallback>:
#endif

/* Callback functions */
void BSP_MMC_WriteCpltCallback(MMC_HandleTypeDef *hmmc) {
 8010154:	b580      	push	{r7, lr}
 8010156:	b084      	sub	sp, #16
 8010158:	af00      	add	r7, sp, #0
 801015a:	6078      	str	r0, [r7, #4]
#ifdef USE_FREERTOS
#if defined(DUAL_MMC) || defined(ONLY_MMC1)
    SemaphoreHandle_t semaphore = (hmmc == &hmmc1) ? MMC1Semaphore :
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	4a0f      	ldr	r2, [pc, #60]	@ (801019c <BSP_MMC_WriteCpltCallback+0x48>)
 8010160:	4293      	cmp	r3, r2
 8010162:	d102      	bne.n	801016a <BSP_MMC_WriteCpltCallback+0x16>
 8010164:	4b0e      	ldr	r3, [pc, #56]	@ (80101a0 <BSP_MMC_WriteCpltCallback+0x4c>)
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	e000      	b.n	801016c <BSP_MMC_WriteCpltCallback+0x18>
 801016a:	2300      	movs	r3, #0
 801016c:	60fb      	str	r3, [r7, #12]
#if defined(DUAL_MMC) || defined(ONLY_MMC2)
                                  (hmmc == &hmmc2) ? MMC2Semaphore : NULL;
#else
                                  NULL;
#endif
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801016e:	2300      	movs	r3, #0
 8010170:	60bb      	str	r3, [r7, #8]
    xSemaphoreGiveFromISR(semaphore, &xHigherPriorityTaskWoken);
 8010172:	f107 0308 	add.w	r3, r7, #8
 8010176:	4619      	mov	r1, r3
 8010178:	68f8      	ldr	r0, [r7, #12]
 801017a:	f000 fd69 	bl	8010c50 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801017e:	68bb      	ldr	r3, [r7, #8]
 8010180:	2b00      	cmp	r3, #0
 8010182:	d007      	beq.n	8010194 <BSP_MMC_WriteCpltCallback+0x40>
 8010184:	4b07      	ldr	r3, [pc, #28]	@ (80101a4 <BSP_MMC_WriteCpltCallback+0x50>)
 8010186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801018a:	601a      	str	r2, [r3, #0]
 801018c:	f3bf 8f4f 	dsb	sy
 8010190:	f3bf 8f6f 	isb	sy
#else
    WriteStatus = 1;
#endif
}
 8010194:	bf00      	nop
 8010196:	3710      	adds	r7, #16
 8010198:	46bd      	mov	sp, r7
 801019a:	bd80      	pop	{r7, pc}
 801019c:	2405a57c 	.word	0x2405a57c
 80101a0:	2401981c 	.word	0x2401981c
 80101a4:	e000ed04 	.word	0xe000ed04

080101a8 <BSP_MMC_ReadCpltCallback>:

void BSP_MMC_ReadCpltCallback(MMC_HandleTypeDef *hmmc) {
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b084      	sub	sp, #16
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
#ifdef USE_FREERTOS
#if defined(DUAL_MMC) || defined(ONLY_MMC1)
    SemaphoreHandle_t semaphore = (hmmc == &hmmc1) ? MMC1Semaphore :
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	4a0f      	ldr	r2, [pc, #60]	@ (80101f0 <BSP_MMC_ReadCpltCallback+0x48>)
 80101b4:	4293      	cmp	r3, r2
 80101b6:	d102      	bne.n	80101be <BSP_MMC_ReadCpltCallback+0x16>
 80101b8:	4b0e      	ldr	r3, [pc, #56]	@ (80101f4 <BSP_MMC_ReadCpltCallback+0x4c>)
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	e000      	b.n	80101c0 <BSP_MMC_ReadCpltCallback+0x18>
 80101be:	2300      	movs	r3, #0
 80101c0:	60fb      	str	r3, [r7, #12]
#if defined(DUAL_MMC) || defined(ONLY_MMC2)
                                  (hmmc == &hmmc2) ? MMC2Semaphore : NULL;
#else
                                  NULL;
#endif
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80101c2:	2300      	movs	r3, #0
 80101c4:	60bb      	str	r3, [r7, #8]
    xSemaphoreGiveFromISR(semaphore, &xHigherPriorityTaskWoken);
 80101c6:	f107 0308 	add.w	r3, r7, #8
 80101ca:	4619      	mov	r1, r3
 80101cc:	68f8      	ldr	r0, [r7, #12]
 80101ce:	f000 fd3f 	bl	8010c50 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80101d2:	68bb      	ldr	r3, [r7, #8]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d007      	beq.n	80101e8 <BSP_MMC_ReadCpltCallback+0x40>
 80101d8:	4b07      	ldr	r3, [pc, #28]	@ (80101f8 <BSP_MMC_ReadCpltCallback+0x50>)
 80101da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80101de:	601a      	str	r2, [r3, #0]
 80101e0:	f3bf 8f4f 	dsb	sy
 80101e4:	f3bf 8f6f 	isb	sy
#else
    ReadStatus = 1;
#endif
}
 80101e8:	bf00      	nop
 80101ea:	3710      	adds	r7, #16
 80101ec:	46bd      	mov	sp, r7
 80101ee:	bd80      	pop	{r7, pc}
 80101f0:	2405a57c 	.word	0x2405a57c
 80101f4:	2401981c 	.word	0x2401981c
 80101f8:	e000ed04 	.word	0xe000ed04

080101fc <MMC1_initialize>:

/* MMC1 Driver */
#if defined(DUAL_MMC) || defined(ONLY_MMC1)
static DSTATUS MMC1_initialize(BYTE lun) { return MMC_Initialize(&hmmc1, lun); }
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b082      	sub	sp, #8
 8010200:	af00      	add	r7, sp, #0
 8010202:	4603      	mov	r3, r0
 8010204:	71fb      	strb	r3, [r7, #7]
 8010206:	79fb      	ldrb	r3, [r7, #7]
 8010208:	4619      	mov	r1, r3
 801020a:	4804      	ldr	r0, [pc, #16]	@ (801021c <MMC1_initialize+0x20>)
 801020c:	f7ff fe7a 	bl	800ff04 <MMC_Initialize>
 8010210:	4603      	mov	r3, r0
 8010212:	4618      	mov	r0, r3
 8010214:	3708      	adds	r7, #8
 8010216:	46bd      	mov	sp, r7
 8010218:	bd80      	pop	{r7, pc}
 801021a:	bf00      	nop
 801021c:	2405a57c 	.word	0x2405a57c

08010220 <MMC1_status>:
static DSTATUS MMC1_status(BYTE lun) { return MMC_CheckStatus(&hmmc1); }
 8010220:	b580      	push	{r7, lr}
 8010222:	b082      	sub	sp, #8
 8010224:	af00      	add	r7, sp, #0
 8010226:	4603      	mov	r3, r0
 8010228:	71fb      	strb	r3, [r7, #7]
 801022a:	4804      	ldr	r0, [pc, #16]	@ (801023c <MMC1_status+0x1c>)
 801022c:	f7ff fe4c 	bl	800fec8 <MMC_CheckStatus>
 8010230:	4603      	mov	r3, r0
 8010232:	4618      	mov	r0, r3
 8010234:	3708      	adds	r7, #8
 8010236:	46bd      	mov	sp, r7
 8010238:	bd80      	pop	{r7, pc}
 801023a:	bf00      	nop
 801023c:	2405a57c 	.word	0x2405a57c

08010240 <MMC1_read>:
static DRESULT MMC1_read(BYTE lun, BYTE *buff, DWORD sector, UINT count) { return MMC_Read(&hmmc1, buff, sector, count); }
 8010240:	b580      	push	{r7, lr}
 8010242:	b084      	sub	sp, #16
 8010244:	af00      	add	r7, sp, #0
 8010246:	60b9      	str	r1, [r7, #8]
 8010248:	607a      	str	r2, [r7, #4]
 801024a:	603b      	str	r3, [r7, #0]
 801024c:	4603      	mov	r3, r0
 801024e:	73fb      	strb	r3, [r7, #15]
 8010250:	683b      	ldr	r3, [r7, #0]
 8010252:	687a      	ldr	r2, [r7, #4]
 8010254:	68b9      	ldr	r1, [r7, #8]
 8010256:	4804      	ldr	r0, [pc, #16]	@ (8010268 <MMC1_read+0x28>)
 8010258:	f7ff fe96 	bl	800ff88 <MMC_Read>
 801025c:	4603      	mov	r3, r0
 801025e:	4618      	mov	r0, r3
 8010260:	3710      	adds	r7, #16
 8010262:	46bd      	mov	sp, r7
 8010264:	bd80      	pop	{r7, pc}
 8010266:	bf00      	nop
 8010268:	2405a57c 	.word	0x2405a57c

0801026c <MMC1_write>:
#if _USE_WRITE == 1
static DRESULT MMC1_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count) { return MMC_Write(&hmmc1, buff, sector, count); }
 801026c:	b580      	push	{r7, lr}
 801026e:	b084      	sub	sp, #16
 8010270:	af00      	add	r7, sp, #0
 8010272:	60b9      	str	r1, [r7, #8]
 8010274:	607a      	str	r2, [r7, #4]
 8010276:	603b      	str	r3, [r7, #0]
 8010278:	4603      	mov	r3, r0
 801027a:	73fb      	strb	r3, [r7, #15]
 801027c:	683b      	ldr	r3, [r7, #0]
 801027e:	687a      	ldr	r2, [r7, #4]
 8010280:	68b9      	ldr	r1, [r7, #8]
 8010282:	4804      	ldr	r0, [pc, #16]	@ (8010294 <MMC1_write+0x28>)
 8010284:	f7ff fec6 	bl	8010014 <MMC_Write>
 8010288:	4603      	mov	r3, r0
 801028a:	4618      	mov	r0, r3
 801028c:	3710      	adds	r7, #16
 801028e:	46bd      	mov	sp, r7
 8010290:	bd80      	pop	{r7, pc}
 8010292:	bf00      	nop
 8010294:	2405a57c 	.word	0x2405a57c

08010298 <MMC1_ioctl>:
#endif
#if _USE_IOCTL == 1
static DRESULT MMC1_ioctl(BYTE lun, BYTE cmd, void *buff) { return MMC_Ioctl(&hmmc1, cmd, buff); }
 8010298:	b580      	push	{r7, lr}
 801029a:	b082      	sub	sp, #8
 801029c:	af00      	add	r7, sp, #0
 801029e:	4603      	mov	r3, r0
 80102a0:	603a      	str	r2, [r7, #0]
 80102a2:	71fb      	strb	r3, [r7, #7]
 80102a4:	460b      	mov	r3, r1
 80102a6:	71bb      	strb	r3, [r7, #6]
 80102a8:	79bb      	ldrb	r3, [r7, #6]
 80102aa:	683a      	ldr	r2, [r7, #0]
 80102ac:	4619      	mov	r1, r3
 80102ae:	4804      	ldr	r0, [pc, #16]	@ (80102c0 <MMC1_ioctl+0x28>)
 80102b0:	f7ff fef6 	bl	80100a0 <MMC_Ioctl>
 80102b4:	4603      	mov	r3, r0
 80102b6:	4618      	mov	r0, r3
 80102b8:	3708      	adds	r7, #8
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}
 80102be:	bf00      	nop
 80102c0:	2405a57c 	.word	0x2405a57c

080102c4 <MMC1_GetDriver>:
#if _USE_IOCTL == 1
    MMC1_ioctl,
#endif
};

const Diskio_drvTypeDef* MMC1_GetDriver(void) {
 80102c4:	b480      	push	{r7}
 80102c6:	af00      	add	r7, sp, #0
    return &MMC1_Driver;
 80102c8:	4b02      	ldr	r3, [pc, #8]	@ (80102d4 <MMC1_GetDriver+0x10>)
}
 80102ca:	4618      	mov	r0, r3
 80102cc:	46bd      	mov	sp, r7
 80102ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d2:	4770      	bx	lr
 80102d4:	08025f9c 	.word	0x08025f9c

080102d8 <ff_uni2oem>:
#if FF_CODE_PAGE != 0 && FF_CODE_PAGE < 900
WCHAR ff_uni2oem (	/* Returns OEM code character, zero on error */
	DWORD	uni,	/* UTF-16 encoded character to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 80102d8:	b480      	push	{r7}
 80102da:	b085      	sub	sp, #20
 80102dc:	af00      	add	r7, sp, #0
 80102de:	6078      	str	r0, [r7, #4]
 80102e0:	460b      	mov	r3, r1
 80102e2:	807b      	strh	r3, [r7, #2]
	WCHAR c = 0;
 80102e4:	2300      	movs	r3, #0
 80102e6:	81fb      	strh	r3, [r7, #14]
	const WCHAR* p = CVTBL(uc, FF_CODE_PAGE);
 80102e8:	4b17      	ldr	r3, [pc, #92]	@ (8010348 <ff_uni2oem+0x70>)
 80102ea:	60bb      	str	r3, [r7, #8]


	if (uni < 0x80) {	/* ASCII? */
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80102f0:	d802      	bhi.n	80102f8 <ff_uni2oem+0x20>
		c = (WCHAR)uni;
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	81fb      	strh	r3, [r7, #14]
 80102f6:	e01f      	b.n	8010338 <ff_uni2oem+0x60>

	} else {			/* Non-ASCII */
		if (uni < 0x10000 && cp == FF_CODE_PAGE) {	/* Is it in BMP and valid code page? */
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80102fe:	d21b      	bcs.n	8010338 <ff_uni2oem+0x60>
 8010300:	887b      	ldrh	r3, [r7, #2]
 8010302:	f240 3252 	movw	r2, #850	@ 0x352
 8010306:	4293      	cmp	r3, r2
 8010308:	d116      	bne.n	8010338 <ff_uni2oem+0x60>
			for (c = 0; c < 0x80 && uni != p[c]; c++) ;
 801030a:	2300      	movs	r3, #0
 801030c:	81fb      	strh	r3, [r7, #14]
 801030e:	e002      	b.n	8010316 <ff_uni2oem+0x3e>
 8010310:	89fb      	ldrh	r3, [r7, #14]
 8010312:	3301      	adds	r3, #1
 8010314:	81fb      	strh	r3, [r7, #14]
 8010316:	89fb      	ldrh	r3, [r7, #14]
 8010318:	2b7f      	cmp	r3, #127	@ 0x7f
 801031a:	d808      	bhi.n	801032e <ff_uni2oem+0x56>
 801031c:	89fb      	ldrh	r3, [r7, #14]
 801031e:	005b      	lsls	r3, r3, #1
 8010320:	68ba      	ldr	r2, [r7, #8]
 8010322:	4413      	add	r3, r2
 8010324:	881b      	ldrh	r3, [r3, #0]
 8010326:	461a      	mov	r2, r3
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	4293      	cmp	r3, r2
 801032c:	d1f0      	bne.n	8010310 <ff_uni2oem+0x38>
			c = (c + 0x80) & 0xFF;
 801032e:	89fb      	ldrh	r3, [r7, #14]
 8010330:	3380      	adds	r3, #128	@ 0x80
 8010332:	b29b      	uxth	r3, r3
 8010334:	b2db      	uxtb	r3, r3
 8010336:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8010338:	89fb      	ldrh	r3, [r7, #14]
}
 801033a:	4618      	mov	r0, r3
 801033c:	3714      	adds	r7, #20
 801033e:	46bd      	mov	sp, r7
 8010340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010344:	4770      	bx	lr
 8010346:	bf00      	nop
 8010348:	08025fb0 	.word	0x08025fb0

0801034c <ff_oem2uni>:

WCHAR ff_oem2uni (	/* Returns Unicode character in UTF-16, zero on error */
	WCHAR	oem,	/* OEM code to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 801034c:	b480      	push	{r7}
 801034e:	b085      	sub	sp, #20
 8010350:	af00      	add	r7, sp, #0
 8010352:	4603      	mov	r3, r0
 8010354:	460a      	mov	r2, r1
 8010356:	80fb      	strh	r3, [r7, #6]
 8010358:	4613      	mov	r3, r2
 801035a:	80bb      	strh	r3, [r7, #4]
	WCHAR c = 0;
 801035c:	2300      	movs	r3, #0
 801035e:	81fb      	strh	r3, [r7, #14]
	const WCHAR* p = CVTBL(uc, FF_CODE_PAGE);
 8010360:	4b0f      	ldr	r3, [pc, #60]	@ (80103a0 <ff_oem2uni+0x54>)
 8010362:	60bb      	str	r3, [r7, #8]


	if (oem < 0x80) {	/* ASCII? */
 8010364:	88fb      	ldrh	r3, [r7, #6]
 8010366:	2b7f      	cmp	r3, #127	@ 0x7f
 8010368:	d802      	bhi.n	8010370 <ff_oem2uni+0x24>
		c = oem;
 801036a:	88fb      	ldrh	r3, [r7, #6]
 801036c:	81fb      	strh	r3, [r7, #14]
 801036e:	e00f      	b.n	8010390 <ff_oem2uni+0x44>

	} else {			/* Extended char */
		if (cp == FF_CODE_PAGE) {	/* Is it a valid code page? */
 8010370:	88bb      	ldrh	r3, [r7, #4]
 8010372:	f240 3252 	movw	r2, #850	@ 0x352
 8010376:	4293      	cmp	r3, r2
 8010378:	d10a      	bne.n	8010390 <ff_oem2uni+0x44>
			if (oem < 0x100) c = p[oem - 0x80];
 801037a:	88fb      	ldrh	r3, [r7, #6]
 801037c:	2bff      	cmp	r3, #255	@ 0xff
 801037e:	d807      	bhi.n	8010390 <ff_oem2uni+0x44>
 8010380:	88fa      	ldrh	r2, [r7, #6]
 8010382:	4b08      	ldr	r3, [pc, #32]	@ (80103a4 <ff_oem2uni+0x58>)
 8010384:	4413      	add	r3, r2
 8010386:	005b      	lsls	r3, r3, #1
 8010388:	68ba      	ldr	r2, [r7, #8]
 801038a:	4413      	add	r3, r2
 801038c:	881b      	ldrh	r3, [r3, #0]
 801038e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8010390:	89fb      	ldrh	r3, [r7, #14]
}
 8010392:	4618      	mov	r0, r3
 8010394:	3714      	adds	r7, #20
 8010396:	46bd      	mov	sp, r7
 8010398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801039c:	4770      	bx	lr
 801039e:	bf00      	nop
 80103a0:	08025fb0 	.word	0x08025fb0
 80103a4:	7fffff80 	.word	0x7fffff80

080103a8 <ff_wtoupper>:
/*------------------------------------------------------------------------*/

DWORD ff_wtoupper (	/* Returns up-converted code point */
	DWORD uni		/* Unicode code point to be up-converted */
)
{
 80103a8:	b480      	push	{r7}
 80103aa:	b087      	sub	sp, #28
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	6078      	str	r0, [r7, #4]

		0x0000	/* EOT */
	};


	if (uni < 0x10000) {	/* Is it in BMP? */
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103b6:	d27d      	bcs.n	80104b4 <ff_wtoupper+0x10c>
		uc = (WORD)uni;
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	827b      	strh	r3, [r7, #18]
		p = uc < 0x1000 ? cvt1 : cvt2;
 80103bc:	8a7b      	ldrh	r3, [r7, #18]
 80103be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80103c2:	d201      	bcs.n	80103c8 <ff_wtoupper+0x20>
 80103c4:	4b3f      	ldr	r3, [pc, #252]	@ (80104c4 <ff_wtoupper+0x11c>)
 80103c6:	e000      	b.n	80103ca <ff_wtoupper+0x22>
 80103c8:	4b3f      	ldr	r3, [pc, #252]	@ (80104c8 <ff_wtoupper+0x120>)
 80103ca:	617b      	str	r3, [r7, #20]
		for (;;) {
			bc = *p++;								/* Get the block base */
 80103cc:	697b      	ldr	r3, [r7, #20]
 80103ce:	1c9a      	adds	r2, r3, #2
 80103d0:	617a      	str	r2, [r7, #20]
 80103d2:	881b      	ldrh	r3, [r3, #0]
 80103d4:	823b      	strh	r3, [r7, #16]
			if (bc == 0 || uc < bc) break;			/* Not matched? */
 80103d6:	8a3b      	ldrh	r3, [r7, #16]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d069      	beq.n	80104b0 <ff_wtoupper+0x108>
 80103dc:	8a7a      	ldrh	r2, [r7, #18]
 80103de:	8a3b      	ldrh	r3, [r7, #16]
 80103e0:	429a      	cmp	r2, r3
 80103e2:	d365      	bcc.n	80104b0 <ff_wtoupper+0x108>
			nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80103e4:	697b      	ldr	r3, [r7, #20]
 80103e6:	1c9a      	adds	r2, r3, #2
 80103e8:	617a      	str	r2, [r7, #20]
 80103ea:	881b      	ldrh	r3, [r3, #0]
 80103ec:	81fb      	strh	r3, [r7, #14]
 80103ee:	89fb      	ldrh	r3, [r7, #14]
 80103f0:	0a1b      	lsrs	r3, r3, #8
 80103f2:	81bb      	strh	r3, [r7, #12]
 80103f4:	89fb      	ldrh	r3, [r7, #14]
 80103f6:	b2db      	uxtb	r3, r3
 80103f8:	81fb      	strh	r3, [r7, #14]
			if (uc < bc + nc) {	/* In the block? */
 80103fa:	8a7a      	ldrh	r2, [r7, #18]
 80103fc:	8a39      	ldrh	r1, [r7, #16]
 80103fe:	89fb      	ldrh	r3, [r7, #14]
 8010400:	440b      	add	r3, r1
 8010402:	429a      	cmp	r2, r3
 8010404:	da4a      	bge.n	801049c <ff_wtoupper+0xf4>
				switch (cmd) {
 8010406:	89bb      	ldrh	r3, [r7, #12]
 8010408:	2b08      	cmp	r3, #8
 801040a:	d850      	bhi.n	80104ae <ff_wtoupper+0x106>
 801040c:	a201      	add	r2, pc, #4	@ (adr r2, 8010414 <ff_wtoupper+0x6c>)
 801040e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010412:	bf00      	nop
 8010414:	08010439 	.word	0x08010439
 8010418:	0801044b 	.word	0x0801044b
 801041c:	08010461 	.word	0x08010461
 8010420:	08010469 	.word	0x08010469
 8010424:	08010471 	.word	0x08010471
 8010428:	08010479 	.word	0x08010479
 801042c:	08010481 	.word	0x08010481
 8010430:	08010489 	.word	0x08010489
 8010434:	08010491 	.word	0x08010491
				case 0:	uc = p[uc - bc]; break;		/* Table conversion */
 8010438:	8a7a      	ldrh	r2, [r7, #18]
 801043a:	8a3b      	ldrh	r3, [r7, #16]
 801043c:	1ad3      	subs	r3, r2, r3
 801043e:	005b      	lsls	r3, r3, #1
 8010440:	697a      	ldr	r2, [r7, #20]
 8010442:	4413      	add	r3, r2
 8010444:	881b      	ldrh	r3, [r3, #0]
 8010446:	827b      	strh	r3, [r7, #18]
 8010448:	e027      	b.n	801049a <ff_wtoupper+0xf2>
				case 1:	uc -= (uc - bc) & 1; break;	/* Case pairs */
 801044a:	8a7a      	ldrh	r2, [r7, #18]
 801044c:	8a3b      	ldrh	r3, [r7, #16]
 801044e:	1ad3      	subs	r3, r2, r3
 8010450:	b29b      	uxth	r3, r3
 8010452:	f003 0301 	and.w	r3, r3, #1
 8010456:	b29b      	uxth	r3, r3
 8010458:	8a7a      	ldrh	r2, [r7, #18]
 801045a:	1ad3      	subs	r3, r2, r3
 801045c:	827b      	strh	r3, [r7, #18]
 801045e:	e01c      	b.n	801049a <ff_wtoupper+0xf2>
				case 2: uc -= 16; break;			/* Shift -16 */
 8010460:	8a7b      	ldrh	r3, [r7, #18]
 8010462:	3b10      	subs	r3, #16
 8010464:	827b      	strh	r3, [r7, #18]
 8010466:	e018      	b.n	801049a <ff_wtoupper+0xf2>
				case 3:	uc -= 32; break;			/* Shift -32 */
 8010468:	8a7b      	ldrh	r3, [r7, #18]
 801046a:	3b20      	subs	r3, #32
 801046c:	827b      	strh	r3, [r7, #18]
 801046e:	e014      	b.n	801049a <ff_wtoupper+0xf2>
				case 4:	uc -= 48; break;			/* Shift -48 */
 8010470:	8a7b      	ldrh	r3, [r7, #18]
 8010472:	3b30      	subs	r3, #48	@ 0x30
 8010474:	827b      	strh	r3, [r7, #18]
 8010476:	e010      	b.n	801049a <ff_wtoupper+0xf2>
				case 5:	uc -= 26; break;			/* Shift -26 */
 8010478:	8a7b      	ldrh	r3, [r7, #18]
 801047a:	3b1a      	subs	r3, #26
 801047c:	827b      	strh	r3, [r7, #18]
 801047e:	e00c      	b.n	801049a <ff_wtoupper+0xf2>
				case 6:	uc += 8; break;				/* Shift +8 */
 8010480:	8a7b      	ldrh	r3, [r7, #18]
 8010482:	3308      	adds	r3, #8
 8010484:	827b      	strh	r3, [r7, #18]
 8010486:	e008      	b.n	801049a <ff_wtoupper+0xf2>
				case 7: uc -= 80; break;			/* Shift -80 */
 8010488:	8a7b      	ldrh	r3, [r7, #18]
 801048a:	3b50      	subs	r3, #80	@ 0x50
 801048c:	827b      	strh	r3, [r7, #18]
 801048e:	e004      	b.n	801049a <ff_wtoupper+0xf2>
				case 8:	uc -= 0x1C60; break;		/* Shift -0x1C60 */
 8010490:	8a7b      	ldrh	r3, [r7, #18]
 8010492:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8010496:	827b      	strh	r3, [r7, #18]
 8010498:	bf00      	nop
				}
				break;
 801049a:	e008      	b.n	80104ae <ff_wtoupper+0x106>
			}
			if (cmd == 0) p += nc;	/* Skip table if needed */
 801049c:	89bb      	ldrh	r3, [r7, #12]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d194      	bne.n	80103cc <ff_wtoupper+0x24>
 80104a2:	89fb      	ldrh	r3, [r7, #14]
 80104a4:	005b      	lsls	r3, r3, #1
 80104a6:	697a      	ldr	r2, [r7, #20]
 80104a8:	4413      	add	r3, r2
 80104aa:	617b      	str	r3, [r7, #20]
			bc = *p++;								/* Get the block base */
 80104ac:	e78e      	b.n	80103cc <ff_wtoupper+0x24>
				break;
 80104ae:	bf00      	nop
		}
		uni = uc;
 80104b0:	8a7b      	ldrh	r3, [r7, #18]
 80104b2:	607b      	str	r3, [r7, #4]
	}

	return uni;
 80104b4:	687b      	ldr	r3, [r7, #4]
}
 80104b6:	4618      	mov	r0, r3
 80104b8:	371c      	adds	r7, #28
 80104ba:	46bd      	mov	sp, r7
 80104bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c0:	4770      	bx	lr
 80104c2:	bf00      	nop
 80104c4:	080260b0 	.word	0x080260b0
 80104c8:	080262a4 	.word	0x080262a4

080104cc <ff_mutex_create>:
*/

int ff_mutex_create (	/* Returns 1:Function succeeded or 0:Could not create the mutex */
	int vol				/* Mutex ID: Volume mutex (0 to FF_VOLUMES - 1) or system mutex (FF_VOLUMES) */
)
{
 80104cc:	b580      	push	{r7, lr}
 80104ce:	b082      	sub	sp, #8
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	6078      	str	r0, [r7, #4]

	Mutex[vol] = OSMutexCreate(0, &err);
	return (int)(err == OS_NO_ERR);

#elif OS_TYPE == 3	/* FreeRTOS */
	Mutex[vol] = xSemaphoreCreateMutex();
 80104d4:	2001      	movs	r0, #1
 80104d6:	f000 fa98 	bl	8010a0a <xQueueCreateMutex>
 80104da:	4602      	mov	r2, r0
 80104dc:	4908      	ldr	r1, [pc, #32]	@ (8010500 <ff_mutex_create+0x34>)
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	return (int)(Mutex[vol] != NULL);
 80104e4:	4a06      	ldr	r2, [pc, #24]	@ (8010500 <ff_mutex_create+0x34>)
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	bf14      	ite	ne
 80104f0:	2301      	movne	r3, #1
 80104f2:	2300      	moveq	r3, #0
 80104f4:	b2db      	uxtb	r3, r3

	Mutex[vol] = osMutexCreate(osMutex(cmsis_os_mutex));
	return (int)(Mutex[vol] != NULL);

#endif
}
 80104f6:	4618      	mov	r0, r3
 80104f8:	3708      	adds	r7, #8
 80104fa:	46bd      	mov	sp, r7
 80104fc:	bd80      	pop	{r7, pc}
 80104fe:	bf00      	nop
 8010500:	24019820 	.word	0x24019820

08010504 <ff_mutex_delete>:
*/

void ff_mutex_delete (	/* Returns 1:Function succeeded or 0:Could not delete due to an error */
	int vol				/* Mutex ID: Volume mutex (0 to FF_VOLUMES - 1) or system mutex (FF_VOLUMES) */
)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b082      	sub	sp, #8
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
	OS_ERR err;

	OSMutexDel(Mutex[vol], OS_DEL_ALWAYS, &err);

#elif OS_TYPE == 3	/* FreeRTOS */
	vSemaphoreDelete(Mutex[vol]);
 801050c:	4a05      	ldr	r2, [pc, #20]	@ (8010524 <ff_mutex_delete+0x20>)
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010514:	4618      	mov	r0, r3
 8010516:	f000 ff25 	bl	8011364 <vQueueDelete>

#elif OS_TYPE == 4	/* CMSIS-RTOS */
	osMutexDelete(Mutex[vol]);

#endif
}
 801051a:	bf00      	nop
 801051c:	3708      	adds	r7, #8
 801051e:	46bd      	mov	sp, r7
 8010520:	bd80      	pop	{r7, pc}
 8010522:	bf00      	nop
 8010524:	24019820 	.word	0x24019820

08010528 <ff_mutex_take>:
*/

int ff_mutex_take (	/* Returns 1:Succeeded or 0:Timeout */
	int vol			/* Mutex ID: Volume mutex (0 to FF_VOLUMES - 1) or system mutex (FF_VOLUMES) */
)
{
 8010528:	b580      	push	{r7, lr}
 801052a:	b082      	sub	sp, #8
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]

	OSMutexPend(Mutex[vol], FF_FS_TIMEOUT, &err));
	return (int)(err == OS_NO_ERR);

#elif OS_TYPE == 3	/* FreeRTOS */
	return (int)(xSemaphoreTake(Mutex[vol], FF_FS_TIMEOUT) == pdTRUE);
 8010530:	4a09      	ldr	r2, [pc, #36]	@ (8010558 <ff_mutex_take+0x30>)
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010538:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801053c:	4618      	mov	r0, r3
 801053e:	f000 fd21 	bl	8010f84 <xQueueSemaphoreTake>
 8010542:	4603      	mov	r3, r0
 8010544:	2b01      	cmp	r3, #1
 8010546:	bf0c      	ite	eq
 8010548:	2301      	moveq	r3, #1
 801054a:	2300      	movne	r3, #0
 801054c:	b2db      	uxtb	r3, r3

#elif OS_TYPE == 4	/* CMSIS-RTOS */
	return (int)(osMutexWait(Mutex[vol], FF_FS_TIMEOUT) == osOK);

#endif
}
 801054e:	4618      	mov	r0, r3
 8010550:	3708      	adds	r7, #8
 8010552:	46bd      	mov	sp, r7
 8010554:	bd80      	pop	{r7, pc}
 8010556:	bf00      	nop
 8010558:	24019820 	.word	0x24019820

0801055c <ff_mutex_give>:
*/

void ff_mutex_give (
	int vol			/* Mutex ID: Volume mutex (0 to FF_VOLUMES - 1) or system mutex (FF_VOLUMES) */
)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b082      	sub	sp, #8
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]

#elif OS_TYPE == 2	/* uC/OS-II */
	OSMutexPost(Mutex[vol]);

#elif OS_TYPE == 3	/* FreeRTOS */
	xSemaphoreGive(Mutex[vol]);
 8010564:	4a06      	ldr	r2, [pc, #24]	@ (8010580 <ff_mutex_give+0x24>)
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801056c:	2300      	movs	r3, #0
 801056e:	2200      	movs	r2, #0
 8010570:	2100      	movs	r1, #0
 8010572:	f000 fa63 	bl	8010a3c <xQueueGenericSend>

#elif OS_TYPE == 4	/* CMSIS-RTOS */
	osMutexRelease(Mutex[vol]);

#endif
}
 8010576:	bf00      	nop
 8010578:	3708      	adds	r7, #8
 801057a:	46bd      	mov	sp, r7
 801057c:	bd80      	pop	{r7, pc}
 801057e:	bf00      	nop
 8010580:	24019820 	.word	0x24019820

08010584 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010584:	b480      	push	{r7}
 8010586:	b083      	sub	sp, #12
 8010588:	af00      	add	r7, sp, #0
 801058a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	f103 0208 	add.w	r2, r3, #8
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	f04f 32ff 	mov.w	r2, #4294967295
 801059c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	f103 0208 	add.w	r2, r3, #8
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	f103 0208 	add.w	r2, r3, #8
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	2200      	movs	r2, #0
 80105b6:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80105b8:	bf00      	nop
 80105ba:	370c      	adds	r7, #12
 80105bc:	46bd      	mov	sp, r7
 80105be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c2:	4770      	bx	lr

080105c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80105c4:	b480      	push	{r7}
 80105c6:	b083      	sub	sp, #12
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	2200      	movs	r2, #0
 80105d0:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80105d2:	bf00      	nop
 80105d4:	370c      	adds	r7, #12
 80105d6:	46bd      	mov	sp, r7
 80105d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105dc:	4770      	bx	lr

080105de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80105de:	b480      	push	{r7}
 80105e0:	b085      	sub	sp, #20
 80105e2:	af00      	add	r7, sp, #0
 80105e4:	6078      	str	r0, [r7, #4]
 80105e6:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	685b      	ldr	r3, [r3, #4]
 80105ec:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80105ee:	683b      	ldr	r3, [r7, #0]
 80105f0:	68fa      	ldr	r2, [r7, #12]
 80105f2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80105f4:	68fb      	ldr	r3, [r7, #12]
 80105f6:	689a      	ldr	r2, [r3, #8]
 80105f8:	683b      	ldr	r3, [r7, #0]
 80105fa:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	689b      	ldr	r3, [r3, #8]
 8010600:	683a      	ldr	r2, [r7, #0]
 8010602:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	683a      	ldr	r2, [r7, #0]
 8010608:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 801060a:	683b      	ldr	r3, [r7, #0]
 801060c:	687a      	ldr	r2, [r7, #4]
 801060e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	1c5a      	adds	r2, r3, #1
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsertEnd();
}
 801061a:	bf00      	nop
 801061c:	3714      	adds	r7, #20
 801061e:	46bd      	mov	sp, r7
 8010620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010624:	4770      	bx	lr

08010626 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8010626:	b480      	push	{r7}
 8010628:	b085      	sub	sp, #20
 801062a:	af00      	add	r7, sp, #0
 801062c:	6078      	str	r0, [r7, #4]
 801062e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010630:	683b      	ldr	r3, [r7, #0]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8010636:	68bb      	ldr	r3, [r7, #8]
 8010638:	f1b3 3fff 	cmp.w	r3, #4294967295
 801063c:	d103      	bne.n	8010646 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	691b      	ldr	r3, [r3, #16]
 8010642:	60fb      	str	r3, [r7, #12]
 8010644:	e00c      	b.n	8010660 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	3308      	adds	r3, #8
 801064a:	60fb      	str	r3, [r7, #12]
 801064c:	e002      	b.n	8010654 <vListInsert+0x2e>
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	685b      	ldr	r3, [r3, #4]
 8010652:	60fb      	str	r3, [r7, #12]
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	685b      	ldr	r3, [r3, #4]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	68ba      	ldr	r2, [r7, #8]
 801065c:	429a      	cmp	r2, r3
 801065e:	d2f6      	bcs.n	801064e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	685a      	ldr	r2, [r3, #4]
 8010664:	683b      	ldr	r3, [r7, #0]
 8010666:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	685b      	ldr	r3, [r3, #4]
 801066c:	683a      	ldr	r2, [r7, #0]
 801066e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8010670:	683b      	ldr	r3, [r7, #0]
 8010672:	68fa      	ldr	r2, [r7, #12]
 8010674:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	683a      	ldr	r2, [r7, #0]
 801067a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 801067c:	683b      	ldr	r3, [r7, #0]
 801067e:	687a      	ldr	r2, [r7, #4]
 8010680:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	1c5a      	adds	r2, r3, #1
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 801068c:	bf00      	nop
 801068e:	3714      	adds	r7, #20
 8010690:	46bd      	mov	sp, r7
 8010692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010696:	4770      	bx	lr

08010698 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010698:	b480      	push	{r7}
 801069a:	b085      	sub	sp, #20
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	691b      	ldr	r3, [r3, #16]
 80106a4:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	685b      	ldr	r3, [r3, #4]
 80106aa:	687a      	ldr	r2, [r7, #4]
 80106ac:	6892      	ldr	r2, [r2, #8]
 80106ae:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	689b      	ldr	r3, [r3, #8]
 80106b4:	687a      	ldr	r2, [r7, #4]
 80106b6:	6852      	ldr	r2, [r2, #4]
 80106b8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	685b      	ldr	r3, [r3, #4]
 80106be:	687a      	ldr	r2, [r7, #4]
 80106c0:	429a      	cmp	r2, r3
 80106c2:	d103      	bne.n	80106cc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	689a      	ldr	r2, [r3, #8]
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	2200      	movs	r2, #0
 80106d0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	1e5a      	subs	r2, r3, #1
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	681b      	ldr	r3, [r3, #0]
}
 80106e0:	4618      	mov	r0, r3
 80106e2:	3714      	adds	r7, #20
 80106e4:	46bd      	mov	sp, r7
 80106e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ea:	4770      	bx	lr

080106ec <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b086      	sub	sp, #24
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
 80106f4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80106f6:	2301      	movs	r3, #1
 80106f8:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80106fe:	693b      	ldr	r3, [r7, #16]
 8010700:	2b00      	cmp	r3, #0
 8010702:	d10d      	bne.n	8010720 <xQueueGenericReset+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8010704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010708:	b672      	cpsid	i
 801070a:	f383 8811 	msr	BASEPRI, r3
 801070e:	f3bf 8f6f 	isb	sy
 8010712:	f3bf 8f4f 	dsb	sy
 8010716:	b662      	cpsie	i
 8010718:	60fb      	str	r3, [r7, #12]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 801071a:	bf00      	nop
 801071c:	bf00      	nop
 801071e:	e7fd      	b.n	801071c <xQueueGenericReset+0x30>

    if( ( pxQueue != NULL ) &&
 8010720:	693b      	ldr	r3, [r7, #16]
 8010722:	2b00      	cmp	r3, #0
 8010724:	d05d      	beq.n	80107e2 <xQueueGenericReset+0xf6>
        ( pxQueue->uxLength >= 1U ) &&
 8010726:	693b      	ldr	r3, [r7, #16]
 8010728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 801072a:	2b00      	cmp	r3, #0
 801072c:	d059      	beq.n	80107e2 <xQueueGenericReset+0xf6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 801072e:	693b      	ldr	r3, [r7, #16]
 8010730:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010732:	693b      	ldr	r3, [r7, #16]
 8010734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010736:	2100      	movs	r1, #0
 8010738:	fba3 2302 	umull	r2, r3, r3, r2
 801073c:	2b00      	cmp	r3, #0
 801073e:	d000      	beq.n	8010742 <xQueueGenericReset+0x56>
 8010740:	2101      	movs	r1, #1
 8010742:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8010744:	2b00      	cmp	r3, #0
 8010746:	d14c      	bne.n	80107e2 <xQueueGenericReset+0xf6>
    {
        taskENTER_CRITICAL();
 8010748:	f003 fc44 	bl	8013fd4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 801074c:	693b      	ldr	r3, [r7, #16]
 801074e:	681a      	ldr	r2, [r3, #0]
 8010750:	693b      	ldr	r3, [r7, #16]
 8010752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010754:	6939      	ldr	r1, [r7, #16]
 8010756:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010758:	fb01 f303 	mul.w	r3, r1, r3
 801075c:	441a      	add	r2, r3
 801075e:	693b      	ldr	r3, [r7, #16]
 8010760:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010762:	693b      	ldr	r3, [r7, #16]
 8010764:	2200      	movs	r2, #0
 8010766:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8010768:	693b      	ldr	r3, [r7, #16]
 801076a:	681a      	ldr	r2, [r3, #0]
 801076c:	693b      	ldr	r3, [r7, #16]
 801076e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8010770:	693b      	ldr	r3, [r7, #16]
 8010772:	681a      	ldr	r2, [r3, #0]
 8010774:	693b      	ldr	r3, [r7, #16]
 8010776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010778:	3b01      	subs	r3, #1
 801077a:	6939      	ldr	r1, [r7, #16]
 801077c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801077e:	fb01 f303 	mul.w	r3, r1, r3
 8010782:	441a      	add	r2, r3
 8010784:	693b      	ldr	r3, [r7, #16]
 8010786:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8010788:	693b      	ldr	r3, [r7, #16]
 801078a:	22ff      	movs	r2, #255	@ 0xff
 801078c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8010790:	693b      	ldr	r3, [r7, #16]
 8010792:	22ff      	movs	r2, #255	@ 0xff
 8010794:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8010798:	683b      	ldr	r3, [r7, #0]
 801079a:	2b00      	cmp	r3, #0
 801079c:	d114      	bne.n	80107c8 <xQueueGenericReset+0xdc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801079e:	693b      	ldr	r3, [r7, #16]
 80107a0:	691b      	ldr	r3, [r3, #16]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d01a      	beq.n	80107dc <xQueueGenericReset+0xf0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80107a6:	693b      	ldr	r3, [r7, #16]
 80107a8:	3310      	adds	r3, #16
 80107aa:	4618      	mov	r0, r3
 80107ac:	f001 ffb2 	bl	8012714 <xTaskRemoveFromEventList>
 80107b0:	4603      	mov	r3, r0
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d012      	beq.n	80107dc <xQueueGenericReset+0xf0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80107b6:	4b17      	ldr	r3, [pc, #92]	@ (8010814 <xQueueGenericReset+0x128>)
 80107b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80107bc:	601a      	str	r2, [r3, #0]
 80107be:	f3bf 8f4f 	dsb	sy
 80107c2:	f3bf 8f6f 	isb	sy
 80107c6:	e009      	b.n	80107dc <xQueueGenericReset+0xf0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80107c8:	693b      	ldr	r3, [r7, #16]
 80107ca:	3310      	adds	r3, #16
 80107cc:	4618      	mov	r0, r3
 80107ce:	f7ff fed9 	bl	8010584 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80107d2:	693b      	ldr	r3, [r7, #16]
 80107d4:	3324      	adds	r3, #36	@ 0x24
 80107d6:	4618      	mov	r0, r3
 80107d8:	f7ff fed4 	bl	8010584 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80107dc:	f003 fc30 	bl	8014040 <vPortExitCritical>
 80107e0:	e001      	b.n	80107e6 <xQueueGenericReset+0xfa>
    }
    else
    {
        xReturn = pdFAIL;
 80107e2:	2300      	movs	r3, #0
 80107e4:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80107e6:	697b      	ldr	r3, [r7, #20]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d10d      	bne.n	8010808 <xQueueGenericReset+0x11c>
    __asm volatile
 80107ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107f0:	b672      	cpsid	i
 80107f2:	f383 8811 	msr	BASEPRI, r3
 80107f6:	f3bf 8f6f 	isb	sy
 80107fa:	f3bf 8f4f 	dsb	sy
 80107fe:	b662      	cpsie	i
 8010800:	60bb      	str	r3, [r7, #8]
}
 8010802:	bf00      	nop
 8010804:	bf00      	nop
 8010806:	e7fd      	b.n	8010804 <xQueueGenericReset+0x118>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8010808:	697b      	ldr	r3, [r7, #20]
}
 801080a:	4618      	mov	r0, r3
 801080c:	3718      	adds	r7, #24
 801080e:	46bd      	mov	sp, r7
 8010810:	bd80      	pop	{r7, pc}
 8010812:	bf00      	nop
 8010814:	e000ed04 	.word	0xe000ed04

08010818 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8010818:	b580      	push	{r7, lr}
 801081a:	b08c      	sub	sp, #48	@ 0x30
 801081c:	af02      	add	r7, sp, #8
 801081e:	60f8      	str	r0, [r7, #12]
 8010820:	60b9      	str	r1, [r7, #8]
 8010822:	607a      	str	r2, [r7, #4]
 8010824:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8010826:	2300      	movs	r3, #0
 8010828:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 801082a:	683b      	ldr	r3, [r7, #0]
 801082c:	2b00      	cmp	r3, #0
 801082e:	d10d      	bne.n	801084c <xQueueGenericCreateStatic+0x34>
    __asm volatile
 8010830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010834:	b672      	cpsid	i
 8010836:	f383 8811 	msr	BASEPRI, r3
 801083a:	f3bf 8f6f 	isb	sy
 801083e:	f3bf 8f4f 	dsb	sy
 8010842:	b662      	cpsie	i
 8010844:	623b      	str	r3, [r7, #32]
}
 8010846:	bf00      	nop
 8010848:	bf00      	nop
 801084a:	e7fd      	b.n	8010848 <xQueueGenericCreateStatic+0x30>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	2b00      	cmp	r3, #0
 8010850:	d033      	beq.n	80108ba <xQueueGenericCreateStatic+0xa2>
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d030      	beq.n	80108ba <xQueueGenericCreateStatic+0xa2>
            ( pxStaticQueue != NULL ) &&
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	2b00      	cmp	r3, #0
 801085c:	d002      	beq.n	8010864 <xQueueGenericCreateStatic+0x4c>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 801085e:	68bb      	ldr	r3, [r7, #8]
 8010860:	2b00      	cmp	r3, #0
 8010862:	d02a      	beq.n	80108ba <xQueueGenericCreateStatic+0xa2>
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d102      	bne.n	8010870 <xQueueGenericCreateStatic+0x58>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 801086a:	68bb      	ldr	r3, [r7, #8]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d124      	bne.n	80108ba <xQueueGenericCreateStatic+0xa2>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8010870:	2350      	movs	r3, #80	@ 0x50
 8010872:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8010874:	697b      	ldr	r3, [r7, #20]
 8010876:	2b50      	cmp	r3, #80	@ 0x50
 8010878:	d00d      	beq.n	8010896 <xQueueGenericCreateStatic+0x7e>
    __asm volatile
 801087a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801087e:	b672      	cpsid	i
 8010880:	f383 8811 	msr	BASEPRI, r3
 8010884:	f3bf 8f6f 	isb	sy
 8010888:	f3bf 8f4f 	dsb	sy
 801088c:	b662      	cpsie	i
 801088e:	61fb      	str	r3, [r7, #28]
}
 8010890:	bf00      	nop
 8010892:	bf00      	nop
 8010894:	e7fd      	b.n	8010892 <xQueueGenericCreateStatic+0x7a>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8010896:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801089c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801089e:	2201      	movs	r2, #1
 80108a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80108a4:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80108a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108aa:	9300      	str	r3, [sp, #0]
 80108ac:	4613      	mov	r3, r2
 80108ae:	687a      	ldr	r2, [r7, #4]
 80108b0:	68b9      	ldr	r1, [r7, #8]
 80108b2:	68f8      	ldr	r0, [r7, #12]
 80108b4:	f000 f86c 	bl	8010990 <prvInitialiseNewQueue>
 80108b8:	e010      	b.n	80108dc <xQueueGenericCreateStatic+0xc4>
        }
        else
        {
            configASSERT( pxNewQueue );
 80108ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d10d      	bne.n	80108dc <xQueueGenericCreateStatic+0xc4>
    __asm volatile
 80108c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108c4:	b672      	cpsid	i
 80108c6:	f383 8811 	msr	BASEPRI, r3
 80108ca:	f3bf 8f6f 	isb	sy
 80108ce:	f3bf 8f4f 	dsb	sy
 80108d2:	b662      	cpsie	i
 80108d4:	61bb      	str	r3, [r7, #24]
}
 80108d6:	bf00      	nop
 80108d8:	bf00      	nop
 80108da:	e7fd      	b.n	80108d8 <xQueueGenericCreateStatic+0xc0>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );

        return pxNewQueue;
 80108dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80108de:	4618      	mov	r0, r3
 80108e0:	3728      	adds	r7, #40	@ 0x28
 80108e2:	46bd      	mov	sp, r7
 80108e4:	bd80      	pop	{r7, pc}

080108e6 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80108e6:	b580      	push	{r7, lr}
 80108e8:	b08a      	sub	sp, #40	@ 0x28
 80108ea:	af02      	add	r7, sp, #8
 80108ec:	60f8      	str	r0, [r7, #12]
 80108ee:	60b9      	str	r1, [r7, #8]
 80108f0:	4613      	mov	r3, r2
 80108f2:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80108f4:	2300      	movs	r3, #0
 80108f6:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d032      	beq.n	8010964 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80108fe:	2100      	movs	r1, #0
 8010900:	68ba      	ldr	r2, [r7, #8]
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	fba3 2302 	umull	r2, r3, r3, r2
 8010908:	2b00      	cmp	r3, #0
 801090a:	d000      	beq.n	801090e <xQueueGenericCreate+0x28>
 801090c:	2101      	movs	r1, #1
 801090e:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8010910:	2b00      	cmp	r3, #0
 8010912:	d127      	bne.n	8010964 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	68ba      	ldr	r2, [r7, #8]
 8010918:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 801091c:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8010920:	d820      	bhi.n	8010964 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	68ba      	ldr	r2, [r7, #8]
 8010926:	fb02 f303 	mul.w	r3, r2, r3
 801092a:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 801092c:	69bb      	ldr	r3, [r7, #24]
 801092e:	3350      	adds	r3, #80	@ 0x50
 8010930:	4618      	mov	r0, r3
 8010932:	f003 fc83 	bl	801423c <pvPortMalloc>
 8010936:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8010938:	69fb      	ldr	r3, [r7, #28]
 801093a:	2b00      	cmp	r3, #0
 801093c:	d023      	beq.n	8010986 <xQueueGenericCreate+0xa0>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801093e:	69fb      	ldr	r3, [r7, #28]
 8010940:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8010942:	697b      	ldr	r3, [r7, #20]
 8010944:	3350      	adds	r3, #80	@ 0x50
 8010946:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010948:	69fb      	ldr	r3, [r7, #28]
 801094a:	2200      	movs	r2, #0
 801094c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010950:	79fa      	ldrb	r2, [r7, #7]
 8010952:	69fb      	ldr	r3, [r7, #28]
 8010954:	9300      	str	r3, [sp, #0]
 8010956:	4613      	mov	r3, r2
 8010958:	697a      	ldr	r2, [r7, #20]
 801095a:	68b9      	ldr	r1, [r7, #8]
 801095c:	68f8      	ldr	r0, [r7, #12]
 801095e:	f000 f817 	bl	8010990 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8010962:	e010      	b.n	8010986 <xQueueGenericCreate+0xa0>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8010964:	69fb      	ldr	r3, [r7, #28]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d10d      	bne.n	8010986 <xQueueGenericCreate+0xa0>
    __asm volatile
 801096a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801096e:	b672      	cpsid	i
 8010970:	f383 8811 	msr	BASEPRI, r3
 8010974:	f3bf 8f6f 	isb	sy
 8010978:	f3bf 8f4f 	dsb	sy
 801097c:	b662      	cpsie	i
 801097e:	613b      	str	r3, [r7, #16]
}
 8010980:	bf00      	nop
 8010982:	bf00      	nop
 8010984:	e7fd      	b.n	8010982 <xQueueGenericCreate+0x9c>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8010986:	69fb      	ldr	r3, [r7, #28]
    }
 8010988:	4618      	mov	r0, r3
 801098a:	3720      	adds	r7, #32
 801098c:	46bd      	mov	sp, r7
 801098e:	bd80      	pop	{r7, pc}

08010990 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8010990:	b580      	push	{r7, lr}
 8010992:	b084      	sub	sp, #16
 8010994:	af00      	add	r7, sp, #0
 8010996:	60f8      	str	r0, [r7, #12]
 8010998:	60b9      	str	r1, [r7, #8]
 801099a:	607a      	str	r2, [r7, #4]
 801099c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 801099e:	68bb      	ldr	r3, [r7, #8]
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d103      	bne.n	80109ac <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80109a4:	69bb      	ldr	r3, [r7, #24]
 80109a6:	69ba      	ldr	r2, [r7, #24]
 80109a8:	601a      	str	r2, [r3, #0]
 80109aa:	e002      	b.n	80109b2 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80109ac:	69bb      	ldr	r3, [r7, #24]
 80109ae:	687a      	ldr	r2, [r7, #4]
 80109b0:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80109b2:	69bb      	ldr	r3, [r7, #24]
 80109b4:	68fa      	ldr	r2, [r7, #12]
 80109b6:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80109b8:	69bb      	ldr	r3, [r7, #24]
 80109ba:	68ba      	ldr	r2, [r7, #8]
 80109bc:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80109be:	2101      	movs	r1, #1
 80109c0:	69b8      	ldr	r0, [r7, #24]
 80109c2:	f7ff fe93 	bl	80106ec <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80109c6:	69bb      	ldr	r3, [r7, #24]
 80109c8:	78fa      	ldrb	r2, [r7, #3]
 80109ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80109ce:	bf00      	nop
 80109d0:	3710      	adds	r7, #16
 80109d2:	46bd      	mov	sp, r7
 80109d4:	bd80      	pop	{r7, pc}

080109d6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 80109d6:	b580      	push	{r7, lr}
 80109d8:	b082      	sub	sp, #8
 80109da:	af00      	add	r7, sp, #0
 80109dc:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d00e      	beq.n	8010a02 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	2200      	movs	r2, #0
 80109e8:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	2200      	movs	r2, #0
 80109ee:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	2200      	movs	r2, #0
 80109f4:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80109f6:	2300      	movs	r3, #0
 80109f8:	2200      	movs	r2, #0
 80109fa:	2100      	movs	r1, #0
 80109fc:	6878      	ldr	r0, [r7, #4]
 80109fe:	f000 f81d 	bl	8010a3c <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8010a02:	bf00      	nop
 8010a04:	3708      	adds	r7, #8
 8010a06:	46bd      	mov	sp, r7
 8010a08:	bd80      	pop	{r7, pc}

08010a0a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8010a0a:	b580      	push	{r7, lr}
 8010a0c:	b086      	sub	sp, #24
 8010a0e:	af00      	add	r7, sp, #0
 8010a10:	4603      	mov	r3, r0
 8010a12:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010a14:	2301      	movs	r3, #1
 8010a16:	617b      	str	r3, [r7, #20]
 8010a18:	2300      	movs	r3, #0
 8010a1a:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8010a1c:	79fb      	ldrb	r3, [r7, #7]
 8010a1e:	461a      	mov	r2, r3
 8010a20:	6939      	ldr	r1, [r7, #16]
 8010a22:	6978      	ldr	r0, [r7, #20]
 8010a24:	f7ff ff5f 	bl	80108e6 <xQueueGenericCreate>
 8010a28:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010a2a:	68f8      	ldr	r0, [r7, #12]
 8010a2c:	f7ff ffd3 	bl	80109d6 <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );

        return xNewQueue;
 8010a30:	68fb      	ldr	r3, [r7, #12]
    }
 8010a32:	4618      	mov	r0, r3
 8010a34:	3718      	adds	r7, #24
 8010a36:	46bd      	mov	sp, r7
 8010a38:	bd80      	pop	{r7, pc}
	...

08010a3c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b08e      	sub	sp, #56	@ 0x38
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	60f8      	str	r0, [r7, #12]
 8010a44:	60b9      	str	r1, [r7, #8]
 8010a46:	607a      	str	r2, [r7, #4]
 8010a48:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010a4a:	2300      	movs	r3, #0
 8010a4c:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8010a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d10d      	bne.n	8010a74 <xQueueGenericSend+0x38>
    __asm volatile
 8010a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a5c:	b672      	cpsid	i
 8010a5e:	f383 8811 	msr	BASEPRI, r3
 8010a62:	f3bf 8f6f 	isb	sy
 8010a66:	f3bf 8f4f 	dsb	sy
 8010a6a:	b662      	cpsie	i
 8010a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010a6e:	bf00      	nop
 8010a70:	bf00      	nop
 8010a72:	e7fd      	b.n	8010a70 <xQueueGenericSend+0x34>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010a74:	68bb      	ldr	r3, [r7, #8]
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d103      	bne.n	8010a82 <xQueueGenericSend+0x46>
 8010a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d101      	bne.n	8010a86 <xQueueGenericSend+0x4a>
 8010a82:	2301      	movs	r3, #1
 8010a84:	e000      	b.n	8010a88 <xQueueGenericSend+0x4c>
 8010a86:	2300      	movs	r3, #0
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d10d      	bne.n	8010aa8 <xQueueGenericSend+0x6c>
    __asm volatile
 8010a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a90:	b672      	cpsid	i
 8010a92:	f383 8811 	msr	BASEPRI, r3
 8010a96:	f3bf 8f6f 	isb	sy
 8010a9a:	f3bf 8f4f 	dsb	sy
 8010a9e:	b662      	cpsie	i
 8010aa0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010aa2:	bf00      	nop
 8010aa4:	bf00      	nop
 8010aa6:	e7fd      	b.n	8010aa4 <xQueueGenericSend+0x68>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010aa8:	683b      	ldr	r3, [r7, #0]
 8010aaa:	2b02      	cmp	r3, #2
 8010aac:	d103      	bne.n	8010ab6 <xQueueGenericSend+0x7a>
 8010aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010ab2:	2b01      	cmp	r3, #1
 8010ab4:	d101      	bne.n	8010aba <xQueueGenericSend+0x7e>
 8010ab6:	2301      	movs	r3, #1
 8010ab8:	e000      	b.n	8010abc <xQueueGenericSend+0x80>
 8010aba:	2300      	movs	r3, #0
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d10d      	bne.n	8010adc <xQueueGenericSend+0xa0>
    __asm volatile
 8010ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ac4:	b672      	cpsid	i
 8010ac6:	f383 8811 	msr	BASEPRI, r3
 8010aca:	f3bf 8f6f 	isb	sy
 8010ace:	f3bf 8f4f 	dsb	sy
 8010ad2:	b662      	cpsie	i
 8010ad4:	623b      	str	r3, [r7, #32]
}
 8010ad6:	bf00      	nop
 8010ad8:	bf00      	nop
 8010ada:	e7fd      	b.n	8010ad8 <xQueueGenericSend+0x9c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010adc:	f002 f90e 	bl	8012cfc <xTaskGetSchedulerState>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d102      	bne.n	8010aec <xQueueGenericSend+0xb0>
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d101      	bne.n	8010af0 <xQueueGenericSend+0xb4>
 8010aec:	2301      	movs	r3, #1
 8010aee:	e000      	b.n	8010af2 <xQueueGenericSend+0xb6>
 8010af0:	2300      	movs	r3, #0
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d10d      	bne.n	8010b12 <xQueueGenericSend+0xd6>
    __asm volatile
 8010af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010afa:	b672      	cpsid	i
 8010afc:	f383 8811 	msr	BASEPRI, r3
 8010b00:	f3bf 8f6f 	isb	sy
 8010b04:	f3bf 8f4f 	dsb	sy
 8010b08:	b662      	cpsie	i
 8010b0a:	61fb      	str	r3, [r7, #28]
}
 8010b0c:	bf00      	nop
 8010b0e:	bf00      	nop
 8010b10:	e7fd      	b.n	8010b0e <xQueueGenericSend+0xd2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8010b12:	f003 fa5f 	bl	8013fd4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010b1e:	429a      	cmp	r2, r3
 8010b20:	d302      	bcc.n	8010b28 <xQueueGenericSend+0xec>
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	2b02      	cmp	r3, #2
 8010b26:	d129      	bne.n	8010b7c <xQueueGenericSend+0x140>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010b28:	683a      	ldr	r2, [r7, #0]
 8010b2a:	68b9      	ldr	r1, [r7, #8]
 8010b2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010b2e:	f000 fc57 	bl	80113e0 <prvCopyDataToQueue>
 8010b32:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d010      	beq.n	8010b5e <xQueueGenericSend+0x122>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b3e:	3324      	adds	r3, #36	@ 0x24
 8010b40:	4618      	mov	r0, r3
 8010b42:	f001 fde7 	bl	8012714 <xTaskRemoveFromEventList>
 8010b46:	4603      	mov	r3, r0
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d013      	beq.n	8010b74 <xQueueGenericSend+0x138>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8010b4c:	4b3f      	ldr	r3, [pc, #252]	@ (8010c4c <xQueueGenericSend+0x210>)
 8010b4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b52:	601a      	str	r2, [r3, #0]
 8010b54:	f3bf 8f4f 	dsb	sy
 8010b58:	f3bf 8f6f 	isb	sy
 8010b5c:	e00a      	b.n	8010b74 <xQueueGenericSend+0x138>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8010b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d007      	beq.n	8010b74 <xQueueGenericSend+0x138>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8010b64:	4b39      	ldr	r3, [pc, #228]	@ (8010c4c <xQueueGenericSend+0x210>)
 8010b66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b6a:	601a      	str	r2, [r3, #0]
 8010b6c:	f3bf 8f4f 	dsb	sy
 8010b70:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8010b74:	f003 fa64 	bl	8014040 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 8010b78:	2301      	movs	r3, #1
 8010b7a:	e063      	b.n	8010c44 <xQueueGenericSend+0x208>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d103      	bne.n	8010b8a <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8010b82:	f003 fa5d 	bl	8014040 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 8010b86:	2300      	movs	r3, #0
 8010b88:	e05c      	b.n	8010c44 <xQueueGenericSend+0x208>
                }
                else if( xEntryTimeSet == pdFALSE )
 8010b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d106      	bne.n	8010b9e <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8010b90:	f107 0314 	add.w	r3, r7, #20
 8010b94:	4618      	mov	r0, r3
 8010b96:	f001 fe99 	bl	80128cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8010b9a:	2301      	movs	r3, #1
 8010b9c:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8010b9e:	f003 fa4f 	bl	8014040 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8010ba2:	f001 f9f7 	bl	8011f94 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8010ba6:	f003 fa15 	bl	8013fd4 <vPortEnterCritical>
 8010baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010bb0:	b25b      	sxtb	r3, r3
 8010bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bb6:	d103      	bne.n	8010bc0 <xQueueGenericSend+0x184>
 8010bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bba:	2200      	movs	r2, #0
 8010bbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010bc6:	b25b      	sxtb	r3, r3
 8010bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bcc:	d103      	bne.n	8010bd6 <xQueueGenericSend+0x19a>
 8010bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010bd6:	f003 fa33 	bl	8014040 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010bda:	1d3a      	adds	r2, r7, #4
 8010bdc:	f107 0314 	add.w	r3, r7, #20
 8010be0:	4611      	mov	r1, r2
 8010be2:	4618      	mov	r0, r3
 8010be4:	f001 fe88 	bl	80128f8 <xTaskCheckForTimeOut>
 8010be8:	4603      	mov	r3, r0
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d124      	bne.n	8010c38 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010bee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010bf0:	f000 fcee 	bl	80115d0 <prvIsQueueFull>
 8010bf4:	4603      	mov	r3, r0
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d018      	beq.n	8010c2c <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bfc:	3310      	adds	r3, #16
 8010bfe:	687a      	ldr	r2, [r7, #4]
 8010c00:	4611      	mov	r1, r2
 8010c02:	4618      	mov	r0, r3
 8010c04:	f001 fd16 	bl	8012634 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8010c08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c0a:	f000 fc79 	bl	8011500 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8010c0e:	f001 f9cf 	bl	8011fb0 <xTaskResumeAll>
 8010c12:	4603      	mov	r3, r0
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	f47f af7c 	bne.w	8010b12 <xQueueGenericSend+0xd6>
                {
                    taskYIELD_WITHIN_API();
 8010c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8010c4c <xQueueGenericSend+0x210>)
 8010c1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c20:	601a      	str	r2, [r3, #0]
 8010c22:	f3bf 8f4f 	dsb	sy
 8010c26:	f3bf 8f6f 	isb	sy
 8010c2a:	e772      	b.n	8010b12 <xQueueGenericSend+0xd6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8010c2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c2e:	f000 fc67 	bl	8011500 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8010c32:	f001 f9bd 	bl	8011fb0 <xTaskResumeAll>
 8010c36:	e76c      	b.n	8010b12 <xQueueGenericSend+0xd6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8010c38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c3a:	f000 fc61 	bl	8011500 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8010c3e:	f001 f9b7 	bl	8011fb0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8010c42:	2300      	movs	r3, #0
        }
    }
}
 8010c44:	4618      	mov	r0, r3
 8010c46:	3738      	adds	r7, #56	@ 0x38
 8010c48:	46bd      	mov	sp, r7
 8010c4a:	bd80      	pop	{r7, pc}
 8010c4c:	e000ed04 	.word	0xe000ed04

08010c50 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010c50:	b580      	push	{r7, lr}
 8010c52:	b090      	sub	sp, #64	@ 0x40
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	6078      	str	r0, [r7, #4]
 8010c58:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	63bb      	str	r3, [r7, #56]	@ 0x38
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8010c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d10d      	bne.n	8010c80 <xQueueGiveFromISR+0x30>
    __asm volatile
 8010c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c68:	b672      	cpsid	i
 8010c6a:	f383 8811 	msr	BASEPRI, r3
 8010c6e:	f3bf 8f6f 	isb	sy
 8010c72:	f3bf 8f4f 	dsb	sy
 8010c76:	b662      	cpsie	i
 8010c78:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010c7a:	bf00      	nop
 8010c7c:	bf00      	nop
 8010c7e:	e7fd      	b.n	8010c7c <xQueueGiveFromISR+0x2c>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8010c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d00d      	beq.n	8010ca4 <xQueueGiveFromISR+0x54>
    __asm volatile
 8010c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c8c:	b672      	cpsid	i
 8010c8e:	f383 8811 	msr	BASEPRI, r3
 8010c92:	f3bf 8f6f 	isb	sy
 8010c96:	f3bf 8f4f 	dsb	sy
 8010c9a:	b662      	cpsie	i
 8010c9c:	623b      	str	r3, [r7, #32]
}
 8010c9e:	bf00      	nop
 8010ca0:	bf00      	nop
 8010ca2:	e7fd      	b.n	8010ca0 <xQueueGiveFromISR+0x50>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ca6:	681b      	ldr	r3, [r3, #0]
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d103      	bne.n	8010cb4 <xQueueGiveFromISR+0x64>
 8010cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cae:	689b      	ldr	r3, [r3, #8]
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d101      	bne.n	8010cb8 <xQueueGiveFromISR+0x68>
 8010cb4:	2301      	movs	r3, #1
 8010cb6:	e000      	b.n	8010cba <xQueueGiveFromISR+0x6a>
 8010cb8:	2300      	movs	r3, #0
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d10d      	bne.n	8010cda <xQueueGiveFromISR+0x8a>
    __asm volatile
 8010cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cc2:	b672      	cpsid	i
 8010cc4:	f383 8811 	msr	BASEPRI, r3
 8010cc8:	f3bf 8f6f 	isb	sy
 8010ccc:	f3bf 8f4f 	dsb	sy
 8010cd0:	b662      	cpsie	i
 8010cd2:	61fb      	str	r3, [r7, #28]
}
 8010cd4:	bf00      	nop
 8010cd6:	bf00      	nop
 8010cd8:	e7fd      	b.n	8010cd6 <xQueueGiveFromISR+0x86>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010cda:	f003 fa69 	bl	80141b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8010cde:	f3ef 8211 	mrs	r2, BASEPRI
 8010ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ce6:	b672      	cpsid	i
 8010ce8:	f383 8811 	msr	BASEPRI, r3
 8010cec:	f3bf 8f6f 	isb	sy
 8010cf0:	f3bf 8f4f 	dsb	sy
 8010cf4:	b662      	cpsie	i
 8010cf6:	61ba      	str	r2, [r7, #24]
 8010cf8:	617b      	str	r3, [r7, #20]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8010cfa:	69bb      	ldr	r3, [r7, #24]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8010cfc:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d02:	633b      	str	r3, [r7, #48]	@ 0x30

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8010d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d0a:	429a      	cmp	r2, r3
 8010d0c:	d245      	bcs.n	8010d9a <xQueueGiveFromISR+0x14a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8010d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010d14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8010d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d1a:	1c5a      	adds	r2, r3, #1
 8010d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d1e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8010d20:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d28:	d112      	bne.n	8010d50 <xQueueGiveFromISR+0x100>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d030      	beq.n	8010d94 <xQueueGiveFromISR+0x144>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d34:	3324      	adds	r3, #36	@ 0x24
 8010d36:	4618      	mov	r0, r3
 8010d38:	f001 fcec 	bl	8012714 <xTaskRemoveFromEventList>
 8010d3c:	4603      	mov	r3, r0
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d028      	beq.n	8010d94 <xQueueGiveFromISR+0x144>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8010d42:	683b      	ldr	r3, [r7, #0]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d025      	beq.n	8010d94 <xQueueGiveFromISR+0x144>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8010d48:	683b      	ldr	r3, [r7, #0]
 8010d4a:	2201      	movs	r2, #1
 8010d4c:	601a      	str	r2, [r3, #0]
 8010d4e:	e021      	b.n	8010d94 <xQueueGiveFromISR+0x144>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8010d50:	f001 fa48 	bl	80121e4 <uxTaskGetNumberOfTasks>
 8010d54:	62b8      	str	r0, [r7, #40]	@ 0x28
 8010d56:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010d5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d5c:	429a      	cmp	r2, r3
 8010d5e:	d919      	bls.n	8010d94 <xQueueGiveFromISR+0x144>
 8010d60:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010d64:	2b7f      	cmp	r3, #127	@ 0x7f
 8010d66:	d10d      	bne.n	8010d84 <xQueueGiveFromISR+0x134>
    __asm volatile
 8010d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d6c:	b672      	cpsid	i
 8010d6e:	f383 8811 	msr	BASEPRI, r3
 8010d72:	f3bf 8f6f 	isb	sy
 8010d76:	f3bf 8f4f 	dsb	sy
 8010d7a:	b662      	cpsie	i
 8010d7c:	613b      	str	r3, [r7, #16]
}
 8010d7e:	bf00      	nop
 8010d80:	bf00      	nop
 8010d82:	e7fd      	b.n	8010d80 <xQueueGiveFromISR+0x130>
 8010d84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010d88:	3301      	adds	r3, #1
 8010d8a:	b2db      	uxtb	r3, r3
 8010d8c:	b25a      	sxtb	r2, r3
 8010d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8010d94:	2301      	movs	r3, #1
 8010d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d98:	e001      	b.n	8010d9e <xQueueGiveFromISR+0x14e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010da0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8010da8:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGiveFromISR( xReturn );

    return xReturn;
 8010daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010dac:	4618      	mov	r0, r3
 8010dae:	3740      	adds	r7, #64	@ 0x40
 8010db0:	46bd      	mov	sp, r7
 8010db2:	bd80      	pop	{r7, pc}

08010db4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8010db4:	b580      	push	{r7, lr}
 8010db6:	b08c      	sub	sp, #48	@ 0x30
 8010db8:	af00      	add	r7, sp, #0
 8010dba:	60f8      	str	r0, [r7, #12]
 8010dbc:	60b9      	str	r1, [r7, #8]
 8010dbe:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8010dc0:	2300      	movs	r3, #0
 8010dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8010dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d10d      	bne.n	8010dea <xQueueReceive+0x36>
    __asm volatile
 8010dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dd2:	b672      	cpsid	i
 8010dd4:	f383 8811 	msr	BASEPRI, r3
 8010dd8:	f3bf 8f6f 	isb	sy
 8010ddc:	f3bf 8f4f 	dsb	sy
 8010de0:	b662      	cpsie	i
 8010de2:	623b      	str	r3, [r7, #32]
}
 8010de4:	bf00      	nop
 8010de6:	bf00      	nop
 8010de8:	e7fd      	b.n	8010de6 <xQueueReceive+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010dea:	68bb      	ldr	r3, [r7, #8]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d103      	bne.n	8010df8 <xQueueReceive+0x44>
 8010df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d101      	bne.n	8010dfc <xQueueReceive+0x48>
 8010df8:	2301      	movs	r3, #1
 8010dfa:	e000      	b.n	8010dfe <xQueueReceive+0x4a>
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d10d      	bne.n	8010e1e <xQueueReceive+0x6a>
    __asm volatile
 8010e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e06:	b672      	cpsid	i
 8010e08:	f383 8811 	msr	BASEPRI, r3
 8010e0c:	f3bf 8f6f 	isb	sy
 8010e10:	f3bf 8f4f 	dsb	sy
 8010e14:	b662      	cpsie	i
 8010e16:	61fb      	str	r3, [r7, #28]
}
 8010e18:	bf00      	nop
 8010e1a:	bf00      	nop
 8010e1c:	e7fd      	b.n	8010e1a <xQueueReceive+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010e1e:	f001 ff6d 	bl	8012cfc <xTaskGetSchedulerState>
 8010e22:	4603      	mov	r3, r0
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d102      	bne.n	8010e2e <xQueueReceive+0x7a>
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d101      	bne.n	8010e32 <xQueueReceive+0x7e>
 8010e2e:	2301      	movs	r3, #1
 8010e30:	e000      	b.n	8010e34 <xQueueReceive+0x80>
 8010e32:	2300      	movs	r3, #0
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d10d      	bne.n	8010e54 <xQueueReceive+0xa0>
    __asm volatile
 8010e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e3c:	b672      	cpsid	i
 8010e3e:	f383 8811 	msr	BASEPRI, r3
 8010e42:	f3bf 8f6f 	isb	sy
 8010e46:	f3bf 8f4f 	dsb	sy
 8010e4a:	b662      	cpsie	i
 8010e4c:	61bb      	str	r3, [r7, #24]
}
 8010e4e:	bf00      	nop
 8010e50:	bf00      	nop
 8010e52:	e7fd      	b.n	8010e50 <xQueueReceive+0x9c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8010e54:	f003 f8be 	bl	8013fd4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e5c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d01f      	beq.n	8010ea4 <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010e64:	68b9      	ldr	r1, [r7, #8]
 8010e66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e68:	f000 fb24 	bl	80114b4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8010e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e6e:	1e5a      	subs	r2, r3, #1
 8010e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e72:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e76:	691b      	ldr	r3, [r3, #16]
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d00f      	beq.n	8010e9c <xQueueReceive+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e7e:	3310      	adds	r3, #16
 8010e80:	4618      	mov	r0, r3
 8010e82:	f001 fc47 	bl	8012714 <xTaskRemoveFromEventList>
 8010e86:	4603      	mov	r3, r0
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d007      	beq.n	8010e9c <xQueueReceive+0xe8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8010e8c:	4b3c      	ldr	r3, [pc, #240]	@ (8010f80 <xQueueReceive+0x1cc>)
 8010e8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e92:	601a      	str	r2, [r3, #0]
 8010e94:	f3bf 8f4f 	dsb	sy
 8010e98:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8010e9c:	f003 f8d0 	bl	8014040 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8010ea0:	2301      	movs	r3, #1
 8010ea2:	e069      	b.n	8010f78 <xQueueReceive+0x1c4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d103      	bne.n	8010eb2 <xQueueReceive+0xfe>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8010eaa:	f003 f8c9 	bl	8014040 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8010eae:	2300      	movs	r3, #0
 8010eb0:	e062      	b.n	8010f78 <xQueueReceive+0x1c4>
                }
                else if( xEntryTimeSet == pdFALSE )
 8010eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d106      	bne.n	8010ec6 <xQueueReceive+0x112>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8010eb8:	f107 0310 	add.w	r3, r7, #16
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	f001 fd05 	bl	80128cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8010ec2:	2301      	movs	r3, #1
 8010ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8010ec6:	f003 f8bb 	bl	8014040 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8010eca:	f001 f863 	bl	8011f94 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8010ece:	f003 f881 	bl	8013fd4 <vPortEnterCritical>
 8010ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ed4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010ed8:	b25b      	sxtb	r3, r3
 8010eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ede:	d103      	bne.n	8010ee8 <xQueueReceive+0x134>
 8010ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010eee:	b25b      	sxtb	r3, r3
 8010ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ef4:	d103      	bne.n	8010efe <xQueueReceive+0x14a>
 8010ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef8:	2200      	movs	r2, #0
 8010efa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010efe:	f003 f89f 	bl	8014040 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010f02:	1d3a      	adds	r2, r7, #4
 8010f04:	f107 0310 	add.w	r3, r7, #16
 8010f08:	4611      	mov	r1, r2
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	f001 fcf4 	bl	80128f8 <xTaskCheckForTimeOut>
 8010f10:	4603      	mov	r3, r0
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d123      	bne.n	8010f5e <xQueueReceive+0x1aa>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010f16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f18:	f000 fb44 	bl	80115a4 <prvIsQueueEmpty>
 8010f1c:	4603      	mov	r3, r0
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d017      	beq.n	8010f52 <xQueueReceive+0x19e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f24:	3324      	adds	r3, #36	@ 0x24
 8010f26:	687a      	ldr	r2, [r7, #4]
 8010f28:	4611      	mov	r1, r2
 8010f2a:	4618      	mov	r0, r3
 8010f2c:	f001 fb82 	bl	8012634 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8010f30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f32:	f000 fae5 	bl	8011500 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8010f36:	f001 f83b 	bl	8011fb0 <xTaskResumeAll>
 8010f3a:	4603      	mov	r3, r0
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d189      	bne.n	8010e54 <xQueueReceive+0xa0>
                {
                    taskYIELD_WITHIN_API();
 8010f40:	4b0f      	ldr	r3, [pc, #60]	@ (8010f80 <xQueueReceive+0x1cc>)
 8010f42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f46:	601a      	str	r2, [r3, #0]
 8010f48:	f3bf 8f4f 	dsb	sy
 8010f4c:	f3bf 8f6f 	isb	sy
 8010f50:	e780      	b.n	8010e54 <xQueueReceive+0xa0>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8010f52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f54:	f000 fad4 	bl	8011500 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8010f58:	f001 f82a 	bl	8011fb0 <xTaskResumeAll>
 8010f5c:	e77a      	b.n	8010e54 <xQueueReceive+0xa0>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8010f5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f60:	f000 face 	bl	8011500 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8010f64:	f001 f824 	bl	8011fb0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010f68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f6a:	f000 fb1b 	bl	80115a4 <prvIsQueueEmpty>
 8010f6e:	4603      	mov	r3, r0
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	f43f af6f 	beq.w	8010e54 <xQueueReceive+0xa0>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8010f76:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	3730      	adds	r7, #48	@ 0x30
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bd80      	pop	{r7, pc}
 8010f80:	e000ed04 	.word	0xe000ed04

08010f84 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b08c      	sub	sp, #48	@ 0x30
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
 8010f8c:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8010f8e:	2300      	movs	r3, #0
 8010f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8010f96:	2300      	movs	r3, #0
 8010f98:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8010f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d10d      	bne.n	8010fbc <xQueueSemaphoreTake+0x38>
    __asm volatile
 8010fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fa4:	b672      	cpsid	i
 8010fa6:	f383 8811 	msr	BASEPRI, r3
 8010faa:	f3bf 8f6f 	isb	sy
 8010fae:	f3bf 8f4f 	dsb	sy
 8010fb2:	b662      	cpsie	i
 8010fb4:	61bb      	str	r3, [r7, #24]
}
 8010fb6:	bf00      	nop
 8010fb8:	bf00      	nop
 8010fba:	e7fd      	b.n	8010fb8 <xQueueSemaphoreTake+0x34>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8010fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d00d      	beq.n	8010fe0 <xQueueSemaphoreTake+0x5c>
    __asm volatile
 8010fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fc8:	b672      	cpsid	i
 8010fca:	f383 8811 	msr	BASEPRI, r3
 8010fce:	f3bf 8f6f 	isb	sy
 8010fd2:	f3bf 8f4f 	dsb	sy
 8010fd6:	b662      	cpsie	i
 8010fd8:	617b      	str	r3, [r7, #20]
}
 8010fda:	bf00      	nop
 8010fdc:	bf00      	nop
 8010fde:	e7fd      	b.n	8010fdc <xQueueSemaphoreTake+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010fe0:	f001 fe8c 	bl	8012cfc <xTaskGetSchedulerState>
 8010fe4:	4603      	mov	r3, r0
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d102      	bne.n	8010ff0 <xQueueSemaphoreTake+0x6c>
 8010fea:	683b      	ldr	r3, [r7, #0]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d101      	bne.n	8010ff4 <xQueueSemaphoreTake+0x70>
 8010ff0:	2301      	movs	r3, #1
 8010ff2:	e000      	b.n	8010ff6 <xQueueSemaphoreTake+0x72>
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d10d      	bne.n	8011016 <xQueueSemaphoreTake+0x92>
    __asm volatile
 8010ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ffe:	b672      	cpsid	i
 8011000:	f383 8811 	msr	BASEPRI, r3
 8011004:	f3bf 8f6f 	isb	sy
 8011008:	f3bf 8f4f 	dsb	sy
 801100c:	b662      	cpsie	i
 801100e:	613b      	str	r3, [r7, #16]
}
 8011010:	bf00      	nop
 8011012:	bf00      	nop
 8011014:	e7fd      	b.n	8011012 <xQueueSemaphoreTake+0x8e>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8011016:	f002 ffdd 	bl	8013fd4 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801101a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801101c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801101e:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011020:	6a3b      	ldr	r3, [r7, #32]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d024      	beq.n	8011070 <xQueueSemaphoreTake+0xec>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8011026:	6a3b      	ldr	r3, [r7, #32]
 8011028:	1e5a      	subs	r2, r3, #1
 801102a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801102c:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801102e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	2b00      	cmp	r3, #0
 8011034:	d104      	bne.n	8011040 <xQueueSemaphoreTake+0xbc>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011036:	f002 f88d 	bl	8013154 <pvTaskIncrementMutexHeldCount>
 801103a:	4602      	mov	r2, r0
 801103c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801103e:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011042:	691b      	ldr	r3, [r3, #16]
 8011044:	2b00      	cmp	r3, #0
 8011046:	d00f      	beq.n	8011068 <xQueueSemaphoreTake+0xe4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801104a:	3310      	adds	r3, #16
 801104c:	4618      	mov	r0, r3
 801104e:	f001 fb61 	bl	8012714 <xTaskRemoveFromEventList>
 8011052:	4603      	mov	r3, r0
 8011054:	2b00      	cmp	r3, #0
 8011056:	d007      	beq.n	8011068 <xQueueSemaphoreTake+0xe4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8011058:	4b4c      	ldr	r3, [pc, #304]	@ (801118c <xQueueSemaphoreTake+0x208>)
 801105a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801105e:	601a      	str	r2, [r3, #0]
 8011060:	f3bf 8f4f 	dsb	sy
 8011064:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8011068:	f002 ffea 	bl	8014040 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 801106c:	2301      	movs	r3, #1
 801106e:	e089      	b.n	8011184 <xQueueSemaphoreTake+0x200>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8011070:	683b      	ldr	r3, [r7, #0]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d103      	bne.n	801107e <xQueueSemaphoreTake+0xfa>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8011076:	f002 ffe3 	bl	8014040 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 801107a:	2300      	movs	r3, #0
 801107c:	e082      	b.n	8011184 <xQueueSemaphoreTake+0x200>
                }
                else if( xEntryTimeSet == pdFALSE )
 801107e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011080:	2b00      	cmp	r3, #0
 8011082:	d106      	bne.n	8011092 <xQueueSemaphoreTake+0x10e>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8011084:	f107 0308 	add.w	r3, r7, #8
 8011088:	4618      	mov	r0, r3
 801108a:	f001 fc1f 	bl	80128cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 801108e:	2301      	movs	r3, #1
 8011090:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8011092:	f002 ffd5 	bl	8014040 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8011096:	f000 ff7d 	bl	8011f94 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 801109a:	f002 ff9b 	bl	8013fd4 <vPortEnterCritical>
 801109e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80110a4:	b25b      	sxtb	r3, r3
 80110a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110aa:	d103      	bne.n	80110b4 <xQueueSemaphoreTake+0x130>
 80110ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110ae:	2200      	movs	r2, #0
 80110b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80110b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80110ba:	b25b      	sxtb	r3, r3
 80110bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110c0:	d103      	bne.n	80110ca <xQueueSemaphoreTake+0x146>
 80110c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110c4:	2200      	movs	r2, #0
 80110c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80110ca:	f002 ffb9 	bl	8014040 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80110ce:	463a      	mov	r2, r7
 80110d0:	f107 0308 	add.w	r3, r7, #8
 80110d4:	4611      	mov	r1, r2
 80110d6:	4618      	mov	r0, r3
 80110d8:	f001 fc0e 	bl	80128f8 <xTaskCheckForTimeOut>
 80110dc:	4603      	mov	r3, r0
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d132      	bne.n	8011148 <xQueueSemaphoreTake+0x1c4>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80110e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80110e4:	f000 fa5e 	bl	80115a4 <prvIsQueueEmpty>
 80110e8:	4603      	mov	r3, r0
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d026      	beq.n	801113c <xQueueSemaphoreTake+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80110ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d109      	bne.n	801110a <xQueueSemaphoreTake+0x186>
                    {
                        taskENTER_CRITICAL();
 80110f6:	f002 ff6d 	bl	8013fd4 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80110fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110fc:	689b      	ldr	r3, [r3, #8]
 80110fe:	4618      	mov	r0, r3
 8011100:	f001 fe1a 	bl	8012d38 <xTaskPriorityInherit>
 8011104:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8011106:	f002 ff9b 	bl	8014040 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801110a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801110c:	3324      	adds	r3, #36	@ 0x24
 801110e:	683a      	ldr	r2, [r7, #0]
 8011110:	4611      	mov	r1, r2
 8011112:	4618      	mov	r0, r3
 8011114:	f001 fa8e 	bl	8012634 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8011118:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801111a:	f000 f9f1 	bl	8011500 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 801111e:	f000 ff47 	bl	8011fb0 <xTaskResumeAll>
 8011122:	4603      	mov	r3, r0
 8011124:	2b00      	cmp	r3, #0
 8011126:	f47f af76 	bne.w	8011016 <xQueueSemaphoreTake+0x92>
                {
                    taskYIELD_WITHIN_API();
 801112a:	4b18      	ldr	r3, [pc, #96]	@ (801118c <xQueueSemaphoreTake+0x208>)
 801112c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011130:	601a      	str	r2, [r3, #0]
 8011132:	f3bf 8f4f 	dsb	sy
 8011136:	f3bf 8f6f 	isb	sy
 801113a:	e76c      	b.n	8011016 <xQueueSemaphoreTake+0x92>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 801113c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801113e:	f000 f9df 	bl	8011500 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8011142:	f000 ff35 	bl	8011fb0 <xTaskResumeAll>
 8011146:	e766      	b.n	8011016 <xQueueSemaphoreTake+0x92>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8011148:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801114a:	f000 f9d9 	bl	8011500 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 801114e:	f000 ff2f 	bl	8011fb0 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011152:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011154:	f000 fa26 	bl	80115a4 <prvIsQueueEmpty>
 8011158:	4603      	mov	r3, r0
 801115a:	2b00      	cmp	r3, #0
 801115c:	f43f af5b 	beq.w	8011016 <xQueueSemaphoreTake+0x92>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8011160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011162:	2b00      	cmp	r3, #0
 8011164:	d00d      	beq.n	8011182 <xQueueSemaphoreTake+0x1fe>
                    {
                        taskENTER_CRITICAL();
 8011166:	f002 ff35 	bl	8013fd4 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801116a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801116c:	f000 f920 	bl	80113b0 <prvGetDisinheritPriorityAfterTimeout>
 8011170:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011174:	689b      	ldr	r3, [r3, #8]
 8011176:	69f9      	ldr	r1, [r7, #28]
 8011178:	4618      	mov	r0, r3
 801117a:	f001 ff29 	bl	8012fd0 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 801117e:	f002 ff5f 	bl	8014040 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8011182:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8011184:	4618      	mov	r0, r3
 8011186:	3730      	adds	r7, #48	@ 0x30
 8011188:	46bd      	mov	sp, r7
 801118a:	bd80      	pop	{r7, pc}
 801118c:	e000ed04 	.word	0xe000ed04

08011190 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue,
                       void * const pvBuffer,
                       TickType_t xTicksToWait )
{
 8011190:	b580      	push	{r7, lr}
 8011192:	b08e      	sub	sp, #56	@ 0x38
 8011194:	af00      	add	r7, sp, #0
 8011196:	60f8      	str	r0, [r7, #12]
 8011198:	60b9      	str	r1, [r7, #8]
 801119a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 801119c:	2300      	movs	r3, #0
 801119e:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    int8_t * pcOriginalReadPosition;
    Queue_t * const pxQueue = xQueue;
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueuePeek( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80111a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d10d      	bne.n	80111c6 <xQueuePeek+0x36>
    __asm volatile
 80111aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111ae:	b672      	cpsid	i
 80111b0:	f383 8811 	msr	BASEPRI, r3
 80111b4:	f3bf 8f6f 	isb	sy
 80111b8:	f3bf 8f4f 	dsb	sy
 80111bc:	b662      	cpsie	i
 80111be:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80111c0:	bf00      	nop
 80111c2:	bf00      	nop
 80111c4:	e7fd      	b.n	80111c2 <xQueuePeek+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer. */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80111c6:	68bb      	ldr	r3, [r7, #8]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d103      	bne.n	80111d4 <xQueuePeek+0x44>
 80111cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d101      	bne.n	80111d8 <xQueuePeek+0x48>
 80111d4:	2301      	movs	r3, #1
 80111d6:	e000      	b.n	80111da <xQueuePeek+0x4a>
 80111d8:	2300      	movs	r3, #0
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d10d      	bne.n	80111fa <xQueuePeek+0x6a>
    __asm volatile
 80111de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111e2:	b672      	cpsid	i
 80111e4:	f383 8811 	msr	BASEPRI, r3
 80111e8:	f3bf 8f6f 	isb	sy
 80111ec:	f3bf 8f4f 	dsb	sy
 80111f0:	b662      	cpsie	i
 80111f2:	623b      	str	r3, [r7, #32]
}
 80111f4:	bf00      	nop
 80111f6:	bf00      	nop
 80111f8:	e7fd      	b.n	80111f6 <xQueuePeek+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80111fa:	f001 fd7f 	bl	8012cfc <xTaskGetSchedulerState>
 80111fe:	4603      	mov	r3, r0
 8011200:	2b00      	cmp	r3, #0
 8011202:	d102      	bne.n	801120a <xQueuePeek+0x7a>
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	2b00      	cmp	r3, #0
 8011208:	d101      	bne.n	801120e <xQueuePeek+0x7e>
 801120a:	2301      	movs	r3, #1
 801120c:	e000      	b.n	8011210 <xQueuePeek+0x80>
 801120e:	2300      	movs	r3, #0
 8011210:	2b00      	cmp	r3, #0
 8011212:	d10d      	bne.n	8011230 <xQueuePeek+0xa0>
    __asm volatile
 8011214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011218:	b672      	cpsid	i
 801121a:	f383 8811 	msr	BASEPRI, r3
 801121e:	f3bf 8f6f 	isb	sy
 8011222:	f3bf 8f4f 	dsb	sy
 8011226:	b662      	cpsie	i
 8011228:	61fb      	str	r3, [r7, #28]
}
 801122a:	bf00      	nop
 801122c:	bf00      	nop
 801122e:	e7fd      	b.n	801122c <xQueuePeek+0x9c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8011230:	f002 fed0 	bl	8013fd4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011238:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801123a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801123c:	2b00      	cmp	r3, #0
 801123e:	d021      	beq.n	8011284 <xQueuePeek+0xf4>
            {
                /* Remember the read position so it can be reset after the data
                 * is read from the queue as this function is only peeking the
                 * data, not removing it. */
                pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8011240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011242:	68db      	ldr	r3, [r3, #12]
 8011244:	62bb      	str	r3, [r7, #40]	@ 0x28

                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011246:	68b9      	ldr	r1, [r7, #8]
 8011248:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801124a:	f000 f933 	bl	80114b4 <prvCopyDataFromQueue>
                traceQUEUE_PEEK( pxQueue );

                /* The data is not being removed, so reset the read pointer. */
                pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 801124e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011250:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011252:	60da      	str	r2, [r3, #12]

                /* The data is being left in the queue, so see if there are
                 * any other tasks waiting for the data. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011258:	2b00      	cmp	r3, #0
 801125a:	d00f      	beq.n	801127c <xQueuePeek+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801125c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801125e:	3324      	adds	r3, #36	@ 0x24
 8011260:	4618      	mov	r0, r3
 8011262:	f001 fa57 	bl	8012714 <xTaskRemoveFromEventList>
 8011266:	4603      	mov	r3, r0
 8011268:	2b00      	cmp	r3, #0
 801126a:	d007      	beq.n	801127c <xQueuePeek+0xec>
                    {
                        /* The task waiting has a higher priority than this task. */
                        queueYIELD_IF_USING_PREEMPTION();
 801126c:	4b3c      	ldr	r3, [pc, #240]	@ (8011360 <xQueuePeek+0x1d0>)
 801126e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011272:	601a      	str	r2, [r3, #0]
 8011274:	f3bf 8f4f 	dsb	sy
 8011278:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 801127c:	f002 fee0 	bl	8014040 <vPortExitCritical>

                traceRETURN_xQueuePeek( pdPASS );

                return pdPASS;
 8011280:	2301      	movs	r3, #1
 8011282:	e069      	b.n	8011358 <xQueuePeek+0x1c8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d103      	bne.n	8011292 <xQueuePeek+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 801128a:	f002 fed9 	bl	8014040 <vPortExitCritical>

                    traceQUEUE_PEEK_FAILED( pxQueue );
                    traceRETURN_xQueuePeek( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 801128e:	2300      	movs	r3, #0
 8011290:	e062      	b.n	8011358 <xQueuePeek+0x1c8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8011292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011294:	2b00      	cmp	r3, #0
 8011296:	d106      	bne.n	80112a6 <xQueuePeek+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure ready to enter the blocked
                     * state. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8011298:	f107 0314 	add.w	r3, r7, #20
 801129c:	4618      	mov	r0, r3
 801129e:	f001 fb15 	bl	80128cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80112a2:	2301      	movs	r3, #1
 80112a4:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80112a6:	f002 fecb 	bl	8014040 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now that the critical section has been exited. */

        vTaskSuspendAll();
 80112aa:	f000 fe73 	bl	8011f94 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80112ae:	f002 fe91 	bl	8013fd4 <vPortEnterCritical>
 80112b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80112b8:	b25b      	sxtb	r3, r3
 80112ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112be:	d103      	bne.n	80112c8 <xQueuePeek+0x138>
 80112c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112c2:	2200      	movs	r2, #0
 80112c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80112c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80112ce:	b25b      	sxtb	r3, r3
 80112d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112d4:	d103      	bne.n	80112de <xQueuePeek+0x14e>
 80112d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112d8:	2200      	movs	r2, #0
 80112da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80112de:	f002 feaf 	bl	8014040 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80112e2:	1d3a      	adds	r2, r7, #4
 80112e4:	f107 0314 	add.w	r3, r7, #20
 80112e8:	4611      	mov	r1, r2
 80112ea:	4618      	mov	r0, r3
 80112ec:	f001 fb04 	bl	80128f8 <xTaskCheckForTimeOut>
 80112f0:	4603      	mov	r3, r0
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d123      	bne.n	801133e <xQueuePeek+0x1ae>
        {
            /* Timeout has not expired yet, check to see if there is data in the
            * queue now, and if not enter the Blocked state to wait for data. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80112f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80112f8:	f000 f954 	bl	80115a4 <prvIsQueueEmpty>
 80112fc:	4603      	mov	r3, r0
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d017      	beq.n	8011332 <xQueuePeek+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011304:	3324      	adds	r3, #36	@ 0x24
 8011306:	687a      	ldr	r2, [r7, #4]
 8011308:	4611      	mov	r1, r2
 801130a:	4618      	mov	r0, r3
 801130c:	f001 f992 	bl	8012634 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8011310:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011312:	f000 f8f5 	bl	8011500 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8011316:	f000 fe4b 	bl	8011fb0 <xTaskResumeAll>
 801131a:	4603      	mov	r3, r0
 801131c:	2b00      	cmp	r3, #0
 801131e:	d187      	bne.n	8011230 <xQueuePeek+0xa0>
                {
                    taskYIELD_WITHIN_API();
 8011320:	4b0f      	ldr	r3, [pc, #60]	@ (8011360 <xQueuePeek+0x1d0>)
 8011322:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011326:	601a      	str	r2, [r3, #0]
 8011328:	f3bf 8f4f 	dsb	sy
 801132c:	f3bf 8f6f 	isb	sy
 8011330:	e77e      	b.n	8011230 <xQueuePeek+0xa0>
            }
            else
            {
                /* There is data in the queue now, so don't enter the blocked
                 * state, instead return to try and obtain the data. */
                prvUnlockQueue( pxQueue );
 8011332:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011334:	f000 f8e4 	bl	8011500 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8011338:	f000 fe3a 	bl	8011fb0 <xTaskResumeAll>
 801133c:	e778      	b.n	8011230 <xQueuePeek+0xa0>
        }
        else
        {
            /* The timeout has expired.  If there is still no data in the queue
             * exit, otherwise go back and try to read the data again. */
            prvUnlockQueue( pxQueue );
 801133e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011340:	f000 f8de 	bl	8011500 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8011344:	f000 fe34 	bl	8011fb0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011348:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801134a:	f000 f92b 	bl	80115a4 <prvIsQueueEmpty>
 801134e:	4603      	mov	r3, r0
 8011350:	2b00      	cmp	r3, #0
 8011352:	f43f af6d 	beq.w	8011230 <xQueuePeek+0xa0>
            {
                traceQUEUE_PEEK_FAILED( pxQueue );
                traceRETURN_xQueuePeek( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8011356:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8011358:	4618      	mov	r0, r3
 801135a:	3738      	adds	r7, #56	@ 0x38
 801135c:	46bd      	mov	sp, r7
 801135e:	bd80      	pop	{r7, pc}
 8011360:	e000ed04 	.word	0xe000ed04

08011364 <vQueueDelete>:
    return uxReturn;
}
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b084      	sub	sp, #16
 8011368:	af00      	add	r7, sp, #0
 801136a:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	60fb      	str	r3, [r7, #12]

    traceENTER_vQueueDelete( xQueue );

    configASSERT( pxQueue );
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d10d      	bne.n	8011392 <vQueueDelete+0x2e>
    __asm volatile
 8011376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801137a:	b672      	cpsid	i
 801137c:	f383 8811 	msr	BASEPRI, r3
 8011380:	f3bf 8f6f 	isb	sy
 8011384:	f3bf 8f4f 	dsb	sy
 8011388:	b662      	cpsie	i
 801138a:	60bb      	str	r3, [r7, #8]
}
 801138c:	bf00      	nop
 801138e:	bf00      	nop
 8011390:	e7fd      	b.n	801138e <vQueueDelete+0x2a>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
    {
        vQueueUnregisterQueue( pxQueue );
 8011392:	68f8      	ldr	r0, [r7, #12]
 8011394:	f000 f986 	bl	80116a4 <vQueueUnregisterQueue>
    }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
    {
        /* The queue could have been allocated statically or dynamically, so
         * check before attempting to free the memory. */
        if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d102      	bne.n	80113a8 <vQueueDelete+0x44>
        {
            vPortFree( pxQueue );
 80113a2:	68f8      	ldr	r0, [r7, #12]
 80113a4:	f003 f88e 	bl	80144c4 <vPortFree>
        ( void ) pxQueue;
    }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

    traceRETURN_vQueueDelete();
}
 80113a8:	bf00      	nop
 80113aa:	3710      	adds	r7, #16
 80113ac:	46bd      	mov	sp, r7
 80113ae:	bd80      	pop	{r7, pc}

080113b0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 80113b0:	b480      	push	{r7}
 80113b2:	b085      	sub	sp, #20
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d006      	beq.n	80113ce <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	f1c3 0307 	rsb	r3, r3, #7
 80113ca:	60fb      	str	r3, [r7, #12]
 80113cc:	e001      	b.n	80113d2 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80113ce:	2300      	movs	r3, #0
 80113d0:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 80113d2:	68fb      	ldr	r3, [r7, #12]
    }
 80113d4:	4618      	mov	r0, r3
 80113d6:	3714      	adds	r7, #20
 80113d8:	46bd      	mov	sp, r7
 80113da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113de:	4770      	bx	lr

080113e0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80113e0:	b580      	push	{r7, lr}
 80113e2:	b086      	sub	sp, #24
 80113e4:	af00      	add	r7, sp, #0
 80113e6:	60f8      	str	r0, [r7, #12]
 80113e8:	60b9      	str	r1, [r7, #8]
 80113ea:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80113ec:	2300      	movs	r3, #0
 80113ee:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113f4:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d10d      	bne.n	801141a <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	2b00      	cmp	r3, #0
 8011404:	d14d      	bne.n	80114a2 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	689b      	ldr	r3, [r3, #8]
 801140a:	4618      	mov	r0, r3
 801140c:	f001 fd34 	bl	8012e78 <xTaskPriorityDisinherit>
 8011410:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	2200      	movs	r2, #0
 8011416:	609a      	str	r2, [r3, #8]
 8011418:	e043      	b.n	80114a2 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d119      	bne.n	8011454 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	6858      	ldr	r0, [r3, #4]
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011428:	461a      	mov	r2, r3
 801142a:	68b9      	ldr	r1, [r7, #8]
 801142c:	f010 feb1 	bl	8022192 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	685a      	ldr	r2, [r3, #4]
 8011434:	68fb      	ldr	r3, [r7, #12]
 8011436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011438:	441a      	add	r2, r3
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 801143e:	68fb      	ldr	r3, [r7, #12]
 8011440:	685a      	ldr	r2, [r3, #4]
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	689b      	ldr	r3, [r3, #8]
 8011446:	429a      	cmp	r2, r3
 8011448:	d32b      	bcc.n	80114a2 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	681a      	ldr	r2, [r3, #0]
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	605a      	str	r2, [r3, #4]
 8011452:	e026      	b.n	80114a2 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	68d8      	ldr	r0, [r3, #12]
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801145c:	461a      	mov	r2, r3
 801145e:	68b9      	ldr	r1, [r7, #8]
 8011460:	f010 fe97 	bl	8022192 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	68da      	ldr	r2, [r3, #12]
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801146c:	425b      	negs	r3, r3
 801146e:	441a      	add	r2, r3
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	68da      	ldr	r2, [r3, #12]
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	429a      	cmp	r2, r3
 801147e:	d207      	bcs.n	8011490 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	689a      	ldr	r2, [r3, #8]
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011488:	425b      	negs	r3, r3
 801148a:	441a      	add	r2, r3
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	2b02      	cmp	r3, #2
 8011494:	d105      	bne.n	80114a2 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011496:	693b      	ldr	r3, [r7, #16]
 8011498:	2b00      	cmp	r3, #0
 801149a:	d002      	beq.n	80114a2 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 801149c:	693b      	ldr	r3, [r7, #16]
 801149e:	3b01      	subs	r3, #1
 80114a0:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 80114a2:	693b      	ldr	r3, [r7, #16]
 80114a4:	1c5a      	adds	r2, r3, #1
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80114aa:	697b      	ldr	r3, [r7, #20]
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3718      	adds	r7, #24
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}

080114b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80114b4:	b580      	push	{r7, lr}
 80114b6:	b082      	sub	sp, #8
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
 80114bc:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d018      	beq.n	80114f8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	68da      	ldr	r2, [r3, #12]
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114ce:	441a      	add	r2, r3
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	68da      	ldr	r2, [r3, #12]
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	689b      	ldr	r3, [r3, #8]
 80114dc:	429a      	cmp	r2, r3
 80114de:	d303      	bcc.n	80114e8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	681a      	ldr	r2, [r3, #0]
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	68d9      	ldr	r1, [r3, #12]
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80114f0:	461a      	mov	r2, r3
 80114f2:	6838      	ldr	r0, [r7, #0]
 80114f4:	f010 fe4d 	bl	8022192 <memcpy>
    }
}
 80114f8:	bf00      	nop
 80114fa:	3708      	adds	r7, #8
 80114fc:	46bd      	mov	sp, r7
 80114fe:	bd80      	pop	{r7, pc}

08011500 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011500:	b580      	push	{r7, lr}
 8011502:	b084      	sub	sp, #16
 8011504:	af00      	add	r7, sp, #0
 8011506:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8011508:	f002 fd64 	bl	8013fd4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011512:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8011514:	e011      	b.n	801153a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801151a:	2b00      	cmp	r3, #0
 801151c:	d012      	beq.n	8011544 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	3324      	adds	r3, #36	@ 0x24
 8011522:	4618      	mov	r0, r3
 8011524:	f001 f8f6 	bl	8012714 <xTaskRemoveFromEventList>
 8011528:	4603      	mov	r3, r0
 801152a:	2b00      	cmp	r3, #0
 801152c:	d001      	beq.n	8011532 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 801152e:	f001 fa47 	bl	80129c0 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8011532:	7bfb      	ldrb	r3, [r7, #15]
 8011534:	3b01      	subs	r3, #1
 8011536:	b2db      	uxtb	r3, r3
 8011538:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 801153a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801153e:	2b00      	cmp	r3, #0
 8011540:	dce9      	bgt.n	8011516 <prvUnlockQueue+0x16>
 8011542:	e000      	b.n	8011546 <prvUnlockQueue+0x46>
                    break;
 8011544:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	22ff      	movs	r2, #255	@ 0xff
 801154a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 801154e:	f002 fd77 	bl	8014040 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8011552:	f002 fd3f 	bl	8013fd4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801155c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 801155e:	e011      	b.n	8011584 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	691b      	ldr	r3, [r3, #16]
 8011564:	2b00      	cmp	r3, #0
 8011566:	d012      	beq.n	801158e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	3310      	adds	r3, #16
 801156c:	4618      	mov	r0, r3
 801156e:	f001 f8d1 	bl	8012714 <xTaskRemoveFromEventList>
 8011572:	4603      	mov	r3, r0
 8011574:	2b00      	cmp	r3, #0
 8011576:	d001      	beq.n	801157c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8011578:	f001 fa22 	bl	80129c0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 801157c:	7bbb      	ldrb	r3, [r7, #14]
 801157e:	3b01      	subs	r3, #1
 8011580:	b2db      	uxtb	r3, r3
 8011582:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8011584:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011588:	2b00      	cmp	r3, #0
 801158a:	dce9      	bgt.n	8011560 <prvUnlockQueue+0x60>
 801158c:	e000      	b.n	8011590 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 801158e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	22ff      	movs	r2, #255	@ 0xff
 8011594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8011598:	f002 fd52 	bl	8014040 <vPortExitCritical>
}
 801159c:	bf00      	nop
 801159e:	3710      	adds	r7, #16
 80115a0:	46bd      	mov	sp, r7
 80115a2:	bd80      	pop	{r7, pc}

080115a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80115a4:	b580      	push	{r7, lr}
 80115a6:	b084      	sub	sp, #16
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80115ac:	f002 fd12 	bl	8013fd4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d102      	bne.n	80115be <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80115b8:	2301      	movs	r3, #1
 80115ba:	60fb      	str	r3, [r7, #12]
 80115bc:	e001      	b.n	80115c2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80115be:	2300      	movs	r3, #0
 80115c0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80115c2:	f002 fd3d 	bl	8014040 <vPortExitCritical>

    return xReturn;
 80115c6:	68fb      	ldr	r3, [r7, #12]
}
 80115c8:	4618      	mov	r0, r3
 80115ca:	3710      	adds	r7, #16
 80115cc:	46bd      	mov	sp, r7
 80115ce:	bd80      	pop	{r7, pc}

080115d0 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80115d0:	b580      	push	{r7, lr}
 80115d2:	b084      	sub	sp, #16
 80115d4:	af00      	add	r7, sp, #0
 80115d6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80115d8:	f002 fcfc 	bl	8013fd4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80115e4:	429a      	cmp	r2, r3
 80115e6:	d102      	bne.n	80115ee <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80115e8:	2301      	movs	r3, #1
 80115ea:	60fb      	str	r3, [r7, #12]
 80115ec:	e001      	b.n	80115f2 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80115ee:	2300      	movs	r3, #0
 80115f0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80115f2:	f002 fd25 	bl	8014040 <vPortExitCritical>

    return xReturn;
 80115f6:	68fb      	ldr	r3, [r7, #12]
}
 80115f8:	4618      	mov	r0, r3
 80115fa:	3710      	adds	r7, #16
 80115fc:	46bd      	mov	sp, r7
 80115fe:	bd80      	pop	{r7, pc}

08011600 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8011600:	b480      	push	{r7}
 8011602:	b087      	sub	sp, #28
 8011604:	af00      	add	r7, sp, #0
 8011606:	6078      	str	r0, [r7, #4]
 8011608:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 801160a:	2300      	movs	r3, #0
 801160c:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	2b00      	cmp	r3, #0
 8011612:	d10d      	bne.n	8011630 <vQueueAddToRegistry+0x30>
    __asm volatile
 8011614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011618:	b672      	cpsid	i
 801161a:	f383 8811 	msr	BASEPRI, r3
 801161e:	f3bf 8f6f 	isb	sy
 8011622:	f3bf 8f4f 	dsb	sy
 8011626:	b662      	cpsie	i
 8011628:	60fb      	str	r3, [r7, #12]
}
 801162a:	bf00      	nop
 801162c:	bf00      	nop
 801162e:	e7fd      	b.n	801162c <vQueueAddToRegistry+0x2c>

        if( pcQueueName != NULL )
 8011630:	683b      	ldr	r3, [r7, #0]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d024      	beq.n	8011680 <vQueueAddToRegistry+0x80>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011636:	2300      	movs	r3, #0
 8011638:	617b      	str	r3, [r7, #20]
 801163a:	e01e      	b.n	801167a <vQueueAddToRegistry+0x7a>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 801163c:	4a18      	ldr	r2, [pc, #96]	@ (80116a0 <vQueueAddToRegistry+0xa0>)
 801163e:	697b      	ldr	r3, [r7, #20]
 8011640:	00db      	lsls	r3, r3, #3
 8011642:	4413      	add	r3, r2
 8011644:	685b      	ldr	r3, [r3, #4]
 8011646:	687a      	ldr	r2, [r7, #4]
 8011648:	429a      	cmp	r2, r3
 801164a:	d105      	bne.n	8011658 <vQueueAddToRegistry+0x58>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 801164c:	697b      	ldr	r3, [r7, #20]
 801164e:	00db      	lsls	r3, r3, #3
 8011650:	4a13      	ldr	r2, [pc, #76]	@ (80116a0 <vQueueAddToRegistry+0xa0>)
 8011652:	4413      	add	r3, r2
 8011654:	613b      	str	r3, [r7, #16]
                    break;
 8011656:	e013      	b.n	8011680 <vQueueAddToRegistry+0x80>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8011658:	693b      	ldr	r3, [r7, #16]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d10a      	bne.n	8011674 <vQueueAddToRegistry+0x74>
 801165e:	4a10      	ldr	r2, [pc, #64]	@ (80116a0 <vQueueAddToRegistry+0xa0>)
 8011660:	697b      	ldr	r3, [r7, #20]
 8011662:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d104      	bne.n	8011674 <vQueueAddToRegistry+0x74>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 801166a:	697b      	ldr	r3, [r7, #20]
 801166c:	00db      	lsls	r3, r3, #3
 801166e:	4a0c      	ldr	r2, [pc, #48]	@ (80116a0 <vQueueAddToRegistry+0xa0>)
 8011670:	4413      	add	r3, r2
 8011672:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011674:	697b      	ldr	r3, [r7, #20]
 8011676:	3301      	adds	r3, #1
 8011678:	617b      	str	r3, [r7, #20]
 801167a:	697b      	ldr	r3, [r7, #20]
 801167c:	2b07      	cmp	r3, #7
 801167e:	d9dd      	bls.n	801163c <vQueueAddToRegistry+0x3c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8011680:	693b      	ldr	r3, [r7, #16]
 8011682:	2b00      	cmp	r3, #0
 8011684:	d005      	beq.n	8011692 <vQueueAddToRegistry+0x92>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8011686:	693b      	ldr	r3, [r7, #16]
 8011688:	683a      	ldr	r2, [r7, #0]
 801168a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 801168c:	693b      	ldr	r3, [r7, #16]
 801168e:	687a      	ldr	r2, [r7, #4]
 8011690:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8011692:	bf00      	nop
 8011694:	371c      	adds	r7, #28
 8011696:	46bd      	mov	sp, r7
 8011698:	f85d 7b04 	ldr.w	r7, [sp], #4
 801169c:	4770      	bx	lr
 801169e:	bf00      	nop
 80116a0:	24019828 	.word	0x24019828

080116a4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 80116a4:	b480      	push	{r7}
 80116a6:	b085      	sub	sp, #20
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        traceENTER_vQueueUnregisterQueue( xQueue );

        configASSERT( xQueue );
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d10d      	bne.n	80116ce <vQueueUnregisterQueue+0x2a>
    __asm volatile
 80116b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116b6:	b672      	cpsid	i
 80116b8:	f383 8811 	msr	BASEPRI, r3
 80116bc:	f3bf 8f6f 	isb	sy
 80116c0:	f3bf 8f4f 	dsb	sy
 80116c4:	b662      	cpsie	i
 80116c6:	60bb      	str	r3, [r7, #8]
}
 80116c8:	bf00      	nop
 80116ca:	bf00      	nop
 80116cc:	e7fd      	b.n	80116ca <vQueueUnregisterQueue+0x26>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80116ce:	2300      	movs	r3, #0
 80116d0:	60fb      	str	r3, [r7, #12]
 80116d2:	e016      	b.n	8011702 <vQueueUnregisterQueue+0x5e>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 80116d4:	4a10      	ldr	r2, [pc, #64]	@ (8011718 <vQueueUnregisterQueue+0x74>)
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	00db      	lsls	r3, r3, #3
 80116da:	4413      	add	r3, r2
 80116dc:	685b      	ldr	r3, [r3, #4]
 80116de:	687a      	ldr	r2, [r7, #4]
 80116e0:	429a      	cmp	r2, r3
 80116e2:	d10b      	bne.n	80116fc <vQueueUnregisterQueue+0x58>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 80116e4:	4a0c      	ldr	r2, [pc, #48]	@ (8011718 <vQueueUnregisterQueue+0x74>)
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	2100      	movs	r1, #0
 80116ea:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80116ee:	4a0a      	ldr	r2, [pc, #40]	@ (8011718 <vQueueUnregisterQueue+0x74>)
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	00db      	lsls	r3, r3, #3
 80116f4:	4413      	add	r3, r2
 80116f6:	2200      	movs	r2, #0
 80116f8:	605a      	str	r2, [r3, #4]
                break;
 80116fa:	e006      	b.n	801170a <vQueueUnregisterQueue+0x66>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	3301      	adds	r3, #1
 8011700:	60fb      	str	r3, [r7, #12]
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	2b07      	cmp	r3, #7
 8011706:	d9e5      	bls.n	80116d4 <vQueueUnregisterQueue+0x30>
                mtCOVERAGE_TEST_MARKER();
            }
        }

        traceRETURN_vQueueUnregisterQueue();
    }
 8011708:	bf00      	nop
 801170a:	bf00      	nop
 801170c:	3714      	adds	r7, #20
 801170e:	46bd      	mov	sp, r7
 8011710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011714:	4770      	bx	lr
 8011716:	bf00      	nop
 8011718:	24019828 	.word	0x24019828

0801171c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 801171c:	b580      	push	{r7, lr}
 801171e:	b086      	sub	sp, #24
 8011720:	af00      	add	r7, sp, #0
 8011722:	60f8      	str	r0, [r7, #12]
 8011724:	60b9      	str	r1, [r7, #8]
 8011726:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 801172c:	f002 fc52 	bl	8013fd4 <vPortEnterCritical>
 8011730:	697b      	ldr	r3, [r7, #20]
 8011732:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011736:	b25b      	sxtb	r3, r3
 8011738:	f1b3 3fff 	cmp.w	r3, #4294967295
 801173c:	d103      	bne.n	8011746 <vQueueWaitForMessageRestricted+0x2a>
 801173e:	697b      	ldr	r3, [r7, #20]
 8011740:	2200      	movs	r2, #0
 8011742:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011746:	697b      	ldr	r3, [r7, #20]
 8011748:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801174c:	b25b      	sxtb	r3, r3
 801174e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011752:	d103      	bne.n	801175c <vQueueWaitForMessageRestricted+0x40>
 8011754:	697b      	ldr	r3, [r7, #20]
 8011756:	2200      	movs	r2, #0
 8011758:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801175c:	f002 fc70 	bl	8014040 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011760:	697b      	ldr	r3, [r7, #20]
 8011762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011764:	2b00      	cmp	r3, #0
 8011766:	d106      	bne.n	8011776 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011768:	697b      	ldr	r3, [r7, #20]
 801176a:	3324      	adds	r3, #36	@ 0x24
 801176c:	687a      	ldr	r2, [r7, #4]
 801176e:	68b9      	ldr	r1, [r7, #8]
 8011770:	4618      	mov	r0, r3
 8011772:	f000 ff87 	bl	8012684 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8011776:	6978      	ldr	r0, [r7, #20]
 8011778:	f7ff fec2 	bl	8011500 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 801177c:	bf00      	nop
 801177e:	3718      	adds	r7, #24
 8011780:	46bd      	mov	sp, r7
 8011782:	bd80      	pop	{r7, pc}

08011784 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8011784:	b580      	push	{r7, lr}
 8011786:	b08e      	sub	sp, #56	@ 0x38
 8011788:	af04      	add	r7, sp, #16
 801178a:	60f8      	str	r0, [r7, #12]
 801178c:	60b9      	str	r1, [r7, #8]
 801178e:	607a      	str	r2, [r7, #4]
 8011790:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8011792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011794:	2b00      	cmp	r3, #0
 8011796:	d10d      	bne.n	80117b4 <prvCreateStaticTask+0x30>
    __asm volatile
 8011798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801179c:	b672      	cpsid	i
 801179e:	f383 8811 	msr	BASEPRI, r3
 80117a2:	f3bf 8f6f 	isb	sy
 80117a6:	f3bf 8f4f 	dsb	sy
 80117aa:	b662      	cpsie	i
 80117ac:	623b      	str	r3, [r7, #32]
}
 80117ae:	bf00      	nop
 80117b0:	bf00      	nop
 80117b2:	e7fd      	b.n	80117b0 <prvCreateStaticTask+0x2c>
        configASSERT( pxTaskBuffer != NULL );
 80117b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d10d      	bne.n	80117d6 <prvCreateStaticTask+0x52>
    __asm volatile
 80117ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117be:	b672      	cpsid	i
 80117c0:	f383 8811 	msr	BASEPRI, r3
 80117c4:	f3bf 8f6f 	isb	sy
 80117c8:	f3bf 8f4f 	dsb	sy
 80117cc:	b662      	cpsie	i
 80117ce:	61fb      	str	r3, [r7, #28]
}
 80117d0:	bf00      	nop
 80117d2:	bf00      	nop
 80117d4:	e7fd      	b.n	80117d2 <prvCreateStaticTask+0x4e>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 80117d6:	235c      	movs	r3, #92	@ 0x5c
 80117d8:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 80117da:	697b      	ldr	r3, [r7, #20]
 80117dc:	2b5c      	cmp	r3, #92	@ 0x5c
 80117de:	d00d      	beq.n	80117fc <prvCreateStaticTask+0x78>
    __asm volatile
 80117e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117e4:	b672      	cpsid	i
 80117e6:	f383 8811 	msr	BASEPRI, r3
 80117ea:	f3bf 8f6f 	isb	sy
 80117ee:	f3bf 8f4f 	dsb	sy
 80117f2:	b662      	cpsie	i
 80117f4:	61bb      	str	r3, [r7, #24]
}
 80117f6:	bf00      	nop
 80117f8:	bf00      	nop
 80117fa:	e7fd      	b.n	80117f8 <prvCreateStaticTask+0x74>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 80117fc:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80117fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011800:	2b00      	cmp	r3, #0
 8011802:	d01f      	beq.n	8011844 <prvCreateStaticTask+0xc0>
 8011804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011806:	2b00      	cmp	r3, #0
 8011808:	d01c      	beq.n	8011844 <prvCreateStaticTask+0xc0>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 801180a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801180c:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 801180e:	225c      	movs	r2, #92	@ 0x5c
 8011810:	2100      	movs	r1, #0
 8011812:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011814:	f010 fc13 	bl	802203e <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801181a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801181c:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801181e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011820:	2202      	movs	r2, #2
 8011822:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011826:	2300      	movs	r3, #0
 8011828:	9303      	str	r3, [sp, #12]
 801182a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801182c:	9302      	str	r3, [sp, #8]
 801182e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011830:	9301      	str	r3, [sp, #4]
 8011832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011834:	9300      	str	r3, [sp, #0]
 8011836:	683b      	ldr	r3, [r7, #0]
 8011838:	687a      	ldr	r2, [r7, #4]
 801183a:	68b9      	ldr	r1, [r7, #8]
 801183c:	68f8      	ldr	r0, [r7, #12]
 801183e:	f000 f88f 	bl	8011960 <prvInitialiseNewTask>
 8011842:	e001      	b.n	8011848 <prvCreateStaticTask+0xc4>
        }
        else
        {
            pxNewTCB = NULL;
 8011844:	2300      	movs	r3, #0
 8011846:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8011848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 801184a:	4618      	mov	r0, r3
 801184c:	3728      	adds	r7, #40	@ 0x28
 801184e:	46bd      	mov	sp, r7
 8011850:	bd80      	pop	{r7, pc}

08011852 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8011852:	b580      	push	{r7, lr}
 8011854:	b08a      	sub	sp, #40	@ 0x28
 8011856:	af04      	add	r7, sp, #16
 8011858:	60f8      	str	r0, [r7, #12]
 801185a:	60b9      	str	r1, [r7, #8]
 801185c:	607a      	str	r2, [r7, #4]
 801185e:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8011860:	2300      	movs	r3, #0
 8011862:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8011864:	f107 0310 	add.w	r3, r7, #16
 8011868:	9303      	str	r3, [sp, #12]
 801186a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801186c:	9302      	str	r3, [sp, #8]
 801186e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011870:	9301      	str	r3, [sp, #4]
 8011872:	6a3b      	ldr	r3, [r7, #32]
 8011874:	9300      	str	r3, [sp, #0]
 8011876:	683b      	ldr	r3, [r7, #0]
 8011878:	687a      	ldr	r2, [r7, #4]
 801187a:	68b9      	ldr	r1, [r7, #8]
 801187c:	68f8      	ldr	r0, [r7, #12]
 801187e:	f7ff ff81 	bl	8011784 <prvCreateStaticTask>
 8011882:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8011884:	697b      	ldr	r3, [r7, #20]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d002      	beq.n	8011890 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 801188a:	6978      	ldr	r0, [r7, #20]
 801188c:	f000 f8fc 	bl	8011a88 <prvAddNewTaskToReadyList>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );

        return xReturn;
 8011890:	693b      	ldr	r3, [r7, #16]
    }
 8011892:	4618      	mov	r0, r3
 8011894:	3718      	adds	r7, #24
 8011896:	46bd      	mov	sp, r7
 8011898:	bd80      	pop	{r7, pc}

0801189a <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 801189a:	b580      	push	{r7, lr}
 801189c:	b08a      	sub	sp, #40	@ 0x28
 801189e:	af04      	add	r7, sp, #16
 80118a0:	60f8      	str	r0, [r7, #12]
 80118a2:	60b9      	str	r1, [r7, #8]
 80118a4:	607a      	str	r2, [r7, #4]
 80118a6:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	009b      	lsls	r3, r3, #2
 80118ac:	4618      	mov	r0, r3
 80118ae:	f002 fcc5 	bl	801423c <pvPortMalloc>
 80118b2:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80118b4:	693b      	ldr	r3, [r7, #16]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d013      	beq.n	80118e2 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80118ba:	205c      	movs	r0, #92	@ 0x5c
 80118bc:	f002 fcbe 	bl	801423c <pvPortMalloc>
 80118c0:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80118c2:	697b      	ldr	r3, [r7, #20]
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d008      	beq.n	80118da <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80118c8:	225c      	movs	r2, #92	@ 0x5c
 80118ca:	2100      	movs	r1, #0
 80118cc:	6978      	ldr	r0, [r7, #20]
 80118ce:	f010 fbb6 	bl	802203e <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80118d2:	697b      	ldr	r3, [r7, #20]
 80118d4:	693a      	ldr	r2, [r7, #16]
 80118d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80118d8:	e005      	b.n	80118e6 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80118da:	6938      	ldr	r0, [r7, #16]
 80118dc:	f002 fdf2 	bl	80144c4 <vPortFree>
 80118e0:	e001      	b.n	80118e6 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80118e2:	2300      	movs	r3, #0
 80118e4:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80118e6:	697b      	ldr	r3, [r7, #20]
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d011      	beq.n	8011910 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80118ec:	697b      	ldr	r3, [r7, #20]
 80118ee:	2200      	movs	r2, #0
 80118f0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80118f4:	2300      	movs	r3, #0
 80118f6:	9303      	str	r3, [sp, #12]
 80118f8:	697b      	ldr	r3, [r7, #20]
 80118fa:	9302      	str	r3, [sp, #8]
 80118fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118fe:	9301      	str	r3, [sp, #4]
 8011900:	6a3b      	ldr	r3, [r7, #32]
 8011902:	9300      	str	r3, [sp, #0]
 8011904:	683b      	ldr	r3, [r7, #0]
 8011906:	687a      	ldr	r2, [r7, #4]
 8011908:	68b9      	ldr	r1, [r7, #8]
 801190a:	68f8      	ldr	r0, [r7, #12]
 801190c:	f000 f828 	bl	8011960 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8011910:	697b      	ldr	r3, [r7, #20]
    }
 8011912:	4618      	mov	r0, r3
 8011914:	3718      	adds	r7, #24
 8011916:	46bd      	mov	sp, r7
 8011918:	bd80      	pop	{r7, pc}

0801191a <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 801191a:	b580      	push	{r7, lr}
 801191c:	b088      	sub	sp, #32
 801191e:	af02      	add	r7, sp, #8
 8011920:	60f8      	str	r0, [r7, #12]
 8011922:	60b9      	str	r1, [r7, #8]
 8011924:	607a      	str	r2, [r7, #4]
 8011926:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8011928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801192a:	9301      	str	r3, [sp, #4]
 801192c:	6a3b      	ldr	r3, [r7, #32]
 801192e:	9300      	str	r3, [sp, #0]
 8011930:	683b      	ldr	r3, [r7, #0]
 8011932:	687a      	ldr	r2, [r7, #4]
 8011934:	68b9      	ldr	r1, [r7, #8]
 8011936:	68f8      	ldr	r0, [r7, #12]
 8011938:	f7ff ffaf 	bl	801189a <prvCreateTask>
 801193c:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 801193e:	693b      	ldr	r3, [r7, #16]
 8011940:	2b00      	cmp	r3, #0
 8011942:	d005      	beq.n	8011950 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8011944:	6938      	ldr	r0, [r7, #16]
 8011946:	f000 f89f 	bl	8011a88 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 801194a:	2301      	movs	r3, #1
 801194c:	617b      	str	r3, [r7, #20]
 801194e:	e002      	b.n	8011956 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011950:	f04f 33ff 	mov.w	r3, #4294967295
 8011954:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8011956:	697b      	ldr	r3, [r7, #20]
    }
 8011958:	4618      	mov	r0, r3
 801195a:	3718      	adds	r7, #24
 801195c:	46bd      	mov	sp, r7
 801195e:	bd80      	pop	{r7, pc}

08011960 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b088      	sub	sp, #32
 8011964:	af00      	add	r7, sp, #0
 8011966:	60f8      	str	r0, [r7, #12]
 8011968:	60b9      	str	r1, [r7, #8]
 801196a:	607a      	str	r2, [r7, #4]
 801196c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 801196e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011970:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	009b      	lsls	r3, r3, #2
 8011976:	461a      	mov	r2, r3
 8011978:	21a5      	movs	r1, #165	@ 0xa5
 801197a:	f010 fb60 	bl	802203e <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 801197e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011980:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011982:	6879      	ldr	r1, [r7, #4]
 8011984:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8011988:	440b      	add	r3, r1
 801198a:	009b      	lsls	r3, r3, #2
 801198c:	4413      	add	r3, r2
 801198e:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8011990:	69bb      	ldr	r3, [r7, #24]
 8011992:	f023 0307 	bic.w	r3, r3, #7
 8011996:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8011998:	69bb      	ldr	r3, [r7, #24]
 801199a:	f003 0307 	and.w	r3, r3, #7
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d00d      	beq.n	80119be <prvInitialiseNewTask+0x5e>
    __asm volatile
 80119a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119a6:	b672      	cpsid	i
 80119a8:	f383 8811 	msr	BASEPRI, r3
 80119ac:	f3bf 8f6f 	isb	sy
 80119b0:	f3bf 8f4f 	dsb	sy
 80119b4:	b662      	cpsie	i
 80119b6:	617b      	str	r3, [r7, #20]
}
 80119b8:	bf00      	nop
 80119ba:	bf00      	nop
 80119bc:	e7fd      	b.n	80119ba <prvInitialiseNewTask+0x5a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80119be:	68bb      	ldr	r3, [r7, #8]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d01e      	beq.n	8011a02 <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80119c4:	2300      	movs	r3, #0
 80119c6:	61fb      	str	r3, [r7, #28]
 80119c8:	e012      	b.n	80119f0 <prvInitialiseNewTask+0x90>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80119ca:	68ba      	ldr	r2, [r7, #8]
 80119cc:	69fb      	ldr	r3, [r7, #28]
 80119ce:	4413      	add	r3, r2
 80119d0:	7819      	ldrb	r1, [r3, #0]
 80119d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80119d4:	69fb      	ldr	r3, [r7, #28]
 80119d6:	4413      	add	r3, r2
 80119d8:	3334      	adds	r3, #52	@ 0x34
 80119da:	460a      	mov	r2, r1
 80119dc:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80119de:	68ba      	ldr	r2, [r7, #8]
 80119e0:	69fb      	ldr	r3, [r7, #28]
 80119e2:	4413      	add	r3, r2
 80119e4:	781b      	ldrb	r3, [r3, #0]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d006      	beq.n	80119f8 <prvInitialiseNewTask+0x98>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80119ea:	69fb      	ldr	r3, [r7, #28]
 80119ec:	3301      	adds	r3, #1
 80119ee:	61fb      	str	r3, [r7, #28]
 80119f0:	69fb      	ldr	r3, [r7, #28]
 80119f2:	2b0f      	cmp	r3, #15
 80119f4:	d9e9      	bls.n	80119ca <prvInitialiseNewTask+0x6a>
 80119f6:	e000      	b.n	80119fa <prvInitialiseNewTask+0x9a>
            {
                break;
 80119f8:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 80119fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119fc:	2200      	movs	r2, #0
 80119fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8011a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a04:	2b06      	cmp	r3, #6
 8011a06:	d90d      	bls.n	8011a24 <prvInitialiseNewTask+0xc4>
    __asm volatile
 8011a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a0c:	b672      	cpsid	i
 8011a0e:	f383 8811 	msr	BASEPRI, r3
 8011a12:	f3bf 8f6f 	isb	sy
 8011a16:	f3bf 8f4f 	dsb	sy
 8011a1a:	b662      	cpsie	i
 8011a1c:	613b      	str	r3, [r7, #16]
}
 8011a1e:	bf00      	nop
 8011a20:	bf00      	nop
 8011a22:	e7fd      	b.n	8011a20 <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a26:	2b06      	cmp	r3, #6
 8011a28:	d901      	bls.n	8011a2e <prvInitialiseNewTask+0xce>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011a2a:	2306      	movs	r3, #6
 8011a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8011a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011a32:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8011a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011a38:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a3c:	3304      	adds	r3, #4
 8011a3e:	4618      	mov	r0, r3
 8011a40:	f7fe fdc0 	bl	80105c4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a46:	3318      	adds	r3, #24
 8011a48:	4618      	mov	r0, r3
 8011a4a:	f7fe fdbb 	bl	80105c4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011a52:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8011a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a56:	f1c3 0207 	rsb	r2, r3, #7
 8011a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a5c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011a62:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011a64:	683a      	ldr	r2, [r7, #0]
 8011a66:	68f9      	ldr	r1, [r7, #12]
 8011a68:	69b8      	ldr	r0, [r7, #24]
 8011a6a:	f002 f951 	bl	8013d10 <pxPortInitialiseStack>
 8011a6e:	4602      	mov	r2, r0
 8011a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a72:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8011a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d002      	beq.n	8011a80 <prvInitialiseNewTask+0x120>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011a7e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8011a80:	bf00      	nop
 8011a82:	3720      	adds	r7, #32
 8011a84:	46bd      	mov	sp, r7
 8011a86:	bd80      	pop	{r7, pc}

08011a88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8011a88:	b580      	push	{r7, lr}
 8011a8a:	b084      	sub	sp, #16
 8011a8c:	af00      	add	r7, sp, #0
 8011a8e:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8011a90:	f002 faa0 	bl	8013fd4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8011a94:	4b41      	ldr	r3, [pc, #260]	@ (8011b9c <prvAddNewTaskToReadyList+0x114>)
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	3301      	adds	r3, #1
 8011a9a:	4a40      	ldr	r2, [pc, #256]	@ (8011b9c <prvAddNewTaskToReadyList+0x114>)
 8011a9c:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8011a9e:	4b40      	ldr	r3, [pc, #256]	@ (8011ba0 <prvAddNewTaskToReadyList+0x118>)
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d109      	bne.n	8011aba <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8011aa6:	4a3e      	ldr	r2, [pc, #248]	@ (8011ba0 <prvAddNewTaskToReadyList+0x118>)
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011aac:	4b3b      	ldr	r3, [pc, #236]	@ (8011b9c <prvAddNewTaskToReadyList+0x114>)
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	2b01      	cmp	r3, #1
 8011ab2:	d110      	bne.n	8011ad6 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8011ab4:	f000 ffa8 	bl	8012a08 <prvInitialiseTaskLists>
 8011ab8:	e00d      	b.n	8011ad6 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8011aba:	4b3a      	ldr	r3, [pc, #232]	@ (8011ba4 <prvAddNewTaskToReadyList+0x11c>)
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d109      	bne.n	8011ad6 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011ac2:	4b37      	ldr	r3, [pc, #220]	@ (8011ba0 <prvAddNewTaskToReadyList+0x118>)
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011acc:	429a      	cmp	r2, r3
 8011ace:	d802      	bhi.n	8011ad6 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8011ad0:	4a33      	ldr	r2, [pc, #204]	@ (8011ba0 <prvAddNewTaskToReadyList+0x118>)
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8011ad6:	4b34      	ldr	r3, [pc, #208]	@ (8011ba8 <prvAddNewTaskToReadyList+0x120>)
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	3301      	adds	r3, #1
 8011adc:	4a32      	ldr	r2, [pc, #200]	@ (8011ba8 <prvAddNewTaskToReadyList+0x120>)
 8011ade:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011ae0:	4b31      	ldr	r3, [pc, #196]	@ (8011ba8 <prvAddNewTaskToReadyList+0x120>)
 8011ae2:	681a      	ldr	r2, [r3, #0]
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011aec:	2201      	movs	r2, #1
 8011aee:	409a      	lsls	r2, r3
 8011af0:	4b2e      	ldr	r3, [pc, #184]	@ (8011bac <prvAddNewTaskToReadyList+0x124>)
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	4313      	orrs	r3, r2
 8011af6:	4a2d      	ldr	r2, [pc, #180]	@ (8011bac <prvAddNewTaskToReadyList+0x124>)
 8011af8:	6013      	str	r3, [r2, #0]
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011afe:	492c      	ldr	r1, [pc, #176]	@ (8011bb0 <prvAddNewTaskToReadyList+0x128>)
 8011b00:	4613      	mov	r3, r2
 8011b02:	009b      	lsls	r3, r3, #2
 8011b04:	4413      	add	r3, r2
 8011b06:	009b      	lsls	r3, r3, #2
 8011b08:	440b      	add	r3, r1
 8011b0a:	3304      	adds	r3, #4
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	60fb      	str	r3, [r7, #12]
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	68fa      	ldr	r2, [r7, #12]
 8011b14:	609a      	str	r2, [r3, #8]
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	689a      	ldr	r2, [r3, #8]
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	60da      	str	r2, [r3, #12]
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	689b      	ldr	r3, [r3, #8]
 8011b22:	687a      	ldr	r2, [r7, #4]
 8011b24:	3204      	adds	r2, #4
 8011b26:	605a      	str	r2, [r3, #4]
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	1d1a      	adds	r2, r3, #4
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	609a      	str	r2, [r3, #8]
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b34:	4613      	mov	r3, r2
 8011b36:	009b      	lsls	r3, r3, #2
 8011b38:	4413      	add	r3, r2
 8011b3a:	009b      	lsls	r3, r3, #2
 8011b3c:	4a1c      	ldr	r2, [pc, #112]	@ (8011bb0 <prvAddNewTaskToReadyList+0x128>)
 8011b3e:	441a      	add	r2, r3
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	615a      	str	r2, [r3, #20]
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b48:	4919      	ldr	r1, [pc, #100]	@ (8011bb0 <prvAddNewTaskToReadyList+0x128>)
 8011b4a:	4613      	mov	r3, r2
 8011b4c:	009b      	lsls	r3, r3, #2
 8011b4e:	4413      	add	r3, r2
 8011b50:	009b      	lsls	r3, r3, #2
 8011b52:	440b      	add	r3, r1
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	687a      	ldr	r2, [r7, #4]
 8011b58:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8011b5a:	1c59      	adds	r1, r3, #1
 8011b5c:	4814      	ldr	r0, [pc, #80]	@ (8011bb0 <prvAddNewTaskToReadyList+0x128>)
 8011b5e:	4613      	mov	r3, r2
 8011b60:	009b      	lsls	r3, r3, #2
 8011b62:	4413      	add	r3, r2
 8011b64:	009b      	lsls	r3, r3, #2
 8011b66:	4403      	add	r3, r0
 8011b68:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8011b6a:	f002 fa69 	bl	8014040 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8011b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8011ba4 <prvAddNewTaskToReadyList+0x11c>)
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d00e      	beq.n	8011b94 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8011b76:	4b0a      	ldr	r3, [pc, #40]	@ (8011ba0 <prvAddNewTaskToReadyList+0x118>)
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b80:	429a      	cmp	r2, r3
 8011b82:	d207      	bcs.n	8011b94 <prvAddNewTaskToReadyList+0x10c>
 8011b84:	4b0b      	ldr	r3, [pc, #44]	@ (8011bb4 <prvAddNewTaskToReadyList+0x12c>)
 8011b86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011b8a:	601a      	str	r2, [r3, #0]
 8011b8c:	f3bf 8f4f 	dsb	sy
 8011b90:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8011b94:	bf00      	nop
 8011b96:	3710      	adds	r7, #16
 8011b98:	46bd      	mov	sp, r7
 8011b9a:	bd80      	pop	{r7, pc}
 8011b9c:	24019954 	.word	0x24019954
 8011ba0:	24019868 	.word	0x24019868
 8011ba4:	24019960 	.word	0x24019960
 8011ba8:	24019970 	.word	0x24019970
 8011bac:	2401995c 	.word	0x2401995c
 8011bb0:	2401986c 	.word	0x2401986c
 8011bb4:	e000ed04 	.word	0xe000ed04

08011bb8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b086      	sub	sp, #24
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        BaseType_t xDeleteTCBInIdleTask = pdFALSE;
 8011bc0:	2300      	movs	r3, #0
 8011bc2:	617b      	str	r3, [r7, #20]
        BaseType_t xTaskIsRunningOrYielding;

        traceENTER_vTaskDelete( xTaskToDelete );

        taskENTER_CRITICAL();
 8011bc4:	f002 fa06 	bl	8013fd4 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d102      	bne.n	8011bd4 <vTaskDelete+0x1c>
 8011bce:	4b42      	ldr	r3, [pc, #264]	@ (8011cd8 <vTaskDelete+0x120>)
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	e000      	b.n	8011bd6 <vTaskDelete+0x1e>
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	613b      	str	r3, [r7, #16]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011bd8:	693b      	ldr	r3, [r7, #16]
 8011bda:	3304      	adds	r3, #4
 8011bdc:	4618      	mov	r0, r3
 8011bde:	f7fe fd5b 	bl	8010698 <uxListRemove>
 8011be2:	4603      	mov	r3, r0
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d115      	bne.n	8011c14 <vTaskDelete+0x5c>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011be8:	693b      	ldr	r3, [r7, #16]
 8011bea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011bec:	493b      	ldr	r1, [pc, #236]	@ (8011cdc <vTaskDelete+0x124>)
 8011bee:	4613      	mov	r3, r2
 8011bf0:	009b      	lsls	r3, r3, #2
 8011bf2:	4413      	add	r3, r2
 8011bf4:	009b      	lsls	r3, r3, #2
 8011bf6:	440b      	add	r3, r1
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d10a      	bne.n	8011c14 <vTaskDelete+0x5c>
 8011bfe:	693b      	ldr	r3, [r7, #16]
 8011c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c02:	2201      	movs	r2, #1
 8011c04:	fa02 f303 	lsl.w	r3, r2, r3
 8011c08:	43da      	mvns	r2, r3
 8011c0a:	4b35      	ldr	r3, [pc, #212]	@ (8011ce0 <vTaskDelete+0x128>)
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	4013      	ands	r3, r2
 8011c10:	4a33      	ldr	r2, [pc, #204]	@ (8011ce0 <vTaskDelete+0x128>)
 8011c12:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011c14:	693b      	ldr	r3, [r7, #16]
 8011c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d004      	beq.n	8011c26 <vTaskDelete+0x6e>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011c1c:	693b      	ldr	r3, [r7, #16]
 8011c1e:	3318      	adds	r3, #24
 8011c20:	4618      	mov	r0, r3
 8011c22:	f7fe fd39 	bl	8010698 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 8011c26:	4b2f      	ldr	r3, [pc, #188]	@ (8011ce4 <vTaskDelete+0x12c>)
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	3301      	adds	r3, #1
 8011c2c:	4a2d      	ldr	r2, [pc, #180]	@ (8011ce4 <vTaskDelete+0x12c>)
 8011c2e:	6013      	str	r3, [r2, #0]

            /* Use temp variable as distinct sequence points for reading volatile
             * variables prior to a logical operator to ensure compliance with
             * MISRA C 2012 Rule 13.5. */
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 8011c30:	4b29      	ldr	r3, [pc, #164]	@ (8011cd8 <vTaskDelete+0x120>)
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	693a      	ldr	r2, [r7, #16]
 8011c36:	429a      	cmp	r2, r3
 8011c38:	d101      	bne.n	8011c3e <vTaskDelete+0x86>
 8011c3a:	2301      	movs	r3, #1
 8011c3c:	e000      	b.n	8011c40 <vTaskDelete+0x88>
 8011c3e:	2300      	movs	r3, #0
 8011c40:	60fb      	str	r3, [r7, #12]

            /* If the task is running (or yielding), we must add it to the
             * termination list so that an idle task can delete it when it is
             * no longer running. */
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 8011c42:	4b29      	ldr	r3, [pc, #164]	@ (8011ce8 <vTaskDelete+0x130>)
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d010      	beq.n	8011c6c <vTaskDelete+0xb4>
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d00d      	beq.n	8011c6c <vTaskDelete+0xb4>
                 * deleted. This cannot complete when the task is still running
                 * on a core, as a context switch to another task is required.
                 * Place the task in the termination list. The idle task will check
                 * the termination list and free up any memory allocated by the
                 * scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8011c50:	693b      	ldr	r3, [r7, #16]
 8011c52:	3304      	adds	r3, #4
 8011c54:	4619      	mov	r1, r3
 8011c56:	4825      	ldr	r0, [pc, #148]	@ (8011cec <vTaskDelete+0x134>)
 8011c58:	f7fe fcc1 	bl	80105de <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 8011c5c:	4b24      	ldr	r3, [pc, #144]	@ (8011cf0 <vTaskDelete+0x138>)
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	3301      	adds	r3, #1
 8011c62:	4a23      	ldr	r2, [pc, #140]	@ (8011cf0 <vTaskDelete+0x138>)
 8011c64:	6013      	str	r3, [r2, #0]
                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );

                /* Delete the task TCB in idle task. */
                xDeleteTCBInIdleTask = pdTRUE;
 8011c66:	2301      	movs	r3, #1
 8011c68:	617b      	str	r3, [r7, #20]
 8011c6a:	e006      	b.n	8011c7a <vTaskDelete+0xc2>
                }
                #endif /* #if ( configNUMBER_OF_CORES > 1 ) */
            }
            else
            {
                --uxCurrentNumberOfTasks;
 8011c6c:	4b21      	ldr	r3, [pc, #132]	@ (8011cf4 <vTaskDelete+0x13c>)
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	3b01      	subs	r3, #1
 8011c72:	4a20      	ldr	r2, [pc, #128]	@ (8011cf4 <vTaskDelete+0x13c>)
 8011c74:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 8011c76:	f001 f815 	bl	8012ca4 <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 8011c7a:	f002 f9e1 	bl	8014040 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( xDeleteTCBInIdleTask != pdTRUE )
 8011c7e:	697b      	ldr	r3, [r7, #20]
 8011c80:	2b01      	cmp	r3, #1
 8011c82:	d002      	beq.n	8011c8a <vTaskDelete+0xd2>
        {
            prvDeleteTCB( pxTCB );
 8011c84:	6938      	ldr	r0, [r7, #16]
 8011c86:	f000 ffdb 	bl	8012c40 <prvDeleteTCB>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        #if ( configNUMBER_OF_CORES == 1 )
        {
            if( xSchedulerRunning != pdFALSE )
 8011c8a:	4b17      	ldr	r3, [pc, #92]	@ (8011ce8 <vTaskDelete+0x130>)
 8011c8c:	681b      	ldr	r3, [r3, #0]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d01e      	beq.n	8011cd0 <vTaskDelete+0x118>
            {
                if( pxTCB == pxCurrentTCB )
 8011c92:	4b11      	ldr	r3, [pc, #68]	@ (8011cd8 <vTaskDelete+0x120>)
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	693a      	ldr	r2, [r7, #16]
 8011c98:	429a      	cmp	r2, r3
 8011c9a:	d119      	bne.n	8011cd0 <vTaskDelete+0x118>
                {
                    configASSERT( uxSchedulerSuspended == 0 );
 8011c9c:	4b16      	ldr	r3, [pc, #88]	@ (8011cf8 <vTaskDelete+0x140>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d00d      	beq.n	8011cc0 <vTaskDelete+0x108>
    __asm volatile
 8011ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ca8:	b672      	cpsid	i
 8011caa:	f383 8811 	msr	BASEPRI, r3
 8011cae:	f3bf 8f6f 	isb	sy
 8011cb2:	f3bf 8f4f 	dsb	sy
 8011cb6:	b662      	cpsie	i
 8011cb8:	60bb      	str	r3, [r7, #8]
}
 8011cba:	bf00      	nop
 8011cbc:	bf00      	nop
 8011cbe:	e7fd      	b.n	8011cbc <vTaskDelete+0x104>
                    taskYIELD_WITHIN_API();
 8011cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8011cfc <vTaskDelete+0x144>)
 8011cc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011cc6:	601a      	str	r2, [r3, #0]
 8011cc8:	f3bf 8f4f 	dsb	sy
 8011ccc:	f3bf 8f6f 	isb	sy
            }
        }
        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

        traceRETURN_vTaskDelete();
    }
 8011cd0:	bf00      	nop
 8011cd2:	3718      	adds	r7, #24
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}
 8011cd8:	24019868 	.word	0x24019868
 8011cdc:	2401986c 	.word	0x2401986c
 8011ce0:	2401995c 	.word	0x2401995c
 8011ce4:	24019970 	.word	0x24019970
 8011ce8:	24019960 	.word	0x24019960
 8011cec:	2401993c 	.word	0x2401993c
 8011cf0:	24019950 	.word	0x24019950
 8011cf4:	24019954 	.word	0x24019954
 8011cf8:	2401997c 	.word	0x2401997c
 8011cfc:	e000ed04 	.word	0xe000ed04

08011d00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b084      	sub	sp, #16
 8011d04:	af00      	add	r7, sp, #0
 8011d06:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8011d08:	2300      	movs	r3, #0
 8011d0a:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d01a      	beq.n	8011d48 <vTaskDelay+0x48>
        {
            vTaskSuspendAll();
 8011d12:	f000 f93f 	bl	8011f94 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8011d16:	4b14      	ldr	r3, [pc, #80]	@ (8011d68 <vTaskDelay+0x68>)
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	2b01      	cmp	r3, #1
 8011d1c:	d00d      	beq.n	8011d3a <vTaskDelay+0x3a>
    __asm volatile
 8011d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d22:	b672      	cpsid	i
 8011d24:	f383 8811 	msr	BASEPRI, r3
 8011d28:	f3bf 8f6f 	isb	sy
 8011d2c:	f3bf 8f4f 	dsb	sy
 8011d30:	b662      	cpsie	i
 8011d32:	60bb      	str	r3, [r7, #8]
}
 8011d34:	bf00      	nop
 8011d36:	bf00      	nop
 8011d38:	e7fd      	b.n	8011d36 <vTaskDelay+0x36>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011d3a:	2100      	movs	r1, #0
 8011d3c:	6878      	ldr	r0, [r7, #4]
 8011d3e:	f001 fbf3 	bl	8013528 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8011d42:	f000 f935 	bl	8011fb0 <xTaskResumeAll>
 8011d46:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d107      	bne.n	8011d5e <vTaskDelay+0x5e>
        {
            taskYIELD_WITHIN_API();
 8011d4e:	4b07      	ldr	r3, [pc, #28]	@ (8011d6c <vTaskDelay+0x6c>)
 8011d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d54:	601a      	str	r2, [r3, #0]
 8011d56:	f3bf 8f4f 	dsb	sy
 8011d5a:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 8011d5e:	bf00      	nop
 8011d60:	3710      	adds	r7, #16
 8011d62:	46bd      	mov	sp, r7
 8011d64:	bd80      	pop	{r7, pc}
 8011d66:	bf00      	nop
 8011d68:	2401997c 	.word	0x2401997c
 8011d6c:	e000ed04 	.word	0xe000ed04

08011d70 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

    eTaskState eTaskGetState( TaskHandle_t xTask )
    {
 8011d70:	b580      	push	{r7, lr}
 8011d72:	b08a      	sub	sp, #40	@ 0x28
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	6078      	str	r0, [r7, #4]
        eTaskState eReturn;
        List_t const * pxStateList;
        List_t const * pxEventList;
        List_t const * pxDelayedList;
        List_t const * pxOverflowedDelayedList;
        const TCB_t * const pxTCB = xTask;
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	623b      	str	r3, [r7, #32]

        traceENTER_eTaskGetState( xTask );

        configASSERT( pxTCB );
 8011d7c:	6a3b      	ldr	r3, [r7, #32]
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d10d      	bne.n	8011d9e <eTaskGetState+0x2e>
    __asm volatile
 8011d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d86:	b672      	cpsid	i
 8011d88:	f383 8811 	msr	BASEPRI, r3
 8011d8c:	f3bf 8f6f 	isb	sy
 8011d90:	f3bf 8f4f 	dsb	sy
 8011d94:	b662      	cpsie	i
 8011d96:	60fb      	str	r3, [r7, #12]
}
 8011d98:	bf00      	nop
 8011d9a:	bf00      	nop
 8011d9c:	e7fd      	b.n	8011d9a <eTaskGetState+0x2a>

        #if ( configNUMBER_OF_CORES == 1 )
            if( pxTCB == pxCurrentTCB )
 8011d9e:	4b20      	ldr	r3, [pc, #128]	@ (8011e20 <eTaskGetState+0xb0>)
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	6a3a      	ldr	r2, [r7, #32]
 8011da4:	429a      	cmp	r2, r3
 8011da6:	d103      	bne.n	8011db0 <eTaskGetState+0x40>
            {
                /* The task calling this function is querying its own state. */
                eReturn = eRunning;
 8011da8:	2300      	movs	r3, #0
 8011daa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011dae:	e031      	b.n	8011e14 <eTaskGetState+0xa4>
            }
            else
        #endif
        {
            taskENTER_CRITICAL();
 8011db0:	f002 f910 	bl	8013fd4 <vPortEnterCritical>
            {
                pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8011db4:	6a3b      	ldr	r3, [r7, #32]
 8011db6:	695b      	ldr	r3, [r3, #20]
 8011db8:	61fb      	str	r3, [r7, #28]
                pxEventList = listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) );
 8011dba:	6a3b      	ldr	r3, [r7, #32]
 8011dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011dbe:	61bb      	str	r3, [r7, #24]
                pxDelayedList = pxDelayedTaskList;
 8011dc0:	4b18      	ldr	r3, [pc, #96]	@ (8011e24 <eTaskGetState+0xb4>)
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	617b      	str	r3, [r7, #20]
                pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8011dc6:	4b18      	ldr	r3, [pc, #96]	@ (8011e28 <eTaskGetState+0xb8>)
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	613b      	str	r3, [r7, #16]
            }
            taskEXIT_CRITICAL();
 8011dcc:	f002 f938 	bl	8014040 <vPortExitCritical>

            if( pxEventList == &xPendingReadyList )
 8011dd0:	69bb      	ldr	r3, [r7, #24]
 8011dd2:	4a16      	ldr	r2, [pc, #88]	@ (8011e2c <eTaskGetState+0xbc>)
 8011dd4:	4293      	cmp	r3, r2
 8011dd6:	d103      	bne.n	8011de0 <eTaskGetState+0x70>
            {
                /* The task has been placed on the pending ready list, so its
                 * state is eReady regardless of what list the task's state list
                 * item is currently placed on. */
                eReturn = eReady;
 8011dd8:	2301      	movs	r3, #1
 8011dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011dde:	e019      	b.n	8011e14 <eTaskGetState+0xa4>
            }
            else if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8011de0:	69fa      	ldr	r2, [r7, #28]
 8011de2:	697b      	ldr	r3, [r7, #20]
 8011de4:	429a      	cmp	r2, r3
 8011de6:	d003      	beq.n	8011df0 <eTaskGetState+0x80>
 8011de8:	69fa      	ldr	r2, [r7, #28]
 8011dea:	693b      	ldr	r3, [r7, #16]
 8011dec:	429a      	cmp	r2, r3
 8011dee:	d103      	bne.n	8011df8 <eTaskGetState+0x88>
            {
                /* The task being queried is referenced from one of the Blocked
                 * lists. */
                eReturn = eBlocked;
 8011df0:	2302      	movs	r3, #2
 8011df2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011df6:	e00d      	b.n	8011e14 <eTaskGetState+0xa4>
                    }
                }
            #endif /* if ( INCLUDE_vTaskSuspend == 1 ) */

            #if ( INCLUDE_vTaskDelete == 1 )
                else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8011df8:	69fb      	ldr	r3, [r7, #28]
 8011dfa:	4a0d      	ldr	r2, [pc, #52]	@ (8011e30 <eTaskGetState+0xc0>)
 8011dfc:	4293      	cmp	r3, r2
 8011dfe:	d002      	beq.n	8011e06 <eTaskGetState+0x96>
 8011e00:	69fb      	ldr	r3, [r7, #28]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d103      	bne.n	8011e0e <eTaskGetState+0x9e>
                {
                    /* The task being queried is referenced from the deleted
                     * tasks list, or it is not referenced from any lists at
                     * all. */
                    eReturn = eDeleted;
 8011e06:	2304      	movs	r3, #4
 8011e08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011e0c:	e002      	b.n	8011e14 <eTaskGetState+0xa4>
            {
                #if ( configNUMBER_OF_CORES == 1 )
                {
                    /* If the task is not in any other state, it must be in the
                     * Ready (including pending ready) state. */
                    eReturn = eReady;
 8011e0e:	2301      	movs	r3, #1
 8011e10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        traceRETURN_eTaskGetState( eReturn );

        return eReturn;
 8011e14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    }
 8011e18:	4618      	mov	r0, r3
 8011e1a:	3728      	adds	r7, #40	@ 0x28
 8011e1c:	46bd      	mov	sp, r7
 8011e1e:	bd80      	pop	{r7, pc}
 8011e20:	24019868 	.word	0x24019868
 8011e24:	24019920 	.word	0x24019920
 8011e28:	24019924 	.word	0x24019924
 8011e2c:	24019928 	.word	0x24019928
 8011e30:	2401993c 	.word	0x2401993c

08011e34 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8011e34:	b580      	push	{r7, lr}
 8011e36:	b090      	sub	sp, #64	@ 0x40
 8011e38:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8011e3a:	2301      	movs	r3, #1
 8011e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8011e3e:	2300      	movs	r3, #0
 8011e40:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8011e42:	2300      	movs	r3, #0
 8011e44:	627b      	str	r3, [r7, #36]	@ 0x24
 8011e46:	e013      	b.n	8011e70 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8011e48:	4a2b      	ldr	r2, [pc, #172]	@ (8011ef8 <prvCreateIdleTasks+0xc4>)
 8011e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e4c:	4413      	add	r3, r2
 8011e4e:	7819      	ldrb	r1, [r3, #0]
 8011e50:	f107 0210 	add.w	r2, r7, #16
 8011e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e56:	4413      	add	r3, r2
 8011e58:	460a      	mov	r2, r1
 8011e5a:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8011e5c:	f107 0210 	add.w	r2, r7, #16
 8011e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e62:	4413      	add	r3, r2
 8011e64:	781b      	ldrb	r3, [r3, #0]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d006      	beq.n	8011e78 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8011e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e6c:	3301      	adds	r3, #1
 8011e6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e72:	2b0f      	cmp	r3, #15
 8011e74:	dde8      	ble.n	8011e48 <prvCreateIdleTasks+0x14>
 8011e76:	e000      	b.n	8011e7a <prvCreateIdleTasks+0x46>
        {
            break;
 8011e78:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011e7e:	e031      	b.n	8011ee4 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8011e80:	4b1e      	ldr	r3, [pc, #120]	@ (8011efc <prvCreateIdleTasks+0xc8>)
 8011e82:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8011e84:	2300      	movs	r3, #0
 8011e86:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8011e88:	2300      	movs	r3, #0
 8011e8a:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8011e8c:	1d3a      	adds	r2, r7, #4
 8011e8e:	f107 0108 	add.w	r1, r7, #8
 8011e92:	f107 030c 	add.w	r3, r7, #12
 8011e96:	4618      	mov	r0, r3
 8011e98:	f001 fb9c 	bl	80135d4 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8011e9c:	6878      	ldr	r0, [r7, #4]
 8011e9e:	68bb      	ldr	r3, [r7, #8]
 8011ea0:	68fa      	ldr	r2, [r7, #12]
 8011ea2:	f107 0110 	add.w	r1, r7, #16
 8011ea6:	9202      	str	r2, [sp, #8]
 8011ea8:	9301      	str	r3, [sp, #4]
 8011eaa:	2300      	movs	r3, #0
 8011eac:	9300      	str	r3, [sp, #0]
 8011eae:	2300      	movs	r3, #0
 8011eb0:	4602      	mov	r2, r0
 8011eb2:	6a38      	ldr	r0, [r7, #32]
 8011eb4:	f7ff fccd 	bl	8011852 <xTaskCreateStatic>
 8011eb8:	4602      	mov	r2, r0
 8011eba:	4911      	ldr	r1, [pc, #68]	@ (8011f00 <prvCreateIdleTasks+0xcc>)
 8011ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8011ec2:	4a0f      	ldr	r2, [pc, #60]	@ (8011f00 <prvCreateIdleTasks+0xcc>)
 8011ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d002      	beq.n	8011ed4 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 8011ece:	2301      	movs	r3, #1
 8011ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011ed2:	e001      	b.n	8011ed8 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8011ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d006      	beq.n	8011eec <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8011ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ee0:	3301      	adds	r3, #1
 8011ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	ddca      	ble.n	8011e80 <prvCreateIdleTasks+0x4c>
 8011eea:	e000      	b.n	8011eee <prvCreateIdleTasks+0xba>
        {
            break;
 8011eec:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8011eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	3730      	adds	r7, #48	@ 0x30
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	bd80      	pop	{r7, pc}
 8011ef8:	08025670 	.word	0x08025670
 8011efc:	080129d9 	.word	0x080129d9
 8011f00:	24019978 	.word	0x24019978

08011f04 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011f04:	b580      	push	{r7, lr}
 8011f06:	b084      	sub	sp, #16
 8011f08:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8011f0a:	f7ff ff93 	bl	8011e34 <prvCreateIdleTasks>
 8011f0e:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	2b01      	cmp	r3, #1
 8011f14:	d102      	bne.n	8011f1c <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8011f16:	f001 fb91 	bl	801363c <xTimerCreateTimerTask>
 8011f1a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	2b01      	cmp	r3, #1
 8011f20:	d118      	bne.n	8011f54 <vTaskStartScheduler+0x50>
    __asm volatile
 8011f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f26:	b672      	cpsid	i
 8011f28:	f383 8811 	msr	BASEPRI, r3
 8011f2c:	f3bf 8f6f 	isb	sy
 8011f30:	f3bf 8f4f 	dsb	sy
 8011f34:	b662      	cpsie	i
 8011f36:	60bb      	str	r3, [r7, #8]
}
 8011f38:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8011f3a:	4b12      	ldr	r3, [pc, #72]	@ (8011f84 <vTaskStartScheduler+0x80>)
 8011f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8011f40:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8011f42:	4b11      	ldr	r3, [pc, #68]	@ (8011f88 <vTaskStartScheduler+0x84>)
 8011f44:	2201      	movs	r2, #1
 8011f46:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011f48:	4b10      	ldr	r3, [pc, #64]	@ (8011f8c <vTaskStartScheduler+0x88>)
 8011f4a:	2200      	movs	r2, #0
 8011f4c:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8011f4e:	f001 ff71 	bl	8013e34 <xPortStartScheduler>
 8011f52:	e011      	b.n	8011f78 <vTaskStartScheduler+0x74>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f5a:	d10d      	bne.n	8011f78 <vTaskStartScheduler+0x74>
    __asm volatile
 8011f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f60:	b672      	cpsid	i
 8011f62:	f383 8811 	msr	BASEPRI, r3
 8011f66:	f3bf 8f6f 	isb	sy
 8011f6a:	f3bf 8f4f 	dsb	sy
 8011f6e:	b662      	cpsie	i
 8011f70:	607b      	str	r3, [r7, #4]
}
 8011f72:	bf00      	nop
 8011f74:	bf00      	nop
 8011f76:	e7fd      	b.n	8011f74 <vTaskStartScheduler+0x70>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8011f78:	4b05      	ldr	r3, [pc, #20]	@ (8011f90 <vTaskStartScheduler+0x8c>)
 8011f7a:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8011f7c:	bf00      	nop
 8011f7e:	3710      	adds	r7, #16
 8011f80:	46bd      	mov	sp, r7
 8011f82:	bd80      	pop	{r7, pc}
 8011f84:	24019974 	.word	0x24019974
 8011f88:	24019960 	.word	0x24019960
 8011f8c:	24019958 	.word	0x24019958
 8011f90:	08026360 	.word	0x08026360

08011f94 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011f94:	b480      	push	{r7}
 8011f96:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8011f98:	4b04      	ldr	r3, [pc, #16]	@ (8011fac <vTaskSuspendAll+0x18>)
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	3301      	adds	r3, #1
 8011f9e:	4a03      	ldr	r2, [pc, #12]	@ (8011fac <vTaskSuspendAll+0x18>)
 8011fa0:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8011fa2:	bf00      	nop
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011faa:	4770      	bx	lr
 8011fac:	2401997c 	.word	0x2401997c

08011fb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	b088      	sub	sp, #32
 8011fb4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8011fb6:	2300      	movs	r3, #0
 8011fb8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8011fba:	2300      	movs	r3, #0
 8011fbc:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8011fbe:	f002 f809 	bl	8013fd4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8011fc6:	4b76      	ldr	r3, [pc, #472]	@ (80121a0 <xTaskResumeAll+0x1f0>)
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d10d      	bne.n	8011fea <xTaskResumeAll+0x3a>
    __asm volatile
 8011fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fd2:	b672      	cpsid	i
 8011fd4:	f383 8811 	msr	BASEPRI, r3
 8011fd8:	f3bf 8f6f 	isb	sy
 8011fdc:	f3bf 8f4f 	dsb	sy
 8011fe0:	b662      	cpsie	i
 8011fe2:	603b      	str	r3, [r7, #0]
}
 8011fe4:	bf00      	nop
 8011fe6:	bf00      	nop
 8011fe8:	e7fd      	b.n	8011fe6 <xTaskResumeAll+0x36>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8011fea:	4b6d      	ldr	r3, [pc, #436]	@ (80121a0 <xTaskResumeAll+0x1f0>)
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	3b01      	subs	r3, #1
 8011ff0:	4a6b      	ldr	r2, [pc, #428]	@ (80121a0 <xTaskResumeAll+0x1f0>)
 8011ff2:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8011ff4:	4b6a      	ldr	r3, [pc, #424]	@ (80121a0 <xTaskResumeAll+0x1f0>)
 8011ff6:	681b      	ldr	r3, [r3, #0]
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	f040 80ca 	bne.w	8012192 <xTaskResumeAll+0x1e2>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011ffe:	4b69      	ldr	r3, [pc, #420]	@ (80121a4 <xTaskResumeAll+0x1f4>)
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	2b00      	cmp	r3, #0
 8012004:	f000 80c5 	beq.w	8012192 <xTaskResumeAll+0x1e2>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012008:	e08e      	b.n	8012128 <xTaskResumeAll+0x178>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 801200a:	4b67      	ldr	r3, [pc, #412]	@ (80121a8 <xTaskResumeAll+0x1f8>)
 801200c:	68db      	ldr	r3, [r3, #12]
 801200e:	68db      	ldr	r3, [r3, #12]
 8012010:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8012012:	69fb      	ldr	r3, [r7, #28]
 8012014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012016:	60fb      	str	r3, [r7, #12]
 8012018:	69fb      	ldr	r3, [r7, #28]
 801201a:	69db      	ldr	r3, [r3, #28]
 801201c:	69fa      	ldr	r2, [r7, #28]
 801201e:	6a12      	ldr	r2, [r2, #32]
 8012020:	609a      	str	r2, [r3, #8]
 8012022:	69fb      	ldr	r3, [r7, #28]
 8012024:	6a1b      	ldr	r3, [r3, #32]
 8012026:	69fa      	ldr	r2, [r7, #28]
 8012028:	69d2      	ldr	r2, [r2, #28]
 801202a:	605a      	str	r2, [r3, #4]
 801202c:	68fb      	ldr	r3, [r7, #12]
 801202e:	685a      	ldr	r2, [r3, #4]
 8012030:	69fb      	ldr	r3, [r7, #28]
 8012032:	3318      	adds	r3, #24
 8012034:	429a      	cmp	r2, r3
 8012036:	d103      	bne.n	8012040 <xTaskResumeAll+0x90>
 8012038:	69fb      	ldr	r3, [r7, #28]
 801203a:	6a1a      	ldr	r2, [r3, #32]
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	605a      	str	r2, [r3, #4]
 8012040:	69fb      	ldr	r3, [r7, #28]
 8012042:	2200      	movs	r2, #0
 8012044:	629a      	str	r2, [r3, #40]	@ 0x28
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	1e5a      	subs	r2, r3, #1
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8012050:	69fb      	ldr	r3, [r7, #28]
 8012052:	695b      	ldr	r3, [r3, #20]
 8012054:	60bb      	str	r3, [r7, #8]
 8012056:	69fb      	ldr	r3, [r7, #28]
 8012058:	689b      	ldr	r3, [r3, #8]
 801205a:	69fa      	ldr	r2, [r7, #28]
 801205c:	68d2      	ldr	r2, [r2, #12]
 801205e:	609a      	str	r2, [r3, #8]
 8012060:	69fb      	ldr	r3, [r7, #28]
 8012062:	68db      	ldr	r3, [r3, #12]
 8012064:	69fa      	ldr	r2, [r7, #28]
 8012066:	6892      	ldr	r2, [r2, #8]
 8012068:	605a      	str	r2, [r3, #4]
 801206a:	68bb      	ldr	r3, [r7, #8]
 801206c:	685a      	ldr	r2, [r3, #4]
 801206e:	69fb      	ldr	r3, [r7, #28]
 8012070:	3304      	adds	r3, #4
 8012072:	429a      	cmp	r2, r3
 8012074:	d103      	bne.n	801207e <xTaskResumeAll+0xce>
 8012076:	69fb      	ldr	r3, [r7, #28]
 8012078:	68da      	ldr	r2, [r3, #12]
 801207a:	68bb      	ldr	r3, [r7, #8]
 801207c:	605a      	str	r2, [r3, #4]
 801207e:	69fb      	ldr	r3, [r7, #28]
 8012080:	2200      	movs	r2, #0
 8012082:	615a      	str	r2, [r3, #20]
 8012084:	68bb      	ldr	r3, [r7, #8]
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	1e5a      	subs	r2, r3, #1
 801208a:	68bb      	ldr	r3, [r7, #8]
 801208c:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 801208e:	69fb      	ldr	r3, [r7, #28]
 8012090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012092:	2201      	movs	r2, #1
 8012094:	409a      	lsls	r2, r3
 8012096:	4b45      	ldr	r3, [pc, #276]	@ (80121ac <xTaskResumeAll+0x1fc>)
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	4313      	orrs	r3, r2
 801209c:	4a43      	ldr	r2, [pc, #268]	@ (80121ac <xTaskResumeAll+0x1fc>)
 801209e:	6013      	str	r3, [r2, #0]
 80120a0:	69fb      	ldr	r3, [r7, #28]
 80120a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120a4:	4942      	ldr	r1, [pc, #264]	@ (80121b0 <xTaskResumeAll+0x200>)
 80120a6:	4613      	mov	r3, r2
 80120a8:	009b      	lsls	r3, r3, #2
 80120aa:	4413      	add	r3, r2
 80120ac:	009b      	lsls	r3, r3, #2
 80120ae:	440b      	add	r3, r1
 80120b0:	3304      	adds	r3, #4
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	607b      	str	r3, [r7, #4]
 80120b6:	69fb      	ldr	r3, [r7, #28]
 80120b8:	687a      	ldr	r2, [r7, #4]
 80120ba:	609a      	str	r2, [r3, #8]
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	689a      	ldr	r2, [r3, #8]
 80120c0:	69fb      	ldr	r3, [r7, #28]
 80120c2:	60da      	str	r2, [r3, #12]
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	689b      	ldr	r3, [r3, #8]
 80120c8:	69fa      	ldr	r2, [r7, #28]
 80120ca:	3204      	adds	r2, #4
 80120cc:	605a      	str	r2, [r3, #4]
 80120ce:	69fb      	ldr	r3, [r7, #28]
 80120d0:	1d1a      	adds	r2, r3, #4
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	609a      	str	r2, [r3, #8]
 80120d6:	69fb      	ldr	r3, [r7, #28]
 80120d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120da:	4613      	mov	r3, r2
 80120dc:	009b      	lsls	r3, r3, #2
 80120de:	4413      	add	r3, r2
 80120e0:	009b      	lsls	r3, r3, #2
 80120e2:	4a33      	ldr	r2, [pc, #204]	@ (80121b0 <xTaskResumeAll+0x200>)
 80120e4:	441a      	add	r2, r3
 80120e6:	69fb      	ldr	r3, [r7, #28]
 80120e8:	615a      	str	r2, [r3, #20]
 80120ea:	69fb      	ldr	r3, [r7, #28]
 80120ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120ee:	4930      	ldr	r1, [pc, #192]	@ (80121b0 <xTaskResumeAll+0x200>)
 80120f0:	4613      	mov	r3, r2
 80120f2:	009b      	lsls	r3, r3, #2
 80120f4:	4413      	add	r3, r2
 80120f6:	009b      	lsls	r3, r3, #2
 80120f8:	440b      	add	r3, r1
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	69fa      	ldr	r2, [r7, #28]
 80120fe:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8012100:	1c59      	adds	r1, r3, #1
 8012102:	482b      	ldr	r0, [pc, #172]	@ (80121b0 <xTaskResumeAll+0x200>)
 8012104:	4613      	mov	r3, r2
 8012106:	009b      	lsls	r3, r3, #2
 8012108:	4413      	add	r3, r2
 801210a:	009b      	lsls	r3, r3, #2
 801210c:	4403      	add	r3, r0
 801210e:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012110:	69fb      	ldr	r3, [r7, #28]
 8012112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012114:	4b27      	ldr	r3, [pc, #156]	@ (80121b4 <xTaskResumeAll+0x204>)
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801211a:	429a      	cmp	r2, r3
 801211c:	d904      	bls.n	8012128 <xTaskResumeAll+0x178>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 801211e:	4a26      	ldr	r2, [pc, #152]	@ (80121b8 <xTaskResumeAll+0x208>)
 8012120:	693b      	ldr	r3, [r7, #16]
 8012122:	2101      	movs	r1, #1
 8012124:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012128:	4b1f      	ldr	r3, [pc, #124]	@ (80121a8 <xTaskResumeAll+0x1f8>)
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	2b00      	cmp	r3, #0
 801212e:	f47f af6c 	bne.w	801200a <xTaskResumeAll+0x5a>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8012132:	69fb      	ldr	r3, [r7, #28]
 8012134:	2b00      	cmp	r3, #0
 8012136:	d001      	beq.n	801213c <xTaskResumeAll+0x18c>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8012138:	f000 fdb4 	bl	8012ca4 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801213c:	4b1f      	ldr	r3, [pc, #124]	@ (80121bc <xTaskResumeAll+0x20c>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8012142:	697b      	ldr	r3, [r7, #20]
 8012144:	2b00      	cmp	r3, #0
 8012146:	d012      	beq.n	801216e <xTaskResumeAll+0x1be>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8012148:	f000 f8d2 	bl	80122f0 <xTaskIncrementTick>
 801214c:	4603      	mov	r3, r0
 801214e:	2b00      	cmp	r3, #0
 8012150:	d004      	beq.n	801215c <xTaskResumeAll+0x1ac>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8012152:	4a19      	ldr	r2, [pc, #100]	@ (80121b8 <xTaskResumeAll+0x208>)
 8012154:	693b      	ldr	r3, [r7, #16]
 8012156:	2101      	movs	r1, #1
 8012158:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 801215c:	697b      	ldr	r3, [r7, #20]
 801215e:	3b01      	subs	r3, #1
 8012160:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8012162:	697b      	ldr	r3, [r7, #20]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d1ef      	bne.n	8012148 <xTaskResumeAll+0x198>

                            xPendedTicks = 0;
 8012168:	4b14      	ldr	r3, [pc, #80]	@ (80121bc <xTaskResumeAll+0x20c>)
 801216a:	2200      	movs	r2, #0
 801216c:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 801216e:	4a12      	ldr	r2, [pc, #72]	@ (80121b8 <xTaskResumeAll+0x208>)
 8012170:	693b      	ldr	r3, [r7, #16]
 8012172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012176:	2b00      	cmp	r3, #0
 8012178:	d00b      	beq.n	8012192 <xTaskResumeAll+0x1e2>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 801217a:	2301      	movs	r3, #1
 801217c:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 801217e:	4b0d      	ldr	r3, [pc, #52]	@ (80121b4 <xTaskResumeAll+0x204>)
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	4b0f      	ldr	r3, [pc, #60]	@ (80121c0 <xTaskResumeAll+0x210>)
 8012184:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012188:	601a      	str	r2, [r3, #0]
 801218a:	f3bf 8f4f 	dsb	sy
 801218e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8012192:	f001 ff55 	bl	8014040 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8012196:	69bb      	ldr	r3, [r7, #24]
}
 8012198:	4618      	mov	r0, r3
 801219a:	3720      	adds	r7, #32
 801219c:	46bd      	mov	sp, r7
 801219e:	bd80      	pop	{r7, pc}
 80121a0:	2401997c 	.word	0x2401997c
 80121a4:	24019954 	.word	0x24019954
 80121a8:	24019928 	.word	0x24019928
 80121ac:	2401995c 	.word	0x2401995c
 80121b0:	2401986c 	.word	0x2401986c
 80121b4:	24019868 	.word	0x24019868
 80121b8:	24019968 	.word	0x24019968
 80121bc:	24019964 	.word	0x24019964
 80121c0:	e000ed04 	.word	0xe000ed04

080121c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80121c4:	b480      	push	{r7}
 80121c6:	b083      	sub	sp, #12
 80121c8:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80121ca:	4b05      	ldr	r3, [pc, #20]	@ (80121e0 <xTaskGetTickCount+0x1c>)
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 80121d0:	687b      	ldr	r3, [r7, #4]
}
 80121d2:	4618      	mov	r0, r3
 80121d4:	370c      	adds	r7, #12
 80121d6:	46bd      	mov	sp, r7
 80121d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121dc:	4770      	bx	lr
 80121de:	bf00      	nop
 80121e0:	24019958 	.word	0x24019958

080121e4 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80121e4:	b480      	push	{r7}
 80121e6:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 80121e8:	4b03      	ldr	r3, [pc, #12]	@ (80121f8 <uxTaskGetNumberOfTasks+0x14>)
 80121ea:	681b      	ldr	r3, [r3, #0]
}
 80121ec:	4618      	mov	r0, r3
 80121ee:	46bd      	mov	sp, r7
 80121f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f4:	4770      	bx	lr
 80121f6:	bf00      	nop
 80121f8:	24019954 	.word	0x24019954

080121fc <uxTaskGetSystemState>:
#if ( configUSE_TRACE_FACILITY == 1 )

    UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray,
                                      const UBaseType_t uxArraySize,
                                      configRUN_TIME_COUNTER_TYPE * const pulTotalRunTime )
    {
 80121fc:	b580      	push	{r7, lr}
 80121fe:	b086      	sub	sp, #24
 8012200:	af00      	add	r7, sp, #0
 8012202:	60f8      	str	r0, [r7, #12]
 8012204:	60b9      	str	r1, [r7, #8]
 8012206:	607a      	str	r2, [r7, #4]
        UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8012208:	2300      	movs	r3, #0
 801220a:	617b      	str	r3, [r7, #20]
 801220c:	2307      	movs	r3, #7
 801220e:	613b      	str	r3, [r7, #16]

        traceENTER_uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, pulTotalRunTime );

        vTaskSuspendAll();
 8012210:	f7ff fec0 	bl	8011f94 <vTaskSuspendAll>
        {
            /* Is there a space in the array for each task in the system? */
            if( uxArraySize >= uxCurrentNumberOfTasks )
 8012214:	4b31      	ldr	r3, [pc, #196]	@ (80122dc <uxTaskGetSystemState+0xe0>)
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	68ba      	ldr	r2, [r7, #8]
 801221a:	429a      	cmp	r2, r3
 801221c:	d357      	bcc.n	80122ce <uxTaskGetSystemState+0xd2>
            {
                /* Fill in an TaskStatus_t structure with information on each
                 * task in the Ready state. */
                do
                {
                    uxQueue--;
 801221e:	693b      	ldr	r3, [r7, #16]
 8012220:	3b01      	subs	r3, #1
 8012222:	613b      	str	r3, [r7, #16]
                    uxTask = ( UBaseType_t ) ( uxTask + prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady ) );
 8012224:	697a      	ldr	r2, [r7, #20]
 8012226:	4613      	mov	r3, r2
 8012228:	00db      	lsls	r3, r3, #3
 801222a:	4413      	add	r3, r2
 801222c:	009b      	lsls	r3, r3, #2
 801222e:	461a      	mov	r2, r3
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	1898      	adds	r0, r3, r2
 8012234:	693a      	ldr	r2, [r7, #16]
 8012236:	4613      	mov	r3, r2
 8012238:	009b      	lsls	r3, r3, #2
 801223a:	4413      	add	r3, r2
 801223c:	009b      	lsls	r3, r3, #2
 801223e:	4a28      	ldr	r2, [pc, #160]	@ (80122e0 <uxTaskGetSystemState+0xe4>)
 8012240:	4413      	add	r3, r2
 8012242:	2201      	movs	r2, #1
 8012244:	4619      	mov	r1, r3
 8012246:	f000 fcab 	bl	8012ba0 <prvListTasksWithinSingleList>
 801224a:	4602      	mov	r2, r0
 801224c:	697b      	ldr	r3, [r7, #20]
 801224e:	4413      	add	r3, r2
 8012250:	617b      	str	r3, [r7, #20]
                } while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY );
 8012252:	693b      	ldr	r3, [r7, #16]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d1e2      	bne.n	801221e <uxTaskGetSystemState+0x22>

                /* Fill in an TaskStatus_t structure with information on each
                 * task in the Blocked state. */
                uxTask = ( UBaseType_t ) ( uxTask + prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked ) );
 8012258:	697a      	ldr	r2, [r7, #20]
 801225a:	4613      	mov	r3, r2
 801225c:	00db      	lsls	r3, r3, #3
 801225e:	4413      	add	r3, r2
 8012260:	009b      	lsls	r3, r3, #2
 8012262:	461a      	mov	r2, r3
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	4413      	add	r3, r2
 8012268:	4a1e      	ldr	r2, [pc, #120]	@ (80122e4 <uxTaskGetSystemState+0xe8>)
 801226a:	6811      	ldr	r1, [r2, #0]
 801226c:	2202      	movs	r2, #2
 801226e:	4618      	mov	r0, r3
 8012270:	f000 fc96 	bl	8012ba0 <prvListTasksWithinSingleList>
 8012274:	4602      	mov	r2, r0
 8012276:	697b      	ldr	r3, [r7, #20]
 8012278:	4413      	add	r3, r2
 801227a:	617b      	str	r3, [r7, #20]
                uxTask = ( UBaseType_t ) ( uxTask + prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked ) );
 801227c:	697a      	ldr	r2, [r7, #20]
 801227e:	4613      	mov	r3, r2
 8012280:	00db      	lsls	r3, r3, #3
 8012282:	4413      	add	r3, r2
 8012284:	009b      	lsls	r3, r3, #2
 8012286:	461a      	mov	r2, r3
 8012288:	68fb      	ldr	r3, [r7, #12]
 801228a:	4413      	add	r3, r2
 801228c:	4a16      	ldr	r2, [pc, #88]	@ (80122e8 <uxTaskGetSystemState+0xec>)
 801228e:	6811      	ldr	r1, [r2, #0]
 8012290:	2202      	movs	r2, #2
 8012292:	4618      	mov	r0, r3
 8012294:	f000 fc84 	bl	8012ba0 <prvListTasksWithinSingleList>
 8012298:	4602      	mov	r2, r0
 801229a:	697b      	ldr	r3, [r7, #20]
 801229c:	4413      	add	r3, r2
 801229e:	617b      	str	r3, [r7, #20]

                #if ( INCLUDE_vTaskDelete == 1 )
                {
                    /* Fill in an TaskStatus_t structure with information on
                     * each task that has been deleted but not yet cleaned up. */
                    uxTask = ( UBaseType_t ) ( uxTask + prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted ) );
 80122a0:	697a      	ldr	r2, [r7, #20]
 80122a2:	4613      	mov	r3, r2
 80122a4:	00db      	lsls	r3, r3, #3
 80122a6:	4413      	add	r3, r2
 80122a8:	009b      	lsls	r3, r3, #2
 80122aa:	461a      	mov	r2, r3
 80122ac:	68fb      	ldr	r3, [r7, #12]
 80122ae:	4413      	add	r3, r2
 80122b0:	2204      	movs	r2, #4
 80122b2:	490e      	ldr	r1, [pc, #56]	@ (80122ec <uxTaskGetSystemState+0xf0>)
 80122b4:	4618      	mov	r0, r3
 80122b6:	f000 fc73 	bl	8012ba0 <prvListTasksWithinSingleList>
 80122ba:	4602      	mov	r2, r0
 80122bc:	697b      	ldr	r3, [r7, #20]
 80122be:	4413      	add	r3, r2
 80122c0:	617b      	str	r3, [r7, #20]
                        #endif
                    }
                }
                #else /* if ( configGENERATE_RUN_TIME_STATS == 1 ) */
                {
                    if( pulTotalRunTime != NULL )
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d002      	beq.n	80122ce <uxTaskGetSystemState+0xd2>
                    {
                        *pulTotalRunTime = 0;
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	2200      	movs	r2, #0
 80122cc:	601a      	str	r2, [r3, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        ( void ) xTaskResumeAll();
 80122ce:	f7ff fe6f 	bl	8011fb0 <xTaskResumeAll>

        traceRETURN_uxTaskGetSystemState( uxTask );

        return uxTask;
 80122d2:	697b      	ldr	r3, [r7, #20]
    }
 80122d4:	4618      	mov	r0, r3
 80122d6:	3718      	adds	r7, #24
 80122d8:	46bd      	mov	sp, r7
 80122da:	bd80      	pop	{r7, pc}
 80122dc:	24019954 	.word	0x24019954
 80122e0:	2401986c 	.word	0x2401986c
 80122e4:	24019920 	.word	0x24019920
 80122e8:	24019924 	.word	0x24019924
 80122ec:	2401993c 	.word	0x2401993c

080122f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80122f0:	b580      	push	{r7, lr}
 80122f2:	b08a      	sub	sp, #40	@ 0x28
 80122f4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80122f6:	2300      	movs	r3, #0
 80122f8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80122fa:	4b80      	ldr	r3, [pc, #512]	@ (80124fc <xTaskIncrementTick+0x20c>)
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	2b00      	cmp	r3, #0
 8012300:	f040 80f1 	bne.w	80124e6 <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012304:	4b7e      	ldr	r3, [pc, #504]	@ (8012500 <xTaskIncrementTick+0x210>)
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	3301      	adds	r3, #1
 801230a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 801230c:	4a7c      	ldr	r2, [pc, #496]	@ (8012500 <xTaskIncrementTick+0x210>)
 801230e:	6a3b      	ldr	r3, [r7, #32]
 8012310:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8012312:	6a3b      	ldr	r3, [r7, #32]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d123      	bne.n	8012360 <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 8012318:	4b7a      	ldr	r3, [pc, #488]	@ (8012504 <xTaskIncrementTick+0x214>)
 801231a:	681b      	ldr	r3, [r3, #0]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d00d      	beq.n	801233e <xTaskIncrementTick+0x4e>
    __asm volatile
 8012322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012326:	b672      	cpsid	i
 8012328:	f383 8811 	msr	BASEPRI, r3
 801232c:	f3bf 8f6f 	isb	sy
 8012330:	f3bf 8f4f 	dsb	sy
 8012334:	b662      	cpsie	i
 8012336:	607b      	str	r3, [r7, #4]
}
 8012338:	bf00      	nop
 801233a:	bf00      	nop
 801233c:	e7fd      	b.n	801233a <xTaskIncrementTick+0x4a>
 801233e:	4b71      	ldr	r3, [pc, #452]	@ (8012504 <xTaskIncrementTick+0x214>)
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	61fb      	str	r3, [r7, #28]
 8012344:	4b70      	ldr	r3, [pc, #448]	@ (8012508 <xTaskIncrementTick+0x218>)
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	4a6e      	ldr	r2, [pc, #440]	@ (8012504 <xTaskIncrementTick+0x214>)
 801234a:	6013      	str	r3, [r2, #0]
 801234c:	4a6e      	ldr	r2, [pc, #440]	@ (8012508 <xTaskIncrementTick+0x218>)
 801234e:	69fb      	ldr	r3, [r7, #28]
 8012350:	6013      	str	r3, [r2, #0]
 8012352:	4b6e      	ldr	r3, [pc, #440]	@ (801250c <xTaskIncrementTick+0x21c>)
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	3301      	adds	r3, #1
 8012358:	4a6c      	ldr	r2, [pc, #432]	@ (801250c <xTaskIncrementTick+0x21c>)
 801235a:	6013      	str	r3, [r2, #0]
 801235c:	f000 fca2 	bl	8012ca4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8012360:	4b6b      	ldr	r3, [pc, #428]	@ (8012510 <xTaskIncrementTick+0x220>)
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	6a3a      	ldr	r2, [r7, #32]
 8012366:	429a      	cmp	r2, r3
 8012368:	f0c0 80a8 	bcc.w	80124bc <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801236c:	4b65      	ldr	r3, [pc, #404]	@ (8012504 <xTaskIncrementTick+0x214>)
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	2b00      	cmp	r3, #0
 8012374:	d104      	bne.n	8012380 <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8012376:	4b66      	ldr	r3, [pc, #408]	@ (8012510 <xTaskIncrementTick+0x220>)
 8012378:	f04f 32ff 	mov.w	r2, #4294967295
 801237c:	601a      	str	r2, [r3, #0]
                    break;
 801237e:	e09d      	b.n	80124bc <xTaskIncrementTick+0x1cc>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8012380:	4b60      	ldr	r3, [pc, #384]	@ (8012504 <xTaskIncrementTick+0x214>)
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	68db      	ldr	r3, [r3, #12]
 8012386:	68db      	ldr	r3, [r3, #12]
 8012388:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801238a:	69bb      	ldr	r3, [r7, #24]
 801238c:	685b      	ldr	r3, [r3, #4]
 801238e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8012390:	6a3a      	ldr	r2, [r7, #32]
 8012392:	697b      	ldr	r3, [r7, #20]
 8012394:	429a      	cmp	r2, r3
 8012396:	d203      	bcs.n	80123a0 <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8012398:	4a5d      	ldr	r2, [pc, #372]	@ (8012510 <xTaskIncrementTick+0x220>)
 801239a:	697b      	ldr	r3, [r7, #20]
 801239c:	6013      	str	r3, [r2, #0]
                        break;
 801239e:	e08d      	b.n	80124bc <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80123a0:	69bb      	ldr	r3, [r7, #24]
 80123a2:	695b      	ldr	r3, [r3, #20]
 80123a4:	613b      	str	r3, [r7, #16]
 80123a6:	69bb      	ldr	r3, [r7, #24]
 80123a8:	689b      	ldr	r3, [r3, #8]
 80123aa:	69ba      	ldr	r2, [r7, #24]
 80123ac:	68d2      	ldr	r2, [r2, #12]
 80123ae:	609a      	str	r2, [r3, #8]
 80123b0:	69bb      	ldr	r3, [r7, #24]
 80123b2:	68db      	ldr	r3, [r3, #12]
 80123b4:	69ba      	ldr	r2, [r7, #24]
 80123b6:	6892      	ldr	r2, [r2, #8]
 80123b8:	605a      	str	r2, [r3, #4]
 80123ba:	693b      	ldr	r3, [r7, #16]
 80123bc:	685a      	ldr	r2, [r3, #4]
 80123be:	69bb      	ldr	r3, [r7, #24]
 80123c0:	3304      	adds	r3, #4
 80123c2:	429a      	cmp	r2, r3
 80123c4:	d103      	bne.n	80123ce <xTaskIncrementTick+0xde>
 80123c6:	69bb      	ldr	r3, [r7, #24]
 80123c8:	68da      	ldr	r2, [r3, #12]
 80123ca:	693b      	ldr	r3, [r7, #16]
 80123cc:	605a      	str	r2, [r3, #4]
 80123ce:	69bb      	ldr	r3, [r7, #24]
 80123d0:	2200      	movs	r2, #0
 80123d2:	615a      	str	r2, [r3, #20]
 80123d4:	693b      	ldr	r3, [r7, #16]
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	1e5a      	subs	r2, r3, #1
 80123da:	693b      	ldr	r3, [r7, #16]
 80123dc:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80123de:	69bb      	ldr	r3, [r7, #24]
 80123e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d01e      	beq.n	8012424 <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80123e6:	69bb      	ldr	r3, [r7, #24]
 80123e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80123ea:	60fb      	str	r3, [r7, #12]
 80123ec:	69bb      	ldr	r3, [r7, #24]
 80123ee:	69db      	ldr	r3, [r3, #28]
 80123f0:	69ba      	ldr	r2, [r7, #24]
 80123f2:	6a12      	ldr	r2, [r2, #32]
 80123f4:	609a      	str	r2, [r3, #8]
 80123f6:	69bb      	ldr	r3, [r7, #24]
 80123f8:	6a1b      	ldr	r3, [r3, #32]
 80123fa:	69ba      	ldr	r2, [r7, #24]
 80123fc:	69d2      	ldr	r2, [r2, #28]
 80123fe:	605a      	str	r2, [r3, #4]
 8012400:	68fb      	ldr	r3, [r7, #12]
 8012402:	685a      	ldr	r2, [r3, #4]
 8012404:	69bb      	ldr	r3, [r7, #24]
 8012406:	3318      	adds	r3, #24
 8012408:	429a      	cmp	r2, r3
 801240a:	d103      	bne.n	8012414 <xTaskIncrementTick+0x124>
 801240c:	69bb      	ldr	r3, [r7, #24]
 801240e:	6a1a      	ldr	r2, [r3, #32]
 8012410:	68fb      	ldr	r3, [r7, #12]
 8012412:	605a      	str	r2, [r3, #4]
 8012414:	69bb      	ldr	r3, [r7, #24]
 8012416:	2200      	movs	r2, #0
 8012418:	629a      	str	r2, [r3, #40]	@ 0x28
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	1e5a      	subs	r2, r3, #1
 8012420:	68fb      	ldr	r3, [r7, #12]
 8012422:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8012424:	69bb      	ldr	r3, [r7, #24]
 8012426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012428:	2201      	movs	r2, #1
 801242a:	409a      	lsls	r2, r3
 801242c:	4b39      	ldr	r3, [pc, #228]	@ (8012514 <xTaskIncrementTick+0x224>)
 801242e:	681b      	ldr	r3, [r3, #0]
 8012430:	4313      	orrs	r3, r2
 8012432:	4a38      	ldr	r2, [pc, #224]	@ (8012514 <xTaskIncrementTick+0x224>)
 8012434:	6013      	str	r3, [r2, #0]
 8012436:	69bb      	ldr	r3, [r7, #24]
 8012438:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801243a:	4937      	ldr	r1, [pc, #220]	@ (8012518 <xTaskIncrementTick+0x228>)
 801243c:	4613      	mov	r3, r2
 801243e:	009b      	lsls	r3, r3, #2
 8012440:	4413      	add	r3, r2
 8012442:	009b      	lsls	r3, r3, #2
 8012444:	440b      	add	r3, r1
 8012446:	3304      	adds	r3, #4
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	60bb      	str	r3, [r7, #8]
 801244c:	69bb      	ldr	r3, [r7, #24]
 801244e:	68ba      	ldr	r2, [r7, #8]
 8012450:	609a      	str	r2, [r3, #8]
 8012452:	68bb      	ldr	r3, [r7, #8]
 8012454:	689a      	ldr	r2, [r3, #8]
 8012456:	69bb      	ldr	r3, [r7, #24]
 8012458:	60da      	str	r2, [r3, #12]
 801245a:	68bb      	ldr	r3, [r7, #8]
 801245c:	689b      	ldr	r3, [r3, #8]
 801245e:	69ba      	ldr	r2, [r7, #24]
 8012460:	3204      	adds	r2, #4
 8012462:	605a      	str	r2, [r3, #4]
 8012464:	69bb      	ldr	r3, [r7, #24]
 8012466:	1d1a      	adds	r2, r3, #4
 8012468:	68bb      	ldr	r3, [r7, #8]
 801246a:	609a      	str	r2, [r3, #8]
 801246c:	69bb      	ldr	r3, [r7, #24]
 801246e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012470:	4613      	mov	r3, r2
 8012472:	009b      	lsls	r3, r3, #2
 8012474:	4413      	add	r3, r2
 8012476:	009b      	lsls	r3, r3, #2
 8012478:	4a27      	ldr	r2, [pc, #156]	@ (8012518 <xTaskIncrementTick+0x228>)
 801247a:	441a      	add	r2, r3
 801247c:	69bb      	ldr	r3, [r7, #24]
 801247e:	615a      	str	r2, [r3, #20]
 8012480:	69bb      	ldr	r3, [r7, #24]
 8012482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012484:	4924      	ldr	r1, [pc, #144]	@ (8012518 <xTaskIncrementTick+0x228>)
 8012486:	4613      	mov	r3, r2
 8012488:	009b      	lsls	r3, r3, #2
 801248a:	4413      	add	r3, r2
 801248c:	009b      	lsls	r3, r3, #2
 801248e:	440b      	add	r3, r1
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	69ba      	ldr	r2, [r7, #24]
 8012494:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8012496:	1c59      	adds	r1, r3, #1
 8012498:	481f      	ldr	r0, [pc, #124]	@ (8012518 <xTaskIncrementTick+0x228>)
 801249a:	4613      	mov	r3, r2
 801249c:	009b      	lsls	r3, r3, #2
 801249e:	4413      	add	r3, r2
 80124a0:	009b      	lsls	r3, r3, #2
 80124a2:	4403      	add	r3, r0
 80124a4:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80124a6:	69bb      	ldr	r3, [r7, #24]
 80124a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124aa:	4b1c      	ldr	r3, [pc, #112]	@ (801251c <xTaskIncrementTick+0x22c>)
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124b0:	429a      	cmp	r2, r3
 80124b2:	f67f af5b 	bls.w	801236c <xTaskIncrementTick+0x7c>
                            {
                                xSwitchRequired = pdTRUE;
 80124b6:	2301      	movs	r3, #1
 80124b8:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80124ba:	e757      	b.n	801236c <xTaskIncrementTick+0x7c>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80124bc:	4b17      	ldr	r3, [pc, #92]	@ (801251c <xTaskIncrementTick+0x22c>)
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124c2:	4915      	ldr	r1, [pc, #84]	@ (8012518 <xTaskIncrementTick+0x228>)
 80124c4:	4613      	mov	r3, r2
 80124c6:	009b      	lsls	r3, r3, #2
 80124c8:	4413      	add	r3, r2
 80124ca:	009b      	lsls	r3, r3, #2
 80124cc:	440b      	add	r3, r1
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	2b01      	cmp	r3, #1
 80124d2:	d901      	bls.n	80124d8 <xTaskIncrementTick+0x1e8>
                {
                    xSwitchRequired = pdTRUE;
 80124d4:	2301      	movs	r3, #1
 80124d6:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80124d8:	4b11      	ldr	r3, [pc, #68]	@ (8012520 <xTaskIncrementTick+0x230>)
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d007      	beq.n	80124f0 <xTaskIncrementTick+0x200>
                {
                    xSwitchRequired = pdTRUE;
 80124e0:	2301      	movs	r3, #1
 80124e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80124e4:	e004      	b.n	80124f0 <xTaskIncrementTick+0x200>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80124e6:	4b0f      	ldr	r3, [pc, #60]	@ (8012524 <xTaskIncrementTick+0x234>)
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	3301      	adds	r3, #1
 80124ec:	4a0d      	ldr	r2, [pc, #52]	@ (8012524 <xTaskIncrementTick+0x234>)
 80124ee:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80124f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80124f2:	4618      	mov	r0, r3
 80124f4:	3728      	adds	r7, #40	@ 0x28
 80124f6:	46bd      	mov	sp, r7
 80124f8:	bd80      	pop	{r7, pc}
 80124fa:	bf00      	nop
 80124fc:	2401997c 	.word	0x2401997c
 8012500:	24019958 	.word	0x24019958
 8012504:	24019920 	.word	0x24019920
 8012508:	24019924 	.word	0x24019924
 801250c:	2401996c 	.word	0x2401996c
 8012510:	24019974 	.word	0x24019974
 8012514:	2401995c 	.word	0x2401995c
 8012518:	2401986c 	.word	0x2401986c
 801251c:	24019868 	.word	0x24019868
 8012520:	24019968 	.word	0x24019968
 8012524:	24019964 	.word	0x24019964

08012528 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8012528:	b580      	push	{r7, lr}
 801252a:	b088      	sub	sp, #32
 801252c:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 801252e:	4b3c      	ldr	r3, [pc, #240]	@ (8012620 <vTaskSwitchContext+0xf8>)
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	2b00      	cmp	r3, #0
 8012534:	d003      	beq.n	801253e <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8012536:	4b3b      	ldr	r3, [pc, #236]	@ (8012624 <vTaskSwitchContext+0xfc>)
 8012538:	2201      	movs	r2, #1
 801253a:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 801253c:	e06b      	b.n	8012616 <vTaskSwitchContext+0xee>
            xYieldPendings[ 0 ] = pdFALSE;
 801253e:	4b39      	ldr	r3, [pc, #228]	@ (8012624 <vTaskSwitchContext+0xfc>)
 8012540:	2200      	movs	r2, #0
 8012542:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 8012544:	4b38      	ldr	r3, [pc, #224]	@ (8012628 <vTaskSwitchContext+0x100>)
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801254a:	61fb      	str	r3, [r7, #28]
 801254c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8012550:	61bb      	str	r3, [r7, #24]
 8012552:	69fb      	ldr	r3, [r7, #28]
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	69ba      	ldr	r2, [r7, #24]
 8012558:	429a      	cmp	r2, r3
 801255a:	d111      	bne.n	8012580 <vTaskSwitchContext+0x58>
 801255c:	69fb      	ldr	r3, [r7, #28]
 801255e:	3304      	adds	r3, #4
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	69ba      	ldr	r2, [r7, #24]
 8012564:	429a      	cmp	r2, r3
 8012566:	d10b      	bne.n	8012580 <vTaskSwitchContext+0x58>
 8012568:	69fb      	ldr	r3, [r7, #28]
 801256a:	3308      	adds	r3, #8
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	69ba      	ldr	r2, [r7, #24]
 8012570:	429a      	cmp	r2, r3
 8012572:	d105      	bne.n	8012580 <vTaskSwitchContext+0x58>
 8012574:	69fb      	ldr	r3, [r7, #28]
 8012576:	330c      	adds	r3, #12
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	69ba      	ldr	r2, [r7, #24]
 801257c:	429a      	cmp	r2, r3
 801257e:	d009      	beq.n	8012594 <vTaskSwitchContext+0x6c>
 8012580:	4b29      	ldr	r3, [pc, #164]	@ (8012628 <vTaskSwitchContext+0x100>)
 8012582:	681b      	ldr	r3, [r3, #0]
 8012584:	3334      	adds	r3, #52	@ 0x34
 8012586:	617b      	str	r3, [r7, #20]
 8012588:	4b27      	ldr	r3, [pc, #156]	@ (8012628 <vTaskSwitchContext+0x100>)
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	6979      	ldr	r1, [r7, #20]
 801258e:	4618      	mov	r0, r3
 8012590:	f7ee f9e8 	bl	8000964 <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8012594:	4b25      	ldr	r3, [pc, #148]	@ (801262c <vTaskSwitchContext+0x104>)
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	60bb      	str	r3, [r7, #8]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801259a:	68bb      	ldr	r3, [r7, #8]
 801259c:	fab3 f383 	clz	r3, r3
 80125a0:	71fb      	strb	r3, [r7, #7]
        return ucReturn;
 80125a2:	79fb      	ldrb	r3, [r7, #7]
 80125a4:	f1c3 031f 	rsb	r3, r3, #31
 80125a8:	613b      	str	r3, [r7, #16]
 80125aa:	4921      	ldr	r1, [pc, #132]	@ (8012630 <vTaskSwitchContext+0x108>)
 80125ac:	693a      	ldr	r2, [r7, #16]
 80125ae:	4613      	mov	r3, r2
 80125b0:	009b      	lsls	r3, r3, #2
 80125b2:	4413      	add	r3, r2
 80125b4:	009b      	lsls	r3, r3, #2
 80125b6:	440b      	add	r3, r1
 80125b8:	681b      	ldr	r3, [r3, #0]
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d10d      	bne.n	80125da <vTaskSwitchContext+0xb2>
    __asm volatile
 80125be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125c2:	b672      	cpsid	i
 80125c4:	f383 8811 	msr	BASEPRI, r3
 80125c8:	f3bf 8f6f 	isb	sy
 80125cc:	f3bf 8f4f 	dsb	sy
 80125d0:	b662      	cpsie	i
 80125d2:	603b      	str	r3, [r7, #0]
}
 80125d4:	bf00      	nop
 80125d6:	bf00      	nop
 80125d8:	e7fd      	b.n	80125d6 <vTaskSwitchContext+0xae>
 80125da:	693a      	ldr	r2, [r7, #16]
 80125dc:	4613      	mov	r3, r2
 80125de:	009b      	lsls	r3, r3, #2
 80125e0:	4413      	add	r3, r2
 80125e2:	009b      	lsls	r3, r3, #2
 80125e4:	4a12      	ldr	r2, [pc, #72]	@ (8012630 <vTaskSwitchContext+0x108>)
 80125e6:	4413      	add	r3, r2
 80125e8:	60fb      	str	r3, [r7, #12]
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	685b      	ldr	r3, [r3, #4]
 80125ee:	685a      	ldr	r2, [r3, #4]
 80125f0:	68fb      	ldr	r3, [r7, #12]
 80125f2:	605a      	str	r2, [r3, #4]
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	685a      	ldr	r2, [r3, #4]
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	3308      	adds	r3, #8
 80125fc:	429a      	cmp	r2, r3
 80125fe:	d103      	bne.n	8012608 <vTaskSwitchContext+0xe0>
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	68da      	ldr	r2, [r3, #12]
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	605a      	str	r2, [r3, #4]
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	685b      	ldr	r3, [r3, #4]
 801260c:	68db      	ldr	r3, [r3, #12]
 801260e:	4a06      	ldr	r2, [pc, #24]	@ (8012628 <vTaskSwitchContext+0x100>)
 8012610:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8012612:	4b05      	ldr	r3, [pc, #20]	@ (8012628 <vTaskSwitchContext+0x100>)
 8012614:	681b      	ldr	r3, [r3, #0]
    }
 8012616:	bf00      	nop
 8012618:	3720      	adds	r7, #32
 801261a:	46bd      	mov	sp, r7
 801261c:	bd80      	pop	{r7, pc}
 801261e:	bf00      	nop
 8012620:	2401997c 	.word	0x2401997c
 8012624:	24019968 	.word	0x24019968
 8012628:	24019868 	.word	0x24019868
 801262c:	2401995c 	.word	0x2401995c
 8012630:	2401986c 	.word	0x2401986c

08012634 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b084      	sub	sp, #16
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
 801263c:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	2b00      	cmp	r3, #0
 8012642:	d10d      	bne.n	8012660 <vTaskPlaceOnEventList+0x2c>
    __asm volatile
 8012644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012648:	b672      	cpsid	i
 801264a:	f383 8811 	msr	BASEPRI, r3
 801264e:	f3bf 8f6f 	isb	sy
 8012652:	f3bf 8f4f 	dsb	sy
 8012656:	b662      	cpsie	i
 8012658:	60fb      	str	r3, [r7, #12]
}
 801265a:	bf00      	nop
 801265c:	bf00      	nop
 801265e:	e7fd      	b.n	801265c <vTaskPlaceOnEventList+0x28>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012660:	4b07      	ldr	r3, [pc, #28]	@ (8012680 <vTaskPlaceOnEventList+0x4c>)
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	3318      	adds	r3, #24
 8012666:	4619      	mov	r1, r3
 8012668:	6878      	ldr	r0, [r7, #4]
 801266a:	f7fd ffdc 	bl	8010626 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801266e:	2101      	movs	r1, #1
 8012670:	6838      	ldr	r0, [r7, #0]
 8012672:	f000 ff59 	bl	8013528 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8012676:	bf00      	nop
 8012678:	3710      	adds	r7, #16
 801267a:	46bd      	mov	sp, r7
 801267c:	bd80      	pop	{r7, pc}
 801267e:	bf00      	nop
 8012680:	24019868 	.word	0x24019868

08012684 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8012684:	b580      	push	{r7, lr}
 8012686:	b086      	sub	sp, #24
 8012688:	af00      	add	r7, sp, #0
 801268a:	60f8      	str	r0, [r7, #12]
 801268c:	60b9      	str	r1, [r7, #8]
 801268e:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d10d      	bne.n	80126b2 <vTaskPlaceOnEventListRestricted+0x2e>
    __asm volatile
 8012696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801269a:	b672      	cpsid	i
 801269c:	f383 8811 	msr	BASEPRI, r3
 80126a0:	f3bf 8f6f 	isb	sy
 80126a4:	f3bf 8f4f 	dsb	sy
 80126a8:	b662      	cpsie	i
 80126aa:	613b      	str	r3, [r7, #16]
}
 80126ac:	bf00      	nop
 80126ae:	bf00      	nop
 80126b0:	e7fd      	b.n	80126ae <vTaskPlaceOnEventListRestricted+0x2a>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80126b2:	68fb      	ldr	r3, [r7, #12]
 80126b4:	685b      	ldr	r3, [r3, #4]
 80126b6:	617b      	str	r3, [r7, #20]
 80126b8:	4b15      	ldr	r3, [pc, #84]	@ (8012710 <vTaskPlaceOnEventListRestricted+0x8c>)
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	697a      	ldr	r2, [r7, #20]
 80126be:	61da      	str	r2, [r3, #28]
 80126c0:	4b13      	ldr	r3, [pc, #76]	@ (8012710 <vTaskPlaceOnEventListRestricted+0x8c>)
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	697a      	ldr	r2, [r7, #20]
 80126c6:	6892      	ldr	r2, [r2, #8]
 80126c8:	621a      	str	r2, [r3, #32]
 80126ca:	4b11      	ldr	r3, [pc, #68]	@ (8012710 <vTaskPlaceOnEventListRestricted+0x8c>)
 80126cc:	681a      	ldr	r2, [r3, #0]
 80126ce:	697b      	ldr	r3, [r7, #20]
 80126d0:	689b      	ldr	r3, [r3, #8]
 80126d2:	3218      	adds	r2, #24
 80126d4:	605a      	str	r2, [r3, #4]
 80126d6:	4b0e      	ldr	r3, [pc, #56]	@ (8012710 <vTaskPlaceOnEventListRestricted+0x8c>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	f103 0218 	add.w	r2, r3, #24
 80126de:	697b      	ldr	r3, [r7, #20]
 80126e0:	609a      	str	r2, [r3, #8]
 80126e2:	4b0b      	ldr	r3, [pc, #44]	@ (8012710 <vTaskPlaceOnEventListRestricted+0x8c>)
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	68fa      	ldr	r2, [r7, #12]
 80126e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	1c5a      	adds	r2, r3, #1
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d002      	beq.n	8012700 <vTaskPlaceOnEventListRestricted+0x7c>
        {
            xTicksToWait = portMAX_DELAY;
 80126fa:	f04f 33ff 	mov.w	r3, #4294967295
 80126fe:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012700:	6879      	ldr	r1, [r7, #4]
 8012702:	68b8      	ldr	r0, [r7, #8]
 8012704:	f000 ff10 	bl	8013528 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8012708:	bf00      	nop
 801270a:	3718      	adds	r7, #24
 801270c:	46bd      	mov	sp, r7
 801270e:	bd80      	pop	{r7, pc}
 8012710:	24019868 	.word	0x24019868

08012714 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012714:	b480      	push	{r7}
 8012716:	b08b      	sub	sp, #44	@ 0x2c
 8012718:	af00      	add	r7, sp, #0
 801271a:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	68db      	ldr	r3, [r3, #12]
 8012720:	68db      	ldr	r3, [r3, #12]
 8012722:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8012724:	6a3b      	ldr	r3, [r7, #32]
 8012726:	2b00      	cmp	r3, #0
 8012728:	d10d      	bne.n	8012746 <xTaskRemoveFromEventList+0x32>
    __asm volatile
 801272a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801272e:	b672      	cpsid	i
 8012730:	f383 8811 	msr	BASEPRI, r3
 8012734:	f3bf 8f6f 	isb	sy
 8012738:	f3bf 8f4f 	dsb	sy
 801273c:	b662      	cpsie	i
 801273e:	60fb      	str	r3, [r7, #12]
}
 8012740:	bf00      	nop
 8012742:	bf00      	nop
 8012744:	e7fd      	b.n	8012742 <xTaskRemoveFromEventList+0x2e>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8012746:	6a3b      	ldr	r3, [r7, #32]
 8012748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801274a:	61fb      	str	r3, [r7, #28]
 801274c:	6a3b      	ldr	r3, [r7, #32]
 801274e:	69db      	ldr	r3, [r3, #28]
 8012750:	6a3a      	ldr	r2, [r7, #32]
 8012752:	6a12      	ldr	r2, [r2, #32]
 8012754:	609a      	str	r2, [r3, #8]
 8012756:	6a3b      	ldr	r3, [r7, #32]
 8012758:	6a1b      	ldr	r3, [r3, #32]
 801275a:	6a3a      	ldr	r2, [r7, #32]
 801275c:	69d2      	ldr	r2, [r2, #28]
 801275e:	605a      	str	r2, [r3, #4]
 8012760:	69fb      	ldr	r3, [r7, #28]
 8012762:	685a      	ldr	r2, [r3, #4]
 8012764:	6a3b      	ldr	r3, [r7, #32]
 8012766:	3318      	adds	r3, #24
 8012768:	429a      	cmp	r2, r3
 801276a:	d103      	bne.n	8012774 <xTaskRemoveFromEventList+0x60>
 801276c:	6a3b      	ldr	r3, [r7, #32]
 801276e:	6a1a      	ldr	r2, [r3, #32]
 8012770:	69fb      	ldr	r3, [r7, #28]
 8012772:	605a      	str	r2, [r3, #4]
 8012774:	6a3b      	ldr	r3, [r7, #32]
 8012776:	2200      	movs	r2, #0
 8012778:	629a      	str	r2, [r3, #40]	@ 0x28
 801277a:	69fb      	ldr	r3, [r7, #28]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	1e5a      	subs	r2, r3, #1
 8012780:	69fb      	ldr	r3, [r7, #28]
 8012782:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8012784:	4b4b      	ldr	r3, [pc, #300]	@ (80128b4 <xTaskRemoveFromEventList+0x1a0>)
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d160      	bne.n	801284e <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 801278c:	6a3b      	ldr	r3, [r7, #32]
 801278e:	695b      	ldr	r3, [r3, #20]
 8012790:	617b      	str	r3, [r7, #20]
 8012792:	6a3b      	ldr	r3, [r7, #32]
 8012794:	689b      	ldr	r3, [r3, #8]
 8012796:	6a3a      	ldr	r2, [r7, #32]
 8012798:	68d2      	ldr	r2, [r2, #12]
 801279a:	609a      	str	r2, [r3, #8]
 801279c:	6a3b      	ldr	r3, [r7, #32]
 801279e:	68db      	ldr	r3, [r3, #12]
 80127a0:	6a3a      	ldr	r2, [r7, #32]
 80127a2:	6892      	ldr	r2, [r2, #8]
 80127a4:	605a      	str	r2, [r3, #4]
 80127a6:	697b      	ldr	r3, [r7, #20]
 80127a8:	685a      	ldr	r2, [r3, #4]
 80127aa:	6a3b      	ldr	r3, [r7, #32]
 80127ac:	3304      	adds	r3, #4
 80127ae:	429a      	cmp	r2, r3
 80127b0:	d103      	bne.n	80127ba <xTaskRemoveFromEventList+0xa6>
 80127b2:	6a3b      	ldr	r3, [r7, #32]
 80127b4:	68da      	ldr	r2, [r3, #12]
 80127b6:	697b      	ldr	r3, [r7, #20]
 80127b8:	605a      	str	r2, [r3, #4]
 80127ba:	6a3b      	ldr	r3, [r7, #32]
 80127bc:	2200      	movs	r2, #0
 80127be:	615a      	str	r2, [r3, #20]
 80127c0:	697b      	ldr	r3, [r7, #20]
 80127c2:	681b      	ldr	r3, [r3, #0]
 80127c4:	1e5a      	subs	r2, r3, #1
 80127c6:	697b      	ldr	r3, [r7, #20]
 80127c8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80127ca:	6a3b      	ldr	r3, [r7, #32]
 80127cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127ce:	2201      	movs	r2, #1
 80127d0:	409a      	lsls	r2, r3
 80127d2:	4b39      	ldr	r3, [pc, #228]	@ (80128b8 <xTaskRemoveFromEventList+0x1a4>)
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	4313      	orrs	r3, r2
 80127d8:	4a37      	ldr	r2, [pc, #220]	@ (80128b8 <xTaskRemoveFromEventList+0x1a4>)
 80127da:	6013      	str	r3, [r2, #0]
 80127dc:	6a3b      	ldr	r3, [r7, #32]
 80127de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127e0:	4936      	ldr	r1, [pc, #216]	@ (80128bc <xTaskRemoveFromEventList+0x1a8>)
 80127e2:	4613      	mov	r3, r2
 80127e4:	009b      	lsls	r3, r3, #2
 80127e6:	4413      	add	r3, r2
 80127e8:	009b      	lsls	r3, r3, #2
 80127ea:	440b      	add	r3, r1
 80127ec:	3304      	adds	r3, #4
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	613b      	str	r3, [r7, #16]
 80127f2:	6a3b      	ldr	r3, [r7, #32]
 80127f4:	693a      	ldr	r2, [r7, #16]
 80127f6:	609a      	str	r2, [r3, #8]
 80127f8:	693b      	ldr	r3, [r7, #16]
 80127fa:	689a      	ldr	r2, [r3, #8]
 80127fc:	6a3b      	ldr	r3, [r7, #32]
 80127fe:	60da      	str	r2, [r3, #12]
 8012800:	693b      	ldr	r3, [r7, #16]
 8012802:	689b      	ldr	r3, [r3, #8]
 8012804:	6a3a      	ldr	r2, [r7, #32]
 8012806:	3204      	adds	r2, #4
 8012808:	605a      	str	r2, [r3, #4]
 801280a:	6a3b      	ldr	r3, [r7, #32]
 801280c:	1d1a      	adds	r2, r3, #4
 801280e:	693b      	ldr	r3, [r7, #16]
 8012810:	609a      	str	r2, [r3, #8]
 8012812:	6a3b      	ldr	r3, [r7, #32]
 8012814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012816:	4613      	mov	r3, r2
 8012818:	009b      	lsls	r3, r3, #2
 801281a:	4413      	add	r3, r2
 801281c:	009b      	lsls	r3, r3, #2
 801281e:	4a27      	ldr	r2, [pc, #156]	@ (80128bc <xTaskRemoveFromEventList+0x1a8>)
 8012820:	441a      	add	r2, r3
 8012822:	6a3b      	ldr	r3, [r7, #32]
 8012824:	615a      	str	r2, [r3, #20]
 8012826:	6a3b      	ldr	r3, [r7, #32]
 8012828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801282a:	4924      	ldr	r1, [pc, #144]	@ (80128bc <xTaskRemoveFromEventList+0x1a8>)
 801282c:	4613      	mov	r3, r2
 801282e:	009b      	lsls	r3, r3, #2
 8012830:	4413      	add	r3, r2
 8012832:	009b      	lsls	r3, r3, #2
 8012834:	440b      	add	r3, r1
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	6a3a      	ldr	r2, [r7, #32]
 801283a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 801283c:	1c59      	adds	r1, r3, #1
 801283e:	481f      	ldr	r0, [pc, #124]	@ (80128bc <xTaskRemoveFromEventList+0x1a8>)
 8012840:	4613      	mov	r3, r2
 8012842:	009b      	lsls	r3, r3, #2
 8012844:	4413      	add	r3, r2
 8012846:	009b      	lsls	r3, r3, #2
 8012848:	4403      	add	r3, r0
 801284a:	6019      	str	r1, [r3, #0]
 801284c:	e01b      	b.n	8012886 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801284e:	4b1c      	ldr	r3, [pc, #112]	@ (80128c0 <xTaskRemoveFromEventList+0x1ac>)
 8012850:	685b      	ldr	r3, [r3, #4]
 8012852:	61bb      	str	r3, [r7, #24]
 8012854:	6a3b      	ldr	r3, [r7, #32]
 8012856:	69ba      	ldr	r2, [r7, #24]
 8012858:	61da      	str	r2, [r3, #28]
 801285a:	69bb      	ldr	r3, [r7, #24]
 801285c:	689a      	ldr	r2, [r3, #8]
 801285e:	6a3b      	ldr	r3, [r7, #32]
 8012860:	621a      	str	r2, [r3, #32]
 8012862:	69bb      	ldr	r3, [r7, #24]
 8012864:	689b      	ldr	r3, [r3, #8]
 8012866:	6a3a      	ldr	r2, [r7, #32]
 8012868:	3218      	adds	r2, #24
 801286a:	605a      	str	r2, [r3, #4]
 801286c:	6a3b      	ldr	r3, [r7, #32]
 801286e:	f103 0218 	add.w	r2, r3, #24
 8012872:	69bb      	ldr	r3, [r7, #24]
 8012874:	609a      	str	r2, [r3, #8]
 8012876:	6a3b      	ldr	r3, [r7, #32]
 8012878:	4a11      	ldr	r2, [pc, #68]	@ (80128c0 <xTaskRemoveFromEventList+0x1ac>)
 801287a:	629a      	str	r2, [r3, #40]	@ 0x28
 801287c:	4b10      	ldr	r3, [pc, #64]	@ (80128c0 <xTaskRemoveFromEventList+0x1ac>)
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	3301      	adds	r3, #1
 8012882:	4a0f      	ldr	r2, [pc, #60]	@ (80128c0 <xTaskRemoveFromEventList+0x1ac>)
 8012884:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012886:	6a3b      	ldr	r3, [r7, #32]
 8012888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801288a:	4b0e      	ldr	r3, [pc, #56]	@ (80128c4 <xTaskRemoveFromEventList+0x1b0>)
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012890:	429a      	cmp	r2, r3
 8012892:	d905      	bls.n	80128a0 <xTaskRemoveFromEventList+0x18c>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8012894:	2301      	movs	r3, #1
 8012896:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8012898:	4b0b      	ldr	r3, [pc, #44]	@ (80128c8 <xTaskRemoveFromEventList+0x1b4>)
 801289a:	2201      	movs	r2, #1
 801289c:	601a      	str	r2, [r3, #0]
 801289e:	e001      	b.n	80128a4 <xTaskRemoveFromEventList+0x190>
        }
        else
        {
            xReturn = pdFALSE;
 80128a0:	2300      	movs	r3, #0
 80128a2:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 80128a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80128a6:	4618      	mov	r0, r3
 80128a8:	372c      	adds	r7, #44	@ 0x2c
 80128aa:	46bd      	mov	sp, r7
 80128ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128b0:	4770      	bx	lr
 80128b2:	bf00      	nop
 80128b4:	2401997c 	.word	0x2401997c
 80128b8:	2401995c 	.word	0x2401995c
 80128bc:	2401986c 	.word	0x2401986c
 80128c0:	24019928 	.word	0x24019928
 80128c4:	24019868 	.word	0x24019868
 80128c8:	24019968 	.word	0x24019968

080128cc <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80128cc:	b480      	push	{r7}
 80128ce:	b083      	sub	sp, #12
 80128d0:	af00      	add	r7, sp, #0
 80128d2:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80128d4:	4b06      	ldr	r3, [pc, #24]	@ (80128f0 <vTaskInternalSetTimeOutState+0x24>)
 80128d6:	681a      	ldr	r2, [r3, #0]
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80128dc:	4b05      	ldr	r3, [pc, #20]	@ (80128f4 <vTaskInternalSetTimeOutState+0x28>)
 80128de:	681a      	ldr	r2, [r3, #0]
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 80128e4:	bf00      	nop
 80128e6:	370c      	adds	r7, #12
 80128e8:	46bd      	mov	sp, r7
 80128ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ee:	4770      	bx	lr
 80128f0:	2401996c 	.word	0x2401996c
 80128f4:	24019958 	.word	0x24019958

080128f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80128f8:	b580      	push	{r7, lr}
 80128fa:	b088      	sub	sp, #32
 80128fc:	af00      	add	r7, sp, #0
 80128fe:	6078      	str	r0, [r7, #4]
 8012900:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	2b00      	cmp	r3, #0
 8012906:	d10d      	bne.n	8012924 <xTaskCheckForTimeOut+0x2c>
    __asm volatile
 8012908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801290c:	b672      	cpsid	i
 801290e:	f383 8811 	msr	BASEPRI, r3
 8012912:	f3bf 8f6f 	isb	sy
 8012916:	f3bf 8f4f 	dsb	sy
 801291a:	b662      	cpsie	i
 801291c:	613b      	str	r3, [r7, #16]
}
 801291e:	bf00      	nop
 8012920:	bf00      	nop
 8012922:	e7fd      	b.n	8012920 <xTaskCheckForTimeOut+0x28>
    configASSERT( pxTicksToWait );
 8012924:	683b      	ldr	r3, [r7, #0]
 8012926:	2b00      	cmp	r3, #0
 8012928:	d10d      	bne.n	8012946 <xTaskCheckForTimeOut+0x4e>
    __asm volatile
 801292a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801292e:	b672      	cpsid	i
 8012930:	f383 8811 	msr	BASEPRI, r3
 8012934:	f3bf 8f6f 	isb	sy
 8012938:	f3bf 8f4f 	dsb	sy
 801293c:	b662      	cpsie	i
 801293e:	60fb      	str	r3, [r7, #12]
}
 8012940:	bf00      	nop
 8012942:	bf00      	nop
 8012944:	e7fd      	b.n	8012942 <xTaskCheckForTimeOut+0x4a>

    taskENTER_CRITICAL();
 8012946:	f001 fb45 	bl	8013fd4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 801294a:	4b1b      	ldr	r3, [pc, #108]	@ (80129b8 <xTaskCheckForTimeOut+0xc0>)
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	685b      	ldr	r3, [r3, #4]
 8012954:	69ba      	ldr	r2, [r7, #24]
 8012956:	1ad3      	subs	r3, r2, r3
 8012958:	617b      	str	r3, [r7, #20]
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	681a      	ldr	r2, [r3, #0]
 801295e:	4b17      	ldr	r3, [pc, #92]	@ (80129bc <xTaskCheckForTimeOut+0xc4>)
 8012960:	681b      	ldr	r3, [r3, #0]
 8012962:	429a      	cmp	r2, r3
 8012964:	d00a      	beq.n	801297c <xTaskCheckForTimeOut+0x84>
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	685b      	ldr	r3, [r3, #4]
 801296a:	69ba      	ldr	r2, [r7, #24]
 801296c:	429a      	cmp	r2, r3
 801296e:	d305      	bcc.n	801297c <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8012970:	2301      	movs	r3, #1
 8012972:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8012974:	683b      	ldr	r3, [r7, #0]
 8012976:	2200      	movs	r2, #0
 8012978:	601a      	str	r2, [r3, #0]
 801297a:	e015      	b.n	80129a8 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait )
 801297c:	683b      	ldr	r3, [r7, #0]
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	697a      	ldr	r2, [r7, #20]
 8012982:	429a      	cmp	r2, r3
 8012984:	d20b      	bcs.n	801299e <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8012986:	683b      	ldr	r3, [r7, #0]
 8012988:	681a      	ldr	r2, [r3, #0]
 801298a:	697b      	ldr	r3, [r7, #20]
 801298c:	1ad2      	subs	r2, r2, r3
 801298e:	683b      	ldr	r3, [r7, #0]
 8012990:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8012992:	6878      	ldr	r0, [r7, #4]
 8012994:	f7ff ff9a 	bl	80128cc <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8012998:	2300      	movs	r3, #0
 801299a:	61fb      	str	r3, [r7, #28]
 801299c:	e004      	b.n	80129a8 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 801299e:	683b      	ldr	r3, [r7, #0]
 80129a0:	2200      	movs	r2, #0
 80129a2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80129a4:	2301      	movs	r3, #1
 80129a6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80129a8:	f001 fb4a 	bl	8014040 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 80129ac:	69fb      	ldr	r3, [r7, #28]
}
 80129ae:	4618      	mov	r0, r3
 80129b0:	3720      	adds	r7, #32
 80129b2:	46bd      	mov	sp, r7
 80129b4:	bd80      	pop	{r7, pc}
 80129b6:	bf00      	nop
 80129b8:	24019958 	.word	0x24019958
 80129bc:	2401996c 	.word	0x2401996c

080129c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80129c0:	b480      	push	{r7}
 80129c2:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80129c4:	4b03      	ldr	r3, [pc, #12]	@ (80129d4 <vTaskMissedYield+0x14>)
 80129c6:	2201      	movs	r2, #1
 80129c8:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 80129ca:	bf00      	nop
 80129cc:	46bd      	mov	sp, r7
 80129ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129d2:	4770      	bx	lr
 80129d4:	24019968 	.word	0x24019968

080129d8 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	b082      	sub	sp, #8
 80129dc:	af00      	add	r7, sp, #0
 80129de:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80129e0:	f000 f84c 	bl	8012a7c <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80129e4:	4b06      	ldr	r3, [pc, #24]	@ (8012a00 <prvIdleTask+0x28>)
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	2b01      	cmp	r3, #1
 80129ea:	d9f9      	bls.n	80129e0 <prvIdleTask+0x8>
            {
                taskYIELD();
 80129ec:	4b05      	ldr	r3, [pc, #20]	@ (8012a04 <prvIdleTask+0x2c>)
 80129ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80129f2:	601a      	str	r2, [r3, #0]
 80129f4:	f3bf 8f4f 	dsb	sy
 80129f8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80129fc:	e7f0      	b.n	80129e0 <prvIdleTask+0x8>
 80129fe:	bf00      	nop
 8012a00:	2401986c 	.word	0x2401986c
 8012a04:	e000ed04 	.word	0xe000ed04

08012a08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012a08:	b580      	push	{r7, lr}
 8012a0a:	b082      	sub	sp, #8
 8012a0c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012a0e:	2300      	movs	r3, #0
 8012a10:	607b      	str	r3, [r7, #4]
 8012a12:	e00c      	b.n	8012a2e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012a14:	687a      	ldr	r2, [r7, #4]
 8012a16:	4613      	mov	r3, r2
 8012a18:	009b      	lsls	r3, r3, #2
 8012a1a:	4413      	add	r3, r2
 8012a1c:	009b      	lsls	r3, r3, #2
 8012a1e:	4a10      	ldr	r2, [pc, #64]	@ (8012a60 <prvInitialiseTaskLists+0x58>)
 8012a20:	4413      	add	r3, r2
 8012a22:	4618      	mov	r0, r3
 8012a24:	f7fd fdae 	bl	8010584 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	3301      	adds	r3, #1
 8012a2c:	607b      	str	r3, [r7, #4]
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	2b06      	cmp	r3, #6
 8012a32:	d9ef      	bls.n	8012a14 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8012a34:	480b      	ldr	r0, [pc, #44]	@ (8012a64 <prvInitialiseTaskLists+0x5c>)
 8012a36:	f7fd fda5 	bl	8010584 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8012a3a:	480b      	ldr	r0, [pc, #44]	@ (8012a68 <prvInitialiseTaskLists+0x60>)
 8012a3c:	f7fd fda2 	bl	8010584 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8012a40:	480a      	ldr	r0, [pc, #40]	@ (8012a6c <prvInitialiseTaskLists+0x64>)
 8012a42:	f7fd fd9f 	bl	8010584 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8012a46:	480a      	ldr	r0, [pc, #40]	@ (8012a70 <prvInitialiseTaskLists+0x68>)
 8012a48:	f7fd fd9c 	bl	8010584 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8012a4c:	4b09      	ldr	r3, [pc, #36]	@ (8012a74 <prvInitialiseTaskLists+0x6c>)
 8012a4e:	4a05      	ldr	r2, [pc, #20]	@ (8012a64 <prvInitialiseTaskLists+0x5c>)
 8012a50:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012a52:	4b09      	ldr	r3, [pc, #36]	@ (8012a78 <prvInitialiseTaskLists+0x70>)
 8012a54:	4a04      	ldr	r2, [pc, #16]	@ (8012a68 <prvInitialiseTaskLists+0x60>)
 8012a56:	601a      	str	r2, [r3, #0]
}
 8012a58:	bf00      	nop
 8012a5a:	3708      	adds	r7, #8
 8012a5c:	46bd      	mov	sp, r7
 8012a5e:	bd80      	pop	{r7, pc}
 8012a60:	2401986c 	.word	0x2401986c
 8012a64:	240198f8 	.word	0x240198f8
 8012a68:	2401990c 	.word	0x2401990c
 8012a6c:	24019928 	.word	0x24019928
 8012a70:	2401993c 	.word	0x2401993c
 8012a74:	24019920 	.word	0x24019920
 8012a78:	24019924 	.word	0x24019924

08012a7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012a7c:	b580      	push	{r7, lr}
 8012a7e:	b082      	sub	sp, #8
 8012a80:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012a82:	e019      	b.n	8012ab8 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8012a84:	f001 faa6 	bl	8013fd4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8012a88:	4b10      	ldr	r3, [pc, #64]	@ (8012acc <prvCheckTasksWaitingTermination+0x50>)
 8012a8a:	68db      	ldr	r3, [r3, #12]
 8012a8c:	68db      	ldr	r3, [r3, #12]
 8012a8e:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	3304      	adds	r3, #4
 8012a94:	4618      	mov	r0, r3
 8012a96:	f7fd fdff 	bl	8010698 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8012a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8012ad0 <prvCheckTasksWaitingTermination+0x54>)
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	3b01      	subs	r3, #1
 8012aa0:	4a0b      	ldr	r2, [pc, #44]	@ (8012ad0 <prvCheckTasksWaitingTermination+0x54>)
 8012aa2:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8012aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8012ad4 <prvCheckTasksWaitingTermination+0x58>)
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	3b01      	subs	r3, #1
 8012aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8012ad4 <prvCheckTasksWaitingTermination+0x58>)
 8012aac:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8012aae:	f001 fac7 	bl	8014040 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8012ab2:	6878      	ldr	r0, [r7, #4]
 8012ab4:	f000 f8c4 	bl	8012c40 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012ab8:	4b06      	ldr	r3, [pc, #24]	@ (8012ad4 <prvCheckTasksWaitingTermination+0x58>)
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	d1e1      	bne.n	8012a84 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8012ac0:	bf00      	nop
 8012ac2:	bf00      	nop
 8012ac4:	3708      	adds	r7, #8
 8012ac6:	46bd      	mov	sp, r7
 8012ac8:	bd80      	pop	{r7, pc}
 8012aca:	bf00      	nop
 8012acc:	2401993c 	.word	0x2401993c
 8012ad0:	24019954 	.word	0x24019954
 8012ad4:	24019950 	.word	0x24019950

08012ad8 <vTaskGetInfo>:

    void vTaskGetInfo( TaskHandle_t xTask,
                       TaskStatus_t * pxTaskStatus,
                       BaseType_t xGetFreeStackSpace,
                       eTaskState eState )
    {
 8012ad8:	b580      	push	{r7, lr}
 8012ada:	b086      	sub	sp, #24
 8012adc:	af00      	add	r7, sp, #0
 8012ade:	60f8      	str	r0, [r7, #12]
 8012ae0:	60b9      	str	r1, [r7, #8]
 8012ae2:	607a      	str	r2, [r7, #4]
 8012ae4:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;

        traceENTER_vTaskGetInfo( xTask, pxTaskStatus, xGetFreeStackSpace, eState );

        /* xTask is NULL then get the state of the calling task. */
        pxTCB = prvGetTCBFromHandle( xTask );
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d102      	bne.n	8012af2 <vTaskGetInfo+0x1a>
 8012aec:	4b2a      	ldr	r3, [pc, #168]	@ (8012b98 <vTaskGetInfo+0xc0>)
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	e000      	b.n	8012af4 <vTaskGetInfo+0x1c>
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	617b      	str	r3, [r7, #20]

        pxTaskStatus->xHandle = pxTCB;
 8012af6:	68bb      	ldr	r3, [r7, #8]
 8012af8:	697a      	ldr	r2, [r7, #20]
 8012afa:	601a      	str	r2, [r3, #0]
        pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName[ 0 ] );
 8012afc:	697b      	ldr	r3, [r7, #20]
 8012afe:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8012b02:	68bb      	ldr	r3, [r7, #8]
 8012b04:	605a      	str	r2, [r3, #4]
        pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8012b06:	697b      	ldr	r3, [r7, #20]
 8012b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b0a:	68bb      	ldr	r3, [r7, #8]
 8012b0c:	611a      	str	r2, [r3, #16]
        pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8012b0e:	697b      	ldr	r3, [r7, #20]
 8012b10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012b12:	68bb      	ldr	r3, [r7, #8]
 8012b14:	61da      	str	r2, [r3, #28]
        #if ( ( portSTACK_GROWTH > 0 ) || ( configRECORD_STACK_HIGH_ADDRESS == 1 ) )
            pxTaskStatus->pxTopOfStack = ( StackType_t * ) pxTCB->pxTopOfStack;
            pxTaskStatus->pxEndOfStack = pxTCB->pxEndOfStack;
        #endif
        pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8012b16:	697b      	ldr	r3, [r7, #20]
 8012b18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012b1a:	68bb      	ldr	r3, [r7, #8]
 8012b1c:	609a      	str	r2, [r3, #8]
        }
        #endif

        #if ( configUSE_MUTEXES == 1 )
        {
            pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8012b1e:	697b      	ldr	r3, [r7, #20]
 8012b20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012b22:	68bb      	ldr	r3, [r7, #8]
 8012b24:	615a      	str	r2, [r3, #20]
        {
            pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
        }
        #else
        {
            pxTaskStatus->ulRunTimeCounter = ( configRUN_TIME_COUNTER_TYPE ) 0;
 8012b26:	68bb      	ldr	r3, [r7, #8]
 8012b28:	2200      	movs	r2, #0
 8012b2a:	619a      	str	r2, [r3, #24]
        #endif

        /* Obtaining the task state is a little fiddly, so is only done if the
         * value of eState passed into this function is eInvalid - otherwise the
         * state is just set to whatever is passed in. */
        if( eState != eInvalid )
 8012b2c:	78fb      	ldrb	r3, [r7, #3]
 8012b2e:	2b05      	cmp	r3, #5
 8012b30:	d018      	beq.n	8012b64 <vTaskGetInfo+0x8c>
        {
            if( taskTASK_IS_RUNNING( pxTCB ) == pdTRUE )
 8012b32:	4b19      	ldr	r3, [pc, #100]	@ (8012b98 <vTaskGetInfo+0xc0>)
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	697a      	ldr	r2, [r7, #20]
 8012b38:	429a      	cmp	r2, r3
 8012b3a:	d103      	bne.n	8012b44 <vTaskGetInfo+0x6c>
            {
                pxTaskStatus->eCurrentState = eRunning;
 8012b3c:	68bb      	ldr	r3, [r7, #8]
 8012b3e:	2200      	movs	r2, #0
 8012b40:	731a      	strb	r2, [r3, #12]
 8012b42:	e016      	b.n	8012b72 <vTaskGetInfo+0x9a>
            }
            else
            {
                pxTaskStatus->eCurrentState = eState;
 8012b44:	68bb      	ldr	r3, [r7, #8]
 8012b46:	78fa      	ldrb	r2, [r7, #3]
 8012b48:	731a      	strb	r2, [r3, #12]
                #endif /* INCLUDE_vTaskSuspend */

                /* Tasks can be in pending ready list and other state list at the
                 * same time. These tasks are in ready state no matter what state
                 * list the task is in. */
                taskENTER_CRITICAL();
 8012b4a:	f001 fa43 	bl	8013fd4 <vPortEnterCritical>
                {
                    if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdFALSE )
 8012b4e:	697b      	ldr	r3, [r7, #20]
 8012b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012b52:	4a12      	ldr	r2, [pc, #72]	@ (8012b9c <vTaskGetInfo+0xc4>)
 8012b54:	4293      	cmp	r3, r2
 8012b56:	d102      	bne.n	8012b5e <vTaskGetInfo+0x86>
                    {
                        pxTaskStatus->eCurrentState = eReady;
 8012b58:	68bb      	ldr	r3, [r7, #8]
 8012b5a:	2201      	movs	r2, #1
 8012b5c:	731a      	strb	r2, [r3, #12]
                    }
                }
                taskEXIT_CRITICAL();
 8012b5e:	f001 fa6f 	bl	8014040 <vPortExitCritical>
 8012b62:	e006      	b.n	8012b72 <vTaskGetInfo+0x9a>
            }
        }
        else
        {
            pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8012b64:	6978      	ldr	r0, [r7, #20]
 8012b66:	f7ff f903 	bl	8011d70 <eTaskGetState>
 8012b6a:	4603      	mov	r3, r0
 8012b6c:	461a      	mov	r2, r3
 8012b6e:	68bb      	ldr	r3, [r7, #8]
 8012b70:	731a      	strb	r2, [r3, #12]
        }

        /* Obtaining the stack space takes some time, so the xGetFreeStackSpace
         * parameter is provided to allow it to be skipped. */
        if( xGetFreeStackSpace != pdFALSE )
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d008      	beq.n	8012b8a <vTaskGetInfo+0xb2>
            {
                pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
            }
            #else
            {
                pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8012b78:	697b      	ldr	r3, [r7, #20]
 8012b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b7c:	4618      	mov	r0, r3
 8012b7e:	f000 f844 	bl	8012c0a <prvTaskCheckFreeStackSpace>
 8012b82:	4602      	mov	r2, r0
 8012b84:	68bb      	ldr	r3, [r7, #8]
 8012b86:	621a      	str	r2, [r3, #32]
        {
            pxTaskStatus->usStackHighWaterMark = 0;
        }

        traceRETURN_vTaskGetInfo();
    }
 8012b88:	e002      	b.n	8012b90 <vTaskGetInfo+0xb8>
            pxTaskStatus->usStackHighWaterMark = 0;
 8012b8a:	68bb      	ldr	r3, [r7, #8]
 8012b8c:	2200      	movs	r2, #0
 8012b8e:	621a      	str	r2, [r3, #32]
    }
 8012b90:	bf00      	nop
 8012b92:	3718      	adds	r7, #24
 8012b94:	46bd      	mov	sp, r7
 8012b96:	bd80      	pop	{r7, pc}
 8012b98:	24019868 	.word	0x24019868
 8012b9c:	24019928 	.word	0x24019928

08012ba0 <prvListTasksWithinSingleList>:
#if ( configUSE_TRACE_FACILITY == 1 )

    static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t * pxTaskStatusArray,
                                                     List_t * pxList,
                                                     eTaskState eState )
    {
 8012ba0:	b580      	push	{r7, lr}
 8012ba2:	b088      	sub	sp, #32
 8012ba4:	af00      	add	r7, sp, #0
 8012ba6:	60f8      	str	r0, [r7, #12]
 8012ba8:	60b9      	str	r1, [r7, #8]
 8012baa:	4613      	mov	r3, r2
 8012bac:	71fb      	strb	r3, [r7, #7]
        UBaseType_t uxTask = 0;
 8012bae:	2300      	movs	r3, #0
 8012bb0:	61fb      	str	r3, [r7, #28]
        const ListItem_t * pxEndMarker = listGET_END_MARKER( pxList );
 8012bb2:	68bb      	ldr	r3, [r7, #8]
 8012bb4:	3308      	adds	r3, #8
 8012bb6:	617b      	str	r3, [r7, #20]
        ListItem_t * pxIterator;
        TCB_t * pxTCB = NULL;
 8012bb8:	2300      	movs	r3, #0
 8012bba:	613b      	str	r3, [r7, #16]

        if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8012bbc:	68bb      	ldr	r3, [r7, #8]
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	2b00      	cmp	r3, #0
 8012bc2:	d01d      	beq.n	8012c00 <prvListTasksWithinSingleList+0x60>
        {
            /* Populate an TaskStatus_t structure within the
             * pxTaskStatusArray array for each task that is referenced from
             * pxList.  See the definition of TaskStatus_t in task.h for the
             * meaning of each TaskStatus_t structure member. */
            for( pxIterator = listGET_HEAD_ENTRY( pxList ); pxIterator != pxEndMarker; pxIterator = listGET_NEXT( pxIterator ) )
 8012bc4:	68bb      	ldr	r3, [r7, #8]
 8012bc6:	68db      	ldr	r3, [r3, #12]
 8012bc8:	61bb      	str	r3, [r7, #24]
 8012bca:	e015      	b.n	8012bf8 <prvListTasksWithinSingleList+0x58>
            {
                /* MISRA Ref 11.5.3 [Void pointer assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxTCB = listGET_LIST_ITEM_OWNER( pxIterator );
 8012bcc:	69bb      	ldr	r3, [r7, #24]
 8012bce:	68db      	ldr	r3, [r3, #12]
 8012bd0:	613b      	str	r3, [r7, #16]

                vTaskGetInfo( ( TaskHandle_t ) pxTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8012bd2:	69fa      	ldr	r2, [r7, #28]
 8012bd4:	4613      	mov	r3, r2
 8012bd6:	00db      	lsls	r3, r3, #3
 8012bd8:	4413      	add	r3, r2
 8012bda:	009b      	lsls	r3, r3, #2
 8012bdc:	461a      	mov	r2, r3
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	1899      	adds	r1, r3, r2
 8012be2:	79fb      	ldrb	r3, [r7, #7]
 8012be4:	2201      	movs	r2, #1
 8012be6:	6938      	ldr	r0, [r7, #16]
 8012be8:	f7ff ff76 	bl	8012ad8 <vTaskGetInfo>
                uxTask++;
 8012bec:	69fb      	ldr	r3, [r7, #28]
 8012bee:	3301      	adds	r3, #1
 8012bf0:	61fb      	str	r3, [r7, #28]
            for( pxIterator = listGET_HEAD_ENTRY( pxList ); pxIterator != pxEndMarker; pxIterator = listGET_NEXT( pxIterator ) )
 8012bf2:	69bb      	ldr	r3, [r7, #24]
 8012bf4:	685b      	ldr	r3, [r3, #4]
 8012bf6:	61bb      	str	r3, [r7, #24]
 8012bf8:	69ba      	ldr	r2, [r7, #24]
 8012bfa:	697b      	ldr	r3, [r7, #20]
 8012bfc:	429a      	cmp	r2, r3
 8012bfe:	d1e5      	bne.n	8012bcc <prvListTasksWithinSingleList+0x2c>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return uxTask;
 8012c00:	69fb      	ldr	r3, [r7, #28]
    }
 8012c02:	4618      	mov	r0, r3
 8012c04:	3720      	adds	r7, #32
 8012c06:	46bd      	mov	sp, r7
 8012c08:	bd80      	pop	{r7, pc}

08012c0a <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

    static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
    {
 8012c0a:	b480      	push	{r7}
 8012c0c:	b085      	sub	sp, #20
 8012c0e:	af00      	add	r7, sp, #0
 8012c10:	6078      	str	r0, [r7, #4]
        configSTACK_DEPTH_TYPE uxCount = 0U;
 8012c12:	2300      	movs	r3, #0
 8012c14:	60fb      	str	r3, [r7, #12]

        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8012c16:	e005      	b.n	8012c24 <prvTaskCheckFreeStackSpace+0x1a>
        {
            pucStackByte -= portSTACK_GROWTH;
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	3301      	adds	r3, #1
 8012c1c:	607b      	str	r3, [r7, #4]
            uxCount++;
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	3301      	adds	r3, #1
 8012c22:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	781b      	ldrb	r3, [r3, #0]
 8012c28:	2ba5      	cmp	r3, #165	@ 0xa5
 8012c2a:	d0f5      	beq.n	8012c18 <prvTaskCheckFreeStackSpace+0xe>
        }

        uxCount /= ( configSTACK_DEPTH_TYPE ) sizeof( StackType_t );
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	089b      	lsrs	r3, r3, #2
 8012c30:	60fb      	str	r3, [r7, #12]

        return uxCount;
 8012c32:	68fb      	ldr	r3, [r7, #12]
    }
 8012c34:	4618      	mov	r0, r3
 8012c36:	3714      	adds	r7, #20
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c3e:	4770      	bx	lr

08012c40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8012c40:	b580      	push	{r7, lr}
 8012c42:	b084      	sub	sp, #16
 8012c44:	af00      	add	r7, sp, #0
 8012c46:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d108      	bne.n	8012c64 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012c56:	4618      	mov	r0, r3
 8012c58:	f001 fc34 	bl	80144c4 <vPortFree>
                vPortFree( pxTCB );
 8012c5c:	6878      	ldr	r0, [r7, #4]
 8012c5e:	f001 fc31 	bl	80144c4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8012c62:	e01b      	b.n	8012c9c <prvDeleteTCB+0x5c>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012c6a:	2b01      	cmp	r3, #1
 8012c6c:	d103      	bne.n	8012c76 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8012c6e:	6878      	ldr	r0, [r7, #4]
 8012c70:	f001 fc28 	bl	80144c4 <vPortFree>
    }
 8012c74:	e012      	b.n	8012c9c <prvDeleteTCB+0x5c>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012c7c:	2b02      	cmp	r3, #2
 8012c7e:	d00d      	beq.n	8012c9c <prvDeleteTCB+0x5c>
    __asm volatile
 8012c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c84:	b672      	cpsid	i
 8012c86:	f383 8811 	msr	BASEPRI, r3
 8012c8a:	f3bf 8f6f 	isb	sy
 8012c8e:	f3bf 8f4f 	dsb	sy
 8012c92:	b662      	cpsie	i
 8012c94:	60fb      	str	r3, [r7, #12]
}
 8012c96:	bf00      	nop
 8012c98:	bf00      	nop
 8012c9a:	e7fd      	b.n	8012c98 <prvDeleteTCB+0x58>
    }
 8012c9c:	bf00      	nop
 8012c9e:	3710      	adds	r7, #16
 8012ca0:	46bd      	mov	sp, r7
 8012ca2:	bd80      	pop	{r7, pc}

08012ca4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012ca4:	b480      	push	{r7}
 8012ca6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8012cd4 <prvResetNextTaskUnblockTime+0x30>)
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	681b      	ldr	r3, [r3, #0]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d104      	bne.n	8012cbc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8012cb2:	4b09      	ldr	r3, [pc, #36]	@ (8012cd8 <prvResetNextTaskUnblockTime+0x34>)
 8012cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8012cb8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8012cba:	e005      	b.n	8012cc8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8012cbc:	4b05      	ldr	r3, [pc, #20]	@ (8012cd4 <prvResetNextTaskUnblockTime+0x30>)
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	68db      	ldr	r3, [r3, #12]
 8012cc2:	681b      	ldr	r3, [r3, #0]
 8012cc4:	4a04      	ldr	r2, [pc, #16]	@ (8012cd8 <prvResetNextTaskUnblockTime+0x34>)
 8012cc6:	6013      	str	r3, [r2, #0]
}
 8012cc8:	bf00      	nop
 8012cca:	46bd      	mov	sp, r7
 8012ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cd0:	4770      	bx	lr
 8012cd2:	bf00      	nop
 8012cd4:	24019920 	.word	0x24019920
 8012cd8:	24019974 	.word	0x24019974

08012cdc <xTaskGetCurrentTaskHandle>:

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) ) || ( configNUMBER_OF_CORES > 1 )

    #if ( configNUMBER_OF_CORES == 1 )
        TaskHandle_t xTaskGetCurrentTaskHandle( void )
        {
 8012cdc:	b480      	push	{r7}
 8012cde:	b083      	sub	sp, #12
 8012ce0:	af00      	add	r7, sp, #0
            traceENTER_xTaskGetCurrentTaskHandle();

            /* A critical section is not required as this is not called from
             * an interrupt and the current TCB will always be the same for any
             * individual execution thread. */
            xReturn = pxCurrentTCB;
 8012ce2:	4b05      	ldr	r3, [pc, #20]	@ (8012cf8 <xTaskGetCurrentTaskHandle+0x1c>)
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	607b      	str	r3, [r7, #4]

            traceRETURN_xTaskGetCurrentTaskHandle( xReturn );

            return xReturn;
 8012ce8:	687b      	ldr	r3, [r7, #4]
        }
 8012cea:	4618      	mov	r0, r3
 8012cec:	370c      	adds	r7, #12
 8012cee:	46bd      	mov	sp, r7
 8012cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf4:	4770      	bx	lr
 8012cf6:	bf00      	nop
 8012cf8:	24019868 	.word	0x24019868

08012cfc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8012cfc:	b480      	push	{r7}
 8012cfe:	b083      	sub	sp, #12
 8012d00:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8012d02:	4b0b      	ldr	r3, [pc, #44]	@ (8012d30 <xTaskGetSchedulerState+0x34>)
 8012d04:	681b      	ldr	r3, [r3, #0]
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d102      	bne.n	8012d10 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8012d0a:	2301      	movs	r3, #1
 8012d0c:	607b      	str	r3, [r7, #4]
 8012d0e:	e008      	b.n	8012d22 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8012d10:	4b08      	ldr	r3, [pc, #32]	@ (8012d34 <xTaskGetSchedulerState+0x38>)
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d102      	bne.n	8012d1e <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8012d18:	2302      	movs	r3, #2
 8012d1a:	607b      	str	r3, [r7, #4]
 8012d1c:	e001      	b.n	8012d22 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8012d1e:	2300      	movs	r3, #0
 8012d20:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 8012d22:	687b      	ldr	r3, [r7, #4]
    }
 8012d24:	4618      	mov	r0, r3
 8012d26:	370c      	adds	r7, #12
 8012d28:	46bd      	mov	sp, r7
 8012d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d2e:	4770      	bx	lr
 8012d30:	24019960 	.word	0x24019960
 8012d34:	2401997c 	.word	0x2401997c

08012d38 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8012d38:	b580      	push	{r7, lr}
 8012d3a:	b086      	sub	sp, #24
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8012d44:	2300      	movs	r3, #0
 8012d46:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	f000 8089 	beq.w	8012e62 <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012d50:	693b      	ldr	r3, [r7, #16]
 8012d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d54:	4b45      	ldr	r3, [pc, #276]	@ (8012e6c <xTaskPriorityInherit+0x134>)
 8012d56:	681b      	ldr	r3, [r3, #0]
 8012d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d5a:	429a      	cmp	r2, r3
 8012d5c:	d278      	bcs.n	8012e50 <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8012d5e:	693b      	ldr	r3, [r7, #16]
 8012d60:	699b      	ldr	r3, [r3, #24]
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	db06      	blt.n	8012d74 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 8012d66:	4b41      	ldr	r3, [pc, #260]	@ (8012e6c <xTaskPriorityInherit+0x134>)
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d6c:	f1c3 0207 	rsb	r2, r3, #7
 8012d70:	693b      	ldr	r3, [r7, #16]
 8012d72:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8012d74:	693b      	ldr	r3, [r7, #16]
 8012d76:	6959      	ldr	r1, [r3, #20]
 8012d78:	693b      	ldr	r3, [r7, #16]
 8012d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d7c:	4613      	mov	r3, r2
 8012d7e:	009b      	lsls	r3, r3, #2
 8012d80:	4413      	add	r3, r2
 8012d82:	009b      	lsls	r3, r3, #2
 8012d84:	4a3a      	ldr	r2, [pc, #232]	@ (8012e70 <xTaskPriorityInherit+0x138>)
 8012d86:	4413      	add	r3, r2
 8012d88:	4299      	cmp	r1, r3
 8012d8a:	d159      	bne.n	8012e40 <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012d8c:	693b      	ldr	r3, [r7, #16]
 8012d8e:	3304      	adds	r3, #4
 8012d90:	4618      	mov	r0, r3
 8012d92:	f7fd fc81 	bl	8010698 <uxListRemove>
 8012d96:	4603      	mov	r3, r0
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d10a      	bne.n	8012db2 <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8012d9c:	693b      	ldr	r3, [r7, #16]
 8012d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012da0:	2201      	movs	r2, #1
 8012da2:	fa02 f303 	lsl.w	r3, r2, r3
 8012da6:	43da      	mvns	r2, r3
 8012da8:	4b32      	ldr	r3, [pc, #200]	@ (8012e74 <xTaskPriorityInherit+0x13c>)
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	4013      	ands	r3, r2
 8012dae:	4a31      	ldr	r2, [pc, #196]	@ (8012e74 <xTaskPriorityInherit+0x13c>)
 8012db0:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012db2:	4b2e      	ldr	r3, [pc, #184]	@ (8012e6c <xTaskPriorityInherit+0x134>)
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012db8:	693b      	ldr	r3, [r7, #16]
 8012dba:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8012dbc:	693b      	ldr	r3, [r7, #16]
 8012dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dc0:	2201      	movs	r2, #1
 8012dc2:	409a      	lsls	r2, r3
 8012dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8012e74 <xTaskPriorityInherit+0x13c>)
 8012dc6:	681b      	ldr	r3, [r3, #0]
 8012dc8:	4313      	orrs	r3, r2
 8012dca:	4a2a      	ldr	r2, [pc, #168]	@ (8012e74 <xTaskPriorityInherit+0x13c>)
 8012dcc:	6013      	str	r3, [r2, #0]
 8012dce:	693b      	ldr	r3, [r7, #16]
 8012dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012dd2:	4927      	ldr	r1, [pc, #156]	@ (8012e70 <xTaskPriorityInherit+0x138>)
 8012dd4:	4613      	mov	r3, r2
 8012dd6:	009b      	lsls	r3, r3, #2
 8012dd8:	4413      	add	r3, r2
 8012dda:	009b      	lsls	r3, r3, #2
 8012ddc:	440b      	add	r3, r1
 8012dde:	3304      	adds	r3, #4
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	60fb      	str	r3, [r7, #12]
 8012de4:	693b      	ldr	r3, [r7, #16]
 8012de6:	68fa      	ldr	r2, [r7, #12]
 8012de8:	609a      	str	r2, [r3, #8]
 8012dea:	68fb      	ldr	r3, [r7, #12]
 8012dec:	689a      	ldr	r2, [r3, #8]
 8012dee:	693b      	ldr	r3, [r7, #16]
 8012df0:	60da      	str	r2, [r3, #12]
 8012df2:	68fb      	ldr	r3, [r7, #12]
 8012df4:	689b      	ldr	r3, [r3, #8]
 8012df6:	693a      	ldr	r2, [r7, #16]
 8012df8:	3204      	adds	r2, #4
 8012dfa:	605a      	str	r2, [r3, #4]
 8012dfc:	693b      	ldr	r3, [r7, #16]
 8012dfe:	1d1a      	adds	r2, r3, #4
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	609a      	str	r2, [r3, #8]
 8012e04:	693b      	ldr	r3, [r7, #16]
 8012e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e08:	4613      	mov	r3, r2
 8012e0a:	009b      	lsls	r3, r3, #2
 8012e0c:	4413      	add	r3, r2
 8012e0e:	009b      	lsls	r3, r3, #2
 8012e10:	4a17      	ldr	r2, [pc, #92]	@ (8012e70 <xTaskPriorityInherit+0x138>)
 8012e12:	441a      	add	r2, r3
 8012e14:	693b      	ldr	r3, [r7, #16]
 8012e16:	615a      	str	r2, [r3, #20]
 8012e18:	693b      	ldr	r3, [r7, #16]
 8012e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e1c:	4914      	ldr	r1, [pc, #80]	@ (8012e70 <xTaskPriorityInherit+0x138>)
 8012e1e:	4613      	mov	r3, r2
 8012e20:	009b      	lsls	r3, r3, #2
 8012e22:	4413      	add	r3, r2
 8012e24:	009b      	lsls	r3, r3, #2
 8012e26:	440b      	add	r3, r1
 8012e28:	681b      	ldr	r3, [r3, #0]
 8012e2a:	693a      	ldr	r2, [r7, #16]
 8012e2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8012e2e:	1c59      	adds	r1, r3, #1
 8012e30:	480f      	ldr	r0, [pc, #60]	@ (8012e70 <xTaskPriorityInherit+0x138>)
 8012e32:	4613      	mov	r3, r2
 8012e34:	009b      	lsls	r3, r3, #2
 8012e36:	4413      	add	r3, r2
 8012e38:	009b      	lsls	r3, r3, #2
 8012e3a:	4403      	add	r3, r0
 8012e3c:	6019      	str	r1, [r3, #0]
 8012e3e:	e004      	b.n	8012e4a <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012e40:	4b0a      	ldr	r3, [pc, #40]	@ (8012e6c <xTaskPriorityInherit+0x134>)
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e46:	693b      	ldr	r3, [r7, #16]
 8012e48:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8012e4a:	2301      	movs	r3, #1
 8012e4c:	617b      	str	r3, [r7, #20]
 8012e4e:	e008      	b.n	8012e62 <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012e50:	693b      	ldr	r3, [r7, #16]
 8012e52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012e54:	4b05      	ldr	r3, [pc, #20]	@ (8012e6c <xTaskPriorityInherit+0x134>)
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e5a:	429a      	cmp	r2, r3
 8012e5c:	d201      	bcs.n	8012e62 <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8012e5e:	2301      	movs	r3, #1
 8012e60:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 8012e62:	697b      	ldr	r3, [r7, #20]
    }
 8012e64:	4618      	mov	r0, r3
 8012e66:	3718      	adds	r7, #24
 8012e68:	46bd      	mov	sp, r7
 8012e6a:	bd80      	pop	{r7, pc}
 8012e6c:	24019868 	.word	0x24019868
 8012e70:	2401986c 	.word	0x2401986c
 8012e74:	2401995c 	.word	0x2401995c

08012e78 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8012e78:	b580      	push	{r7, lr}
 8012e7a:	b088      	sub	sp, #32
 8012e7c:	af00      	add	r7, sp, #0
 8012e7e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8012e84:	2300      	movs	r3, #0
 8012e86:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	f000 8094 	beq.w	8012fb8 <xTaskPriorityDisinherit+0x140>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8012e90:	4b4c      	ldr	r3, [pc, #304]	@ (8012fc4 <xTaskPriorityDisinherit+0x14c>)
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	69ba      	ldr	r2, [r7, #24]
 8012e96:	429a      	cmp	r2, r3
 8012e98:	d00d      	beq.n	8012eb6 <xTaskPriorityDisinherit+0x3e>
    __asm volatile
 8012e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e9e:	b672      	cpsid	i
 8012ea0:	f383 8811 	msr	BASEPRI, r3
 8012ea4:	f3bf 8f6f 	isb	sy
 8012ea8:	f3bf 8f4f 	dsb	sy
 8012eac:	b662      	cpsie	i
 8012eae:	613b      	str	r3, [r7, #16]
}
 8012eb0:	bf00      	nop
 8012eb2:	bf00      	nop
 8012eb4:	e7fd      	b.n	8012eb2 <xTaskPriorityDisinherit+0x3a>
            configASSERT( pxTCB->uxMutexesHeld );
 8012eb6:	69bb      	ldr	r3, [r7, #24]
 8012eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d10d      	bne.n	8012eda <xTaskPriorityDisinherit+0x62>
    __asm volatile
 8012ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ec2:	b672      	cpsid	i
 8012ec4:	f383 8811 	msr	BASEPRI, r3
 8012ec8:	f3bf 8f6f 	isb	sy
 8012ecc:	f3bf 8f4f 	dsb	sy
 8012ed0:	b662      	cpsie	i
 8012ed2:	60fb      	str	r3, [r7, #12]
}
 8012ed4:	bf00      	nop
 8012ed6:	bf00      	nop
 8012ed8:	e7fd      	b.n	8012ed6 <xTaskPriorityDisinherit+0x5e>
            ( pxTCB->uxMutexesHeld )--;
 8012eda:	69bb      	ldr	r3, [r7, #24]
 8012edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012ede:	1e5a      	subs	r2, r3, #1
 8012ee0:	69bb      	ldr	r3, [r7, #24]
 8012ee2:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012ee4:	69bb      	ldr	r3, [r7, #24]
 8012ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ee8:	69bb      	ldr	r3, [r7, #24]
 8012eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012eec:	429a      	cmp	r2, r3
 8012eee:	d063      	beq.n	8012fb8 <xTaskPriorityDisinherit+0x140>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012ef0:	69bb      	ldr	r3, [r7, #24]
 8012ef2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	d15f      	bne.n	8012fb8 <xTaskPriorityDisinherit+0x140>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012ef8:	69bb      	ldr	r3, [r7, #24]
 8012efa:	3304      	adds	r3, #4
 8012efc:	4618      	mov	r0, r3
 8012efe:	f7fd fbcb 	bl	8010698 <uxListRemove>
 8012f02:	4603      	mov	r3, r0
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d10a      	bne.n	8012f1e <xTaskPriorityDisinherit+0xa6>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8012f08:	69bb      	ldr	r3, [r7, #24]
 8012f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f0c:	2201      	movs	r2, #1
 8012f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8012f12:	43da      	mvns	r2, r3
 8012f14:	4b2c      	ldr	r3, [pc, #176]	@ (8012fc8 <xTaskPriorityDisinherit+0x150>)
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	4013      	ands	r3, r2
 8012f1a:	4a2b      	ldr	r2, [pc, #172]	@ (8012fc8 <xTaskPriorityDisinherit+0x150>)
 8012f1c:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012f1e:	69bb      	ldr	r3, [r7, #24]
 8012f20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012f22:	69bb      	ldr	r3, [r7, #24]
 8012f24:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8012f26:	69bb      	ldr	r3, [r7, #24]
 8012f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f2a:	f1c3 0207 	rsb	r2, r3, #7
 8012f2e:	69bb      	ldr	r3, [r7, #24]
 8012f30:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8012f32:	69bb      	ldr	r3, [r7, #24]
 8012f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f36:	2201      	movs	r2, #1
 8012f38:	409a      	lsls	r2, r3
 8012f3a:	4b23      	ldr	r3, [pc, #140]	@ (8012fc8 <xTaskPriorityDisinherit+0x150>)
 8012f3c:	681b      	ldr	r3, [r3, #0]
 8012f3e:	4313      	orrs	r3, r2
 8012f40:	4a21      	ldr	r2, [pc, #132]	@ (8012fc8 <xTaskPriorityDisinherit+0x150>)
 8012f42:	6013      	str	r3, [r2, #0]
 8012f44:	69bb      	ldr	r3, [r7, #24]
 8012f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f48:	4920      	ldr	r1, [pc, #128]	@ (8012fcc <xTaskPriorityDisinherit+0x154>)
 8012f4a:	4613      	mov	r3, r2
 8012f4c:	009b      	lsls	r3, r3, #2
 8012f4e:	4413      	add	r3, r2
 8012f50:	009b      	lsls	r3, r3, #2
 8012f52:	440b      	add	r3, r1
 8012f54:	3304      	adds	r3, #4
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	617b      	str	r3, [r7, #20]
 8012f5a:	69bb      	ldr	r3, [r7, #24]
 8012f5c:	697a      	ldr	r2, [r7, #20]
 8012f5e:	609a      	str	r2, [r3, #8]
 8012f60:	697b      	ldr	r3, [r7, #20]
 8012f62:	689a      	ldr	r2, [r3, #8]
 8012f64:	69bb      	ldr	r3, [r7, #24]
 8012f66:	60da      	str	r2, [r3, #12]
 8012f68:	697b      	ldr	r3, [r7, #20]
 8012f6a:	689b      	ldr	r3, [r3, #8]
 8012f6c:	69ba      	ldr	r2, [r7, #24]
 8012f6e:	3204      	adds	r2, #4
 8012f70:	605a      	str	r2, [r3, #4]
 8012f72:	69bb      	ldr	r3, [r7, #24]
 8012f74:	1d1a      	adds	r2, r3, #4
 8012f76:	697b      	ldr	r3, [r7, #20]
 8012f78:	609a      	str	r2, [r3, #8]
 8012f7a:	69bb      	ldr	r3, [r7, #24]
 8012f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f7e:	4613      	mov	r3, r2
 8012f80:	009b      	lsls	r3, r3, #2
 8012f82:	4413      	add	r3, r2
 8012f84:	009b      	lsls	r3, r3, #2
 8012f86:	4a11      	ldr	r2, [pc, #68]	@ (8012fcc <xTaskPriorityDisinherit+0x154>)
 8012f88:	441a      	add	r2, r3
 8012f8a:	69bb      	ldr	r3, [r7, #24]
 8012f8c:	615a      	str	r2, [r3, #20]
 8012f8e:	69bb      	ldr	r3, [r7, #24]
 8012f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f92:	490e      	ldr	r1, [pc, #56]	@ (8012fcc <xTaskPriorityDisinherit+0x154>)
 8012f94:	4613      	mov	r3, r2
 8012f96:	009b      	lsls	r3, r3, #2
 8012f98:	4413      	add	r3, r2
 8012f9a:	009b      	lsls	r3, r3, #2
 8012f9c:	440b      	add	r3, r1
 8012f9e:	681b      	ldr	r3, [r3, #0]
 8012fa0:	69ba      	ldr	r2, [r7, #24]
 8012fa2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8012fa4:	1c59      	adds	r1, r3, #1
 8012fa6:	4809      	ldr	r0, [pc, #36]	@ (8012fcc <xTaskPriorityDisinherit+0x154>)
 8012fa8:	4613      	mov	r3, r2
 8012faa:	009b      	lsls	r3, r3, #2
 8012fac:	4413      	add	r3, r2
 8012fae:	009b      	lsls	r3, r3, #2
 8012fb0:	4403      	add	r3, r0
 8012fb2:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8012fb4:	2301      	movs	r3, #1
 8012fb6:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 8012fb8:	69fb      	ldr	r3, [r7, #28]
    }
 8012fba:	4618      	mov	r0, r3
 8012fbc:	3720      	adds	r7, #32
 8012fbe:	46bd      	mov	sp, r7
 8012fc0:	bd80      	pop	{r7, pc}
 8012fc2:	bf00      	nop
 8012fc4:	24019868 	.word	0x24019868
 8012fc8:	2401995c 	.word	0x2401995c
 8012fcc:	2401986c 	.word	0x2401986c

08012fd0 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8012fd0:	b580      	push	{r7, lr}
 8012fd2:	b08a      	sub	sp, #40	@ 0x28
 8012fd4:	af00      	add	r7, sp, #0
 8012fd6:	6078      	str	r0, [r7, #4]
 8012fd8:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8012fde:	2301      	movs	r3, #1
 8012fe0:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	f000 80aa 	beq.w	801313e <vTaskPriorityDisinheritAfterTimeout+0x16e>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8012fea:	6a3b      	ldr	r3, [r7, #32]
 8012fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d10d      	bne.n	801300e <vTaskPriorityDisinheritAfterTimeout+0x3e>
    __asm volatile
 8012ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ff6:	b672      	cpsid	i
 8012ff8:	f383 8811 	msr	BASEPRI, r3
 8012ffc:	f3bf 8f6f 	isb	sy
 8013000:	f3bf 8f4f 	dsb	sy
 8013004:	b662      	cpsie	i
 8013006:	613b      	str	r3, [r7, #16]
}
 8013008:	bf00      	nop
 801300a:	bf00      	nop
 801300c:	e7fd      	b.n	801300a <vTaskPriorityDisinheritAfterTimeout+0x3a>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801300e:	6a3b      	ldr	r3, [r7, #32]
 8013010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013012:	683a      	ldr	r2, [r7, #0]
 8013014:	429a      	cmp	r2, r3
 8013016:	d902      	bls.n	801301e <vTaskPriorityDisinheritAfterTimeout+0x4e>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013018:	683b      	ldr	r3, [r7, #0]
 801301a:	627b      	str	r3, [r7, #36]	@ 0x24
 801301c:	e002      	b.n	8013024 <vTaskPriorityDisinheritAfterTimeout+0x54>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 801301e:	6a3b      	ldr	r3, [r7, #32]
 8013020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013022:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8013024:	6a3b      	ldr	r3, [r7, #32]
 8013026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013028:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801302a:	429a      	cmp	r2, r3
 801302c:	f000 8087 	beq.w	801313e <vTaskPriorityDisinheritAfterTimeout+0x16e>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8013030:	6a3b      	ldr	r3, [r7, #32]
 8013032:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013034:	69fa      	ldr	r2, [r7, #28]
 8013036:	429a      	cmp	r2, r3
 8013038:	f040 8081 	bne.w	801313e <vTaskPriorityDisinheritAfterTimeout+0x16e>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 801303c:	4b42      	ldr	r3, [pc, #264]	@ (8013148 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	6a3a      	ldr	r2, [r7, #32]
 8013042:	429a      	cmp	r2, r3
 8013044:	d10d      	bne.n	8013062 <vTaskPriorityDisinheritAfterTimeout+0x92>
    __asm volatile
 8013046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801304a:	b672      	cpsid	i
 801304c:	f383 8811 	msr	BASEPRI, r3
 8013050:	f3bf 8f6f 	isb	sy
 8013054:	f3bf 8f4f 	dsb	sy
 8013058:	b662      	cpsie	i
 801305a:	60fb      	str	r3, [r7, #12]
}
 801305c:	bf00      	nop
 801305e:	bf00      	nop
 8013060:	e7fd      	b.n	801305e <vTaskPriorityDisinheritAfterTimeout+0x8e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8013062:	6a3b      	ldr	r3, [r7, #32]
 8013064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013066:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8013068:	6a3b      	ldr	r3, [r7, #32]
 801306a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801306c:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 801306e:	6a3b      	ldr	r3, [r7, #32]
 8013070:	699b      	ldr	r3, [r3, #24]
 8013072:	2b00      	cmp	r3, #0
 8013074:	db04      	blt.n	8013080 <vTaskPriorityDisinheritAfterTimeout+0xb0>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8013076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013078:	f1c3 0207 	rsb	r2, r3, #7
 801307c:	6a3b      	ldr	r3, [r7, #32]
 801307e:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8013080:	6a3b      	ldr	r3, [r7, #32]
 8013082:	6959      	ldr	r1, [r3, #20]
 8013084:	69ba      	ldr	r2, [r7, #24]
 8013086:	4613      	mov	r3, r2
 8013088:	009b      	lsls	r3, r3, #2
 801308a:	4413      	add	r3, r2
 801308c:	009b      	lsls	r3, r3, #2
 801308e:	4a2f      	ldr	r2, [pc, #188]	@ (801314c <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8013090:	4413      	add	r3, r2
 8013092:	4299      	cmp	r1, r3
 8013094:	d153      	bne.n	801313e <vTaskPriorityDisinheritAfterTimeout+0x16e>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013096:	6a3b      	ldr	r3, [r7, #32]
 8013098:	3304      	adds	r3, #4
 801309a:	4618      	mov	r0, r3
 801309c:	f7fd fafc 	bl	8010698 <uxListRemove>
 80130a0:	4603      	mov	r3, r0
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	d10a      	bne.n	80130bc <vTaskPriorityDisinheritAfterTimeout+0xec>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80130a6:	6a3b      	ldr	r3, [r7, #32]
 80130a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130aa:	2201      	movs	r2, #1
 80130ac:	fa02 f303 	lsl.w	r3, r2, r3
 80130b0:	43da      	mvns	r2, r3
 80130b2:	4b27      	ldr	r3, [pc, #156]	@ (8013150 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80130b4:	681b      	ldr	r3, [r3, #0]
 80130b6:	4013      	ands	r3, r2
 80130b8:	4a25      	ldr	r2, [pc, #148]	@ (8013150 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80130ba:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 80130bc:	6a3b      	ldr	r3, [r7, #32]
 80130be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130c0:	2201      	movs	r2, #1
 80130c2:	409a      	lsls	r2, r3
 80130c4:	4b22      	ldr	r3, [pc, #136]	@ (8013150 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	4313      	orrs	r3, r2
 80130ca:	4a21      	ldr	r2, [pc, #132]	@ (8013150 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80130cc:	6013      	str	r3, [r2, #0]
 80130ce:	6a3b      	ldr	r3, [r7, #32]
 80130d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130d2:	491e      	ldr	r1, [pc, #120]	@ (801314c <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 80130d4:	4613      	mov	r3, r2
 80130d6:	009b      	lsls	r3, r3, #2
 80130d8:	4413      	add	r3, r2
 80130da:	009b      	lsls	r3, r3, #2
 80130dc:	440b      	add	r3, r1
 80130de:	3304      	adds	r3, #4
 80130e0:	681b      	ldr	r3, [r3, #0]
 80130e2:	617b      	str	r3, [r7, #20]
 80130e4:	6a3b      	ldr	r3, [r7, #32]
 80130e6:	697a      	ldr	r2, [r7, #20]
 80130e8:	609a      	str	r2, [r3, #8]
 80130ea:	697b      	ldr	r3, [r7, #20]
 80130ec:	689a      	ldr	r2, [r3, #8]
 80130ee:	6a3b      	ldr	r3, [r7, #32]
 80130f0:	60da      	str	r2, [r3, #12]
 80130f2:	697b      	ldr	r3, [r7, #20]
 80130f4:	689b      	ldr	r3, [r3, #8]
 80130f6:	6a3a      	ldr	r2, [r7, #32]
 80130f8:	3204      	adds	r2, #4
 80130fa:	605a      	str	r2, [r3, #4]
 80130fc:	6a3b      	ldr	r3, [r7, #32]
 80130fe:	1d1a      	adds	r2, r3, #4
 8013100:	697b      	ldr	r3, [r7, #20]
 8013102:	609a      	str	r2, [r3, #8]
 8013104:	6a3b      	ldr	r3, [r7, #32]
 8013106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013108:	4613      	mov	r3, r2
 801310a:	009b      	lsls	r3, r3, #2
 801310c:	4413      	add	r3, r2
 801310e:	009b      	lsls	r3, r3, #2
 8013110:	4a0e      	ldr	r2, [pc, #56]	@ (801314c <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8013112:	441a      	add	r2, r3
 8013114:	6a3b      	ldr	r3, [r7, #32]
 8013116:	615a      	str	r2, [r3, #20]
 8013118:	6a3b      	ldr	r3, [r7, #32]
 801311a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801311c:	490b      	ldr	r1, [pc, #44]	@ (801314c <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 801311e:	4613      	mov	r3, r2
 8013120:	009b      	lsls	r3, r3, #2
 8013122:	4413      	add	r3, r2
 8013124:	009b      	lsls	r3, r3, #2
 8013126:	440b      	add	r3, r1
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	6a3a      	ldr	r2, [r7, #32]
 801312c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 801312e:	1c59      	adds	r1, r3, #1
 8013130:	4806      	ldr	r0, [pc, #24]	@ (801314c <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8013132:	4613      	mov	r3, r2
 8013134:	009b      	lsls	r3, r3, #2
 8013136:	4413      	add	r3, r2
 8013138:	009b      	lsls	r3, r3, #2
 801313a:	4403      	add	r3, r0
 801313c:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 801313e:	bf00      	nop
 8013140:	3728      	adds	r7, #40	@ 0x28
 8013142:	46bd      	mov	sp, r7
 8013144:	bd80      	pop	{r7, pc}
 8013146:	bf00      	nop
 8013148:	24019868 	.word	0x24019868
 801314c:	2401986c 	.word	0x2401986c
 8013150:	2401995c 	.word	0x2401995c

08013154 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8013154:	b480      	push	{r7}
 8013156:	b083      	sub	sp, #12
 8013158:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 801315a:	4b09      	ldr	r3, [pc, #36]	@ (8013180 <pvTaskIncrementMutexHeldCount+0x2c>)
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	2b00      	cmp	r3, #0
 8013164:	d004      	beq.n	8013170 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801316a:	1c5a      	adds	r2, r3, #1
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 8013170:	687b      	ldr	r3, [r7, #4]
    }
 8013172:	4618      	mov	r0, r3
 8013174:	370c      	adds	r7, #12
 8013176:	46bd      	mov	sp, r7
 8013178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801317c:	4770      	bx	lr
 801317e:	bf00      	nop
 8013180:	24019868 	.word	0x24019868

08013184 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWaitOn,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8013184:	b580      	push	{r7, lr}
 8013186:	b088      	sub	sp, #32
 8013188:	af00      	add	r7, sp, #0
 801318a:	60f8      	str	r0, [r7, #12]
 801318c:	60b9      	str	r1, [r7, #8]
 801318e:	607a      	str	r2, [r7, #4]
 8013190:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn, xAlreadyYielded, xShouldBlock = pdFALSE;
 8013192:	2300      	movs	r3, #0
 8013194:	61bb      	str	r3, [r7, #24]

        traceENTER_xTaskGenericNotifyWait( uxIndexToWaitOn, ulBitsToClearOnEntry, ulBitsToClearOnExit, pulNotificationValue, xTicksToWait );

        configASSERT( uxIndexToWaitOn < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	2b00      	cmp	r3, #0
 801319a:	d00d      	beq.n	80131b8 <xTaskGenericNotifyWait+0x34>
    __asm volatile
 801319c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131a0:	b672      	cpsid	i
 80131a2:	f383 8811 	msr	BASEPRI, r3
 80131a6:	f3bf 8f6f 	isb	sy
 80131aa:	f3bf 8f4f 	dsb	sy
 80131ae:	b662      	cpsie	i
 80131b0:	613b      	str	r3, [r7, #16]
}
 80131b2:	bf00      	nop
 80131b4:	bf00      	nop
 80131b6:	e7fd      	b.n	80131b4 <xTaskGenericNotifyWait+0x30>

        /* We suspend the scheduler here as prvAddCurrentTaskToDelayedList is a
         * non-deterministic operation. */
        vTaskSuspendAll();
 80131b8:	f7fe feec 	bl	8011f94 <vTaskSuspendAll>
        {
            /* We MUST enter a critical section to atomically check and update the
             * task notification value. If we do not do so, a notification from
             * an ISR will get lost. */
            taskENTER_CRITICAL();
 80131bc:	f000 ff0a 	bl	8013fd4 <vPortEnterCritical>
            {
                /* Only block if a notification is not already pending. */
                if( pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] != taskNOTIFICATION_RECEIVED )
 80131c0:	4b3b      	ldr	r3, [pc, #236]	@ (80132b0 <xTaskGenericNotifyWait+0x12c>)
 80131c2:	681a      	ldr	r2, [r3, #0]
 80131c4:	68fb      	ldr	r3, [r7, #12]
 80131c6:	4413      	add	r3, r2
 80131c8:	3358      	adds	r3, #88	@ 0x58
 80131ca:	781b      	ldrb	r3, [r3, #0]
 80131cc:	b2db      	uxtb	r3, r3
 80131ce:	2b02      	cmp	r3, #2
 80131d0:	d01a      	beq.n	8013208 <xTaskGenericNotifyWait+0x84>
                {
                    /* Clear bits in the task's notification value as bits may get
                     * set by the notifying task or interrupt. This can be used
                     * to clear the value to zero. */
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] &= ~ulBitsToClearOnEntry;
 80131d2:	4b37      	ldr	r3, [pc, #220]	@ (80132b0 <xTaskGenericNotifyWait+0x12c>)
 80131d4:	681a      	ldr	r2, [r3, #0]
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	3314      	adds	r3, #20
 80131da:	009b      	lsls	r3, r3, #2
 80131dc:	4413      	add	r3, r2
 80131de:	6859      	ldr	r1, [r3, #4]
 80131e0:	68bb      	ldr	r3, [r7, #8]
 80131e2:	43db      	mvns	r3, r3
 80131e4:	4019      	ands	r1, r3
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	3314      	adds	r3, #20
 80131ea:	009b      	lsls	r3, r3, #2
 80131ec:	4413      	add	r3, r2
 80131ee:	6059      	str	r1, [r3, #4]

                    /* Mark this task as waiting for a notification. */
                    pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskWAITING_NOTIFICATION;
 80131f0:	4b2f      	ldr	r3, [pc, #188]	@ (80132b0 <xTaskGenericNotifyWait+0x12c>)
 80131f2:	681a      	ldr	r2, [r3, #0]
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	4413      	add	r3, r2
 80131f8:	3358      	adds	r3, #88	@ 0x58
 80131fa:	2201      	movs	r2, #1
 80131fc:	701a      	strb	r2, [r3, #0]

                    if( xTicksToWait > ( TickType_t ) 0 )
 80131fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013200:	2b00      	cmp	r3, #0
 8013202:	d001      	beq.n	8013208 <xTaskGenericNotifyWait+0x84>
                    {
                        xShouldBlock = pdTRUE;
 8013204:	2301      	movs	r3, #1
 8013206:	61bb      	str	r3, [r7, #24]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 8013208:	f000 ff1a 	bl	8014040 <vPortExitCritical>

            /* We are now out of the critical section but the scheduler is still
             * suspended, so we are safe to do non-deterministic operations such
             * as prvAddCurrentTaskToDelayedList. */
            if( xShouldBlock == pdTRUE )
 801320c:	69bb      	ldr	r3, [r7, #24]
 801320e:	2b01      	cmp	r3, #1
 8013210:	d103      	bne.n	801321a <xTaskGenericNotifyWait+0x96>
            {
                traceTASK_NOTIFY_WAIT_BLOCK( uxIndexToWaitOn );
                prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013212:	2101      	movs	r1, #1
 8013214:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013216:	f000 f987 	bl	8013528 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 801321a:	f7fe fec9 	bl	8011fb0 <xTaskResumeAll>
 801321e:	6178      	str	r0, [r7, #20]

        /* Force a reschedule if xTaskResumeAll has not already done so. */
        if( ( xShouldBlock == pdTRUE ) && ( xAlreadyYielded == pdFALSE ) )
 8013220:	69bb      	ldr	r3, [r7, #24]
 8013222:	2b01      	cmp	r3, #1
 8013224:	d10a      	bne.n	801323c <xTaskGenericNotifyWait+0xb8>
 8013226:	697b      	ldr	r3, [r7, #20]
 8013228:	2b00      	cmp	r3, #0
 801322a:	d107      	bne.n	801323c <xTaskGenericNotifyWait+0xb8>
        {
            taskYIELD_WITHIN_API();
 801322c:	4b21      	ldr	r3, [pc, #132]	@ (80132b4 <xTaskGenericNotifyWait+0x130>)
 801322e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013232:	601a      	str	r2, [r3, #0]
 8013234:	f3bf 8f4f 	dsb	sy
 8013238:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 801323c:	f000 feca 	bl	8013fd4 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWaitOn );

            if( pulNotificationValue != NULL )
 8013240:	683b      	ldr	r3, [r7, #0]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d008      	beq.n	8013258 <xTaskGenericNotifyWait+0xd4>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ];
 8013246:	4b1a      	ldr	r3, [pc, #104]	@ (80132b0 <xTaskGenericNotifyWait+0x12c>)
 8013248:	681a      	ldr	r2, [r3, #0]
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	3314      	adds	r3, #20
 801324e:	009b      	lsls	r3, r3, #2
 8013250:	4413      	add	r3, r2
 8013252:	685a      	ldr	r2, [r3, #4]
 8013254:	683b      	ldr	r3, [r7, #0]
 8013256:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] != taskNOTIFICATION_RECEIVED )
 8013258:	4b15      	ldr	r3, [pc, #84]	@ (80132b0 <xTaskGenericNotifyWait+0x12c>)
 801325a:	681a      	ldr	r2, [r3, #0]
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	4413      	add	r3, r2
 8013260:	3358      	adds	r3, #88	@ 0x58
 8013262:	781b      	ldrb	r3, [r3, #0]
 8013264:	b2db      	uxtb	r3, r3
 8013266:	2b02      	cmp	r3, #2
 8013268:	d002      	beq.n	8013270 <xTaskGenericNotifyWait+0xec>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 801326a:	2300      	movs	r3, #0
 801326c:	61fb      	str	r3, [r7, #28]
 801326e:	e010      	b.n	8013292 <xTaskGenericNotifyWait+0x10e>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] &= ~ulBitsToClearOnExit;
 8013270:	4b0f      	ldr	r3, [pc, #60]	@ (80132b0 <xTaskGenericNotifyWait+0x12c>)
 8013272:	681a      	ldr	r2, [r3, #0]
 8013274:	68fb      	ldr	r3, [r7, #12]
 8013276:	3314      	adds	r3, #20
 8013278:	009b      	lsls	r3, r3, #2
 801327a:	4413      	add	r3, r2
 801327c:	6859      	ldr	r1, [r3, #4]
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	43db      	mvns	r3, r3
 8013282:	4019      	ands	r1, r3
 8013284:	68fb      	ldr	r3, [r7, #12]
 8013286:	3314      	adds	r3, #20
 8013288:	009b      	lsls	r3, r3, #2
 801328a:	4413      	add	r3, r2
 801328c:	6059      	str	r1, [r3, #4]
                xReturn = pdTRUE;
 801328e:	2301      	movs	r3, #1
 8013290:	61fb      	str	r3, [r7, #28]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskNOT_WAITING_NOTIFICATION;
 8013292:	4b07      	ldr	r3, [pc, #28]	@ (80132b0 <xTaskGenericNotifyWait+0x12c>)
 8013294:	681a      	ldr	r2, [r3, #0]
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	4413      	add	r3, r2
 801329a:	3358      	adds	r3, #88	@ 0x58
 801329c:	2200      	movs	r2, #0
 801329e:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 80132a0:	f000 fece 	bl	8014040 <vPortExitCritical>

        traceRETURN_xTaskGenericNotifyWait( xReturn );

        return xReturn;
 80132a4:	69fb      	ldr	r3, [r7, #28]
    }
 80132a6:	4618      	mov	r0, r3
 80132a8:	3720      	adds	r7, #32
 80132aa:	46bd      	mov	sp, r7
 80132ac:	bd80      	pop	{r7, pc}
 80132ae:	bf00      	nop
 80132b0:	24019868 	.word	0x24019868
 80132b4:	e000ed04 	.word	0xe000ed04

080132b8 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 80132b8:	b580      	push	{r7, lr}
 80132ba:	b08e      	sub	sp, #56	@ 0x38
 80132bc:	af00      	add	r7, sp, #0
 80132be:	60f8      	str	r0, [r7, #12]
 80132c0:	60b9      	str	r1, [r7, #8]
 80132c2:	607a      	str	r2, [r7, #4]
 80132c4:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 80132c6:	2301      	movs	r3, #1
 80132c8:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t ucOriginalNotifyState;

        traceENTER_xTaskGenericNotify( xTaskToNotify, uxIndexToNotify, ulValue, eAction, pulPreviousNotificationValue );

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80132ca:	68bb      	ldr	r3, [r7, #8]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d00d      	beq.n	80132ec <xTaskGenericNotify+0x34>
    __asm volatile
 80132d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132d4:	b672      	cpsid	i
 80132d6:	f383 8811 	msr	BASEPRI, r3
 80132da:	f3bf 8f6f 	isb	sy
 80132de:	f3bf 8f4f 	dsb	sy
 80132e2:	b662      	cpsie	i
 80132e4:	623b      	str	r3, [r7, #32]
}
 80132e6:	bf00      	nop
 80132e8:	bf00      	nop
 80132ea:	e7fd      	b.n	80132e8 <xTaskGenericNotify+0x30>
        configASSERT( xTaskToNotify );
 80132ec:	68fb      	ldr	r3, [r7, #12]
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	d10d      	bne.n	801330e <xTaskGenericNotify+0x56>
    __asm volatile
 80132f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132f6:	b672      	cpsid	i
 80132f8:	f383 8811 	msr	BASEPRI, r3
 80132fc:	f3bf 8f6f 	isb	sy
 8013300:	f3bf 8f4f 	dsb	sy
 8013304:	b662      	cpsie	i
 8013306:	61fb      	str	r3, [r7, #28]
}
 8013308:	bf00      	nop
 801330a:	bf00      	nop
 801330c:	e7fd      	b.n	801330a <xTaskGenericNotify+0x52>
        pxTCB = xTaskToNotify;
 801330e:	68fb      	ldr	r3, [r7, #12]
 8013310:	633b      	str	r3, [r7, #48]	@ 0x30

        taskENTER_CRITICAL();
 8013312:	f000 fe5f 	bl	8013fd4 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8013316:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013318:	2b00      	cmp	r3, #0
 801331a:	d007      	beq.n	801332c <xTaskGenericNotify+0x74>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 801331c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801331e:	68bb      	ldr	r3, [r7, #8]
 8013320:	3314      	adds	r3, #20
 8013322:	009b      	lsls	r3, r3, #2
 8013324:	4413      	add	r3, r2
 8013326:	685a      	ldr	r2, [r3, #4]
 8013328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801332a:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 801332c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801332e:	68bb      	ldr	r3, [r7, #8]
 8013330:	4413      	add	r3, r2
 8013332:	3358      	adds	r3, #88	@ 0x58
 8013334:	781b      	ldrb	r3, [r3, #0]
 8013336:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 801333a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801333c:	68bb      	ldr	r3, [r7, #8]
 801333e:	4413      	add	r3, r2
 8013340:	3358      	adds	r3, #88	@ 0x58
 8013342:	2202      	movs	r2, #2
 8013344:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8013346:	78fb      	ldrb	r3, [r7, #3]
 8013348:	2b04      	cmp	r3, #4
 801334a:	d841      	bhi.n	80133d0 <xTaskGenericNotify+0x118>
 801334c:	a201      	add	r2, pc, #4	@ (adr r2, 8013354 <xTaskGenericNotify+0x9c>)
 801334e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013352:	bf00      	nop
 8013354:	080133f5 	.word	0x080133f5
 8013358:	08013369 	.word	0x08013369
 801335c:	08013387 	.word	0x08013387
 8013360:	080133a3 	.word	0x080133a3
 8013364:	080133b3 	.word	0x080133b3
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8013368:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801336a:	68bb      	ldr	r3, [r7, #8]
 801336c:	3314      	adds	r3, #20
 801336e:	009b      	lsls	r3, r3, #2
 8013370:	4413      	add	r3, r2
 8013372:	685a      	ldr	r2, [r3, #4]
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	431a      	orrs	r2, r3
 8013378:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801337a:	68bb      	ldr	r3, [r7, #8]
 801337c:	3314      	adds	r3, #20
 801337e:	009b      	lsls	r3, r3, #2
 8013380:	440b      	add	r3, r1
 8013382:	605a      	str	r2, [r3, #4]
                    break;
 8013384:	e039      	b.n	80133fa <xTaskGenericNotify+0x142>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8013386:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013388:	68bb      	ldr	r3, [r7, #8]
 801338a:	3314      	adds	r3, #20
 801338c:	009b      	lsls	r3, r3, #2
 801338e:	4413      	add	r3, r2
 8013390:	685b      	ldr	r3, [r3, #4]
 8013392:	1c5a      	adds	r2, r3, #1
 8013394:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013396:	68bb      	ldr	r3, [r7, #8]
 8013398:	3314      	adds	r3, #20
 801339a:	009b      	lsls	r3, r3, #2
 801339c:	440b      	add	r3, r1
 801339e:	605a      	str	r2, [r3, #4]
                    break;
 80133a0:	e02b      	b.n	80133fa <xTaskGenericNotify+0x142>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80133a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80133a4:	68bb      	ldr	r3, [r7, #8]
 80133a6:	3314      	adds	r3, #20
 80133a8:	009b      	lsls	r3, r3, #2
 80133aa:	4413      	add	r3, r2
 80133ac:	687a      	ldr	r2, [r7, #4]
 80133ae:	605a      	str	r2, [r3, #4]
                    break;
 80133b0:	e023      	b.n	80133fa <xTaskGenericNotify+0x142>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80133b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80133b6:	2b02      	cmp	r3, #2
 80133b8:	d007      	beq.n	80133ca <xTaskGenericNotify+0x112>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80133ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80133bc:	68bb      	ldr	r3, [r7, #8]
 80133be:	3314      	adds	r3, #20
 80133c0:	009b      	lsls	r3, r3, #2
 80133c2:	4413      	add	r3, r2
 80133c4:	687a      	ldr	r2, [r7, #4]
 80133c6:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80133c8:	e017      	b.n	80133fa <xTaskGenericNotify+0x142>
                        xReturn = pdFAIL;
 80133ca:	2300      	movs	r3, #0
 80133cc:	637b      	str	r3, [r7, #52]	@ 0x34
                    break;
 80133ce:	e014      	b.n	80133fa <xTaskGenericNotify+0x142>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80133d0:	4b50      	ldr	r3, [pc, #320]	@ (8013514 <xTaskGenericNotify+0x25c>)
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d00f      	beq.n	80133f8 <xTaskGenericNotify+0x140>
    __asm volatile
 80133d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133dc:	b672      	cpsid	i
 80133de:	f383 8811 	msr	BASEPRI, r3
 80133e2:	f3bf 8f6f 	isb	sy
 80133e6:	f3bf 8f4f 	dsb	sy
 80133ea:	b662      	cpsie	i
 80133ec:	61bb      	str	r3, [r7, #24]
}
 80133ee:	bf00      	nop
 80133f0:	bf00      	nop
 80133f2:	e7fd      	b.n	80133f0 <xTaskGenericNotify+0x138>
                    break;
 80133f4:	bf00      	nop
 80133f6:	e000      	b.n	80133fa <xTaskGenericNotify+0x142>

                    break;
 80133f8:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80133fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80133fe:	2b01      	cmp	r3, #1
 8013400:	f040 8081 	bne.w	8013506 <xTaskGenericNotify+0x24e>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8013404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013406:	695b      	ldr	r3, [r3, #20]
 8013408:	62bb      	str	r3, [r7, #40]	@ 0x28
 801340a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801340c:	689b      	ldr	r3, [r3, #8]
 801340e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013410:	68d2      	ldr	r2, [r2, #12]
 8013412:	609a      	str	r2, [r3, #8]
 8013414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013416:	68db      	ldr	r3, [r3, #12]
 8013418:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801341a:	6892      	ldr	r2, [r2, #8]
 801341c:	605a      	str	r2, [r3, #4]
 801341e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013420:	685a      	ldr	r2, [r3, #4]
 8013422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013424:	3304      	adds	r3, #4
 8013426:	429a      	cmp	r2, r3
 8013428:	d103      	bne.n	8013432 <xTaskGenericNotify+0x17a>
 801342a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801342c:	68da      	ldr	r2, [r3, #12]
 801342e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013430:	605a      	str	r2, [r3, #4]
 8013432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013434:	2200      	movs	r2, #0
 8013436:	615a      	str	r2, [r3, #20]
 8013438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801343a:	681b      	ldr	r3, [r3, #0]
 801343c:	1e5a      	subs	r2, r3, #1
 801343e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013440:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 8013442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013446:	2201      	movs	r2, #1
 8013448:	409a      	lsls	r2, r3
 801344a:	4b33      	ldr	r3, [pc, #204]	@ (8013518 <xTaskGenericNotify+0x260>)
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	4313      	orrs	r3, r2
 8013450:	4a31      	ldr	r2, [pc, #196]	@ (8013518 <xTaskGenericNotify+0x260>)
 8013452:	6013      	str	r3, [r2, #0]
 8013454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013458:	4930      	ldr	r1, [pc, #192]	@ (801351c <xTaskGenericNotify+0x264>)
 801345a:	4613      	mov	r3, r2
 801345c:	009b      	lsls	r3, r3, #2
 801345e:	4413      	add	r3, r2
 8013460:	009b      	lsls	r3, r3, #2
 8013462:	440b      	add	r3, r1
 8013464:	3304      	adds	r3, #4
 8013466:	681b      	ldr	r3, [r3, #0]
 8013468:	627b      	str	r3, [r7, #36]	@ 0x24
 801346a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801346c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801346e:	609a      	str	r2, [r3, #8]
 8013470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013472:	689a      	ldr	r2, [r3, #8]
 8013474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013476:	60da      	str	r2, [r3, #12]
 8013478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801347a:	689b      	ldr	r3, [r3, #8]
 801347c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801347e:	3204      	adds	r2, #4
 8013480:	605a      	str	r2, [r3, #4]
 8013482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013484:	1d1a      	adds	r2, r3, #4
 8013486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013488:	609a      	str	r2, [r3, #8]
 801348a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801348c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801348e:	4613      	mov	r3, r2
 8013490:	009b      	lsls	r3, r3, #2
 8013492:	4413      	add	r3, r2
 8013494:	009b      	lsls	r3, r3, #2
 8013496:	4a21      	ldr	r2, [pc, #132]	@ (801351c <xTaskGenericNotify+0x264>)
 8013498:	441a      	add	r2, r3
 801349a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801349c:	615a      	str	r2, [r3, #20]
 801349e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80134a2:	491e      	ldr	r1, [pc, #120]	@ (801351c <xTaskGenericNotify+0x264>)
 80134a4:	4613      	mov	r3, r2
 80134a6:	009b      	lsls	r3, r3, #2
 80134a8:	4413      	add	r3, r2
 80134aa:	009b      	lsls	r3, r3, #2
 80134ac:	440b      	add	r3, r1
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80134b2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80134b4:	1c59      	adds	r1, r3, #1
 80134b6:	4819      	ldr	r0, [pc, #100]	@ (801351c <xTaskGenericNotify+0x264>)
 80134b8:	4613      	mov	r3, r2
 80134ba:	009b      	lsls	r3, r3, #2
 80134bc:	4413      	add	r3, r2
 80134be:	009b      	lsls	r3, r3, #2
 80134c0:	4403      	add	r3, r0
 80134c2:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80134c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d00d      	beq.n	80134e8 <xTaskGenericNotify+0x230>
    __asm volatile
 80134cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134d0:	b672      	cpsid	i
 80134d2:	f383 8811 	msr	BASEPRI, r3
 80134d6:	f3bf 8f6f 	isb	sy
 80134da:	f3bf 8f4f 	dsb	sy
 80134de:	b662      	cpsie	i
 80134e0:	617b      	str	r3, [r7, #20]
}
 80134e2:	bf00      	nop
 80134e4:	bf00      	nop
 80134e6:	e7fd      	b.n	80134e4 <xTaskGenericNotify+0x22c>
                }
                #endif

                /* Check if the notified task has a priority above the currently
                 * executing task. */
                taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxTCB );
 80134e8:	4b0d      	ldr	r3, [pc, #52]	@ (8013520 <xTaskGenericNotify+0x268>)
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80134ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134f2:	429a      	cmp	r2, r3
 80134f4:	d207      	bcs.n	8013506 <xTaskGenericNotify+0x24e>
 80134f6:	4b0b      	ldr	r3, [pc, #44]	@ (8013524 <xTaskGenericNotify+0x26c>)
 80134f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80134fc:	601a      	str	r2, [r3, #0]
 80134fe:	f3bf 8f4f 	dsb	sy
 8013502:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8013506:	f000 fd9b 	bl	8014040 <vPortExitCritical>

        traceRETURN_xTaskGenericNotify( xReturn );

        return xReturn;
 801350a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 801350c:	4618      	mov	r0, r3
 801350e:	3738      	adds	r7, #56	@ 0x38
 8013510:	46bd      	mov	sp, r7
 8013512:	bd80      	pop	{r7, pc}
 8013514:	24019958 	.word	0x24019958
 8013518:	2401995c 	.word	0x2401995c
 801351c:	2401986c 	.word	0x2401986c
 8013520:	24019868 	.word	0x24019868
 8013524:	e000ed04 	.word	0xe000ed04

08013528 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8013528:	b580      	push	{r7, lr}
 801352a:	b086      	sub	sp, #24
 801352c:	af00      	add	r7, sp, #0
 801352e:	6078      	str	r0, [r7, #4]
 8013530:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8013532:	4b22      	ldr	r3, [pc, #136]	@ (80135bc <prvAddCurrentTaskToDelayedList+0x94>)
 8013534:	681b      	ldr	r3, [r3, #0]
 8013536:	617b      	str	r3, [r7, #20]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8013538:	4b21      	ldr	r3, [pc, #132]	@ (80135c0 <prvAddCurrentTaskToDelayedList+0x98>)
 801353a:	681b      	ldr	r3, [r3, #0]
 801353c:	613b      	str	r3, [r7, #16]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 801353e:	4b21      	ldr	r3, [pc, #132]	@ (80135c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	60fb      	str	r3, [r7, #12]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013544:	4b20      	ldr	r3, [pc, #128]	@ (80135c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	3304      	adds	r3, #4
 801354a:	4618      	mov	r0, r3
 801354c:	f7fd f8a4 	bl	8010698 <uxListRemove>
 8013550:	4603      	mov	r3, r0
 8013552:	2b00      	cmp	r3, #0
 8013554:	d10b      	bne.n	801356e <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8013556:	4b1c      	ldr	r3, [pc, #112]	@ (80135c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801355c:	2201      	movs	r2, #1
 801355e:	fa02 f303 	lsl.w	r3, r2, r3
 8013562:	43da      	mvns	r2, r3
 8013564:	4b19      	ldr	r3, [pc, #100]	@ (80135cc <prvAddCurrentTaskToDelayedList+0xa4>)
 8013566:	681b      	ldr	r3, [r3, #0]
 8013568:	4013      	ands	r3, r2
 801356a:	4a18      	ldr	r2, [pc, #96]	@ (80135cc <prvAddCurrentTaskToDelayedList+0xa4>)
 801356c:	6013      	str	r3, [r2, #0]
    #else /* INCLUDE_vTaskSuspend */
    {
        /* Calculate the time at which the task should be woken if the event
         * does not occur.  This may overflow but this doesn't matter, the kernel
         * will manage it correctly. */
        xTimeToWake = xConstTickCount + xTicksToWait;
 801356e:	697a      	ldr	r2, [r7, #20]
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	4413      	add	r3, r2
 8013574:	60bb      	str	r3, [r7, #8]

        /* The list item will be inserted in wake time order. */
        listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013576:	4b14      	ldr	r3, [pc, #80]	@ (80135c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013578:	681b      	ldr	r3, [r3, #0]
 801357a:	68ba      	ldr	r2, [r7, #8]
 801357c:	605a      	str	r2, [r3, #4]

        if( xTimeToWake < xConstTickCount )
 801357e:	68ba      	ldr	r2, [r7, #8]
 8013580:	697b      	ldr	r3, [r7, #20]
 8013582:	429a      	cmp	r2, r3
 8013584:	d207      	bcs.n	8013596 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
            /* Wake time has overflowed.  Place this item in the overflow list. */
            vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8013586:	4b10      	ldr	r3, [pc, #64]	@ (80135c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	3304      	adds	r3, #4
 801358c:	4619      	mov	r1, r3
 801358e:	68f8      	ldr	r0, [r7, #12]
 8013590:	f7fd f849 	bl	8010626 <vListInsert>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8013594:	e00e      	b.n	80135b4 <prvAddCurrentTaskToDelayedList+0x8c>
            vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8013596:	4b0c      	ldr	r3, [pc, #48]	@ (80135c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013598:	681b      	ldr	r3, [r3, #0]
 801359a:	3304      	adds	r3, #4
 801359c:	4619      	mov	r1, r3
 801359e:	6938      	ldr	r0, [r7, #16]
 80135a0:	f7fd f841 	bl	8010626 <vListInsert>
            if( xTimeToWake < xNextTaskUnblockTime )
 80135a4:	4b0a      	ldr	r3, [pc, #40]	@ (80135d0 <prvAddCurrentTaskToDelayedList+0xa8>)
 80135a6:	681b      	ldr	r3, [r3, #0]
 80135a8:	68ba      	ldr	r2, [r7, #8]
 80135aa:	429a      	cmp	r2, r3
 80135ac:	d202      	bcs.n	80135b4 <prvAddCurrentTaskToDelayedList+0x8c>
                xNextTaskUnblockTime = xTimeToWake;
 80135ae:	4a08      	ldr	r2, [pc, #32]	@ (80135d0 <prvAddCurrentTaskToDelayedList+0xa8>)
 80135b0:	68bb      	ldr	r3, [r7, #8]
 80135b2:	6013      	str	r3, [r2, #0]
}
 80135b4:	bf00      	nop
 80135b6:	3718      	adds	r7, #24
 80135b8:	46bd      	mov	sp, r7
 80135ba:	bd80      	pop	{r7, pc}
 80135bc:	24019958 	.word	0x24019958
 80135c0:	24019920 	.word	0x24019920
 80135c4:	24019924 	.word	0x24019924
 80135c8:	24019868 	.word	0x24019868
 80135cc:	2401995c 	.word	0x2401995c
 80135d0:	24019974 	.word	0x24019974

080135d4 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 80135d4:	b480      	push	{r7}
 80135d6:	b085      	sub	sp, #20
 80135d8:	af00      	add	r7, sp, #0
 80135da:	60f8      	str	r0, [r7, #12]
 80135dc:	60b9      	str	r1, [r7, #8]
 80135de:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 80135e0:	68fb      	ldr	r3, [r7, #12]
 80135e2:	4a07      	ldr	r2, [pc, #28]	@ (8013600 <vApplicationGetIdleTaskMemory+0x2c>)
 80135e4:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 80135e6:	68bb      	ldr	r3, [r7, #8]
 80135e8:	4a06      	ldr	r2, [pc, #24]	@ (8013604 <vApplicationGetIdleTaskMemory+0x30>)
 80135ea:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	2280      	movs	r2, #128	@ 0x80
 80135f0:	601a      	str	r2, [r3, #0]
    }
 80135f2:	bf00      	nop
 80135f4:	3714      	adds	r7, #20
 80135f6:	46bd      	mov	sp, r7
 80135f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135fc:	4770      	bx	lr
 80135fe:	bf00      	nop
 8013600:	24019980 	.word	0x24019980
 8013604:	240199dc 	.word	0x240199dc

08013608 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8013608:	b480      	push	{r7}
 801360a:	b085      	sub	sp, #20
 801360c:	af00      	add	r7, sp, #0
 801360e:	60f8      	str	r0, [r7, #12]
 8013610:	60b9      	str	r1, [r7, #8]
 8013612:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	4a07      	ldr	r2, [pc, #28]	@ (8013634 <vApplicationGetTimerTaskMemory+0x2c>)
 8013618:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 801361a:	68bb      	ldr	r3, [r7, #8]
 801361c:	4a06      	ldr	r2, [pc, #24]	@ (8013638 <vApplicationGetTimerTaskMemory+0x30>)
 801361e:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013626:	601a      	str	r2, [r3, #0]
    }
 8013628:	bf00      	nop
 801362a:	3714      	adds	r7, #20
 801362c:	46bd      	mov	sp, r7
 801362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013632:	4770      	bx	lr
 8013634:	24019bdc 	.word	0x24019bdc
 8013638:	24019c38 	.word	0x24019c38

0801363c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 801363c:	b580      	push	{r7, lr}
 801363e:	b08a      	sub	sp, #40	@ 0x28
 8013640:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8013642:	2300      	movs	r3, #0
 8013644:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8013646:	f000 fb23 	bl	8013c90 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 801364a:	4b1e      	ldr	r3, [pc, #120]	@ (80136c4 <xTimerCreateTimerTask+0x88>)
 801364c:	681b      	ldr	r3, [r3, #0]
 801364e:	2b00      	cmp	r3, #0
 8013650:	d021      	beq.n	8013696 <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8013652:	2300      	movs	r3, #0
 8013654:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8013656:	2300      	movs	r3, #0
 8013658:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 801365a:	1d3a      	adds	r2, r7, #4
 801365c:	f107 0108 	add.w	r1, r7, #8
 8013660:	f107 030c 	add.w	r3, r7, #12
 8013664:	4618      	mov	r0, r3
 8013666:	f7ff ffcf 	bl	8013608 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 801366a:	6879      	ldr	r1, [r7, #4]
 801366c:	68bb      	ldr	r3, [r7, #8]
 801366e:	68fa      	ldr	r2, [r7, #12]
 8013670:	9202      	str	r2, [sp, #8]
 8013672:	9301      	str	r3, [sp, #4]
 8013674:	2302      	movs	r3, #2
 8013676:	9300      	str	r3, [sp, #0]
 8013678:	2300      	movs	r3, #0
 801367a:	460a      	mov	r2, r1
 801367c:	4912      	ldr	r1, [pc, #72]	@ (80136c8 <xTimerCreateTimerTask+0x8c>)
 801367e:	4813      	ldr	r0, [pc, #76]	@ (80136cc <xTimerCreateTimerTask+0x90>)
 8013680:	f7fe f8e7 	bl	8011852 <xTaskCreateStatic>
 8013684:	4603      	mov	r3, r0
 8013686:	4a12      	ldr	r2, [pc, #72]	@ (80136d0 <xTimerCreateTimerTask+0x94>)
 8013688:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 801368a:	4b11      	ldr	r3, [pc, #68]	@ (80136d0 <xTimerCreateTimerTask+0x94>)
 801368c:	681b      	ldr	r3, [r3, #0]
 801368e:	2b00      	cmp	r3, #0
 8013690:	d001      	beq.n	8013696 <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8013692:	2301      	movs	r3, #1
 8013694:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8013696:	697b      	ldr	r3, [r7, #20]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d10d      	bne.n	80136b8 <xTimerCreateTimerTask+0x7c>
    __asm volatile
 801369c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136a0:	b672      	cpsid	i
 80136a2:	f383 8811 	msr	BASEPRI, r3
 80136a6:	f3bf 8f6f 	isb	sy
 80136aa:	f3bf 8f4f 	dsb	sy
 80136ae:	b662      	cpsie	i
 80136b0:	613b      	str	r3, [r7, #16]
}
 80136b2:	bf00      	nop
 80136b4:	bf00      	nop
 80136b6:	e7fd      	b.n	80136b4 <xTimerCreateTimerTask+0x78>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 80136b8:	697b      	ldr	r3, [r7, #20]
    }
 80136ba:	4618      	mov	r0, r3
 80136bc:	3718      	adds	r7, #24
 80136be:	46bd      	mov	sp, r7
 80136c0:	bd80      	pop	{r7, pc}
 80136c2:	bf00      	nop
 80136c4:	2401a068 	.word	0x2401a068
 80136c8:	08025678 	.word	0x08025678
 80136cc:	080138e1 	.word	0x080138e1
 80136d0:	2401a06c 	.word	0x2401a06c

080136d4 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName,
                                    const TickType_t xTimerPeriodInTicks,
                                    const BaseType_t xAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 80136d4:	b580      	push	{r7, lr}
 80136d6:	b088      	sub	sp, #32
 80136d8:	af02      	add	r7, sp, #8
 80136da:	60f8      	str	r0, [r7, #12]
 80136dc:	60b9      	str	r1, [r7, #8]
 80136de:	607a      	str	r2, [r7, #4]
 80136e0:	603b      	str	r3, [r7, #0]
            traceENTER_xTimerCreate( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction );

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80136e2:	202c      	movs	r0, #44	@ 0x2c
 80136e4:	f000 fdaa 	bl	801423c <pvPortMalloc>
 80136e8:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 80136ea:	697b      	ldr	r3, [r7, #20]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d00d      	beq.n	801370c <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 80136f0:	697b      	ldr	r3, [r7, #20]
 80136f2:	2200      	movs	r2, #0
 80136f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80136f8:	697b      	ldr	r3, [r7, #20]
 80136fa:	9301      	str	r3, [sp, #4]
 80136fc:	6a3b      	ldr	r3, [r7, #32]
 80136fe:	9300      	str	r3, [sp, #0]
 8013700:	683b      	ldr	r3, [r7, #0]
 8013702:	687a      	ldr	r2, [r7, #4]
 8013704:	68b9      	ldr	r1, [r7, #8]
 8013706:	68f8      	ldr	r0, [r7, #12]
 8013708:	f000 f805 	bl	8013716 <prvInitialiseNewTimer>
            }

            traceRETURN_xTimerCreate( pxNewTimer );

            return pxNewTimer;
 801370c:	697b      	ldr	r3, [r7, #20]
        }
 801370e:	4618      	mov	r0, r3
 8013710:	3718      	adds	r7, #24
 8013712:	46bd      	mov	sp, r7
 8013714:	bd80      	pop	{r7, pc}

08013716 <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const BaseType_t xAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 8013716:	b580      	push	{r7, lr}
 8013718:	b086      	sub	sp, #24
 801371a:	af00      	add	r7, sp, #0
 801371c:	60f8      	str	r0, [r7, #12]
 801371e:	60b9      	str	r1, [r7, #8]
 8013720:	607a      	str	r2, [r7, #4]
 8013722:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8013724:	68bb      	ldr	r3, [r7, #8]
 8013726:	2b00      	cmp	r3, #0
 8013728:	d10d      	bne.n	8013746 <prvInitialiseNewTimer+0x30>
    __asm volatile
 801372a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801372e:	b672      	cpsid	i
 8013730:	f383 8811 	msr	BASEPRI, r3
 8013734:	f3bf 8f6f 	isb	sy
 8013738:	f3bf 8f4f 	dsb	sy
 801373c:	b662      	cpsie	i
 801373e:	617b      	str	r3, [r7, #20]
}
 8013740:	bf00      	nop
 8013742:	bf00      	nop
 8013744:	e7fd      	b.n	8013742 <prvInitialiseNewTimer+0x2c>

        /* Ensure the infrastructure used by the timer service task has been
         * created/initialised. */
        prvCheckForValidListAndQueue();
 8013746:	f000 faa3 	bl	8013c90 <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
         * parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 801374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801374c:	68fa      	ldr	r2, [r7, #12]
 801374e:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8013750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013752:	68ba      	ldr	r2, [r7, #8]
 8013754:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 8013756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013758:	683a      	ldr	r2, [r7, #0]
 801375a:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 801375c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801375e:	6a3a      	ldr	r2, [r7, #32]
 8013760:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8013762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013764:	3304      	adds	r3, #4
 8013766:	4618      	mov	r0, r3
 8013768:	f7fc ff2c 	bl	80105c4 <vListInitialiseItem>

        if( xAutoReload != pdFALSE )
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d008      	beq.n	8013784 <prvInitialiseNewTimer+0x6e>
        {
            pxNewTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_AUTORELOAD;
 8013772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013774:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013778:	f043 0304 	orr.w	r3, r3, #4
 801377c:	b2da      	uxtb	r2, r3
 801377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013780:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        traceTIMER_CREATE( pxNewTimer );
    }
 8013784:	bf00      	nop
 8013786:	3718      	adds	r7, #24
 8013788:	46bd      	mov	sp, r7
 801378a:	bd80      	pop	{r7, pc}

0801378c <xTimerGenericCommandFromTask>:
    BaseType_t xTimerGenericCommandFromTask( TimerHandle_t xTimer,
                                             const BaseType_t xCommandID,
                                             const TickType_t xOptionalValue,
                                             BaseType_t * const pxHigherPriorityTaskWoken,
                                             const TickType_t xTicksToWait )
    {
 801378c:	b580      	push	{r7, lr}
 801378e:	b08a      	sub	sp, #40	@ 0x28
 8013790:	af00      	add	r7, sp, #0
 8013792:	60f8      	str	r0, [r7, #12]
 8013794:	60b9      	str	r1, [r7, #8]
 8013796:	607a      	str	r2, [r7, #4]
 8013798:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 801379a:	2300      	movs	r3, #0
 801379c:	627b      	str	r3, [r7, #36]	@ 0x24

        ( void ) pxHigherPriorityTaskWoken;

        traceENTER_xTimerGenericCommandFromTask( xTimer, xCommandID, xOptionalValue, pxHigherPriorityTaskWoken, xTicksToWait );

        configASSERT( xTimer );
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d10d      	bne.n	80137c0 <xTimerGenericCommandFromTask+0x34>
    __asm volatile
 80137a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137a8:	b672      	cpsid	i
 80137aa:	f383 8811 	msr	BASEPRI, r3
 80137ae:	f3bf 8f6f 	isb	sy
 80137b2:	f3bf 8f4f 	dsb	sy
 80137b6:	b662      	cpsie	i
 80137b8:	623b      	str	r3, [r7, #32]
}
 80137ba:	bf00      	nop
 80137bc:	bf00      	nop
 80137be:	e7fd      	b.n	80137bc <xTimerGenericCommandFromTask+0x30>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80137c0:	4b1d      	ldr	r3, [pc, #116]	@ (8013838 <xTimerGenericCommandFromTask+0xac>)
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d031      	beq.n	801382c <xTimerGenericCommandFromTask+0xa0>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80137c8:	68bb      	ldr	r3, [r7, #8]
 80137ca:	613b      	str	r3, [r7, #16]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	61bb      	str	r3, [r7, #24]

            configASSERT( xCommandID < tmrFIRST_FROM_ISR_COMMAND );
 80137d4:	68bb      	ldr	r3, [r7, #8]
 80137d6:	2b05      	cmp	r3, #5
 80137d8:	dd0d      	ble.n	80137f6 <xTimerGenericCommandFromTask+0x6a>
    __asm volatile
 80137da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137de:	b672      	cpsid	i
 80137e0:	f383 8811 	msr	BASEPRI, r3
 80137e4:	f3bf 8f6f 	isb	sy
 80137e8:	f3bf 8f4f 	dsb	sy
 80137ec:	b662      	cpsie	i
 80137ee:	61fb      	str	r3, [r7, #28]
}
 80137f0:	bf00      	nop
 80137f2:	bf00      	nop
 80137f4:	e7fd      	b.n	80137f2 <xTimerGenericCommandFromTask+0x66>

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80137f6:	68bb      	ldr	r3, [r7, #8]
 80137f8:	2b05      	cmp	r3, #5
 80137fa:	dc17      	bgt.n	801382c <xTimerGenericCommandFromTask+0xa0>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80137fc:	f7ff fa7e 	bl	8012cfc <xTaskGetSchedulerState>
 8013800:	4603      	mov	r3, r0
 8013802:	2b02      	cmp	r3, #2
 8013804:	d109      	bne.n	801381a <xTimerGenericCommandFromTask+0x8e>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013806:	4b0c      	ldr	r3, [pc, #48]	@ (8013838 <xTimerGenericCommandFromTask+0xac>)
 8013808:	6818      	ldr	r0, [r3, #0]
 801380a:	f107 0110 	add.w	r1, r7, #16
 801380e:	2300      	movs	r3, #0
 8013810:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013812:	f7fd f913 	bl	8010a3c <xQueueGenericSend>
 8013816:	6278      	str	r0, [r7, #36]	@ 0x24
 8013818:	e008      	b.n	801382c <xTimerGenericCommandFromTask+0xa0>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801381a:	4b07      	ldr	r3, [pc, #28]	@ (8013838 <xTimerGenericCommandFromTask+0xac>)
 801381c:	6818      	ldr	r0, [r3, #0]
 801381e:	f107 0110 	add.w	r1, r7, #16
 8013822:	2300      	movs	r3, #0
 8013824:	2200      	movs	r2, #0
 8013826:	f7fd f909 	bl	8010a3c <xQueueGenericSend>
 801382a:	6278      	str	r0, [r7, #36]	@ 0x24
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTimerGenericCommandFromTask( xReturn );

        return xReturn;
 801382c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 801382e:	4618      	mov	r0, r3
 8013830:	3728      	adds	r7, #40	@ 0x28
 8013832:	46bd      	mov	sp, r7
 8013834:	bd80      	pop	{r7, pc}
 8013836:	bf00      	nop
 8013838:	2401a068 	.word	0x2401a068

0801383c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 801383c:	b580      	push	{r7, lr}
 801383e:	b084      	sub	sp, #16
 8013840:	af00      	add	r7, sp, #0
 8013842:	60f8      	str	r0, [r7, #12]
 8013844:	60b9      	str	r1, [r7, #8]
 8013846:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8013848:	e008      	b.n	801385c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 801384a:	68fb      	ldr	r3, [r7, #12]
 801384c:	699b      	ldr	r3, [r3, #24]
 801384e:	68ba      	ldr	r2, [r7, #8]
 8013850:	4413      	add	r3, r2
 8013852:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013854:	68fb      	ldr	r3, [r7, #12]
 8013856:	6a1b      	ldr	r3, [r3, #32]
 8013858:	68f8      	ldr	r0, [r7, #12]
 801385a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 801385c:	68fb      	ldr	r3, [r7, #12]
 801385e:	699a      	ldr	r2, [r3, #24]
 8013860:	68bb      	ldr	r3, [r7, #8]
 8013862:	18d1      	adds	r1, r2, r3
 8013864:	68bb      	ldr	r3, [r7, #8]
 8013866:	687a      	ldr	r2, [r7, #4]
 8013868:	68f8      	ldr	r0, [r7, #12]
 801386a:	f000 f8df 	bl	8013a2c <prvInsertTimerInActiveList>
 801386e:	4603      	mov	r3, r0
 8013870:	2b00      	cmp	r3, #0
 8013872:	d1ea      	bne.n	801384a <prvReloadTimer+0xe>
        }
    }
 8013874:	bf00      	nop
 8013876:	bf00      	nop
 8013878:	3710      	adds	r7, #16
 801387a:	46bd      	mov	sp, r7
 801387c:	bd80      	pop	{r7, pc}
	...

08013880 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8013880:	b580      	push	{r7, lr}
 8013882:	b084      	sub	sp, #16
 8013884:	af00      	add	r7, sp, #0
 8013886:	6078      	str	r0, [r7, #4]
 8013888:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 801388a:	4b14      	ldr	r3, [pc, #80]	@ (80138dc <prvProcessExpiredTimer+0x5c>)
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	68db      	ldr	r3, [r3, #12]
 8013890:	68db      	ldr	r3, [r3, #12]
 8013892:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013894:	68fb      	ldr	r3, [r7, #12]
 8013896:	3304      	adds	r3, #4
 8013898:	4618      	mov	r0, r3
 801389a:	f7fc fefd 	bl	8010698 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80138a4:	f003 0304 	and.w	r3, r3, #4
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d005      	beq.n	80138b8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80138ac:	683a      	ldr	r2, [r7, #0]
 80138ae:	6879      	ldr	r1, [r7, #4]
 80138b0:	68f8      	ldr	r0, [r7, #12]
 80138b2:	f7ff ffc3 	bl	801383c <prvReloadTimer>
 80138b6:	e008      	b.n	80138ca <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80138b8:	68fb      	ldr	r3, [r7, #12]
 80138ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80138be:	f023 0301 	bic.w	r3, r3, #1
 80138c2:	b2da      	uxtb	r2, r3
 80138c4:	68fb      	ldr	r3, [r7, #12]
 80138c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80138ca:	68fb      	ldr	r3, [r7, #12]
 80138cc:	6a1b      	ldr	r3, [r3, #32]
 80138ce:	68f8      	ldr	r0, [r7, #12]
 80138d0:	4798      	blx	r3
    }
 80138d2:	bf00      	nop
 80138d4:	3710      	adds	r7, #16
 80138d6:	46bd      	mov	sp, r7
 80138d8:	bd80      	pop	{r7, pc}
 80138da:	bf00      	nop
 80138dc:	2401a060 	.word	0x2401a060

080138e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80138e0:	b580      	push	{r7, lr}
 80138e2:	b084      	sub	sp, #16
 80138e4:	af00      	add	r7, sp, #0
 80138e6:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80138e8:	f107 0308 	add.w	r3, r7, #8
 80138ec:	4618      	mov	r0, r3
 80138ee:	f000 f859 	bl	80139a4 <prvGetNextExpireTime>
 80138f2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80138f4:	68bb      	ldr	r3, [r7, #8]
 80138f6:	4619      	mov	r1, r3
 80138f8:	68f8      	ldr	r0, [r7, #12]
 80138fa:	f000 f805 	bl	8013908 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80138fe:	f000 f8d7 	bl	8013ab0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013902:	bf00      	nop
 8013904:	e7f0      	b.n	80138e8 <prvTimerTask+0x8>
	...

08013908 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8013908:	b580      	push	{r7, lr}
 801390a:	b084      	sub	sp, #16
 801390c:	af00      	add	r7, sp, #0
 801390e:	6078      	str	r0, [r7, #4]
 8013910:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8013912:	f7fe fb3f 	bl	8011f94 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013916:	f107 0308 	add.w	r3, r7, #8
 801391a:	4618      	mov	r0, r3
 801391c:	f000 f866 	bl	80139ec <prvSampleTimeNow>
 8013920:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8013922:	68bb      	ldr	r3, [r7, #8]
 8013924:	2b00      	cmp	r3, #0
 8013926:	d130      	bne.n	801398a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013928:	683b      	ldr	r3, [r7, #0]
 801392a:	2b00      	cmp	r3, #0
 801392c:	d10a      	bne.n	8013944 <prvProcessTimerOrBlockTask+0x3c>
 801392e:	687a      	ldr	r2, [r7, #4]
 8013930:	68fb      	ldr	r3, [r7, #12]
 8013932:	429a      	cmp	r2, r3
 8013934:	d806      	bhi.n	8013944 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8013936:	f7fe fb3b 	bl	8011fb0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801393a:	68f9      	ldr	r1, [r7, #12]
 801393c:	6878      	ldr	r0, [r7, #4]
 801393e:	f7ff ff9f 	bl	8013880 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8013942:	e024      	b.n	801398e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8013944:	683b      	ldr	r3, [r7, #0]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d008      	beq.n	801395c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801394a:	4b13      	ldr	r3, [pc, #76]	@ (8013998 <prvProcessTimerOrBlockTask+0x90>)
 801394c:	681b      	ldr	r3, [r3, #0]
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	2b00      	cmp	r3, #0
 8013952:	d101      	bne.n	8013958 <prvProcessTimerOrBlockTask+0x50>
 8013954:	2301      	movs	r3, #1
 8013956:	e000      	b.n	801395a <prvProcessTimerOrBlockTask+0x52>
 8013958:	2300      	movs	r3, #0
 801395a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801395c:	4b0f      	ldr	r3, [pc, #60]	@ (801399c <prvProcessTimerOrBlockTask+0x94>)
 801395e:	6818      	ldr	r0, [r3, #0]
 8013960:	687a      	ldr	r2, [r7, #4]
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	1ad3      	subs	r3, r2, r3
 8013966:	683a      	ldr	r2, [r7, #0]
 8013968:	4619      	mov	r1, r3
 801396a:	f7fd fed7 	bl	801171c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 801396e:	f7fe fb1f 	bl	8011fb0 <xTaskResumeAll>
 8013972:	4603      	mov	r3, r0
 8013974:	2b00      	cmp	r3, #0
 8013976:	d10a      	bne.n	801398e <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8013978:	4b09      	ldr	r3, [pc, #36]	@ (80139a0 <prvProcessTimerOrBlockTask+0x98>)
 801397a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801397e:	601a      	str	r2, [r3, #0]
 8013980:	f3bf 8f4f 	dsb	sy
 8013984:	f3bf 8f6f 	isb	sy
    }
 8013988:	e001      	b.n	801398e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 801398a:	f7fe fb11 	bl	8011fb0 <xTaskResumeAll>
    }
 801398e:	bf00      	nop
 8013990:	3710      	adds	r7, #16
 8013992:	46bd      	mov	sp, r7
 8013994:	bd80      	pop	{r7, pc}
 8013996:	bf00      	nop
 8013998:	2401a064 	.word	0x2401a064
 801399c:	2401a068 	.word	0x2401a068
 80139a0:	e000ed04 	.word	0xe000ed04

080139a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80139a4:	b480      	push	{r7}
 80139a6:	b085      	sub	sp, #20
 80139a8:	af00      	add	r7, sp, #0
 80139aa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80139ac:	4b0e      	ldr	r3, [pc, #56]	@ (80139e8 <prvGetNextExpireTime+0x44>)
 80139ae:	681b      	ldr	r3, [r3, #0]
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d101      	bne.n	80139ba <prvGetNextExpireTime+0x16>
 80139b6:	2201      	movs	r2, #1
 80139b8:	e000      	b.n	80139bc <prvGetNextExpireTime+0x18>
 80139ba:	2200      	movs	r2, #0
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d105      	bne.n	80139d4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80139c8:	4b07      	ldr	r3, [pc, #28]	@ (80139e8 <prvGetNextExpireTime+0x44>)
 80139ca:	681b      	ldr	r3, [r3, #0]
 80139cc:	68db      	ldr	r3, [r3, #12]
 80139ce:	681b      	ldr	r3, [r3, #0]
 80139d0:	60fb      	str	r3, [r7, #12]
 80139d2:	e001      	b.n	80139d8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80139d4:	2300      	movs	r3, #0
 80139d6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80139d8:	68fb      	ldr	r3, [r7, #12]
    }
 80139da:	4618      	mov	r0, r3
 80139dc:	3714      	adds	r7, #20
 80139de:	46bd      	mov	sp, r7
 80139e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139e4:	4770      	bx	lr
 80139e6:	bf00      	nop
 80139e8:	2401a060 	.word	0x2401a060

080139ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80139ec:	b580      	push	{r7, lr}
 80139ee:	b084      	sub	sp, #16
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80139f4:	f7fe fbe6 	bl	80121c4 <xTaskGetTickCount>
 80139f8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80139fa:	4b0b      	ldr	r3, [pc, #44]	@ (8013a28 <prvSampleTimeNow+0x3c>)
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	68fa      	ldr	r2, [r7, #12]
 8013a00:	429a      	cmp	r2, r3
 8013a02:	d205      	bcs.n	8013a10 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8013a04:	f000 f91e 	bl	8013c44 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	2201      	movs	r2, #1
 8013a0c:	601a      	str	r2, [r3, #0]
 8013a0e:	e002      	b.n	8013a16 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	2200      	movs	r2, #0
 8013a14:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8013a16:	4a04      	ldr	r2, [pc, #16]	@ (8013a28 <prvSampleTimeNow+0x3c>)
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8013a1c:	68fb      	ldr	r3, [r7, #12]
    }
 8013a1e:	4618      	mov	r0, r3
 8013a20:	3710      	adds	r7, #16
 8013a22:	46bd      	mov	sp, r7
 8013a24:	bd80      	pop	{r7, pc}
 8013a26:	bf00      	nop
 8013a28:	2401a070 	.word	0x2401a070

08013a2c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8013a2c:	b580      	push	{r7, lr}
 8013a2e:	b086      	sub	sp, #24
 8013a30:	af00      	add	r7, sp, #0
 8013a32:	60f8      	str	r0, [r7, #12]
 8013a34:	60b9      	str	r1, [r7, #8]
 8013a36:	607a      	str	r2, [r7, #4]
 8013a38:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	68ba      	ldr	r2, [r7, #8]
 8013a42:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	68fa      	ldr	r2, [r7, #12]
 8013a48:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8013a4a:	68ba      	ldr	r2, [r7, #8]
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	429a      	cmp	r2, r3
 8013a50:	d812      	bhi.n	8013a78 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8013a52:	687a      	ldr	r2, [r7, #4]
 8013a54:	683b      	ldr	r3, [r7, #0]
 8013a56:	1ad2      	subs	r2, r2, r3
 8013a58:	68fb      	ldr	r3, [r7, #12]
 8013a5a:	699b      	ldr	r3, [r3, #24]
 8013a5c:	429a      	cmp	r2, r3
 8013a5e:	d302      	bcc.n	8013a66 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8013a60:	2301      	movs	r3, #1
 8013a62:	617b      	str	r3, [r7, #20]
 8013a64:	e01b      	b.n	8013a9e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013a66:	4b10      	ldr	r3, [pc, #64]	@ (8013aa8 <prvInsertTimerInActiveList+0x7c>)
 8013a68:	681a      	ldr	r2, [r3, #0]
 8013a6a:	68fb      	ldr	r3, [r7, #12]
 8013a6c:	3304      	adds	r3, #4
 8013a6e:	4619      	mov	r1, r3
 8013a70:	4610      	mov	r0, r2
 8013a72:	f7fc fdd8 	bl	8010626 <vListInsert>
 8013a76:	e012      	b.n	8013a9e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013a78:	687a      	ldr	r2, [r7, #4]
 8013a7a:	683b      	ldr	r3, [r7, #0]
 8013a7c:	429a      	cmp	r2, r3
 8013a7e:	d206      	bcs.n	8013a8e <prvInsertTimerInActiveList+0x62>
 8013a80:	68ba      	ldr	r2, [r7, #8]
 8013a82:	683b      	ldr	r3, [r7, #0]
 8013a84:	429a      	cmp	r2, r3
 8013a86:	d302      	bcc.n	8013a8e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8013a88:	2301      	movs	r3, #1
 8013a8a:	617b      	str	r3, [r7, #20]
 8013a8c:	e007      	b.n	8013a9e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013a8e:	4b07      	ldr	r3, [pc, #28]	@ (8013aac <prvInsertTimerInActiveList+0x80>)
 8013a90:	681a      	ldr	r2, [r3, #0]
 8013a92:	68fb      	ldr	r3, [r7, #12]
 8013a94:	3304      	adds	r3, #4
 8013a96:	4619      	mov	r1, r3
 8013a98:	4610      	mov	r0, r2
 8013a9a:	f7fc fdc4 	bl	8010626 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8013a9e:	697b      	ldr	r3, [r7, #20]
    }
 8013aa0:	4618      	mov	r0, r3
 8013aa2:	3718      	adds	r7, #24
 8013aa4:	46bd      	mov	sp, r7
 8013aa6:	bd80      	pop	{r7, pc}
 8013aa8:	2401a064 	.word	0x2401a064
 8013aac:	2401a060 	.word	0x2401a060

08013ab0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8013ab0:	b580      	push	{r7, lr}
 8013ab2:	b088      	sub	sp, #32
 8013ab4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8013ab6:	f107 0308 	add.w	r3, r7, #8
 8013aba:	2200      	movs	r2, #0
 8013abc:	601a      	str	r2, [r3, #0]
 8013abe:	605a      	str	r2, [r3, #4]
 8013ac0:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8013ac2:	e0ab      	b.n	8013c1c <prvProcessReceivedCommands+0x16c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013ac4:	68bb      	ldr	r3, [r7, #8]
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	f2c0 80a8 	blt.w	8013c1c <prvProcessReceivedCommands+0x16c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013acc:	693b      	ldr	r3, [r7, #16]
 8013ace:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8013ad0:	69fb      	ldr	r3, [r7, #28]
 8013ad2:	695b      	ldr	r3, [r3, #20]
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d004      	beq.n	8013ae2 <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013ad8:	69fb      	ldr	r3, [r7, #28]
 8013ada:	3304      	adds	r3, #4
 8013adc:	4618      	mov	r0, r3
 8013ade:	f7fc fddb 	bl	8010698 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013ae2:	1d3b      	adds	r3, r7, #4
 8013ae4:	4618      	mov	r0, r3
 8013ae6:	f7ff ff81 	bl	80139ec <prvSampleTimeNow>
 8013aea:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8013aec:	68bb      	ldr	r3, [r7, #8]
 8013aee:	3b01      	subs	r3, #1
 8013af0:	2b08      	cmp	r3, #8
 8013af2:	f200 8090 	bhi.w	8013c16 <prvProcessReceivedCommands+0x166>
 8013af6:	a201      	add	r2, pc, #4	@ (adr r2, 8013afc <prvProcessReceivedCommands+0x4c>)
 8013af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013afc:	08013b21 	.word	0x08013b21
 8013b00:	08013b21 	.word	0x08013b21
 8013b04:	08013b89 	.word	0x08013b89
 8013b08:	08013b9d 	.word	0x08013b9d
 8013b0c:	08013bed 	.word	0x08013bed
 8013b10:	08013b21 	.word	0x08013b21
 8013b14:	08013b21 	.word	0x08013b21
 8013b18:	08013b89 	.word	0x08013b89
 8013b1c:	08013b9d 	.word	0x08013b9d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8013b20:	69fb      	ldr	r3, [r7, #28]
 8013b22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013b26:	f043 0301 	orr.w	r3, r3, #1
 8013b2a:	b2da      	uxtb	r2, r3
 8013b2c:	69fb      	ldr	r3, [r7, #28]
 8013b2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013b32:	68fa      	ldr	r2, [r7, #12]
 8013b34:	69fb      	ldr	r3, [r7, #28]
 8013b36:	699b      	ldr	r3, [r3, #24]
 8013b38:	18d1      	adds	r1, r2, r3
 8013b3a:	68fb      	ldr	r3, [r7, #12]
 8013b3c:	69ba      	ldr	r2, [r7, #24]
 8013b3e:	69f8      	ldr	r0, [r7, #28]
 8013b40:	f7ff ff74 	bl	8013a2c <prvInsertTimerInActiveList>
 8013b44:	4603      	mov	r3, r0
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d067      	beq.n	8013c1a <prvProcessReceivedCommands+0x16a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8013b4a:	69fb      	ldr	r3, [r7, #28]
 8013b4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013b50:	f003 0304 	and.w	r3, r3, #4
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d009      	beq.n	8013b6c <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8013b58:	68fa      	ldr	r2, [r7, #12]
 8013b5a:	69fb      	ldr	r3, [r7, #28]
 8013b5c:	699b      	ldr	r3, [r3, #24]
 8013b5e:	4413      	add	r3, r2
 8013b60:	69ba      	ldr	r2, [r7, #24]
 8013b62:	4619      	mov	r1, r3
 8013b64:	69f8      	ldr	r0, [r7, #28]
 8013b66:	f7ff fe69 	bl	801383c <prvReloadTimer>
 8013b6a:	e008      	b.n	8013b7e <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8013b6c:	69fb      	ldr	r3, [r7, #28]
 8013b6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013b72:	f023 0301 	bic.w	r3, r3, #1
 8013b76:	b2da      	uxtb	r2, r3
 8013b78:	69fb      	ldr	r3, [r7, #28]
 8013b7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013b7e:	69fb      	ldr	r3, [r7, #28]
 8013b80:	6a1b      	ldr	r3, [r3, #32]
 8013b82:	69f8      	ldr	r0, [r7, #28]
 8013b84:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8013b86:	e048      	b.n	8013c1a <prvProcessReceivedCommands+0x16a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8013b88:	69fb      	ldr	r3, [r7, #28]
 8013b8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013b8e:	f023 0301 	bic.w	r3, r3, #1
 8013b92:	b2da      	uxtb	r2, r3
 8013b94:	69fb      	ldr	r3, [r7, #28]
 8013b96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8013b9a:	e03f      	b.n	8013c1c <prvProcessReceivedCommands+0x16c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8013b9c:	69fb      	ldr	r3, [r7, #28]
 8013b9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013ba2:	f043 0301 	orr.w	r3, r3, #1
 8013ba6:	b2da      	uxtb	r2, r3
 8013ba8:	69fb      	ldr	r3, [r7, #28]
 8013baa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013bae:	68fa      	ldr	r2, [r7, #12]
 8013bb0:	69fb      	ldr	r3, [r7, #28]
 8013bb2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013bb4:	69fb      	ldr	r3, [r7, #28]
 8013bb6:	699b      	ldr	r3, [r3, #24]
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d10d      	bne.n	8013bd8 <prvProcessReceivedCommands+0x128>
    __asm volatile
 8013bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bc0:	b672      	cpsid	i
 8013bc2:	f383 8811 	msr	BASEPRI, r3
 8013bc6:	f3bf 8f6f 	isb	sy
 8013bca:	f3bf 8f4f 	dsb	sy
 8013bce:	b662      	cpsie	i
 8013bd0:	617b      	str	r3, [r7, #20]
}
 8013bd2:	bf00      	nop
 8013bd4:	bf00      	nop
 8013bd6:	e7fd      	b.n	8013bd4 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013bd8:	69fb      	ldr	r3, [r7, #28]
 8013bda:	699a      	ldr	r2, [r3, #24]
 8013bdc:	69bb      	ldr	r3, [r7, #24]
 8013bde:	18d1      	adds	r1, r2, r3
 8013be0:	69bb      	ldr	r3, [r7, #24]
 8013be2:	69ba      	ldr	r2, [r7, #24]
 8013be4:	69f8      	ldr	r0, [r7, #28]
 8013be6:	f7ff ff21 	bl	8013a2c <prvInsertTimerInActiveList>
                        break;
 8013bea:	e017      	b.n	8013c1c <prvProcessReceivedCommands+0x16c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013bec:	69fb      	ldr	r3, [r7, #28]
 8013bee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013bf2:	f003 0302 	and.w	r3, r3, #2
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d103      	bne.n	8013c02 <prvProcessReceivedCommands+0x152>
                            {
                                vPortFree( pxTimer );
 8013bfa:	69f8      	ldr	r0, [r7, #28]
 8013bfc:	f000 fc62 	bl	80144c4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8013c00:	e00c      	b.n	8013c1c <prvProcessReceivedCommands+0x16c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8013c02:	69fb      	ldr	r3, [r7, #28]
 8013c04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013c08:	f023 0301 	bic.w	r3, r3, #1
 8013c0c:	b2da      	uxtb	r2, r3
 8013c0e:	69fb      	ldr	r3, [r7, #28]
 8013c10:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8013c14:	e002      	b.n	8013c1c <prvProcessReceivedCommands+0x16c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8013c16:	bf00      	nop
 8013c18:	e000      	b.n	8013c1c <prvProcessReceivedCommands+0x16c>
                        break;
 8013c1a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8013c1c:	4b08      	ldr	r3, [pc, #32]	@ (8013c40 <prvProcessReceivedCommands+0x190>)
 8013c1e:	681b      	ldr	r3, [r3, #0]
 8013c20:	f107 0108 	add.w	r1, r7, #8
 8013c24:	2200      	movs	r2, #0
 8013c26:	4618      	mov	r0, r3
 8013c28:	f7fd f8c4 	bl	8010db4 <xQueueReceive>
 8013c2c:	4603      	mov	r3, r0
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	f47f af48 	bne.w	8013ac4 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8013c34:	bf00      	nop
 8013c36:	bf00      	nop
 8013c38:	3720      	adds	r7, #32
 8013c3a:	46bd      	mov	sp, r7
 8013c3c:	bd80      	pop	{r7, pc}
 8013c3e:	bf00      	nop
 8013c40:	2401a068 	.word	0x2401a068

08013c44 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8013c44:	b580      	push	{r7, lr}
 8013c46:	b082      	sub	sp, #8
 8013c48:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013c4a:	e009      	b.n	8013c60 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8013c88 <prvSwitchTimerLists+0x44>)
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	68db      	ldr	r3, [r3, #12]
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8013c56:	f04f 31ff 	mov.w	r1, #4294967295
 8013c5a:	6838      	ldr	r0, [r7, #0]
 8013c5c:	f7ff fe10 	bl	8013880 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013c60:	4b09      	ldr	r3, [pc, #36]	@ (8013c88 <prvSwitchTimerLists+0x44>)
 8013c62:	681b      	ldr	r3, [r3, #0]
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d1f0      	bne.n	8013c4c <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8013c6a:	4b07      	ldr	r3, [pc, #28]	@ (8013c88 <prvSwitchTimerLists+0x44>)
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8013c70:	4b06      	ldr	r3, [pc, #24]	@ (8013c8c <prvSwitchTimerLists+0x48>)
 8013c72:	681b      	ldr	r3, [r3, #0]
 8013c74:	4a04      	ldr	r2, [pc, #16]	@ (8013c88 <prvSwitchTimerLists+0x44>)
 8013c76:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8013c78:	4a04      	ldr	r2, [pc, #16]	@ (8013c8c <prvSwitchTimerLists+0x48>)
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	6013      	str	r3, [r2, #0]
    }
 8013c7e:	bf00      	nop
 8013c80:	3708      	adds	r7, #8
 8013c82:	46bd      	mov	sp, r7
 8013c84:	bd80      	pop	{r7, pc}
 8013c86:	bf00      	nop
 8013c88:	2401a060 	.word	0x2401a060
 8013c8c:	2401a064 	.word	0x2401a064

08013c90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8013c90:	b580      	push	{r7, lr}
 8013c92:	b082      	sub	sp, #8
 8013c94:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8013c96:	f000 f99d 	bl	8013fd4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8013c9a:	4b15      	ldr	r3, [pc, #84]	@ (8013cf0 <prvCheckForValidListAndQueue+0x60>)
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d120      	bne.n	8013ce4 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8013ca2:	4814      	ldr	r0, [pc, #80]	@ (8013cf4 <prvCheckForValidListAndQueue+0x64>)
 8013ca4:	f7fc fc6e 	bl	8010584 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8013ca8:	4813      	ldr	r0, [pc, #76]	@ (8013cf8 <prvCheckForValidListAndQueue+0x68>)
 8013caa:	f7fc fc6b 	bl	8010584 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8013cae:	4b13      	ldr	r3, [pc, #76]	@ (8013cfc <prvCheckForValidListAndQueue+0x6c>)
 8013cb0:	4a10      	ldr	r2, [pc, #64]	@ (8013cf4 <prvCheckForValidListAndQueue+0x64>)
 8013cb2:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8013cb4:	4b12      	ldr	r3, [pc, #72]	@ (8013d00 <prvCheckForValidListAndQueue+0x70>)
 8013cb6:	4a10      	ldr	r2, [pc, #64]	@ (8013cf8 <prvCheckForValidListAndQueue+0x68>)
 8013cb8:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013cba:	2300      	movs	r3, #0
 8013cbc:	9300      	str	r3, [sp, #0]
 8013cbe:	4b11      	ldr	r3, [pc, #68]	@ (8013d04 <prvCheckForValidListAndQueue+0x74>)
 8013cc0:	4a11      	ldr	r2, [pc, #68]	@ (8013d08 <prvCheckForValidListAndQueue+0x78>)
 8013cc2:	210c      	movs	r1, #12
 8013cc4:	200a      	movs	r0, #10
 8013cc6:	f7fc fda7 	bl	8010818 <xQueueGenericCreateStatic>
 8013cca:	4603      	mov	r3, r0
 8013ccc:	4a08      	ldr	r2, [pc, #32]	@ (8013cf0 <prvCheckForValidListAndQueue+0x60>)
 8013cce:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8013cd0:	4b07      	ldr	r3, [pc, #28]	@ (8013cf0 <prvCheckForValidListAndQueue+0x60>)
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	d005      	beq.n	8013ce4 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013cd8:	4b05      	ldr	r3, [pc, #20]	@ (8013cf0 <prvCheckForValidListAndQueue+0x60>)
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	490b      	ldr	r1, [pc, #44]	@ (8013d0c <prvCheckForValidListAndQueue+0x7c>)
 8013cde:	4618      	mov	r0, r3
 8013ce0:	f7fd fc8e 	bl	8011600 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8013ce4:	f000 f9ac 	bl	8014040 <vPortExitCritical>
    }
 8013ce8:	bf00      	nop
 8013cea:	46bd      	mov	sp, r7
 8013cec:	bd80      	pop	{r7, pc}
 8013cee:	bf00      	nop
 8013cf0:	2401a068 	.word	0x2401a068
 8013cf4:	2401a038 	.word	0x2401a038
 8013cf8:	2401a04c 	.word	0x2401a04c
 8013cfc:	2401a060 	.word	0x2401a060
 8013d00:	2401a064 	.word	0x2401a064
 8013d04:	2401a0ec 	.word	0x2401a0ec
 8013d08:	2401a074 	.word	0x2401a074
 8013d0c:	08025680 	.word	0x08025680

08013d10 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8013d10:	b480      	push	{r7}
 8013d12:	b085      	sub	sp, #20
 8013d14:	af00      	add	r7, sp, #0
 8013d16:	60f8      	str	r0, [r7, #12]
 8013d18:	60b9      	str	r1, [r7, #8]
 8013d1a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8013d1c:	68fb      	ldr	r3, [r7, #12]
 8013d1e:	3b04      	subs	r3, #4
 8013d20:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8013d22:	68fb      	ldr	r3, [r7, #12]
 8013d24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013d28:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8013d2a:	68fb      	ldr	r3, [r7, #12]
 8013d2c:	3b04      	subs	r3, #4
 8013d2e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8013d30:	68bb      	ldr	r3, [r7, #8]
 8013d32:	f023 0201 	bic.w	r2, r3, #1
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8013d3a:	68fb      	ldr	r3, [r7, #12]
 8013d3c:	3b04      	subs	r3, #4
 8013d3e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8013d40:	4a0c      	ldr	r2, [pc, #48]	@ (8013d74 <pxPortInitialiseStack+0x64>)
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	3b14      	subs	r3, #20
 8013d4a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8013d4c:	687a      	ldr	r2, [r7, #4]
 8013d4e:	68fb      	ldr	r3, [r7, #12]
 8013d50:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8013d52:	68fb      	ldr	r3, [r7, #12]
 8013d54:	3b04      	subs	r3, #4
 8013d56:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8013d58:	68fb      	ldr	r3, [r7, #12]
 8013d5a:	f06f 0202 	mvn.w	r2, #2
 8013d5e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	3b20      	subs	r3, #32
 8013d64:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8013d66:	68fb      	ldr	r3, [r7, #12]
}
 8013d68:	4618      	mov	r0, r3
 8013d6a:	3714      	adds	r7, #20
 8013d6c:	46bd      	mov	sp, r7
 8013d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d72:	4770      	bx	lr
 8013d74:	08013d79 	.word	0x08013d79

08013d78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013d78:	b480      	push	{r7}
 8013d7a:	b085      	sub	sp, #20
 8013d7c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8013d7e:	2300      	movs	r3, #0
 8013d80:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8013d82:	4b15      	ldr	r3, [pc, #84]	@ (8013dd8 <prvTaskExitError+0x60>)
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d8a:	d00d      	beq.n	8013da8 <prvTaskExitError+0x30>
    __asm volatile
 8013d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d90:	b672      	cpsid	i
 8013d92:	f383 8811 	msr	BASEPRI, r3
 8013d96:	f3bf 8f6f 	isb	sy
 8013d9a:	f3bf 8f4f 	dsb	sy
 8013d9e:	b662      	cpsie	i
 8013da0:	60fb      	str	r3, [r7, #12]
}
 8013da2:	bf00      	nop
 8013da4:	bf00      	nop
 8013da6:	e7fd      	b.n	8013da4 <prvTaskExitError+0x2c>
    __asm volatile
 8013da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dac:	b672      	cpsid	i
 8013dae:	f383 8811 	msr	BASEPRI, r3
 8013db2:	f3bf 8f6f 	isb	sy
 8013db6:	f3bf 8f4f 	dsb	sy
 8013dba:	b662      	cpsie	i
 8013dbc:	60bb      	str	r3, [r7, #8]
}
 8013dbe:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8013dc0:	bf00      	nop
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d0fc      	beq.n	8013dc2 <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8013dc8:	bf00      	nop
 8013dca:	bf00      	nop
 8013dcc:	3714      	adds	r7, #20
 8013dce:	46bd      	mov	sp, r7
 8013dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dd4:	4770      	bx	lr
 8013dd6:	bf00      	nop
 8013dd8:	240148d4 	.word	0x240148d4
 8013ddc:	00000000 	.word	0x00000000

08013de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8013de0:	4b07      	ldr	r3, [pc, #28]	@ (8013e00 <pxCurrentTCBConst2>)
 8013de2:	6819      	ldr	r1, [r3, #0]
 8013de4:	6808      	ldr	r0, [r1, #0]
 8013de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dea:	f380 8809 	msr	PSP, r0
 8013dee:	f3bf 8f6f 	isb	sy
 8013df2:	f04f 0000 	mov.w	r0, #0
 8013df6:	f380 8811 	msr	BASEPRI, r0
 8013dfa:	4770      	bx	lr
 8013dfc:	f3af 8000 	nop.w

08013e00 <pxCurrentTCBConst2>:
 8013e00:	24019868 	.word	0x24019868
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8013e04:	bf00      	nop
 8013e06:	bf00      	nop

08013e08 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8013e08:	4808      	ldr	r0, [pc, #32]	@ (8013e2c <prvPortStartFirstTask+0x24>)
 8013e0a:	6800      	ldr	r0, [r0, #0]
 8013e0c:	6800      	ldr	r0, [r0, #0]
 8013e0e:	f380 8808 	msr	MSP, r0
 8013e12:	f04f 0000 	mov.w	r0, #0
 8013e16:	f380 8814 	msr	CONTROL, r0
 8013e1a:	b662      	cpsie	i
 8013e1c:	b661      	cpsie	f
 8013e1e:	f3bf 8f4f 	dsb	sy
 8013e22:	f3bf 8f6f 	isb	sy
 8013e26:	df00      	svc	0
 8013e28:	bf00      	nop
 8013e2a:	0000      	.short	0x0000
 8013e2c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8013e30:	bf00      	nop
 8013e32:	bf00      	nop

08013e34 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013e34:	b580      	push	{r7, lr}
 8013e36:	b08a      	sub	sp, #40	@ 0x28
 8013e38:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8013e3a:	4b5c      	ldr	r3, [pc, #368]	@ (8013fac <xPortStartScheduler+0x178>)
 8013e3c:	681b      	ldr	r3, [r3, #0]
 8013e3e:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8013e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e42:	332c      	adds	r3, #44	@ 0x2c
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	4a5a      	ldr	r2, [pc, #360]	@ (8013fb0 <xPortStartScheduler+0x17c>)
 8013e48:	4293      	cmp	r3, r2
 8013e4a:	d00d      	beq.n	8013e68 <xPortStartScheduler+0x34>
    __asm volatile
 8013e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e50:	b672      	cpsid	i
 8013e52:	f383 8811 	msr	BASEPRI, r3
 8013e56:	f3bf 8f6f 	isb	sy
 8013e5a:	f3bf 8f4f 	dsb	sy
 8013e5e:	b662      	cpsie	i
 8013e60:	61bb      	str	r3, [r7, #24]
}
 8013e62:	bf00      	nop
 8013e64:	bf00      	nop
 8013e66:	e7fd      	b.n	8013e64 <xPortStartScheduler+0x30>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8013e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e6a:	3338      	adds	r3, #56	@ 0x38
 8013e6c:	681b      	ldr	r3, [r3, #0]
 8013e6e:	4a51      	ldr	r2, [pc, #324]	@ (8013fb4 <xPortStartScheduler+0x180>)
 8013e70:	4293      	cmp	r3, r2
 8013e72:	d00d      	beq.n	8013e90 <xPortStartScheduler+0x5c>
    __asm volatile
 8013e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e78:	b672      	cpsid	i
 8013e7a:	f383 8811 	msr	BASEPRI, r3
 8013e7e:	f3bf 8f6f 	isb	sy
 8013e82:	f3bf 8f4f 	dsb	sy
 8013e86:	b662      	cpsie	i
 8013e88:	61fb      	str	r3, [r7, #28]
}
 8013e8a:	bf00      	nop
 8013e8c:	bf00      	nop
 8013e8e:	e7fd      	b.n	8013e8c <xPortStartScheduler+0x58>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8013e90:	2300      	movs	r3, #0
 8013e92:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013e94:	4b48      	ldr	r3, [pc, #288]	@ (8013fb8 <xPortStartScheduler+0x184>)
 8013e96:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8013e98:	6a3b      	ldr	r3, [r7, #32]
 8013e9a:	781b      	ldrb	r3, [r3, #0]
 8013e9c:	b2db      	uxtb	r3, r3
 8013e9e:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013ea0:	6a3b      	ldr	r3, [r7, #32]
 8013ea2:	22ff      	movs	r2, #255	@ 0xff
 8013ea4:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013ea6:	6a3b      	ldr	r3, [r7, #32]
 8013ea8:	781b      	ldrb	r3, [r3, #0]
 8013eaa:	b2db      	uxtb	r3, r3
 8013eac:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013eae:	79fb      	ldrb	r3, [r7, #7]
 8013eb0:	b2db      	uxtb	r3, r3
 8013eb2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013eb6:	b2da      	uxtb	r2, r3
 8013eb8:	4b40      	ldr	r3, [pc, #256]	@ (8013fbc <xPortStartScheduler+0x188>)
 8013eba:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8013ebc:	4b3f      	ldr	r3, [pc, #252]	@ (8013fbc <xPortStartScheduler+0x188>)
 8013ebe:	781b      	ldrb	r3, [r3, #0]
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d10d      	bne.n	8013ee0 <xPortStartScheduler+0xac>
    __asm volatile
 8013ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ec8:	b672      	cpsid	i
 8013eca:	f383 8811 	msr	BASEPRI, r3
 8013ece:	f3bf 8f6f 	isb	sy
 8013ed2:	f3bf 8f4f 	dsb	sy
 8013ed6:	b662      	cpsie	i
 8013ed8:	617b      	str	r3, [r7, #20]
}
 8013eda:	bf00      	nop
 8013edc:	bf00      	nop
 8013ede:	e7fd      	b.n	8013edc <xPortStartScheduler+0xa8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8013ee0:	79fb      	ldrb	r3, [r7, #7]
 8013ee2:	b2db      	uxtb	r3, r3
 8013ee4:	43db      	mvns	r3, r3
 8013ee6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d015      	beq.n	8013f1a <xPortStartScheduler+0xe6>
    __asm volatile
 8013eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ef2:	b672      	cpsid	i
 8013ef4:	f383 8811 	msr	BASEPRI, r3
 8013ef8:	f3bf 8f6f 	isb	sy
 8013efc:	f3bf 8f4f 	dsb	sy
 8013f00:	b662      	cpsie	i
 8013f02:	613b      	str	r3, [r7, #16]
}
 8013f04:	bf00      	nop
 8013f06:	bf00      	nop
 8013f08:	e7fd      	b.n	8013f06 <xPortStartScheduler+0xd2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8013f0a:	68bb      	ldr	r3, [r7, #8]
 8013f0c:	3301      	adds	r3, #1
 8013f0e:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013f10:	79fb      	ldrb	r3, [r7, #7]
 8013f12:	b2db      	uxtb	r3, r3
 8013f14:	005b      	lsls	r3, r3, #1
 8013f16:	b2db      	uxtb	r3, r3
 8013f18:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013f1a:	79fb      	ldrb	r3, [r7, #7]
 8013f1c:	b2db      	uxtb	r3, r3
 8013f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013f22:	2b80      	cmp	r3, #128	@ 0x80
 8013f24:	d0f1      	beq.n	8013f0a <xPortStartScheduler+0xd6>
        }

        if( ulImplementedPrioBits == 8 )
 8013f26:	68bb      	ldr	r3, [r7, #8]
 8013f28:	2b08      	cmp	r3, #8
 8013f2a:	d103      	bne.n	8013f34 <xPortStartScheduler+0x100>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8013f2c:	4b24      	ldr	r3, [pc, #144]	@ (8013fc0 <xPortStartScheduler+0x18c>)
 8013f2e:	2200      	movs	r2, #0
 8013f30:	601a      	str	r2, [r3, #0]
 8013f32:	e004      	b.n	8013f3e <xPortStartScheduler+0x10a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8013f34:	68bb      	ldr	r3, [r7, #8]
 8013f36:	f1c3 0307 	rsb	r3, r3, #7
 8013f3a:	4a21      	ldr	r2, [pc, #132]	@ (8013fc0 <xPortStartScheduler+0x18c>)
 8013f3c:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013f3e:	4b20      	ldr	r3, [pc, #128]	@ (8013fc0 <xPortStartScheduler+0x18c>)
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	021b      	lsls	r3, r3, #8
 8013f44:	4a1e      	ldr	r2, [pc, #120]	@ (8013fc0 <xPortStartScheduler+0x18c>)
 8013f46:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013f48:	4b1d      	ldr	r3, [pc, #116]	@ (8013fc0 <xPortStartScheduler+0x18c>)
 8013f4a:	681b      	ldr	r3, [r3, #0]
 8013f4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013f50:	4a1b      	ldr	r2, [pc, #108]	@ (8013fc0 <xPortStartScheduler+0x18c>)
 8013f52:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8013f54:	7bfb      	ldrb	r3, [r7, #15]
 8013f56:	b2da      	uxtb	r2, r3
 8013f58:	6a3b      	ldr	r3, [r7, #32]
 8013f5a:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8013f5c:	4b19      	ldr	r3, [pc, #100]	@ (8013fc4 <xPortStartScheduler+0x190>)
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	4a18      	ldr	r2, [pc, #96]	@ (8013fc4 <xPortStartScheduler+0x190>)
 8013f62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013f66:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8013f68:	4b16      	ldr	r3, [pc, #88]	@ (8013fc4 <xPortStartScheduler+0x190>)
 8013f6a:	681b      	ldr	r3, [r3, #0]
 8013f6c:	4a15      	ldr	r2, [pc, #84]	@ (8013fc4 <xPortStartScheduler+0x190>)
 8013f6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013f72:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8013f74:	4b14      	ldr	r3, [pc, #80]	@ (8013fc8 <xPortStartScheduler+0x194>)
 8013f76:	2200      	movs	r2, #0
 8013f78:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8013f7a:	f000 f8e9 	bl	8014150 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8013f7e:	4b13      	ldr	r3, [pc, #76]	@ (8013fcc <xPortStartScheduler+0x198>)
 8013f80:	2200      	movs	r2, #0
 8013f82:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8013f84:	f000 f908 	bl	8014198 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013f88:	4b11      	ldr	r3, [pc, #68]	@ (8013fd0 <xPortStartScheduler+0x19c>)
 8013f8a:	681b      	ldr	r3, [r3, #0]
 8013f8c:	4a10      	ldr	r2, [pc, #64]	@ (8013fd0 <xPortStartScheduler+0x19c>)
 8013f8e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013f92:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8013f94:	f7ff ff38 	bl	8013e08 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8013f98:	f7fe fac6 	bl	8012528 <vTaskSwitchContext>
    prvTaskExitError();
 8013f9c:	f7ff feec 	bl	8013d78 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8013fa0:	2300      	movs	r3, #0
}
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	3728      	adds	r7, #40	@ 0x28
 8013fa6:	46bd      	mov	sp, r7
 8013fa8:	bd80      	pop	{r7, pc}
 8013faa:	bf00      	nop
 8013fac:	e000ed08 	.word	0xe000ed08
 8013fb0:	08013de1 	.word	0x08013de1
 8013fb4:	080140a1 	.word	0x080140a1
 8013fb8:	e000e400 	.word	0xe000e400
 8013fbc:	2401a13c 	.word	0x2401a13c
 8013fc0:	2401a140 	.word	0x2401a140
 8013fc4:	e000ed20 	.word	0xe000ed20
 8013fc8:	e000ed1c 	.word	0xe000ed1c
 8013fcc:	240148d4 	.word	0x240148d4
 8013fd0:	e000ef34 	.word	0xe000ef34

08013fd4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013fd4:	b480      	push	{r7}
 8013fd6:	b083      	sub	sp, #12
 8013fd8:	af00      	add	r7, sp, #0
    __asm volatile
 8013fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fde:	b672      	cpsid	i
 8013fe0:	f383 8811 	msr	BASEPRI, r3
 8013fe4:	f3bf 8f6f 	isb	sy
 8013fe8:	f3bf 8f4f 	dsb	sy
 8013fec:	b662      	cpsie	i
 8013fee:	607b      	str	r3, [r7, #4]
}
 8013ff0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8013ff2:	4b11      	ldr	r3, [pc, #68]	@ (8014038 <vPortEnterCritical+0x64>)
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	3301      	adds	r3, #1
 8013ff8:	4a0f      	ldr	r2, [pc, #60]	@ (8014038 <vPortEnterCritical+0x64>)
 8013ffa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8013ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8014038 <vPortEnterCritical+0x64>)
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	2b01      	cmp	r3, #1
 8014002:	d112      	bne.n	801402a <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014004:	4b0d      	ldr	r3, [pc, #52]	@ (801403c <vPortEnterCritical+0x68>)
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	b2db      	uxtb	r3, r3
 801400a:	2b00      	cmp	r3, #0
 801400c:	d00d      	beq.n	801402a <vPortEnterCritical+0x56>
    __asm volatile
 801400e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014012:	b672      	cpsid	i
 8014014:	f383 8811 	msr	BASEPRI, r3
 8014018:	f3bf 8f6f 	isb	sy
 801401c:	f3bf 8f4f 	dsb	sy
 8014020:	b662      	cpsie	i
 8014022:	603b      	str	r3, [r7, #0]
}
 8014024:	bf00      	nop
 8014026:	bf00      	nop
 8014028:	e7fd      	b.n	8014026 <vPortEnterCritical+0x52>
    }
}
 801402a:	bf00      	nop
 801402c:	370c      	adds	r7, #12
 801402e:	46bd      	mov	sp, r7
 8014030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014034:	4770      	bx	lr
 8014036:	bf00      	nop
 8014038:	240148d4 	.word	0x240148d4
 801403c:	e000ed04 	.word	0xe000ed04

08014040 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014040:	b480      	push	{r7}
 8014042:	b083      	sub	sp, #12
 8014044:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8014046:	4b13      	ldr	r3, [pc, #76]	@ (8014094 <vPortExitCritical+0x54>)
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	2b00      	cmp	r3, #0
 801404c:	d10d      	bne.n	801406a <vPortExitCritical+0x2a>
    __asm volatile
 801404e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014052:	b672      	cpsid	i
 8014054:	f383 8811 	msr	BASEPRI, r3
 8014058:	f3bf 8f6f 	isb	sy
 801405c:	f3bf 8f4f 	dsb	sy
 8014060:	b662      	cpsie	i
 8014062:	607b      	str	r3, [r7, #4]
}
 8014064:	bf00      	nop
 8014066:	bf00      	nop
 8014068:	e7fd      	b.n	8014066 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 801406a:	4b0a      	ldr	r3, [pc, #40]	@ (8014094 <vPortExitCritical+0x54>)
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	3b01      	subs	r3, #1
 8014070:	4a08      	ldr	r2, [pc, #32]	@ (8014094 <vPortExitCritical+0x54>)
 8014072:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8014074:	4b07      	ldr	r3, [pc, #28]	@ (8014094 <vPortExitCritical+0x54>)
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	2b00      	cmp	r3, #0
 801407a:	d105      	bne.n	8014088 <vPortExitCritical+0x48>
 801407c:	2300      	movs	r3, #0
 801407e:	603b      	str	r3, [r7, #0]
    __asm volatile
 8014080:	683b      	ldr	r3, [r7, #0]
 8014082:	f383 8811 	msr	BASEPRI, r3
}
 8014086:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8014088:	bf00      	nop
 801408a:	370c      	adds	r7, #12
 801408c:	46bd      	mov	sp, r7
 801408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014092:	4770      	bx	lr
 8014094:	240148d4 	.word	0x240148d4
	...

080140a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80140a0:	f3ef 8009 	mrs	r0, PSP
 80140a4:	f3bf 8f6f 	isb	sy
 80140a8:	4b15      	ldr	r3, [pc, #84]	@ (8014100 <pxCurrentTCBConst>)
 80140aa:	681a      	ldr	r2, [r3, #0]
 80140ac:	f01e 0f10 	tst.w	lr, #16
 80140b0:	bf08      	it	eq
 80140b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80140b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140ba:	6010      	str	r0, [r2, #0]
 80140bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80140c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80140c4:	b672      	cpsid	i
 80140c6:	f380 8811 	msr	BASEPRI, r0
 80140ca:	f3bf 8f4f 	dsb	sy
 80140ce:	f3bf 8f6f 	isb	sy
 80140d2:	b662      	cpsie	i
 80140d4:	f7fe fa28 	bl	8012528 <vTaskSwitchContext>
 80140d8:	f04f 0000 	mov.w	r0, #0
 80140dc:	f380 8811 	msr	BASEPRI, r0
 80140e0:	bc09      	pop	{r0, r3}
 80140e2:	6819      	ldr	r1, [r3, #0]
 80140e4:	6808      	ldr	r0, [r1, #0]
 80140e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140ea:	f01e 0f10 	tst.w	lr, #16
 80140ee:	bf08      	it	eq
 80140f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80140f4:	f380 8809 	msr	PSP, r0
 80140f8:	f3bf 8f6f 	isb	sy
 80140fc:	4770      	bx	lr
 80140fe:	bf00      	nop

08014100 <pxCurrentTCBConst>:
 8014100:	24019868 	.word	0x24019868
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8014104:	bf00      	nop
 8014106:	bf00      	nop

08014108 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014108:	b580      	push	{r7, lr}
 801410a:	b082      	sub	sp, #8
 801410c:	af00      	add	r7, sp, #0
    __asm volatile
 801410e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014112:	b672      	cpsid	i
 8014114:	f383 8811 	msr	BASEPRI, r3
 8014118:	f3bf 8f6f 	isb	sy
 801411c:	f3bf 8f4f 	dsb	sy
 8014120:	b662      	cpsie	i
 8014122:	607b      	str	r3, [r7, #4]
}
 8014124:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8014126:	f7fe f8e3 	bl	80122f0 <xTaskIncrementTick>
 801412a:	4603      	mov	r3, r0
 801412c:	2b00      	cmp	r3, #0
 801412e:	d003      	beq.n	8014138 <SysTick_Handler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014130:	4b06      	ldr	r3, [pc, #24]	@ (801414c <SysTick_Handler+0x44>)
 8014132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014136:	601a      	str	r2, [r3, #0]
 8014138:	2300      	movs	r3, #0
 801413a:	603b      	str	r3, [r7, #0]
    __asm volatile
 801413c:	683b      	ldr	r3, [r7, #0]
 801413e:	f383 8811 	msr	BASEPRI, r3
}
 8014142:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8014144:	bf00      	nop
 8014146:	3708      	adds	r7, #8
 8014148:	46bd      	mov	sp, r7
 801414a:	bd80      	pop	{r7, pc}
 801414c:	e000ed04 	.word	0xe000ed04

08014150 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8014150:	b480      	push	{r7}
 8014152:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014154:	4b0b      	ldr	r3, [pc, #44]	@ (8014184 <vPortSetupTimerInterrupt+0x34>)
 8014156:	2200      	movs	r2, #0
 8014158:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801415a:	4b0b      	ldr	r3, [pc, #44]	@ (8014188 <vPortSetupTimerInterrupt+0x38>)
 801415c:	2200      	movs	r2, #0
 801415e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014160:	4b0a      	ldr	r3, [pc, #40]	@ (801418c <vPortSetupTimerInterrupt+0x3c>)
 8014162:	681b      	ldr	r3, [r3, #0]
 8014164:	4a0a      	ldr	r2, [pc, #40]	@ (8014190 <vPortSetupTimerInterrupt+0x40>)
 8014166:	fba2 2303 	umull	r2, r3, r2, r3
 801416a:	099b      	lsrs	r3, r3, #6
 801416c:	4a09      	ldr	r2, [pc, #36]	@ (8014194 <vPortSetupTimerInterrupt+0x44>)
 801416e:	3b01      	subs	r3, #1
 8014170:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014172:	4b04      	ldr	r3, [pc, #16]	@ (8014184 <vPortSetupTimerInterrupt+0x34>)
 8014174:	2207      	movs	r2, #7
 8014176:	601a      	str	r2, [r3, #0]
}
 8014178:	bf00      	nop
 801417a:	46bd      	mov	sp, r7
 801417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014180:	4770      	bx	lr
 8014182:	bf00      	nop
 8014184:	e000e010 	.word	0xe000e010
 8014188:	e000e018 	.word	0xe000e018
 801418c:	240148d8 	.word	0x240148d8
 8014190:	10624dd3 	.word	0x10624dd3
 8014194:	e000e014 	.word	0xe000e014

08014198 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8014198:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80141a8 <vPortEnableVFP+0x10>
 801419c:	6801      	ldr	r1, [r0, #0]
 801419e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80141a2:	6001      	str	r1, [r0, #0]
 80141a4:	4770      	bx	lr
 80141a6:	0000      	.short	0x0000
 80141a8:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 80141ac:	bf00      	nop
 80141ae:	bf00      	nop

080141b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80141b0:	b480      	push	{r7}
 80141b2:	b085      	sub	sp, #20
 80141b4:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80141b6:	f3ef 8305 	mrs	r3, IPSR
 80141ba:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	2b0f      	cmp	r3, #15
 80141c0:	d917      	bls.n	80141f2 <vPortValidateInterruptPriority+0x42>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80141c2:	4a1a      	ldr	r2, [pc, #104]	@ (801422c <vPortValidateInterruptPriority+0x7c>)
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	4413      	add	r3, r2
 80141c8:	781b      	ldrb	r3, [r3, #0]
 80141ca:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80141cc:	4b18      	ldr	r3, [pc, #96]	@ (8014230 <vPortValidateInterruptPriority+0x80>)
 80141ce:	781b      	ldrb	r3, [r3, #0]
 80141d0:	7afa      	ldrb	r2, [r7, #11]
 80141d2:	429a      	cmp	r2, r3
 80141d4:	d20d      	bcs.n	80141f2 <vPortValidateInterruptPriority+0x42>
    __asm volatile
 80141d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141da:	b672      	cpsid	i
 80141dc:	f383 8811 	msr	BASEPRI, r3
 80141e0:	f3bf 8f6f 	isb	sy
 80141e4:	f3bf 8f4f 	dsb	sy
 80141e8:	b662      	cpsie	i
 80141ea:	607b      	str	r3, [r7, #4]
}
 80141ec:	bf00      	nop
 80141ee:	bf00      	nop
 80141f0:	e7fd      	b.n	80141ee <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80141f2:	4b10      	ldr	r3, [pc, #64]	@ (8014234 <vPortValidateInterruptPriority+0x84>)
 80141f4:	681b      	ldr	r3, [r3, #0]
 80141f6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80141fa:	4b0f      	ldr	r3, [pc, #60]	@ (8014238 <vPortValidateInterruptPriority+0x88>)
 80141fc:	681b      	ldr	r3, [r3, #0]
 80141fe:	429a      	cmp	r2, r3
 8014200:	d90d      	bls.n	801421e <vPortValidateInterruptPriority+0x6e>
    __asm volatile
 8014202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014206:	b672      	cpsid	i
 8014208:	f383 8811 	msr	BASEPRI, r3
 801420c:	f3bf 8f6f 	isb	sy
 8014210:	f3bf 8f4f 	dsb	sy
 8014214:	b662      	cpsie	i
 8014216:	603b      	str	r3, [r7, #0]
}
 8014218:	bf00      	nop
 801421a:	bf00      	nop
 801421c:	e7fd      	b.n	801421a <vPortValidateInterruptPriority+0x6a>
    }
 801421e:	bf00      	nop
 8014220:	3714      	adds	r7, #20
 8014222:	46bd      	mov	sp, r7
 8014224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014228:	4770      	bx	lr
 801422a:	bf00      	nop
 801422c:	e000e3f0 	.word	0xe000e3f0
 8014230:	2401a13c 	.word	0x2401a13c
 8014234:	e000ed0c 	.word	0xe000ed0c
 8014238:	2401a140 	.word	0x2401a140

0801423c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 801423c:	b580      	push	{r7, lr}
 801423e:	b08e      	sub	sp, #56	@ 0x38
 8014240:	af00      	add	r7, sp, #0
 8014242:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8014244:	2300      	movs	r3, #0
 8014246:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	2b00      	cmp	r3, #0
 801424c:	d022      	beq.n	8014294 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 801424e:	2308      	movs	r3, #8
 8014250:	43db      	mvns	r3, r3
 8014252:	687a      	ldr	r2, [r7, #4]
 8014254:	429a      	cmp	r2, r3
 8014256:	d81b      	bhi.n	8014290 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8014258:	2208      	movs	r2, #8
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	4413      	add	r3, r2
 801425e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	f003 0307 	and.w	r3, r3, #7
 8014266:	2b00      	cmp	r3, #0
 8014268:	d014      	beq.n	8014294 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	f003 0307 	and.w	r3, r3, #7
 8014270:	f1c3 0308 	rsb	r3, r3, #8
 8014274:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8014276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014278:	43db      	mvns	r3, r3
 801427a:	687a      	ldr	r2, [r7, #4]
 801427c:	429a      	cmp	r2, r3
 801427e:	d804      	bhi.n	801428a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8014280:	687a      	ldr	r2, [r7, #4]
 8014282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014284:	4413      	add	r3, r2
 8014286:	607b      	str	r3, [r7, #4]
 8014288:	e004      	b.n	8014294 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 801428a:	2300      	movs	r3, #0
 801428c:	607b      	str	r3, [r7, #4]
 801428e:	e001      	b.n	8014294 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8014290:	2300      	movs	r3, #0
 8014292:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8014294:	f7fd fe7e 	bl	8011f94 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8014298:	4b83      	ldr	r3, [pc, #524]	@ (80144a8 <pvPortMalloc+0x26c>)
 801429a:	681b      	ldr	r3, [r3, #0]
 801429c:	2b00      	cmp	r3, #0
 801429e:	d101      	bne.n	80142a4 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80142a0:	f000 f98c 	bl	80145bc <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	f2c0 80de 	blt.w	8014468 <pvPortMalloc+0x22c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	2b00      	cmp	r3, #0
 80142b0:	f000 80da 	beq.w	8014468 <pvPortMalloc+0x22c>
 80142b4:	4b7d      	ldr	r3, [pc, #500]	@ (80144ac <pvPortMalloc+0x270>)
 80142b6:	681b      	ldr	r3, [r3, #0]
 80142b8:	687a      	ldr	r2, [r7, #4]
 80142ba:	429a      	cmp	r2, r3
 80142bc:	f200 80d4 	bhi.w	8014468 <pvPortMalloc+0x22c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80142c0:	4b7b      	ldr	r3, [pc, #492]	@ (80144b0 <pvPortMalloc+0x274>)
 80142c2:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80142c4:	4b7a      	ldr	r3, [pc, #488]	@ (80144b0 <pvPortMalloc+0x274>)
 80142c6:	681b      	ldr	r3, [r3, #0]
 80142c8:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80142ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142cc:	4a79      	ldr	r2, [pc, #484]	@ (80144b4 <pvPortMalloc+0x278>)
 80142ce:	4293      	cmp	r3, r2
 80142d0:	d305      	bcc.n	80142de <pvPortMalloc+0xa2>
 80142d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142d4:	4a78      	ldr	r2, [pc, #480]	@ (80144b8 <pvPortMalloc+0x27c>)
 80142d6:	4293      	cmp	r3, r2
 80142d8:	d801      	bhi.n	80142de <pvPortMalloc+0xa2>
 80142da:	2301      	movs	r3, #1
 80142dc:	e000      	b.n	80142e0 <pvPortMalloc+0xa4>
 80142de:	2300      	movs	r3, #0
 80142e0:	2b00      	cmp	r3, #0
 80142e2:	d12d      	bne.n	8014340 <pvPortMalloc+0x104>
    __asm volatile
 80142e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142e8:	b672      	cpsid	i
 80142ea:	f383 8811 	msr	BASEPRI, r3
 80142ee:	f3bf 8f6f 	isb	sy
 80142f2:	f3bf 8f4f 	dsb	sy
 80142f6:	b662      	cpsie	i
 80142f8:	623b      	str	r3, [r7, #32]
}
 80142fa:	bf00      	nop
 80142fc:	bf00      	nop
 80142fe:	e7fd      	b.n	80142fc <pvPortMalloc+0xc0>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8014300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014302:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8014304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014306:	681b      	ldr	r3, [r3, #0]
 8014308:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 801430a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801430c:	4a69      	ldr	r2, [pc, #420]	@ (80144b4 <pvPortMalloc+0x278>)
 801430e:	4293      	cmp	r3, r2
 8014310:	d305      	bcc.n	801431e <pvPortMalloc+0xe2>
 8014312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014314:	4a68      	ldr	r2, [pc, #416]	@ (80144b8 <pvPortMalloc+0x27c>)
 8014316:	4293      	cmp	r3, r2
 8014318:	d801      	bhi.n	801431e <pvPortMalloc+0xe2>
 801431a:	2301      	movs	r3, #1
 801431c:	e000      	b.n	8014320 <pvPortMalloc+0xe4>
 801431e:	2300      	movs	r3, #0
 8014320:	2b00      	cmp	r3, #0
 8014322:	d10d      	bne.n	8014340 <pvPortMalloc+0x104>
    __asm volatile
 8014324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014328:	b672      	cpsid	i
 801432a:	f383 8811 	msr	BASEPRI, r3
 801432e:	f3bf 8f6f 	isb	sy
 8014332:	f3bf 8f4f 	dsb	sy
 8014336:	b662      	cpsie	i
 8014338:	61fb      	str	r3, [r7, #28]
}
 801433a:	bf00      	nop
 801433c:	bf00      	nop
 801433e:	e7fd      	b.n	801433c <pvPortMalloc+0x100>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8014340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014342:	685b      	ldr	r3, [r3, #4]
 8014344:	687a      	ldr	r2, [r7, #4]
 8014346:	429a      	cmp	r2, r3
 8014348:	d903      	bls.n	8014352 <pvPortMalloc+0x116>
 801434a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801434c:	681b      	ldr	r3, [r3, #0]
 801434e:	2b00      	cmp	r3, #0
 8014350:	d1d6      	bne.n	8014300 <pvPortMalloc+0xc4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8014352:	4b55      	ldr	r3, [pc, #340]	@ (80144a8 <pvPortMalloc+0x26c>)
 8014354:	681b      	ldr	r3, [r3, #0]
 8014356:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014358:	429a      	cmp	r2, r3
 801435a:	f000 8085 	beq.w	8014468 <pvPortMalloc+0x22c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 801435e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014360:	681b      	ldr	r3, [r3, #0]
 8014362:	2208      	movs	r2, #8
 8014364:	4413      	add	r3, r2
 8014366:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8014368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801436a:	4a52      	ldr	r2, [pc, #328]	@ (80144b4 <pvPortMalloc+0x278>)
 801436c:	4293      	cmp	r3, r2
 801436e:	d305      	bcc.n	801437c <pvPortMalloc+0x140>
 8014370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014372:	4a51      	ldr	r2, [pc, #324]	@ (80144b8 <pvPortMalloc+0x27c>)
 8014374:	4293      	cmp	r3, r2
 8014376:	d801      	bhi.n	801437c <pvPortMalloc+0x140>
 8014378:	2301      	movs	r3, #1
 801437a:	e000      	b.n	801437e <pvPortMalloc+0x142>
 801437c:	2300      	movs	r3, #0
 801437e:	2b00      	cmp	r3, #0
 8014380:	d10d      	bne.n	801439e <pvPortMalloc+0x162>
    __asm volatile
 8014382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014386:	b672      	cpsid	i
 8014388:	f383 8811 	msr	BASEPRI, r3
 801438c:	f3bf 8f6f 	isb	sy
 8014390:	f3bf 8f4f 	dsb	sy
 8014394:	b662      	cpsie	i
 8014396:	61bb      	str	r3, [r7, #24]
}
 8014398:	bf00      	nop
 801439a:	bf00      	nop
 801439c:	e7fd      	b.n	801439a <pvPortMalloc+0x15e>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801439e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143a0:	681a      	ldr	r2, [r3, #0]
 80143a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143a4:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80143a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143a8:	685b      	ldr	r3, [r3, #4]
 80143aa:	687a      	ldr	r2, [r7, #4]
 80143ac:	429a      	cmp	r2, r3
 80143ae:	d90d      	bls.n	80143cc <pvPortMalloc+0x190>
    __asm volatile
 80143b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143b4:	b672      	cpsid	i
 80143b6:	f383 8811 	msr	BASEPRI, r3
 80143ba:	f3bf 8f6f 	isb	sy
 80143be:	f3bf 8f4f 	dsb	sy
 80143c2:	b662      	cpsie	i
 80143c4:	617b      	str	r3, [r7, #20]
}
 80143c6:	bf00      	nop
 80143c8:	bf00      	nop
 80143ca:	e7fd      	b.n	80143c8 <pvPortMalloc+0x18c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80143cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143ce:	685a      	ldr	r2, [r3, #4]
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	1ad2      	subs	r2, r2, r3
 80143d4:	2308      	movs	r3, #8
 80143d6:	005b      	lsls	r3, r3, #1
 80143d8:	429a      	cmp	r2, r3
 80143da:	d926      	bls.n	801442a <pvPortMalloc+0x1ee>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80143dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	4413      	add	r3, r2
 80143e2:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80143e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143e6:	f003 0307 	and.w	r3, r3, #7
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d00d      	beq.n	801440a <pvPortMalloc+0x1ce>
    __asm volatile
 80143ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143f2:	b672      	cpsid	i
 80143f4:	f383 8811 	msr	BASEPRI, r3
 80143f8:	f3bf 8f6f 	isb	sy
 80143fc:	f3bf 8f4f 	dsb	sy
 8014400:	b662      	cpsie	i
 8014402:	613b      	str	r3, [r7, #16]
}
 8014404:	bf00      	nop
 8014406:	bf00      	nop
 8014408:	e7fd      	b.n	8014406 <pvPortMalloc+0x1ca>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801440a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801440c:	685a      	ldr	r2, [r3, #4]
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	1ad2      	subs	r2, r2, r3
 8014412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014414:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8014416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014418:	687a      	ldr	r2, [r7, #4]
 801441a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 801441c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801441e:	681a      	ldr	r2, [r3, #0]
 8014420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014422:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8014424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014428:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 801442a:	4b20      	ldr	r3, [pc, #128]	@ (80144ac <pvPortMalloc+0x270>)
 801442c:	681a      	ldr	r2, [r3, #0]
 801442e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014430:	685b      	ldr	r3, [r3, #4]
 8014432:	1ad3      	subs	r3, r2, r3
 8014434:	4a1d      	ldr	r2, [pc, #116]	@ (80144ac <pvPortMalloc+0x270>)
 8014436:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014438:	4b1c      	ldr	r3, [pc, #112]	@ (80144ac <pvPortMalloc+0x270>)
 801443a:	681a      	ldr	r2, [r3, #0]
 801443c:	4b1f      	ldr	r3, [pc, #124]	@ (80144bc <pvPortMalloc+0x280>)
 801443e:	681b      	ldr	r3, [r3, #0]
 8014440:	429a      	cmp	r2, r3
 8014442:	d203      	bcs.n	801444c <pvPortMalloc+0x210>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014444:	4b19      	ldr	r3, [pc, #100]	@ (80144ac <pvPortMalloc+0x270>)
 8014446:	681b      	ldr	r3, [r3, #0]
 8014448:	4a1c      	ldr	r2, [pc, #112]	@ (80144bc <pvPortMalloc+0x280>)
 801444a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 801444c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801444e:	685b      	ldr	r3, [r3, #4]
 8014450:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8014454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014456:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8014458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801445a:	2200      	movs	r2, #0
 801445c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 801445e:	4b18      	ldr	r3, [pc, #96]	@ (80144c0 <pvPortMalloc+0x284>)
 8014460:	681b      	ldr	r3, [r3, #0]
 8014462:	3301      	adds	r3, #1
 8014464:	4a16      	ldr	r2, [pc, #88]	@ (80144c0 <pvPortMalloc+0x284>)
 8014466:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8014468:	f7fd fda2 	bl	8011fb0 <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
    {
        if( pvReturn == NULL )
 801446c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801446e:	2b00      	cmp	r3, #0
 8014470:	d101      	bne.n	8014476 <pvPortMalloc+0x23a>
        {
            vApplicationMallocFailedHook();
 8014472:	f7ec fa9f 	bl	80009b4 <vApplicationMallocFailedHook>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014478:	f003 0307 	and.w	r3, r3, #7
 801447c:	2b00      	cmp	r3, #0
 801447e:	d00d      	beq.n	801449c <pvPortMalloc+0x260>
    __asm volatile
 8014480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014484:	b672      	cpsid	i
 8014486:	f383 8811 	msr	BASEPRI, r3
 801448a:	f3bf 8f6f 	isb	sy
 801448e:	f3bf 8f4f 	dsb	sy
 8014492:	b662      	cpsie	i
 8014494:	60fb      	str	r3, [r7, #12]
}
 8014496:	bf00      	nop
 8014498:	bf00      	nop
 801449a:	e7fd      	b.n	8014498 <pvPortMalloc+0x25c>
    return pvReturn;
 801449c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 801449e:	4618      	mov	r0, r3
 80144a0:	3738      	adds	r7, #56	@ 0x38
 80144a2:	46bd      	mov	sp, r7
 80144a4:	bd80      	pop	{r7, pc}
 80144a6:	bf00      	nop
 80144a8:	2405a14c 	.word	0x2405a14c
 80144ac:	2405a150 	.word	0x2405a150
 80144b0:	2405a144 	.word	0x2405a144
 80144b4:	2401a144 	.word	0x2401a144
 80144b8:	2405a143 	.word	0x2405a143
 80144bc:	2405a154 	.word	0x2405a154
 80144c0:	2405a158 	.word	0x2405a158

080144c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80144c4:	b580      	push	{r7, lr}
 80144c6:	b088      	sub	sp, #32
 80144c8:	af00      	add	r7, sp, #0
 80144ca:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	d066      	beq.n	80145a4 <vPortFree+0xe0>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80144d6:	2308      	movs	r3, #8
 80144d8:	425b      	negs	r3, r3
 80144da:	69fa      	ldr	r2, [r7, #28]
 80144dc:	4413      	add	r3, r2
 80144de:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80144e0:	69fb      	ldr	r3, [r7, #28]
 80144e2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80144e4:	69bb      	ldr	r3, [r7, #24]
 80144e6:	4a31      	ldr	r2, [pc, #196]	@ (80145ac <vPortFree+0xe8>)
 80144e8:	4293      	cmp	r3, r2
 80144ea:	d305      	bcc.n	80144f8 <vPortFree+0x34>
 80144ec:	69bb      	ldr	r3, [r7, #24]
 80144ee:	4a30      	ldr	r2, [pc, #192]	@ (80145b0 <vPortFree+0xec>)
 80144f0:	4293      	cmp	r3, r2
 80144f2:	d801      	bhi.n	80144f8 <vPortFree+0x34>
 80144f4:	2301      	movs	r3, #1
 80144f6:	e000      	b.n	80144fa <vPortFree+0x36>
 80144f8:	2300      	movs	r3, #0
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d10d      	bne.n	801451a <vPortFree+0x56>
    __asm volatile
 80144fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014502:	b672      	cpsid	i
 8014504:	f383 8811 	msr	BASEPRI, r3
 8014508:	f3bf 8f6f 	isb	sy
 801450c:	f3bf 8f4f 	dsb	sy
 8014510:	b662      	cpsie	i
 8014512:	617b      	str	r3, [r7, #20]
}
 8014514:	bf00      	nop
 8014516:	bf00      	nop
 8014518:	e7fd      	b.n	8014516 <vPortFree+0x52>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 801451a:	69bb      	ldr	r3, [r7, #24]
 801451c:	685b      	ldr	r3, [r3, #4]
 801451e:	2b00      	cmp	r3, #0
 8014520:	db0d      	blt.n	801453e <vPortFree+0x7a>
    __asm volatile
 8014522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014526:	b672      	cpsid	i
 8014528:	f383 8811 	msr	BASEPRI, r3
 801452c:	f3bf 8f6f 	isb	sy
 8014530:	f3bf 8f4f 	dsb	sy
 8014534:	b662      	cpsie	i
 8014536:	613b      	str	r3, [r7, #16]
}
 8014538:	bf00      	nop
 801453a:	bf00      	nop
 801453c:	e7fd      	b.n	801453a <vPortFree+0x76>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 801453e:	69bb      	ldr	r3, [r7, #24]
 8014540:	681b      	ldr	r3, [r3, #0]
 8014542:	2b00      	cmp	r3, #0
 8014544:	d00d      	beq.n	8014562 <vPortFree+0x9e>
    __asm volatile
 8014546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801454a:	b672      	cpsid	i
 801454c:	f383 8811 	msr	BASEPRI, r3
 8014550:	f3bf 8f6f 	isb	sy
 8014554:	f3bf 8f4f 	dsb	sy
 8014558:	b662      	cpsie	i
 801455a:	60fb      	str	r3, [r7, #12]
}
 801455c:	bf00      	nop
 801455e:	bf00      	nop
 8014560:	e7fd      	b.n	801455e <vPortFree+0x9a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8014562:	69bb      	ldr	r3, [r7, #24]
 8014564:	685b      	ldr	r3, [r3, #4]
 8014566:	2b00      	cmp	r3, #0
 8014568:	da1c      	bge.n	80145a4 <vPortFree+0xe0>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 801456a:	69bb      	ldr	r3, [r7, #24]
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	2b00      	cmp	r3, #0
 8014570:	d118      	bne.n	80145a4 <vPortFree+0xe0>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8014572:	69bb      	ldr	r3, [r7, #24]
 8014574:	685b      	ldr	r3, [r3, #4]
 8014576:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801457a:	69bb      	ldr	r3, [r7, #24]
 801457c:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 801457e:	f7fd fd09 	bl	8011f94 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8014582:	69bb      	ldr	r3, [r7, #24]
 8014584:	685a      	ldr	r2, [r3, #4]
 8014586:	4b0b      	ldr	r3, [pc, #44]	@ (80145b4 <vPortFree+0xf0>)
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	4413      	add	r3, r2
 801458c:	4a09      	ldr	r2, [pc, #36]	@ (80145b4 <vPortFree+0xf0>)
 801458e:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014590:	69b8      	ldr	r0, [r7, #24]
 8014592:	f000 f86d 	bl	8014670 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8014596:	4b08      	ldr	r3, [pc, #32]	@ (80145b8 <vPortFree+0xf4>)
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	3301      	adds	r3, #1
 801459c:	4a06      	ldr	r2, [pc, #24]	@ (80145b8 <vPortFree+0xf4>)
 801459e:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80145a0:	f7fd fd06 	bl	8011fb0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80145a4:	bf00      	nop
 80145a6:	3720      	adds	r7, #32
 80145a8:	46bd      	mov	sp, r7
 80145aa:	bd80      	pop	{r7, pc}
 80145ac:	2401a144 	.word	0x2401a144
 80145b0:	2405a143 	.word	0x2405a143
 80145b4:	2405a150 	.word	0x2405a150
 80145b8:	2405a15c 	.word	0x2405a15c

080145bc <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80145bc:	b480      	push	{r7}
 80145be:	b085      	sub	sp, #20
 80145c0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80145c2:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80145c6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80145c8:	4b24      	ldr	r3, [pc, #144]	@ (801465c <prvHeapInit+0xa0>)
 80145ca:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80145cc:	68fb      	ldr	r3, [r7, #12]
 80145ce:	f003 0307 	and.w	r3, r3, #7
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d00c      	beq.n	80145f0 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80145d6:	68fb      	ldr	r3, [r7, #12]
 80145d8:	3307      	adds	r3, #7
 80145da:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80145dc:	68fb      	ldr	r3, [r7, #12]
 80145de:	f023 0307 	bic.w	r3, r3, #7
 80145e2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80145e4:	68ba      	ldr	r2, [r7, #8]
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	1ad3      	subs	r3, r2, r3
 80145ea:	4a1c      	ldr	r2, [pc, #112]	@ (801465c <prvHeapInit+0xa0>)
 80145ec:	4413      	add	r3, r2
 80145ee:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80145f0:	68fb      	ldr	r3, [r7, #12]
 80145f2:	4a1b      	ldr	r2, [pc, #108]	@ (8014660 <prvHeapInit+0xa4>)
 80145f4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80145f6:	4b1a      	ldr	r3, [pc, #104]	@ (8014660 <prvHeapInit+0xa4>)
 80145f8:	2200      	movs	r2, #0
 80145fa:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80145fc:	68fa      	ldr	r2, [r7, #12]
 80145fe:	68bb      	ldr	r3, [r7, #8]
 8014600:	4413      	add	r3, r2
 8014602:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8014604:	2208      	movs	r2, #8
 8014606:	687b      	ldr	r3, [r7, #4]
 8014608:	1a9b      	subs	r3, r3, r2
 801460a:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	f023 0307 	bic.w	r3, r3, #7
 8014612:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	4a13      	ldr	r2, [pc, #76]	@ (8014664 <prvHeapInit+0xa8>)
 8014618:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 801461a:	4b12      	ldr	r3, [pc, #72]	@ (8014664 <prvHeapInit+0xa8>)
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	2200      	movs	r2, #0
 8014620:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8014622:	4b10      	ldr	r3, [pc, #64]	@ (8014664 <prvHeapInit+0xa8>)
 8014624:	681b      	ldr	r3, [r3, #0]
 8014626:	2200      	movs	r2, #0
 8014628:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 801462e:	683b      	ldr	r3, [r7, #0]
 8014630:	687a      	ldr	r2, [r7, #4]
 8014632:	1ad2      	subs	r2, r2, r3
 8014634:	683b      	ldr	r3, [r7, #0]
 8014636:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8014638:	4b0a      	ldr	r3, [pc, #40]	@ (8014664 <prvHeapInit+0xa8>)
 801463a:	681a      	ldr	r2, [r3, #0]
 801463c:	683b      	ldr	r3, [r7, #0]
 801463e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014640:	683b      	ldr	r3, [r7, #0]
 8014642:	685b      	ldr	r3, [r3, #4]
 8014644:	4a08      	ldr	r2, [pc, #32]	@ (8014668 <prvHeapInit+0xac>)
 8014646:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014648:	683b      	ldr	r3, [r7, #0]
 801464a:	685b      	ldr	r3, [r3, #4]
 801464c:	4a07      	ldr	r2, [pc, #28]	@ (801466c <prvHeapInit+0xb0>)
 801464e:	6013      	str	r3, [r2, #0]
}
 8014650:	bf00      	nop
 8014652:	3714      	adds	r7, #20
 8014654:	46bd      	mov	sp, r7
 8014656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801465a:	4770      	bx	lr
 801465c:	2401a144 	.word	0x2401a144
 8014660:	2405a144 	.word	0x2405a144
 8014664:	2405a14c 	.word	0x2405a14c
 8014668:	2405a154 	.word	0x2405a154
 801466c:	2405a150 	.word	0x2405a150

08014670 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8014670:	b480      	push	{r7}
 8014672:	b087      	sub	sp, #28
 8014674:	af00      	add	r7, sp, #0
 8014676:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8014678:	4b37      	ldr	r3, [pc, #220]	@ (8014758 <prvInsertBlockIntoFreeList+0xe8>)
 801467a:	617b      	str	r3, [r7, #20]
 801467c:	e002      	b.n	8014684 <prvInsertBlockIntoFreeList+0x14>
 801467e:	697b      	ldr	r3, [r7, #20]
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	617b      	str	r3, [r7, #20]
 8014684:	697b      	ldr	r3, [r7, #20]
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	687a      	ldr	r2, [r7, #4]
 801468a:	429a      	cmp	r2, r3
 801468c:	d8f7      	bhi.n	801467e <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 801468e:	697b      	ldr	r3, [r7, #20]
 8014690:	4a31      	ldr	r2, [pc, #196]	@ (8014758 <prvInsertBlockIntoFreeList+0xe8>)
 8014692:	4293      	cmp	r3, r2
 8014694:	d01a      	beq.n	80146cc <prvInsertBlockIntoFreeList+0x5c>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8014696:	697b      	ldr	r3, [r7, #20]
 8014698:	4a30      	ldr	r2, [pc, #192]	@ (801475c <prvInsertBlockIntoFreeList+0xec>)
 801469a:	4293      	cmp	r3, r2
 801469c:	d305      	bcc.n	80146aa <prvInsertBlockIntoFreeList+0x3a>
 801469e:	697b      	ldr	r3, [r7, #20]
 80146a0:	4a2f      	ldr	r2, [pc, #188]	@ (8014760 <prvInsertBlockIntoFreeList+0xf0>)
 80146a2:	4293      	cmp	r3, r2
 80146a4:	d801      	bhi.n	80146aa <prvInsertBlockIntoFreeList+0x3a>
 80146a6:	2301      	movs	r3, #1
 80146a8:	e000      	b.n	80146ac <prvInsertBlockIntoFreeList+0x3c>
 80146aa:	2300      	movs	r3, #0
 80146ac:	2b00      	cmp	r3, #0
 80146ae:	d10d      	bne.n	80146cc <prvInsertBlockIntoFreeList+0x5c>
    __asm volatile
 80146b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146b4:	b672      	cpsid	i
 80146b6:	f383 8811 	msr	BASEPRI, r3
 80146ba:	f3bf 8f6f 	isb	sy
 80146be:	f3bf 8f4f 	dsb	sy
 80146c2:	b662      	cpsie	i
 80146c4:	60fb      	str	r3, [r7, #12]
}
 80146c6:	bf00      	nop
 80146c8:	bf00      	nop
 80146ca:	e7fd      	b.n	80146c8 <prvInsertBlockIntoFreeList+0x58>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80146cc:	697b      	ldr	r3, [r7, #20]
 80146ce:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80146d0:	697b      	ldr	r3, [r7, #20]
 80146d2:	685b      	ldr	r3, [r3, #4]
 80146d4:	693a      	ldr	r2, [r7, #16]
 80146d6:	4413      	add	r3, r2
 80146d8:	687a      	ldr	r2, [r7, #4]
 80146da:	429a      	cmp	r2, r3
 80146dc:	d108      	bne.n	80146f0 <prvInsertBlockIntoFreeList+0x80>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80146de:	697b      	ldr	r3, [r7, #20]
 80146e0:	685a      	ldr	r2, [r3, #4]
 80146e2:	687b      	ldr	r3, [r7, #4]
 80146e4:	685b      	ldr	r3, [r3, #4]
 80146e6:	441a      	add	r2, r3
 80146e8:	697b      	ldr	r3, [r7, #20]
 80146ea:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80146ec:	697b      	ldr	r3, [r7, #20]
 80146ee:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	685b      	ldr	r3, [r3, #4]
 80146f8:	693a      	ldr	r2, [r7, #16]
 80146fa:	441a      	add	r2, r3
 80146fc:	697b      	ldr	r3, [r7, #20]
 80146fe:	681b      	ldr	r3, [r3, #0]
 8014700:	429a      	cmp	r2, r3
 8014702:	d118      	bne.n	8014736 <prvInsertBlockIntoFreeList+0xc6>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8014704:	697b      	ldr	r3, [r7, #20]
 8014706:	681a      	ldr	r2, [r3, #0]
 8014708:	4b16      	ldr	r3, [pc, #88]	@ (8014764 <prvInsertBlockIntoFreeList+0xf4>)
 801470a:	681b      	ldr	r3, [r3, #0]
 801470c:	429a      	cmp	r2, r3
 801470e:	d00d      	beq.n	801472c <prvInsertBlockIntoFreeList+0xbc>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	685a      	ldr	r2, [r3, #4]
 8014714:	697b      	ldr	r3, [r7, #20]
 8014716:	681b      	ldr	r3, [r3, #0]
 8014718:	685b      	ldr	r3, [r3, #4]
 801471a:	441a      	add	r2, r3
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8014720:	697b      	ldr	r3, [r7, #20]
 8014722:	681b      	ldr	r3, [r3, #0]
 8014724:	681a      	ldr	r2, [r3, #0]
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	601a      	str	r2, [r3, #0]
 801472a:	e008      	b.n	801473e <prvInsertBlockIntoFreeList+0xce>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 801472c:	4b0d      	ldr	r3, [pc, #52]	@ (8014764 <prvInsertBlockIntoFreeList+0xf4>)
 801472e:	681a      	ldr	r2, [r3, #0]
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	601a      	str	r2, [r3, #0]
 8014734:	e003      	b.n	801473e <prvInsertBlockIntoFreeList+0xce>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014736:	697b      	ldr	r3, [r7, #20]
 8014738:	681a      	ldr	r2, [r3, #0]
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 801473e:	697a      	ldr	r2, [r7, #20]
 8014740:	687b      	ldr	r3, [r7, #4]
 8014742:	429a      	cmp	r2, r3
 8014744:	d002      	beq.n	801474c <prvInsertBlockIntoFreeList+0xdc>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8014746:	697b      	ldr	r3, [r7, #20]
 8014748:	687a      	ldr	r2, [r7, #4]
 801474a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 801474c:	bf00      	nop
 801474e:	371c      	adds	r7, #28
 8014750:	46bd      	mov	sp, r7
 8014752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014756:	4770      	bx	lr
 8014758:	2405a144 	.word	0x2405a144
 801475c:	2401a144 	.word	0x2401a144
 8014760:	2405a143 	.word	0x2405a143
 8014764:	2405a14c 	.word	0x2405a14c

08014768 <crc32_init_context>:
static uint32_t now;
static void send_reset(struct min_context *self);
#endif

static void crc32_init_context(struct crc32_context *context)
{
 8014768:	b480      	push	{r7}
 801476a:	b083      	sub	sp, #12
 801476c:	af00      	add	r7, sp, #0
 801476e:	6078      	str	r0, [r7, #4]
    context->crc = 0xffffffffU;
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	f04f 32ff 	mov.w	r2, #4294967295
 8014776:	601a      	str	r2, [r3, #0]
}
 8014778:	bf00      	nop
 801477a:	370c      	adds	r7, #12
 801477c:	46bd      	mov	sp, r7
 801477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014782:	4770      	bx	lr

08014784 <crc32_step>:

static void crc32_step(struct crc32_context *context, uint8_t byte)
{
 8014784:	b480      	push	{r7}
 8014786:	b085      	sub	sp, #20
 8014788:	af00      	add	r7, sp, #0
 801478a:	6078      	str	r0, [r7, #4]
 801478c:	460b      	mov	r3, r1
 801478e:	70fb      	strb	r3, [r7, #3]
    uint32_t j;
    context->crc ^= byte;
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	681a      	ldr	r2, [r3, #0]
 8014794:	78fb      	ldrb	r3, [r7, #3]
 8014796:	405a      	eors	r2, r3
 8014798:	687b      	ldr	r3, [r7, #4]
 801479a:	601a      	str	r2, [r3, #0]
    for (j = 0; j < 8; j++) {
 801479c:	2300      	movs	r3, #0
 801479e:	60fb      	str	r3, [r7, #12]
 80147a0:	e011      	b.n	80147c6 <crc32_step+0x42>
        uint32_t mask = (uint32_t) - (context->crc & 1U);
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	681b      	ldr	r3, [r3, #0]
 80147a6:	f003 0301 	and.w	r3, r3, #1
 80147aa:	425b      	negs	r3, r3
 80147ac:	60bb      	str	r3, [r7, #8]
        context->crc = (context->crc >> 1) ^ (0xedb88320U & mask);
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	681b      	ldr	r3, [r3, #0]
 80147b2:	085a      	lsrs	r2, r3, #1
 80147b4:	68b9      	ldr	r1, [r7, #8]
 80147b6:	4b09      	ldr	r3, [pc, #36]	@ (80147dc <crc32_step+0x58>)
 80147b8:	400b      	ands	r3, r1
 80147ba:	405a      	eors	r2, r3
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	601a      	str	r2, [r3, #0]
    for (j = 0; j < 8; j++) {
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	3301      	adds	r3, #1
 80147c4:	60fb      	str	r3, [r7, #12]
 80147c6:	68fb      	ldr	r3, [r7, #12]
 80147c8:	2b07      	cmp	r3, #7
 80147ca:	d9ea      	bls.n	80147a2 <crc32_step+0x1e>
    }
}
 80147cc:	bf00      	nop
 80147ce:	bf00      	nop
 80147d0:	3714      	adds	r7, #20
 80147d2:	46bd      	mov	sp, r7
 80147d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147d8:	4770      	bx	lr
 80147da:	bf00      	nop
 80147dc:	edb88320 	.word	0xedb88320

080147e0 <crc32_finalize>:

static uint32_t crc32_finalize(struct crc32_context *context)
{
 80147e0:	b480      	push	{r7}
 80147e2:	b083      	sub	sp, #12
 80147e4:	af00      	add	r7, sp, #0
 80147e6:	6078      	str	r0, [r7, #4]
    return ~context->crc;
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	681b      	ldr	r3, [r3, #0]
 80147ec:	43db      	mvns	r3, r3
}
 80147ee:	4618      	mov	r0, r3
 80147f0:	370c      	adds	r7, #12
 80147f2:	46bd      	mov	sp, r7
 80147f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147f8:	4770      	bx	lr

080147fa <stuffed_tx_byte>:

static void stuffed_tx_byte(struct min_context *self, uint8_t byte, bool crc)
{
 80147fa:	b580      	push	{r7, lr}
 80147fc:	b082      	sub	sp, #8
 80147fe:	af00      	add	r7, sp, #0
 8014800:	6078      	str	r0, [r7, #4]
 8014802:	460b      	mov	r3, r1
 8014804:	70fb      	strb	r3, [r7, #3]
 8014806:	4613      	mov	r3, r2
 8014808:	70bb      	strb	r3, [r7, #2]
    // Transmit the byte
    min_tx_byte(self->port, byte);
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8014810:	78fa      	ldrb	r2, [r7, #3]
 8014812:	4611      	mov	r1, r2
 8014814:	4618      	mov	r0, r3
 8014816:	f000 fde1 	bl	80153dc <min_tx_byte>
    if (crc) {
 801481a:	78bb      	ldrb	r3, [r7, #2]
 801481c:	2b00      	cmp	r3, #0
 801481e:	d007      	beq.n	8014830 <stuffed_tx_byte+0x36>
        crc32_step(&self->tx_checksum, byte);
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8014826:	78fa      	ldrb	r2, [r7, #3]
 8014828:	4611      	mov	r1, r2
 801482a:	4618      	mov	r0, r3
 801482c:	f7ff ffaa 	bl	8014784 <crc32_step>
    }

    // See if an additional stuff byte is needed
    if (byte == HEADER_BYTE) {
 8014830:	78fb      	ldrb	r3, [r7, #3]
 8014832:	2baa      	cmp	r3, #170	@ 0xaa
 8014834:	d118      	bne.n	8014868 <stuffed_tx_byte+0x6e>
        if (--self->tx_header_byte_countdown == 0) {
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 801483c:	3b01      	subs	r3, #1
 801483e:	b2da      	uxtb	r2, r3
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 801484c:	2b00      	cmp	r3, #0
 801484e:	d10f      	bne.n	8014870 <stuffed_tx_byte+0x76>
            min_tx_byte(self->port, STUFF_BYTE); // Stuff byte
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8014856:	2155      	movs	r1, #85	@ 0x55
 8014858:	4618      	mov	r0, r3
 801485a:	f000 fdbf 	bl	80153dc <min_tx_byte>
            self->tx_header_byte_countdown = 2U;
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	2202      	movs	r2, #2
 8014862:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
        }
    } else {
        self->tx_header_byte_countdown = 2U;
    }
}
 8014866:	e003      	b.n	8014870 <stuffed_tx_byte+0x76>
        self->tx_header_byte_countdown = 2U;
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	2202      	movs	r2, #2
 801486c:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
}
 8014870:	bf00      	nop
 8014872:	3708      	adds	r7, #8
 8014874:	46bd      	mov	sp, r7
 8014876:	bd80      	pop	{r7, pc}

08014878 <on_wire_bytes>:

static void on_wire_bytes(struct min_context *self, uint8_t id_control, uint8_t seq, uint8_t const *payload_base, uint16_t payload_offset, uint16_t payload_mask, uint8_t payload_len)
{
 8014878:	b580      	push	{r7, lr}
 801487a:	b086      	sub	sp, #24
 801487c:	af00      	add	r7, sp, #0
 801487e:	60f8      	str	r0, [r7, #12]
 8014880:	607b      	str	r3, [r7, #4]
 8014882:	460b      	mov	r3, r1
 8014884:	72fb      	strb	r3, [r7, #11]
 8014886:	4613      	mov	r3, r2
 8014888:	72bb      	strb	r3, [r7, #10]
    uint8_t n, i;
    uint32_t checksum;

    self->tx_header_byte_countdown = 2U;
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	2202      	movs	r2, #2
 801488e:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
    crc32_init_context(&self->tx_checksum);
 8014892:	68fb      	ldr	r3, [r7, #12]
 8014894:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8014898:	4618      	mov	r0, r3
 801489a:	f7ff ff65 	bl	8014768 <crc32_init_context>

    min_tx_start(self->port);
 801489e:	68fb      	ldr	r3, [r7, #12]
 80148a0:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80148a4:	4618      	mov	r0, r3
 80148a6:	f000 fdaf 	bl	8015408 <min_tx_start>

    // Header is 3 bytes; because unstuffed will reset receiver immediately
    min_tx_byte(self->port, HEADER_BYTE);
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80148b0:	21aa      	movs	r1, #170	@ 0xaa
 80148b2:	4618      	mov	r0, r3
 80148b4:	f000 fd92 	bl	80153dc <min_tx_byte>
    min_tx_byte(self->port, HEADER_BYTE);
 80148b8:	68fb      	ldr	r3, [r7, #12]
 80148ba:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80148be:	21aa      	movs	r1, #170	@ 0xaa
 80148c0:	4618      	mov	r0, r3
 80148c2:	f000 fd8b 	bl	80153dc <min_tx_byte>
    min_tx_byte(self->port, HEADER_BYTE);
 80148c6:	68fb      	ldr	r3, [r7, #12]
 80148c8:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80148cc:	21aa      	movs	r1, #170	@ 0xaa
 80148ce:	4618      	mov	r0, r3
 80148d0:	f000 fd84 	bl	80153dc <min_tx_byte>

    stuffed_tx_byte(self, id_control, true);
 80148d4:	7afb      	ldrb	r3, [r7, #11]
 80148d6:	2201      	movs	r2, #1
 80148d8:	4619      	mov	r1, r3
 80148da:	68f8      	ldr	r0, [r7, #12]
 80148dc:	f7ff ff8d 	bl	80147fa <stuffed_tx_byte>
    if (id_control & 0x80U) {
 80148e0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	da05      	bge.n	80148f4 <on_wire_bytes+0x7c>
        // Send the sequence number if it is a transport frame
        stuffed_tx_byte(self, seq, true);
 80148e8:	7abb      	ldrb	r3, [r7, #10]
 80148ea:	2201      	movs	r2, #1
 80148ec:	4619      	mov	r1, r3
 80148ee:	68f8      	ldr	r0, [r7, #12]
 80148f0:	f7ff ff83 	bl	80147fa <stuffed_tx_byte>
    }

    stuffed_tx_byte(self, payload_len, true);
 80148f4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80148f8:	2201      	movs	r2, #1
 80148fa:	4619      	mov	r1, r3
 80148fc:	68f8      	ldr	r0, [r7, #12]
 80148fe:	f7ff ff7c 	bl	80147fa <stuffed_tx_byte>

    for (i = 0, n = payload_len; n > 0; n--, i++) {
 8014902:	2300      	movs	r3, #0
 8014904:	75bb      	strb	r3, [r7, #22]
 8014906:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801490a:	75fb      	strb	r3, [r7, #23]
 801490c:	e015      	b.n	801493a <on_wire_bytes+0xc2>
        stuffed_tx_byte(self, payload_base[payload_offset], true);
 801490e:	8c3b      	ldrh	r3, [r7, #32]
 8014910:	687a      	ldr	r2, [r7, #4]
 8014912:	4413      	add	r3, r2
 8014914:	781b      	ldrb	r3, [r3, #0]
 8014916:	2201      	movs	r2, #1
 8014918:	4619      	mov	r1, r3
 801491a:	68f8      	ldr	r0, [r7, #12]
 801491c:	f7ff ff6d 	bl	80147fa <stuffed_tx_byte>
        payload_offset++;
 8014920:	8c3b      	ldrh	r3, [r7, #32]
 8014922:	3301      	adds	r3, #1
 8014924:	843b      	strh	r3, [r7, #32]
        payload_offset &= payload_mask;
 8014926:	8c3a      	ldrh	r2, [r7, #32]
 8014928:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801492a:	4013      	ands	r3, r2
 801492c:	843b      	strh	r3, [r7, #32]
    for (i = 0, n = payload_len; n > 0; n--, i++) {
 801492e:	7dfb      	ldrb	r3, [r7, #23]
 8014930:	3b01      	subs	r3, #1
 8014932:	75fb      	strb	r3, [r7, #23]
 8014934:	7dbb      	ldrb	r3, [r7, #22]
 8014936:	3301      	adds	r3, #1
 8014938:	75bb      	strb	r3, [r7, #22]
 801493a:	7dfb      	ldrb	r3, [r7, #23]
 801493c:	2b00      	cmp	r3, #0
 801493e:	d1e6      	bne.n	801490e <on_wire_bytes+0x96>
    }

    checksum = crc32_finalize(&self->tx_checksum);
 8014940:	68fb      	ldr	r3, [r7, #12]
 8014942:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8014946:	4618      	mov	r0, r3
 8014948:	f7ff ff4a 	bl	80147e0 <crc32_finalize>
 801494c:	6138      	str	r0, [r7, #16]

    // Network order is big-endian. A decent C compiler will spot that this
    // is extracting bytes and will use efficient instructions.
    stuffed_tx_byte(self, (uint8_t)((checksum >> 24) & 0xffU), false);
 801494e:	693b      	ldr	r3, [r7, #16]
 8014950:	0e1b      	lsrs	r3, r3, #24
 8014952:	b2db      	uxtb	r3, r3
 8014954:	2200      	movs	r2, #0
 8014956:	4619      	mov	r1, r3
 8014958:	68f8      	ldr	r0, [r7, #12]
 801495a:	f7ff ff4e 	bl	80147fa <stuffed_tx_byte>
    stuffed_tx_byte(self, (uint8_t)((checksum >> 16) & 0xffU), false);
 801495e:	693b      	ldr	r3, [r7, #16]
 8014960:	0c1b      	lsrs	r3, r3, #16
 8014962:	b2db      	uxtb	r3, r3
 8014964:	2200      	movs	r2, #0
 8014966:	4619      	mov	r1, r3
 8014968:	68f8      	ldr	r0, [r7, #12]
 801496a:	f7ff ff46 	bl	80147fa <stuffed_tx_byte>
    stuffed_tx_byte(self, (uint8_t)((checksum >> 8) & 0xffU), false);
 801496e:	693b      	ldr	r3, [r7, #16]
 8014970:	0a1b      	lsrs	r3, r3, #8
 8014972:	b2db      	uxtb	r3, r3
 8014974:	2200      	movs	r2, #0
 8014976:	4619      	mov	r1, r3
 8014978:	68f8      	ldr	r0, [r7, #12]
 801497a:	f7ff ff3e 	bl	80147fa <stuffed_tx_byte>
    stuffed_tx_byte(self, (uint8_t)((checksum >> 0) & 0xffU), false);
 801497e:	693b      	ldr	r3, [r7, #16]
 8014980:	b2db      	uxtb	r3, r3
 8014982:	2200      	movs	r2, #0
 8014984:	4619      	mov	r1, r3
 8014986:	68f8      	ldr	r0, [r7, #12]
 8014988:	f7ff ff37 	bl	80147fa <stuffed_tx_byte>

    // Ensure end-of-frame doesn't contain 0xaa and confuse search for start-of-frame
    min_tx_byte(self->port, EOF_BYTE);
 801498c:	68fb      	ldr	r3, [r7, #12]
 801498e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8014992:	2155      	movs	r1, #85	@ 0x55
 8014994:	4618      	mov	r0, r3
 8014996:	f000 fd21 	bl	80153dc <min_tx_byte>

    min_tx_finished(self->port);
 801499a:	68fb      	ldr	r3, [r7, #12]
 801499c:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80149a0:	4618      	mov	r0, r3
 80149a2:	f000 fd3c 	bl	801541e <min_tx_finished>
}
 80149a6:	bf00      	nop
 80149a8:	3718      	adds	r7, #24
 80149aa:	46bd      	mov	sp, r7
 80149ac:	bd80      	pop	{r7, pc}

080149ae <transport_fifo_pop>:

#ifdef TRANSPORT_PROTOCOL

// Pops frame from front of queue, reclaims its ring buffer space
static void transport_fifo_pop(struct min_context *self)
{
 80149ae:	b480      	push	{r7}
 80149b0:	b085      	sub	sp, #20
 80149b2:	af00      	add	r7, sp, #0
 80149b4:	6078      	str	r0, [r7, #4]
#ifdef ASSERTION_CHECKING
    assert(self->transport_fifo.n_frames != 0);
#endif
    struct transport_frame *frame = &self->transport_fifo.frames[self->transport_fifo.head_idx];
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80149bc:	461a      	mov	r2, r3
 80149be:	4613      	mov	r3, r2
 80149c0:	005b      	lsls	r3, r3, #1
 80149c2:	4413      	add	r3, r2
 80149c4:	009b      	lsls	r3, r3, #2
 80149c6:	687a      	ldr	r2, [r7, #4]
 80149c8:	4413      	add	r3, r2
 80149ca:	60fb      	str	r3, [r7, #12]

#ifdef ASSERTION_CHECKING
    assert(self->transport_fifo.n_ring_buffer_bytes >= frame->payload_len);
#endif

    self->transport_fifo.n_frames--;
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 80149d2:	3b01      	subs	r3, #1
 80149d4:	b2da      	uxtb	r2, r3
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    self->transport_fifo.head_idx++;
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80149e2:	3301      	adds	r3, #1
 80149e4:	b2da      	uxtb	r2, r3
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    self->transport_fifo.head_idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80149f2:	f003 030f 	and.w	r3, r3, #15
 80149f6:	b2da      	uxtb	r2, r3
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    self->transport_fifo.n_ring_buffer_bytes -= frame->payload_len;
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	@ 0xdc
 8014a04:	68fa      	ldr	r2, [r7, #12]
 8014a06:	7992      	ldrb	r2, [r2, #6]
 8014a08:	1a9b      	subs	r3, r3, r2
 8014a0a:	b29a      	uxth	r2, r3
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
}
 8014a12:	bf00      	nop
 8014a14:	3714      	adds	r7, #20
 8014a16:	46bd      	mov	sp, r7
 8014a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a1c:	4770      	bx	lr

08014a1e <transport_fifo_push>:

// Claim a buffer slot from the FIFO. Returns 0 if there is no space.
static struct transport_frame *transport_fifo_push(struct min_context *self, uint16_t data_size)
{
 8014a1e:	b480      	push	{r7}
 8014a20:	b085      	sub	sp, #20
 8014a22:	af00      	add	r7, sp, #0
 8014a24:	6078      	str	r0, [r7, #4]
 8014a26:	460b      	mov	r3, r1
 8014a28:	807b      	strh	r3, [r7, #2]
    // A frame is only queued if there aren't too many frames in the FIFO and there is space in the
    // data ring buffer.
    struct transport_frame *ret = 0;
 8014a2a:	2300      	movs	r3, #0
 8014a2c:	60fb      	str	r3, [r7, #12]
    if (self->transport_fifo.n_frames < TRANSPORT_FIFO_MAX_FRAMES) {
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8014a34:	2b0f      	cmp	r3, #15
 8014a36:	d868      	bhi.n	8014b0a <transport_fifo_push+0xec>
        // Is there space in the ring buffer for the frame payload?
        if (self->transport_fifo.n_ring_buffer_bytes <= TRANSPORT_FIFO_MAX_FRAME_DATA - data_size) {
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	@ 0xdc
 8014a3e:	461a      	mov	r2, r3
 8014a40:	887b      	ldrh	r3, [r7, #2]
 8014a42:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8014a46:	429a      	cmp	r2, r3
 8014a48:	d85f      	bhi.n	8014b0a <transport_fifo_push+0xec>
            self->transport_fifo.n_frames++;
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8014a50:	3301      	adds	r3, #1
 8014a52:	b2da      	uxtb	r2, r3
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            if (self->transport_fifo.n_frames > self->transport_fifo.n_frames_max) {
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	f893 20e2 	ldrb.w	r2, [r3, #226]	@ 0xe2
 8014a60:	687b      	ldr	r3, [r7, #4]
 8014a62:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 8014a66:	429a      	cmp	r2, r3
 8014a68:	d905      	bls.n	8014a76 <transport_fifo_push+0x58>
                // High-water mark of FIFO (for diagnostic purposes)
                self->transport_fifo.n_frames_max = self->transport_fifo.n_frames;
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	f893 20e2 	ldrb.w	r2, [r3, #226]	@ 0xe2
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            }
            // Create FIFO entry
            ret = &(self->transport_fifo.frames[self->transport_fifo.tail_idx]);
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8014a7c:	461a      	mov	r2, r3
 8014a7e:	4613      	mov	r3, r2
 8014a80:	005b      	lsls	r3, r3, #1
 8014a82:	4413      	add	r3, r2
 8014a84:	009b      	lsls	r3, r3, #2
 8014a86:	687a      	ldr	r2, [r7, #4]
 8014a88:	4413      	add	r3, r2
 8014a8a:	60fb      	str	r3, [r7, #12]
            ret->payload_offset = self->transport_fifo.ring_buffer_tail_offset;
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	@ 0xe0
 8014a92:	68fb      	ldr	r3, [r7, #12]
 8014a94:	809a      	strh	r2, [r3, #4]

            // Claim ring buffer space
            self->transport_fifo.n_ring_buffer_bytes += data_size;
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	@ 0xdc
 8014a9c:	887b      	ldrh	r3, [r7, #2]
 8014a9e:	4413      	add	r3, r2
 8014aa0:	b29a      	uxth	r2, r3
 8014aa2:	687b      	ldr	r3, [r7, #4]
 8014aa4:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
            if (self->transport_fifo.n_ring_buffer_bytes > self->transport_fifo.n_ring_buffer_bytes_max) {
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	@ 0xdc
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	f8b3 30de 	ldrh.w	r3, [r3, #222]	@ 0xde
 8014ab4:	429a      	cmp	r2, r3
 8014ab6:	d905      	bls.n	8014ac4 <transport_fifo_push+0xa6>
                // High-water mark of ring buffer usage (for diagnostic purposes)
                self->transport_fifo.n_ring_buffer_bytes_max = self->transport_fifo.n_ring_buffer_bytes;
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	@ 0xdc
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	f8a3 20de 	strh.w	r2, [r3, #222]	@ 0xde
            }
            self->transport_fifo.ring_buffer_tail_offset += data_size;
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	@ 0xe0
 8014aca:	887b      	ldrh	r3, [r7, #2]
 8014acc:	4413      	add	r3, r2
 8014ace:	b29a      	uxth	r2, r3
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	f8a3 20e0 	strh.w	r2, [r3, #224]	@ 0xe0
            self->transport_fifo.ring_buffer_tail_offset &= TRANSPORT_FIFO_SIZE_FRAME_DATA_MASK;
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	f8b3 30e0 	ldrh.w	r3, [r3, #224]	@ 0xe0
 8014adc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8014ae0:	b29a      	uxth	r2, r3
 8014ae2:	687b      	ldr	r3, [r7, #4]
 8014ae4:	f8a3 20e0 	strh.w	r2, [r3, #224]	@ 0xe0

            // Claim FIFO space
            self->transport_fifo.tail_idx++;
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8014aee:	3301      	adds	r3, #1
 8014af0:	b2da      	uxtb	r2, r3
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            self->transport_fifo.tail_idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8014afe:	f003 030f 	and.w	r3, r3, #15
 8014b02:	b2da      	uxtb	r2, r3
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
//            min_debug_print("No FIFO payload space: data_size=%d, n_ring_buffer_bytes=%d\n", data_size, self->transport_fifo.n_ring_buffer_bytes);
        }
    } else {
//        min_debug_print("No FIFO frame slots\n");
    }
    return ret;
 8014b0a:	68fb      	ldr	r3, [r7, #12]
}
 8014b0c:	4618      	mov	r0, r3
 8014b0e:	3714      	adds	r7, #20
 8014b10:	46bd      	mov	sp, r7
 8014b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b16:	4770      	bx	lr

08014b18 <transport_fifo_get>:

// Return the nth frame in the FIFO
static struct transport_frame *transport_fifo_get(struct min_context *self, uint8_t n)
{
 8014b18:	b480      	push	{r7}
 8014b1a:	b085      	sub	sp, #20
 8014b1c:	af00      	add	r7, sp, #0
 8014b1e:	6078      	str	r0, [r7, #4]
 8014b20:	460b      	mov	r3, r1
 8014b22:	70fb      	strb	r3, [r7, #3]
    uint8_t idx = self->transport_fifo.head_idx;
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8014b2a:	73fb      	strb	r3, [r7, #15]
    return &self->transport_fifo.frames[(idx + n) & TRANSPORT_FIFO_SIZE_FRAMES_MASK];
 8014b2c:	7bfa      	ldrb	r2, [r7, #15]
 8014b2e:	78fb      	ldrb	r3, [r7, #3]
 8014b30:	4413      	add	r3, r2
 8014b32:	b2db      	uxtb	r3, r3
 8014b34:	f003 020f 	and.w	r2, r3, #15
 8014b38:	4613      	mov	r3, r2
 8014b3a:	005b      	lsls	r3, r3, #1
 8014b3c:	4413      	add	r3, r2
 8014b3e:	009b      	lsls	r3, r3, #2
 8014b40:	687a      	ldr	r2, [r7, #4]
 8014b42:	4413      	add	r3, r2
}
 8014b44:	4618      	mov	r0, r3
 8014b46:	3714      	adds	r7, #20
 8014b48:	46bd      	mov	sp, r7
 8014b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b4e:	4770      	bx	lr

08014b50 <transport_fifo_send>:

// Sends the given frame to the serial line
static void transport_fifo_send(struct min_context *self, struct transport_frame *frame)
{
 8014b50:	b580      	push	{r7, lr}
 8014b52:	b086      	sub	sp, #24
 8014b54:	af04      	add	r7, sp, #16
 8014b56:	6078      	str	r0, [r7, #4]
 8014b58:	6039      	str	r1, [r7, #0]
//    min_debug_print("transport_fifo_send: min_id=%d, seq=%d, payload_len=%d\n", frame->min_id, frame->seq, frame->payload_len);
    on_wire_bytes(self, frame->min_id | (uint8_t)0x80U, frame->seq, payloads_ring_buffer, frame->payload_offset, TRANSPORT_FIFO_SIZE_FRAME_DATA_MASK, frame->payload_len);
 8014b5a:	683b      	ldr	r3, [r7, #0]
 8014b5c:	79db      	ldrb	r3, [r3, #7]
 8014b5e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8014b62:	b2d9      	uxtb	r1, r3
 8014b64:	683b      	ldr	r3, [r7, #0]
 8014b66:	7a18      	ldrb	r0, [r3, #8]
 8014b68:	683b      	ldr	r3, [r7, #0]
 8014b6a:	889b      	ldrh	r3, [r3, #4]
 8014b6c:	683a      	ldr	r2, [r7, #0]
 8014b6e:	7992      	ldrb	r2, [r2, #6]
 8014b70:	9202      	str	r2, [sp, #8]
 8014b72:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8014b76:	9201      	str	r2, [sp, #4]
 8014b78:	9300      	str	r3, [sp, #0]
 8014b7a:	4b06      	ldr	r3, [pc, #24]	@ (8014b94 <transport_fifo_send+0x44>)
 8014b7c:	4602      	mov	r2, r0
 8014b7e:	6878      	ldr	r0, [r7, #4]
 8014b80:	f7ff fe7a 	bl	8014878 <on_wire_bytes>
    frame->last_sent_time_ms = now;
 8014b84:	4b04      	ldr	r3, [pc, #16]	@ (8014b98 <transport_fifo_send+0x48>)
 8014b86:	681a      	ldr	r2, [r3, #0]
 8014b88:	683b      	ldr	r3, [r7, #0]
 8014b8a:	601a      	str	r2, [r3, #0]
}
 8014b8c:	bf00      	nop
 8014b8e:	3708      	adds	r7, #8
 8014b90:	46bd      	mov	sp, r7
 8014b92:	bd80      	pop	{r7, pc}
 8014b94:	2405a160 	.word	0x2405a160
 8014b98:	2405a560 	.word	0x2405a560

08014b9c <send_ack>:

// We don't queue an ACK frame - we send it straight away (if there's space to do so)
static void send_ack(struct min_context *self)
{
 8014b9c:	b580      	push	{r7, lr}
 8014b9e:	b086      	sub	sp, #24
 8014ba0:	af04      	add	r7, sp, #16
 8014ba2:	6078      	str	r0, [r7, #4]
    // In the embedded end we don't reassemble out-of-order frames and so never ask for retransmits. Payload is
    // always the same as the sequence number.
//    min_debug_print("send ACK: seq=%d\n", self->transport_fifo.rn);
    if (ON_WIRE_SIZE(0) <= min_tx_space(self->port)) {
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8014baa:	4618      	mov	r0, r3
 8014bac:	f000 fc06 	bl	80153bc <min_tx_space>
 8014bb0:	4603      	mov	r3, r0
 8014bb2:	2b0a      	cmp	r3, #10
 8014bb4:	d913      	bls.n	8014bde <send_ack+0x42>
        on_wire_bytes(self, ACK, self->transport_fifo.rn, &self->transport_fifo.rn, 0, 0xffU, 1U);
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	f893 20e8 	ldrb.w	r2, [r3, #232]	@ 0xe8
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	33e8      	adds	r3, #232	@ 0xe8
 8014bc0:	2101      	movs	r1, #1
 8014bc2:	9102      	str	r1, [sp, #8]
 8014bc4:	21ff      	movs	r1, #255	@ 0xff
 8014bc6:	9101      	str	r1, [sp, #4]
 8014bc8:	2100      	movs	r1, #0
 8014bca:	9100      	str	r1, [sp, #0]
 8014bcc:	21ff      	movs	r1, #255	@ 0xff
 8014bce:	6878      	ldr	r0, [r7, #4]
 8014bd0:	f7ff fe52 	bl	8014878 <on_wire_bytes>
        self->transport_fifo.last_sent_ack_time_ms = now;
 8014bd4:	4b04      	ldr	r3, [pc, #16]	@ (8014be8 <send_ack+0x4c>)
 8014bd6:	681a      	ldr	r2, [r3, #0]
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    }
}
 8014bde:	bf00      	nop
 8014be0:	3708      	adds	r7, #8
 8014be2:	46bd      	mov	sp, r7
 8014be4:	bd80      	pop	{r7, pc}
 8014be6:	bf00      	nop
 8014be8:	2405a560 	.word	0x2405a560

08014bec <send_reset>:

// We don't queue an RESET frame - we send it straight away (if there's space to do so)
static void send_reset(struct min_context *self)
{
 8014bec:	b580      	push	{r7, lr}
 8014bee:	b086      	sub	sp, #24
 8014bf0:	af04      	add	r7, sp, #16
 8014bf2:	6078      	str	r0, [r7, #4]
//    min_debug_print("send RESET\n");
    if (ON_WIRE_SIZE(0) <= min_tx_space(self->port)) {
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8014bfa:	4618      	mov	r0, r3
 8014bfc:	f000 fbde 	bl	80153bc <min_tx_space>
 8014c00:	4603      	mov	r3, r0
 8014c02:	2b0a      	cmp	r3, #10
 8014c04:	d90b      	bls.n	8014c1e <send_reset+0x32>
        on_wire_bytes(self, RESET, 0, 0, 0, 0, 0);
 8014c06:	2300      	movs	r3, #0
 8014c08:	9302      	str	r3, [sp, #8]
 8014c0a:	2300      	movs	r3, #0
 8014c0c:	9301      	str	r3, [sp, #4]
 8014c0e:	2300      	movs	r3, #0
 8014c10:	9300      	str	r3, [sp, #0]
 8014c12:	2300      	movs	r3, #0
 8014c14:	2200      	movs	r2, #0
 8014c16:	21fe      	movs	r1, #254	@ 0xfe
 8014c18:	6878      	ldr	r0, [r7, #4]
 8014c1a:	f7ff fe2d 	bl	8014878 <on_wire_bytes>
    }
}
 8014c1e:	bf00      	nop
 8014c20:	3708      	adds	r7, #8
 8014c22:	46bd      	mov	sp, r7
 8014c24:	bd80      	pop	{r7, pc}
	...

08014c28 <transport_fifo_reset>:

static void transport_fifo_reset(struct min_context *self)
{
 8014c28:	b480      	push	{r7}
 8014c2a:	b083      	sub	sp, #12
 8014c2c:	af00      	add	r7, sp, #0
 8014c2e:	6078      	str	r0, [r7, #4]
    // Clear down the transmission FIFO queue
    self->transport_fifo.n_frames = 0;
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	2200      	movs	r2, #0
 8014c34:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    self->transport_fifo.head_idx = 0;
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	2200      	movs	r2, #0
 8014c3c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    self->transport_fifo.tail_idx = 0;
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	2200      	movs	r2, #0
 8014c44:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    self->transport_fifo.n_ring_buffer_bytes = 0;
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	2200      	movs	r2, #0
 8014c4c:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
    self->transport_fifo.ring_buffer_tail_offset = 0;
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	2200      	movs	r2, #0
 8014c54:	f8a3 20e0 	strh.w	r2, [r3, #224]	@ 0xe0
    self->transport_fifo.sn_max = 0;
 8014c58:	687b      	ldr	r3, [r7, #4]
 8014c5a:	2200      	movs	r2, #0
 8014c5c:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    self->transport_fifo.sn_min = 0;
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	2200      	movs	r2, #0
 8014c64:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    self->transport_fifo.rn = 0;
 8014c68:	687b      	ldr	r3, [r7, #4]
 8014c6a:	2200      	movs	r2, #0
 8014c6c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8

    // Reset the timers
    self->transport_fifo.last_received_anything_ms = now;
 8014c70:	4b09      	ldr	r3, [pc, #36]	@ (8014c98 <transport_fifo_reset+0x70>)
 8014c72:	681a      	ldr	r2, [r3, #0]
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    self->transport_fifo.last_sent_ack_time_ms = now;
 8014c7a:	4b07      	ldr	r3, [pc, #28]	@ (8014c98 <transport_fifo_reset+0x70>)
 8014c7c:	681a      	ldr	r2, [r3, #0]
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    self->transport_fifo.last_received_frame_ms = 0;
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	2200      	movs	r2, #0
 8014c88:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8014c8c:	bf00      	nop
 8014c8e:	370c      	adds	r7, #12
 8014c90:	46bd      	mov	sp, r7
 8014c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c96:	4770      	bx	lr
 8014c98:	2405a560 	.word	0x2405a560

08014c9c <min_transport_reset>:

void min_transport_reset(struct min_context *self, bool inform_other_side)
{
 8014c9c:	b580      	push	{r7, lr}
 8014c9e:	b082      	sub	sp, #8
 8014ca0:	af00      	add	r7, sp, #0
 8014ca2:	6078      	str	r0, [r7, #4]
 8014ca4:	460b      	mov	r3, r1
 8014ca6:	70fb      	strb	r3, [r7, #3]
//    min_debug_print("Resetting %s other side\n", inform_other_side ? "and informing" : "without informing");
    if (inform_other_side) {
 8014ca8:	78fb      	ldrb	r3, [r7, #3]
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d002      	beq.n	8014cb4 <min_transport_reset+0x18>
        // Tell the other end we have gone away
        send_reset(self);
 8014cae:	6878      	ldr	r0, [r7, #4]
 8014cb0:	f7ff ff9c 	bl	8014bec <send_reset>
    }

    // Throw our frames away
    transport_fifo_reset(self);
 8014cb4:	6878      	ldr	r0, [r7, #4]
 8014cb6:	f7ff ffb7 	bl	8014c28 <transport_fifo_reset>
}
 8014cba:	bf00      	nop
 8014cbc:	3708      	adds	r7, #8
 8014cbe:	46bd      	mov	sp, r7
 8014cc0:	bd80      	pop	{r7, pc}
	...

08014cc4 <min_queue_frame>:

// Queues a MIN ID / payload frame into the outgoing FIFO
// API call.
// Returns true if the frame was queued OK.
bool min_queue_frame(struct min_context *self, uint8_t min_id, uint8_t const *payload, uint8_t payload_len)
{
 8014cc4:	b580      	push	{r7, lr}
 8014cc6:	b088      	sub	sp, #32
 8014cc8:	af00      	add	r7, sp, #0
 8014cca:	60f8      	str	r0, [r7, #12]
 8014ccc:	607a      	str	r2, [r7, #4]
 8014cce:	461a      	mov	r2, r3
 8014cd0:	460b      	mov	r3, r1
 8014cd2:	72fb      	strb	r3, [r7, #11]
 8014cd4:	4613      	mov	r3, r2
 8014cd6:	72bb      	strb	r3, [r7, #10]
    struct transport_frame *frame = transport_fifo_push(self, payload_len); // Claim a FIFO slot, reserve space for payload
 8014cd8:	7abb      	ldrb	r3, [r7, #10]
 8014cda:	b29b      	uxth	r3, r3
 8014cdc:	4619      	mov	r1, r3
 8014cde:	68f8      	ldr	r0, [r7, #12]
 8014ce0:	f7ff fe9d 	bl	8014a1e <transport_fifo_push>
 8014ce4:	6178      	str	r0, [r7, #20]

    // We are just queueing here: the poll() function puts the frame into the window and on to the wire
    if (frame != 0) {
 8014ce6:	697b      	ldr	r3, [r7, #20]
 8014ce8:	2b00      	cmp	r3, #0
 8014cea:	d025      	beq.n	8014d38 <min_queue_frame+0x74>
        uint32_t i;
        // Copy frame details into frame slot, copy payload into ring buffer
        frame->min_id = min_id & (uint8_t)0x3fU;
 8014cec:	7afb      	ldrb	r3, [r7, #11]
 8014cee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014cf2:	b2da      	uxtb	r2, r3
 8014cf4:	697b      	ldr	r3, [r7, #20]
 8014cf6:	71da      	strb	r2, [r3, #7]
        frame->payload_len = payload_len;
 8014cf8:	697b      	ldr	r3, [r7, #20]
 8014cfa:	7aba      	ldrb	r2, [r7, #10]
 8014cfc:	719a      	strb	r2, [r3, #6]

        uint16_t payload_offset = frame->payload_offset;
 8014cfe:	697b      	ldr	r3, [r7, #20]
 8014d00:	889b      	ldrh	r3, [r3, #4]
 8014d02:	837b      	strh	r3, [r7, #26]
        for (i = 0; i < payload_len; i++) {
 8014d04:	2300      	movs	r3, #0
 8014d06:	61fb      	str	r3, [r7, #28]
 8014d08:	e010      	b.n	8014d2c <min_queue_frame+0x68>
            payloads_ring_buffer[payload_offset] = payload[i];
 8014d0a:	687a      	ldr	r2, [r7, #4]
 8014d0c:	69fb      	ldr	r3, [r7, #28]
 8014d0e:	441a      	add	r2, r3
 8014d10:	8b7b      	ldrh	r3, [r7, #26]
 8014d12:	7811      	ldrb	r1, [r2, #0]
 8014d14:	4a0e      	ldr	r2, [pc, #56]	@ (8014d50 <min_queue_frame+0x8c>)
 8014d16:	54d1      	strb	r1, [r2, r3]
            payload_offset++;
 8014d18:	8b7b      	ldrh	r3, [r7, #26]
 8014d1a:	3301      	adds	r3, #1
 8014d1c:	837b      	strh	r3, [r7, #26]
            payload_offset &= TRANSPORT_FIFO_SIZE_FRAME_DATA_MASK;
 8014d1e:	8b7b      	ldrh	r3, [r7, #26]
 8014d20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8014d24:	837b      	strh	r3, [r7, #26]
        for (i = 0; i < payload_len; i++) {
 8014d26:	69fb      	ldr	r3, [r7, #28]
 8014d28:	3301      	adds	r3, #1
 8014d2a:	61fb      	str	r3, [r7, #28]
 8014d2c:	7abb      	ldrb	r3, [r7, #10]
 8014d2e:	69fa      	ldr	r2, [r7, #28]
 8014d30:	429a      	cmp	r2, r3
 8014d32:	d3ea      	bcc.n	8014d0a <min_queue_frame+0x46>
        }
//        min_debug_print("Queued ID=%d, len=%d\n", min_id, payload_len);
        return true;
 8014d34:	2301      	movs	r3, #1
 8014d36:	e007      	b.n	8014d48 <min_queue_frame+0x84>
    } else {
        self->transport_fifo.dropped_frames++;
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8014d3e:	1c5a      	adds	r2, r3, #1
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
        return false;
 8014d46:	2300      	movs	r3, #0
    }
}
 8014d48:	4618      	mov	r0, r3
 8014d4a:	3720      	adds	r7, #32
 8014d4c:	46bd      	mov	sp, r7
 8014d4e:	bd80      	pop	{r7, pc}
 8014d50:	2405a160 	.word	0x2405a160

08014d54 <min_queue_has_space_for_frame>:

bool min_queue_has_space_for_frame(struct min_context *self, uint8_t payload_len)
{
 8014d54:	b480      	push	{r7}
 8014d56:	b083      	sub	sp, #12
 8014d58:	af00      	add	r7, sp, #0
 8014d5a:	6078      	str	r0, [r7, #4]
 8014d5c:	460b      	mov	r3, r1
 8014d5e:	70fb      	strb	r3, [r7, #3]
    return self->transport_fifo.n_frames < TRANSPORT_FIFO_MAX_FRAMES &&
 8014d60:	687b      	ldr	r3, [r7, #4]
 8014d62:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8014d66:	2b0f      	cmp	r3, #15
 8014d68:	d80a      	bhi.n	8014d80 <min_queue_has_space_for_frame+0x2c>
           self->transport_fifo.n_ring_buffer_bytes <= TRANSPORT_FIFO_MAX_FRAME_DATA - payload_len;
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	@ 0xdc
 8014d70:	461a      	mov	r2, r3
 8014d72:	78fb      	ldrb	r3, [r7, #3]
 8014d74:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
    return self->transport_fifo.n_frames < TRANSPORT_FIFO_MAX_FRAMES &&
 8014d78:	429a      	cmp	r2, r3
 8014d7a:	d801      	bhi.n	8014d80 <min_queue_has_space_for_frame+0x2c>
 8014d7c:	2301      	movs	r3, #1
 8014d7e:	e000      	b.n	8014d82 <min_queue_has_space_for_frame+0x2e>
 8014d80:	2300      	movs	r3, #0
 8014d82:	f003 0301 	and.w	r3, r3, #1
 8014d86:	b2db      	uxtb	r3, r3
}
 8014d88:	4618      	mov	r0, r3
 8014d8a:	370c      	adds	r7, #12
 8014d8c:	46bd      	mov	sp, r7
 8014d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d92:	4770      	bx	lr

08014d94 <find_retransmit_frame>:

// Finds the frame in the window that was sent least recently
static struct transport_frame *find_retransmit_frame(struct min_context *self)
{
 8014d94:	b480      	push	{r7}
 8014d96:	b089      	sub	sp, #36	@ 0x24
 8014d98:	af00      	add	r7, sp, #0
 8014d9a:	6078      	str	r0, [r7, #4]
    uint8_t idx;
    uint8_t i;
    uint8_t window_size = self->transport_fifo.sn_max - self->transport_fifo.sn_min;
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	f893 20e7 	ldrb.w	r2, [r3, #231]	@ 0xe7
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8014da8:	1ad3      	subs	r3, r2, r3
 8014daa:	74fb      	strb	r3, [r7, #19]
    assert(window_size > 0);
    assert(window_size <= self->transport_fifo.n_frames);
#endif

    // Start with the head of the queue and call this the oldest
    struct transport_frame *oldest_frame = &self->transport_fifo.frames[self->transport_fifo.head_idx];
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8014db2:	461a      	mov	r2, r3
 8014db4:	4613      	mov	r3, r2
 8014db6:	005b      	lsls	r3, r3, #1
 8014db8:	4413      	add	r3, r2
 8014dba:	009b      	lsls	r3, r3, #2
 8014dbc:	687a      	ldr	r2, [r7, #4]
 8014dbe:	4413      	add	r3, r2
 8014dc0:	61bb      	str	r3, [r7, #24]
    uint32_t oldest_elapsed_time = now - oldest_frame->last_sent_time_ms;
 8014dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8014e3c <find_retransmit_frame+0xa8>)
 8014dc4:	681a      	ldr	r2, [r3, #0]
 8014dc6:	69bb      	ldr	r3, [r7, #24]
 8014dc8:	681b      	ldr	r3, [r3, #0]
 8014dca:	1ad3      	subs	r3, r2, r3
 8014dcc:	617b      	str	r3, [r7, #20]

    idx = self->transport_fifo.head_idx;
 8014dce:	687b      	ldr	r3, [r7, #4]
 8014dd0:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8014dd4:	77fb      	strb	r3, [r7, #31]
    for (i = 0; i < window_size; i++) {
 8014dd6:	2300      	movs	r3, #0
 8014dd8:	77bb      	strb	r3, [r7, #30]
 8014dda:	e023      	b.n	8014e24 <find_retransmit_frame+0x90>
        uint32_t elapsed = now - self->transport_fifo.frames[idx].last_sent_time_ms;
 8014ddc:	4b17      	ldr	r3, [pc, #92]	@ (8014e3c <find_retransmit_frame+0xa8>)
 8014dde:	6819      	ldr	r1, [r3, #0]
 8014de0:	7ffa      	ldrb	r2, [r7, #31]
 8014de2:	6878      	ldr	r0, [r7, #4]
 8014de4:	4613      	mov	r3, r2
 8014de6:	005b      	lsls	r3, r3, #1
 8014de8:	4413      	add	r3, r2
 8014dea:	009b      	lsls	r3, r3, #2
 8014dec:	4403      	add	r3, r0
 8014dee:	681b      	ldr	r3, [r3, #0]
 8014df0:	1acb      	subs	r3, r1, r3
 8014df2:	60fb      	str	r3, [r7, #12]
        if (elapsed > oldest_elapsed_time) { // Strictly older only; otherwise the earlier frame is deemed the older
 8014df4:	68fa      	ldr	r2, [r7, #12]
 8014df6:	697b      	ldr	r3, [r7, #20]
 8014df8:	429a      	cmp	r2, r3
 8014dfa:	d909      	bls.n	8014e10 <find_retransmit_frame+0x7c>
            oldest_elapsed_time = elapsed;
 8014dfc:	68fb      	ldr	r3, [r7, #12]
 8014dfe:	617b      	str	r3, [r7, #20]
            oldest_frame = &self->transport_fifo.frames[idx];
 8014e00:	7ffa      	ldrb	r2, [r7, #31]
 8014e02:	4613      	mov	r3, r2
 8014e04:	005b      	lsls	r3, r3, #1
 8014e06:	4413      	add	r3, r2
 8014e08:	009b      	lsls	r3, r3, #2
 8014e0a:	687a      	ldr	r2, [r7, #4]
 8014e0c:	4413      	add	r3, r2
 8014e0e:	61bb      	str	r3, [r7, #24]
        }
        idx++;
 8014e10:	7ffb      	ldrb	r3, [r7, #31]
 8014e12:	3301      	adds	r3, #1
 8014e14:	77fb      	strb	r3, [r7, #31]
        idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 8014e16:	7ffb      	ldrb	r3, [r7, #31]
 8014e18:	f003 030f 	and.w	r3, r3, #15
 8014e1c:	77fb      	strb	r3, [r7, #31]
    for (i = 0; i < window_size; i++) {
 8014e1e:	7fbb      	ldrb	r3, [r7, #30]
 8014e20:	3301      	adds	r3, #1
 8014e22:	77bb      	strb	r3, [r7, #30]
 8014e24:	7fba      	ldrb	r2, [r7, #30]
 8014e26:	7cfb      	ldrb	r3, [r7, #19]
 8014e28:	429a      	cmp	r2, r3
 8014e2a:	d3d7      	bcc.n	8014ddc <find_retransmit_frame+0x48>
    }

    return oldest_frame;
 8014e2c:	69bb      	ldr	r3, [r7, #24]
}
 8014e2e:	4618      	mov	r0, r3
 8014e30:	3724      	adds	r7, #36	@ 0x24
 8014e32:	46bd      	mov	sp, r7
 8014e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e38:	4770      	bx	lr
 8014e3a:	bf00      	nop
 8014e3c:	2405a560 	.word	0x2405a560

08014e40 <valid_frame_received>:
#endif // TRANSPORT_PROTOCOL

// This runs the receiving half of the transport protocol, acknowledging frames received, discarding
// duplicates received, and handling RESET requests.
static void valid_frame_received(struct min_context *self)
{
 8014e40:	b580      	push	{r7, lr}
 8014e42:	b088      	sub	sp, #32
 8014e44:	af00      	add	r7, sp, #0
 8014e46:	6078      	str	r0, [r7, #4]
    uint8_t id_control = self->rx_frame_id_control;
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	f893 31fb 	ldrb.w	r3, [r3, #507]	@ 0x1fb
 8014e4e:	777b      	strb	r3, [r7, #29]
    uint8_t *payload = self->rx_frame_payload_buf;
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	33ec      	adds	r3, #236	@ 0xec
 8014e54:	61bb      	str	r3, [r7, #24]
    uint8_t payload_len = self->rx_control;
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 8014e5c:	75fb      	strb	r3, [r7, #23]

#ifdef TRANSPORT_PROTOCOL
    uint8_t seq = self->rx_frame_seq;
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 8014e64:	75bb      	strb	r3, [r7, #22]
    uint8_t num_acked;
    uint8_t num_nacked;
    uint8_t num_in_window;

    // When we receive anything we know the other end is still active and won't shut down
    self->transport_fifo.last_received_anything_ms = now;
 8014e66:	4b52      	ldr	r3, [pc, #328]	@ (8014fb0 <valid_frame_received+0x170>)
 8014e68:	681a      	ldr	r2, [r3, #0]
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    switch (id_control) {
 8014e70:	7f7b      	ldrb	r3, [r7, #29]
 8014e72:	2bfe      	cmp	r3, #254	@ 0xfe
 8014e74:	d053      	beq.n	8014f1e <valid_frame_received+0xde>
 8014e76:	2bff      	cmp	r3, #255	@ 0xff
 8014e78:	d15c      	bne.n	8014f34 <valid_frame_received+0xf4>
    case ACK:
        // If we get an ACK then we remove all the acknowledged frames with seq < rn
        // The payload byte specifies the number of NACKed frames: how many we want retransmitted because
        // they have gone missing.
        // But we need to make sure we don't accidentally ACK too many because of a stale ACK from an old session
        num_acked = seq - self->transport_fifo.sn_min;
 8014e7a:	687b      	ldr	r3, [r7, #4]
 8014e7c:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8014e80:	7dba      	ldrb	r2, [r7, #22]
 8014e82:	1ad3      	subs	r3, r2, r3
 8014e84:	757b      	strb	r3, [r7, #21]
        num_nacked = payload[0] - seq;
 8014e86:	69bb      	ldr	r3, [r7, #24]
 8014e88:	781a      	ldrb	r2, [r3, #0]
 8014e8a:	7dbb      	ldrb	r3, [r7, #22]
 8014e8c:	1ad3      	subs	r3, r2, r3
 8014e8e:	753b      	strb	r3, [r7, #20]
        num_in_window = self->transport_fifo.sn_max - self->transport_fifo.sn_min;
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	f893 20e7 	ldrb.w	r2, [r3, #231]	@ 0xe7
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8014e9c:	1ad3      	subs	r3, r2, r3
 8014e9e:	74fb      	strb	r3, [r7, #19]

        if (num_acked <= num_in_window) {
 8014ea0:	7d7a      	ldrb	r2, [r7, #21]
 8014ea2:	7cfb      	ldrb	r3, [r7, #19]
 8014ea4:	429a      	cmp	r2, r3
 8014ea6:	d832      	bhi.n	8014f0e <valid_frame_received+0xce>
            uint8_t i;

            self->transport_fifo.sn_min = seq;
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	7dba      	ldrb	r2, [r7, #22]
 8014eac:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
            assert(num_nacked <= TRANSPORT_MAX_WINDOW_SIZE);
#endif
            // Now pop off all the frames up to (but not including) rn
            // The ACK contains Rn; all frames before Rn are ACKed and can be removed from the window
//            min_debug_print("Received ACK seq=%d, num_acked=%d, num_nacked=%d\n", seq, num_acked, num_nacked);
            for (i = 0; i < num_acked; i++) {
 8014eb0:	2300      	movs	r3, #0
 8014eb2:	77fb      	strb	r3, [r7, #31]
 8014eb4:	e005      	b.n	8014ec2 <valid_frame_received+0x82>
                transport_fifo_pop(self);
 8014eb6:	6878      	ldr	r0, [r7, #4]
 8014eb8:	f7ff fd79 	bl	80149ae <transport_fifo_pop>
            for (i = 0; i < num_acked; i++) {
 8014ebc:	7ffb      	ldrb	r3, [r7, #31]
 8014ebe:	3301      	adds	r3, #1
 8014ec0:	77fb      	strb	r3, [r7, #31]
 8014ec2:	7ffa      	ldrb	r2, [r7, #31]
 8014ec4:	7d7b      	ldrb	r3, [r7, #21]
 8014ec6:	429a      	cmp	r2, r3
 8014ec8:	d3f5      	bcc.n	8014eb6 <valid_frame_received+0x76>
            }
            uint8_t idx = self->transport_fifo.head_idx;
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8014ed0:	77bb      	strb	r3, [r7, #30]
            // Now retransmit the number of frames that were requested
            for (i = 0; i < num_nacked; i++) {
 8014ed2:	2300      	movs	r3, #0
 8014ed4:	77fb      	strb	r3, [r7, #31]
 8014ed6:	e015      	b.n	8014f04 <valid_frame_received+0xc4>
                struct transport_frame *retransmit_frame = &self->transport_fifo.frames[idx];
 8014ed8:	7fba      	ldrb	r2, [r7, #30]
 8014eda:	4613      	mov	r3, r2
 8014edc:	005b      	lsls	r3, r3, #1
 8014ede:	4413      	add	r3, r2
 8014ee0:	009b      	lsls	r3, r3, #2
 8014ee2:	687a      	ldr	r2, [r7, #4]
 8014ee4:	4413      	add	r3, r2
 8014ee6:	60fb      	str	r3, [r7, #12]
                transport_fifo_send(self, retransmit_frame);
 8014ee8:	68f9      	ldr	r1, [r7, #12]
 8014eea:	6878      	ldr	r0, [r7, #4]
 8014eec:	f7ff fe30 	bl	8014b50 <transport_fifo_send>
                idx++;
 8014ef0:	7fbb      	ldrb	r3, [r7, #30]
 8014ef2:	3301      	adds	r3, #1
 8014ef4:	77bb      	strb	r3, [r7, #30]
                idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 8014ef6:	7fbb      	ldrb	r3, [r7, #30]
 8014ef8:	f003 030f 	and.w	r3, r3, #15
 8014efc:	77bb      	strb	r3, [r7, #30]
            for (i = 0; i < num_nacked; i++) {
 8014efe:	7ffb      	ldrb	r3, [r7, #31]
 8014f00:	3301      	adds	r3, #1
 8014f02:	77fb      	strb	r3, [r7, #31]
 8014f04:	7ffa      	ldrb	r2, [r7, #31]
 8014f06:	7d3b      	ldrb	r3, [r7, #20]
 8014f08:	429a      	cmp	r2, r3
 8014f0a:	d3e5      	bcc.n	8014ed8 <valid_frame_received+0x98>
            }
        } else {
//            min_debug_print("Received spurious ACK seq=%d\n", seq);
            self->transport_fifo.spurious_acks++;
        }
        break;
 8014f0c:	e04c      	b.n	8014fa8 <valid_frame_received+0x168>
            self->transport_fifo.spurious_acks++;
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8014f14:	1c5a      	adds	r2, r3, #1
 8014f16:	687b      	ldr	r3, [r7, #4]
 8014f18:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
        break;
 8014f1c:	e044      	b.n	8014fa8 <valid_frame_received+0x168>
        // If we get a RESET demand then we reset the transport protocol (empty the FIFO, reset the
        // sequence numbers, etc.)
        // We don't send anything, we just do it. The other end can send frames to see if this end is
        // alive (pings, etc.) or just wait to get application frames.
//        min_debug_print("Received reset\n");
        self->transport_fifo.resets_received++;
 8014f1e:	687b      	ldr	r3, [r7, #4]
 8014f20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8014f24:	1c5a      	adds	r2, r3, #1
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        transport_fifo_reset(self);
 8014f2c:	6878      	ldr	r0, [r7, #4]
 8014f2e:	f7ff fe7b 	bl	8014c28 <transport_fifo_reset>
        break;
 8014f32:	e039      	b.n	8014fa8 <valid_frame_received+0x168>
    default:
        if (id_control & 0x80U) {
 8014f34:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	da29      	bge.n	8014f90 <valid_frame_received+0x150>
            // Incoming application frames

            // Reset the activity time (an idle connection will be stalled)
            self->transport_fifo.last_received_frame_ms = now;
 8014f3c:	4b1c      	ldr	r3, [pc, #112]	@ (8014fb0 <valid_frame_received+0x170>)
 8014f3e:	681a      	ldr	r2, [r3, #0]
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

            if (seq == self->transport_fifo.rn) {
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8014f4c:	7dba      	ldrb	r2, [r7, #22]
 8014f4e:	429a      	cmp	r2, r3
 8014f50:	d116      	bne.n	8014f80 <valid_frame_received+0x140>
                // Accept this frame as matching the sequence number we were looking for

                // Now looking for the next one in the sequence
                self->transport_fifo.rn++;
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8014f58:	3301      	adds	r3, #1
 8014f5a:	b2da      	uxtb	r2, r3
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                // Always send an ACK back for the frame we received
                // ACKs are short (should be about 9 microseconds to send on the wire) and
                // this will cut the latency down.
                // We also periodically send an ACK in case the ACK was lost, and in any case
                // frames are re-sent.
                send_ack(self);
 8014f62:	6878      	ldr	r0, [r7, #4]
 8014f64:	f7ff fe1a 	bl	8014b9c <send_ack>

                // Now ready to pass this up to the application handlers

                // Pass frame up to application handler to deal with
//                min_debug_print("Incoming app transport frame seq=%d, id=%d, payload len=%d\n", seq, id_control & (uint8_t)0x3fU, payload_len);
                min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
 8014f68:	7f7b      	ldrb	r3, [r7, #29]
 8014f6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014f6e:	b2d8      	uxtb	r0, r3
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8014f76:	7dfa      	ldrb	r2, [r7, #23]
 8014f78:	69b9      	ldr	r1, [r7, #24]
 8014f7a:	f000 fb3f 	bl	80155fc <min_application_handler>
        } else {
            // Not a transport frame
//            min_debug_print("Incoming app frame id=%d, payload len=%d\n", id_control & (uint8_t)0x3fU, payload_len);
            min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
        }
        break;
 8014f7e:	e012      	b.n	8014fa6 <valid_frame_received+0x166>
                self->transport_fifo.sequence_mismatch_drop++;
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8014f86:	1c5a      	adds	r2, r3, #1
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        break;
 8014f8e:	e00a      	b.n	8014fa6 <valid_frame_received+0x166>
            min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
 8014f90:	7f7b      	ldrb	r3, [r7, #29]
 8014f92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014f96:	b2d8      	uxtb	r0, r3
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8014f9e:	7dfa      	ldrb	r2, [r7, #23]
 8014fa0:	69b9      	ldr	r1, [r7, #24]
 8014fa2:	f000 fb2b 	bl	80155fc <min_application_handler>
        break;
 8014fa6:	bf00      	nop
    }
#else  // TRANSPORT_PROTOCOL
    min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
#endif // TRANSPORT_PROTOCOL
}
 8014fa8:	bf00      	nop
 8014faa:	3720      	adds	r7, #32
 8014fac:	46bd      	mov	sp, r7
 8014fae:	bd80      	pop	{r7, pc}
 8014fb0:	2405a560 	.word	0x2405a560

08014fb4 <rx_byte>:

static void rx_byte(struct min_context *self, uint8_t byte)
{
 8014fb4:	b580      	push	{r7, lr}
 8014fb6:	b084      	sub	sp, #16
 8014fb8:	af00      	add	r7, sp, #0
 8014fba:	6078      	str	r0, [r7, #4]
 8014fbc:	460b      	mov	r3, r1
 8014fbe:	70fb      	strb	r3, [r7, #3]
    // should reset the frame buffer and be ready to receive frame data
    //
    // Two in a row in over the frame means to expect a stuff byte.
    uint32_t crc;

    if (self->rx_header_bytes_seen == 2) {
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	f893 31f8 	ldrb.w	r3, [r3, #504]	@ 0x1f8
 8014fc6:	2b02      	cmp	r3, #2
 8014fc8:	d114      	bne.n	8014ff4 <rx_byte+0x40>
        self->rx_header_bytes_seen = 0;
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	2200      	movs	r2, #0
 8014fce:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
        if (byte == HEADER_BYTE) {
 8014fd2:	78fb      	ldrb	r3, [r7, #3]
 8014fd4:	2baa      	cmp	r3, #170	@ 0xaa
 8014fd6:	d104      	bne.n	8014fe2 <rx_byte+0x2e>
            self->rx_frame_state = RECEIVING_ID_CONTROL;
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	2201      	movs	r2, #1
 8014fdc:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
            return;
 8014fe0:	e110      	b.n	8015204 <rx_byte+0x250>
        }
        if (byte == STUFF_BYTE) {
 8014fe2:	78fb      	ldrb	r3, [r7, #3]
 8014fe4:	2b55      	cmp	r3, #85	@ 0x55
 8014fe6:	f000 8108 	beq.w	80151fa <rx_byte+0x246>
            /* Discard this byte; carry on receiving on the next character */
            return;
        } else {
            /* Something has gone wrong, give up on this frame and look for header again */
            self->rx_frame_state = SEARCHING_FOR_SOF;
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	2200      	movs	r2, #0
 8014fee:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
            return;
 8014ff2:	e107      	b.n	8015204 <rx_byte+0x250>
        }
    }

    if (byte == HEADER_BYTE) {
 8014ff4:	78fb      	ldrb	r3, [r7, #3]
 8014ff6:	2baa      	cmp	r3, #170	@ 0xaa
 8014ff8:	d108      	bne.n	801500c <rx_byte+0x58>
        self->rx_header_bytes_seen++;
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	f893 31f8 	ldrb.w	r3, [r3, #504]	@ 0x1f8
 8015000:	3301      	adds	r3, #1
 8015002:	b2da      	uxtb	r2, r3
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
 801500a:	e003      	b.n	8015014 <rx_byte+0x60>
    } else {
        self->rx_header_bytes_seen = 0;
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	2200      	movs	r2, #0
 8015010:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
    }

    switch (self->rx_frame_state) {
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	f893 31f9 	ldrb.w	r3, [r3, #505]	@ 0x1f9
 801501a:	2b09      	cmp	r3, #9
 801501c:	f200 80e8 	bhi.w	80151f0 <rx_byte+0x23c>
 8015020:	a201      	add	r2, pc, #4	@ (adr r2, 8015028 <rx_byte+0x74>)
 8015022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015026:	bf00      	nop
 8015028:	080151ff 	.word	0x080151ff
 801502c:	08015051 	.word	0x08015051
 8015030:	080150a1 	.word	0x080150a1
 8015034:	080150c3 	.word	0x080150c3
 8015038:	08015101 	.word	0x08015101
 801503c:	08015151 	.word	0x08015151
 8015040:	08015165 	.word	0x08015165
 8015044:	08015181 	.word	0x08015181
 8015048:	0801519d 	.word	0x0801519d
 801504c:	080151db 	.word	0x080151db
    case SEARCHING_FOR_SOF:
        break;
    case RECEIVING_ID_CONTROL:
        self->rx_frame_id_control = byte;
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	78fa      	ldrb	r2, [r7, #3]
 8015054:	f883 21fb 	strb.w	r2, [r3, #507]	@ 0x1fb
        self->rx_frame_payload_bytes = 0;
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	2200      	movs	r2, #0
 801505c:	f883 21fa 	strb.w	r2, [r3, #506]	@ 0x1fa
        crc32_init_context(&self->rx_checksum);
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8015066:	4618      	mov	r0, r3
 8015068:	f7ff fb7e 	bl	8014768 <crc32_init_context>
        crc32_step(&self->rx_checksum, byte);
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8015072:	78fa      	ldrb	r2, [r7, #3]
 8015074:	4611      	mov	r1, r2
 8015076:	4618      	mov	r0, r3
 8015078:	f7ff fb84 	bl	8014784 <crc32_step>
        if (byte & 0x80U) {
 801507c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015080:	2b00      	cmp	r3, #0
 8015082:	da04      	bge.n	801508e <rx_byte+0xda>
#ifdef TRANSPORT_PROTOCOL
            self->rx_frame_state = RECEIVING_SEQ;
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	2202      	movs	r2, #2
 8015088:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
#endif // TRANSPORT_PROTOCOL
        } else {
            self->rx_frame_seq = 0;
            self->rx_frame_state = RECEIVING_LENGTH;
        }
        break;
 801508c:	e0ba      	b.n	8015204 <rx_byte+0x250>
            self->rx_frame_seq = 0;
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	2200      	movs	r2, #0
 8015092:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
            self->rx_frame_state = RECEIVING_LENGTH;
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	2203      	movs	r2, #3
 801509a:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 801509e:	e0b1      	b.n	8015204 <rx_byte+0x250>
    case RECEIVING_SEQ:
        self->rx_frame_seq = byte;
 80150a0:	687b      	ldr	r3, [r7, #4]
 80150a2:	78fa      	ldrb	r2, [r7, #3]
 80150a4:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
        crc32_step(&self->rx_checksum, byte);
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 80150ae:	78fa      	ldrb	r2, [r7, #3]
 80150b0:	4611      	mov	r1, r2
 80150b2:	4618      	mov	r0, r3
 80150b4:	f7ff fb66 	bl	8014784 <crc32_step>
        self->rx_frame_state = RECEIVING_LENGTH;
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	2203      	movs	r2, #3
 80150bc:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 80150c0:	e0a0      	b.n	8015204 <rx_byte+0x250>
    case RECEIVING_LENGTH:
        self->rx_frame_length = byte;
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	78fa      	ldrb	r2, [r7, #3]
 80150c6:	f883 21fd 	strb.w	r2, [r3, #509]	@ 0x1fd
        self->rx_control = byte;
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	78fa      	ldrb	r2, [r7, #3]
 80150ce:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
        crc32_step(&self->rx_checksum, byte);
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 80150d8:	78fa      	ldrb	r2, [r7, #3]
 80150da:	4611      	mov	r1, r2
 80150dc:	4618      	mov	r0, r3
 80150de:	f7ff fb51 	bl	8014784 <crc32_step>
        if (self->rx_frame_length > 0) {
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	f893 31fd 	ldrb.w	r3, [r3, #509]	@ 0x1fd
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d004      	beq.n	80150f6 <rx_byte+0x142>
            // Can reduce the RAM size by compiling limits to frame sizes
            if (self->rx_frame_length <= MAX_PAYLOAD) {
                self->rx_frame_state = RECEIVING_PAYLOAD;
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	2204      	movs	r2, #4
 80150f0:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
                self->rx_frame_state = SEARCHING_FOR_SOF;
            }
        } else {
            self->rx_frame_state = RECEIVING_CHECKSUM_3;
        }
        break;
 80150f4:	e086      	b.n	8015204 <rx_byte+0x250>
            self->rx_frame_state = RECEIVING_CHECKSUM_3;
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	2205      	movs	r2, #5
 80150fa:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 80150fe:	e081      	b.n	8015204 <rx_byte+0x250>
    case RECEIVING_PAYLOAD:
        self->rx_frame_payload_buf[self->rx_frame_payload_bytes++] = byte;
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	f893 31fa 	ldrb.w	r3, [r3, #506]	@ 0x1fa
 8015106:	1c5a      	adds	r2, r3, #1
 8015108:	b2d1      	uxtb	r1, r2
 801510a:	687a      	ldr	r2, [r7, #4]
 801510c:	f882 11fa 	strb.w	r1, [r2, #506]	@ 0x1fa
 8015110:	461a      	mov	r2, r3
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	4413      	add	r3, r2
 8015116:	78fa      	ldrb	r2, [r7, #3]
 8015118:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        crc32_step(&self->rx_checksum, byte);
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8015122:	78fa      	ldrb	r2, [r7, #3]
 8015124:	4611      	mov	r1, r2
 8015126:	4618      	mov	r0, r3
 8015128:	f7ff fb2c 	bl	8014784 <crc32_step>
        if (--self->rx_frame_length == 0) {
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	f893 31fd 	ldrb.w	r3, [r3, #509]	@ 0x1fd
 8015132:	3b01      	subs	r3, #1
 8015134:	b2da      	uxtb	r2, r3
 8015136:	687b      	ldr	r3, [r7, #4]
 8015138:	f883 21fd 	strb.w	r2, [r3, #509]	@ 0x1fd
 801513c:	687b      	ldr	r3, [r7, #4]
 801513e:	f893 31fd 	ldrb.w	r3, [r3, #509]	@ 0x1fd
 8015142:	2b00      	cmp	r3, #0
 8015144:	d15d      	bne.n	8015202 <rx_byte+0x24e>
            self->rx_frame_state = RECEIVING_CHECKSUM_3;
 8015146:	687b      	ldr	r3, [r7, #4]
 8015148:	2205      	movs	r2, #5
 801514a:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        }
        break;
 801514e:	e058      	b.n	8015202 <rx_byte+0x24e>
    case RECEIVING_CHECKSUM_3:
        self->rx_frame_checksum = ((uint32_t)byte) << 24;
 8015150:	78fb      	ldrb	r3, [r7, #3]
 8015152:	061a      	lsls	r2, r3, #24
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        self->rx_frame_state = RECEIVING_CHECKSUM_2;
 801515a:	687b      	ldr	r3, [r7, #4]
 801515c:	2206      	movs	r2, #6
 801515e:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 8015162:	e04f      	b.n	8015204 <rx_byte+0x250>
    case RECEIVING_CHECKSUM_2:
        self->rx_frame_checksum |= ((uint32_t)byte) << 16;
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	f8d3 21ec 	ldr.w	r2, [r3, #492]	@ 0x1ec
 801516a:	78fb      	ldrb	r3, [r7, #3]
 801516c:	041b      	lsls	r3, r3, #16
 801516e:	431a      	orrs	r2, r3
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        self->rx_frame_state = RECEIVING_CHECKSUM_1;
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	2207      	movs	r2, #7
 801517a:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 801517e:	e041      	b.n	8015204 <rx_byte+0x250>
    case RECEIVING_CHECKSUM_1:
        self->rx_frame_checksum |= ((uint32_t)byte) << 8;
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	f8d3 21ec 	ldr.w	r2, [r3, #492]	@ 0x1ec
 8015186:	78fb      	ldrb	r3, [r7, #3]
 8015188:	021b      	lsls	r3, r3, #8
 801518a:	431a      	orrs	r2, r3
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        self->rx_frame_state = RECEIVING_CHECKSUM_0;
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	2208      	movs	r2, #8
 8015196:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 801519a:	e033      	b.n	8015204 <rx_byte+0x250>
    case RECEIVING_CHECKSUM_0:
        self->rx_frame_checksum |= byte;
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	f8d3 21ec 	ldr.w	r2, [r3, #492]	@ 0x1ec
 80151a2:	78fb      	ldrb	r3, [r7, #3]
 80151a4:	431a      	orrs	r2, r3
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        crc = crc32_finalize(&self->rx_checksum);
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 80151b2:	4618      	mov	r0, r3
 80151b4:	f7ff fb14 	bl	80147e0 <crc32_finalize>
 80151b8:	60f8      	str	r0, [r7, #12]
        if (self->rx_frame_checksum != crc) {
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	f8d3 31ec 	ldr.w	r3, [r3, #492]	@ 0x1ec
 80151c0:	68fa      	ldr	r2, [r7, #12]
 80151c2:	429a      	cmp	r2, r3
 80151c4:	d004      	beq.n	80151d0 <rx_byte+0x21c>
//            min_debug_print("Checksum failed, received 0x%08X, computed 0x%08X", self->rx_frame_checksum, crc);
            // Frame fails the checksum and so is dropped
            self->rx_frame_state = SEARCHING_FOR_SOF;
 80151c6:	687b      	ldr	r3, [r7, #4]
 80151c8:	2200      	movs	r2, #0
 80151ca:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        } else {
            // Checksum passes, go on to check for the end-of-frame marker
            self->rx_frame_state = RECEIVING_EOF;
        }
        break;
 80151ce:	e019      	b.n	8015204 <rx_byte+0x250>
            self->rx_frame_state = RECEIVING_EOF;
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	2209      	movs	r2, #9
 80151d4:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 80151d8:	e014      	b.n	8015204 <rx_byte+0x250>
    case RECEIVING_EOF:
        if (byte == 0x55u) {
 80151da:	78fb      	ldrb	r3, [r7, #3]
 80151dc:	2b55      	cmp	r3, #85	@ 0x55
 80151de:	d102      	bne.n	80151e6 <rx_byte+0x232>
            // Frame received OK, pass up data to handler
            valid_frame_received(self);
 80151e0:	6878      	ldr	r0, [r7, #4]
 80151e2:	f7ff fe2d 	bl	8014e40 <valid_frame_received>
        } else {
            // else discard
//            min_debug_print("Received invalid EOF 0x%02X", byte);
        }
        // Look for next frame */
        self->rx_frame_state = SEARCHING_FOR_SOF;
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	2200      	movs	r2, #0
 80151ea:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 80151ee:	e009      	b.n	8015204 <rx_byte+0x250>
    default:
        // Should never get here but in case we do then reset to a safe state
//        min_debug_print("Received byte 0x%02X in invalid state %d", byte, self->rx_frame_state);
        self->rx_frame_state = SEARCHING_FOR_SOF;
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	2200      	movs	r2, #0
 80151f4:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
        break;
 80151f8:	e004      	b.n	8015204 <rx_byte+0x250>
            return;
 80151fa:	bf00      	nop
 80151fc:	e002      	b.n	8015204 <rx_byte+0x250>
        break;
 80151fe:	bf00      	nop
 8015200:	e000      	b.n	8015204 <rx_byte+0x250>
        break;
 8015202:	bf00      	nop
    }
}
 8015204:	3710      	adds	r7, #16
 8015206:	46bd      	mov	sp, r7
 8015208:	bd80      	pop	{r7, pc}
 801520a:	bf00      	nop

0801520c <min_poll>:

// API call: sends received bytes into a MIN context and runs the transport timeouts
void min_poll(struct min_context *self, uint8_t const *buf, uint32_t buf_len)
{
 801520c:	b590      	push	{r4, r7, lr}
 801520e:	b089      	sub	sp, #36	@ 0x24
 8015210:	af00      	add	r7, sp, #0
 8015212:	60f8      	str	r0, [r7, #12]
 8015214:	60b9      	str	r1, [r7, #8]
 8015216:	607a      	str	r2, [r7, #4]
    uint32_t i;
    for (i = 0; i < buf_len; i++) {
 8015218:	2300      	movs	r3, #0
 801521a:	61fb      	str	r3, [r7, #28]
 801521c:	e00a      	b.n	8015234 <min_poll+0x28>
        rx_byte(self, buf[i]);
 801521e:	68ba      	ldr	r2, [r7, #8]
 8015220:	69fb      	ldr	r3, [r7, #28]
 8015222:	4413      	add	r3, r2
 8015224:	781b      	ldrb	r3, [r3, #0]
 8015226:	4619      	mov	r1, r3
 8015228:	68f8      	ldr	r0, [r7, #12]
 801522a:	f7ff fec3 	bl	8014fb4 <rx_byte>
    for (i = 0; i < buf_len; i++) {
 801522e:	69fb      	ldr	r3, [r7, #28]
 8015230:	3301      	adds	r3, #1
 8015232:	61fb      	str	r3, [r7, #28]
 8015234:	69fa      	ldr	r2, [r7, #28]
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	429a      	cmp	r2, r3
 801523a:	d3f0      	bcc.n	801521e <min_poll+0x12>
    }

#ifdef TRANSPORT_PROTOCOL
    uint8_t window_size;

    now = min_time_ms();
 801523c:	f000 f8fa 	bl	8015434 <min_time_ms>
 8015240:	4603      	mov	r3, r0
 8015242:	4a44      	ldr	r2, [pc, #272]	@ (8015354 <min_poll+0x148>)
 8015244:	6013      	str	r3, [r2, #0]

    bool remote_connected = (now - self->transport_fifo.last_received_anything_ms < TRANSPORT_IDLE_TIMEOUT_MS);
 8015246:	4b43      	ldr	r3, [pc, #268]	@ (8015354 <min_poll+0x148>)
 8015248:	681a      	ldr	r2, [r3, #0]
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8015250:	1ad3      	subs	r3, r2, r3
 8015252:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8015256:	4293      	cmp	r3, r2
 8015258:	bf94      	ite	ls
 801525a:	2301      	movls	r3, #1
 801525c:	2300      	movhi	r3, #0
 801525e:	76fb      	strb	r3, [r7, #27]
    bool remote_active = (now - self->transport_fifo.last_received_frame_ms < TRANSPORT_IDLE_TIMEOUT_MS);
 8015260:	4b3c      	ldr	r3, [pc, #240]	@ (8015354 <min_poll+0x148>)
 8015262:	681a      	ldr	r2, [r3, #0]
 8015264:	68fb      	ldr	r3, [r7, #12]
 8015266:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 801526a:	1ad3      	subs	r3, r2, r3
 801526c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8015270:	4293      	cmp	r3, r2
 8015272:	bf94      	ite	ls
 8015274:	2301      	movls	r3, #1
 8015276:	2300      	movhi	r3, #0
 8015278:	76bb      	strb	r3, [r7, #26]

    // This sends one new frame or resends one old frame
    window_size = self->transport_fifo.sn_max - self->transport_fifo.sn_min; // Window size
 801527a:	68fb      	ldr	r3, [r7, #12]
 801527c:	f893 20e7 	ldrb.w	r2, [r3, #231]	@ 0xe7
 8015280:	68fb      	ldr	r3, [r7, #12]
 8015282:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8015286:	1ad3      	subs	r3, r2, r3
 8015288:	767b      	strb	r3, [r7, #25]
    if ((window_size < TRANSPORT_MAX_WINDOW_SIZE) && (self->transport_fifo.n_frames > window_size)) {
 801528a:	7e7b      	ldrb	r3, [r7, #25]
 801528c:	2b03      	cmp	r3, #3
 801528e:	d82a      	bhi.n	80152e6 <min_poll+0xda>
 8015290:	68fb      	ldr	r3, [r7, #12]
 8015292:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8015296:	7e7a      	ldrb	r2, [r7, #25]
 8015298:	429a      	cmp	r2, r3
 801529a:	d224      	bcs.n	80152e6 <min_poll+0xda>
        // There are new frames we can send; but don't even bother if there's no buffer space for them
        struct transport_frame *frame = transport_fifo_get(self, window_size);
 801529c:	7e7b      	ldrb	r3, [r7, #25]
 801529e:	4619      	mov	r1, r3
 80152a0:	68f8      	ldr	r0, [r7, #12]
 80152a2:	f7ff fc39 	bl	8014b18 <transport_fifo_get>
 80152a6:	6178      	str	r0, [r7, #20]
        if (ON_WIRE_SIZE(frame->payload_len) <= min_tx_space(self->port)) {
 80152a8:	697b      	ldr	r3, [r7, #20]
 80152aa:	799b      	ldrb	r3, [r3, #6]
 80152ac:	f103 040b 	add.w	r4, r3, #11
 80152b0:	68fb      	ldr	r3, [r7, #12]
 80152b2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80152b6:	4618      	mov	r0, r3
 80152b8:	f000 f880 	bl	80153bc <min_tx_space>
 80152bc:	4603      	mov	r3, r0
 80152be:	429c      	cmp	r4, r3
 80152c0:	d834      	bhi.n	801532c <min_poll+0x120>
            frame->seq = self->transport_fifo.sn_max;
 80152c2:	68fb      	ldr	r3, [r7, #12]
 80152c4:	f893 20e7 	ldrb.w	r2, [r3, #231]	@ 0xe7
 80152c8:	697b      	ldr	r3, [r7, #20]
 80152ca:	721a      	strb	r2, [r3, #8]
            transport_fifo_send(self, frame);
 80152cc:	6979      	ldr	r1, [r7, #20]
 80152ce:	68f8      	ldr	r0, [r7, #12]
 80152d0:	f7ff fc3e 	bl	8014b50 <transport_fifo_send>

            // Move window on
            self->transport_fifo.sn_max++;
 80152d4:	68fb      	ldr	r3, [r7, #12]
 80152d6:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 80152da:	3301      	adds	r3, #1
 80152dc:	b2da      	uxtb	r2, r3
 80152de:	68fb      	ldr	r3, [r7, #12]
 80152e0:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    if ((window_size < TRANSPORT_MAX_WINDOW_SIZE) && (self->transport_fifo.n_frames > window_size)) {
 80152e4:	e022      	b.n	801532c <min_poll+0x120>
        }
    } else {
        // Sender cannot send new frames so resend old ones (if there's anyone there)
        if ((window_size > 0) && remote_connected) {
 80152e6:	7e7b      	ldrb	r3, [r7, #25]
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d020      	beq.n	801532e <min_poll+0x122>
 80152ec:	7efb      	ldrb	r3, [r7, #27]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d01d      	beq.n	801532e <min_poll+0x122>
            // There are unacknowledged frames. Can re-send an old frame. Pick the least recently sent one.
            struct transport_frame *oldest_frame = find_retransmit_frame(self);
 80152f2:	68f8      	ldr	r0, [r7, #12]
 80152f4:	f7ff fd4e 	bl	8014d94 <find_retransmit_frame>
 80152f8:	6138      	str	r0, [r7, #16]
            if (now - oldest_frame->last_sent_time_ms >= TRANSPORT_FRAME_RETRANSMIT_TIMEOUT_MS) {
 80152fa:	4b16      	ldr	r3, [pc, #88]	@ (8015354 <min_poll+0x148>)
 80152fc:	681a      	ldr	r2, [r3, #0]
 80152fe:	693b      	ldr	r3, [r7, #16]
 8015300:	681b      	ldr	r3, [r3, #0]
 8015302:	1ad3      	subs	r3, r2, r3
 8015304:	2bf9      	cmp	r3, #249	@ 0xf9
 8015306:	d912      	bls.n	801532e <min_poll+0x122>
                // Resending oldest frame if there's a chance there's enough space to send it
                if (ON_WIRE_SIZE(oldest_frame->payload_len) <= min_tx_space(self->port)) {
 8015308:	693b      	ldr	r3, [r7, #16]
 801530a:	799b      	ldrb	r3, [r3, #6]
 801530c:	f103 040b 	add.w	r4, r3, #11
 8015310:	68fb      	ldr	r3, [r7, #12]
 8015312:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8015316:	4618      	mov	r0, r3
 8015318:	f000 f850 	bl	80153bc <min_tx_space>
 801531c:	4603      	mov	r3, r0
 801531e:	429c      	cmp	r4, r3
 8015320:	d805      	bhi.n	801532e <min_poll+0x122>
                    transport_fifo_send(self, oldest_frame);
 8015322:	6939      	ldr	r1, [r7, #16]
 8015324:	68f8      	ldr	r0, [r7, #12]
 8015326:	f7ff fc13 	bl	8014b50 <transport_fifo_send>
 801532a:	e000      	b.n	801532e <min_poll+0x122>
    if ((window_size < TRANSPORT_MAX_WINDOW_SIZE) && (self->transport_fifo.n_frames > window_size)) {
 801532c:	bf00      	nop
        }
    }

#ifndef DISABLE_TRANSPORT_ACK_RETRANSMIT
    // Periodically transmit the ACK with the rn value, unless the line has gone idle
    if (now - self->transport_fifo.last_sent_ack_time_ms > TRANSPORT_ACK_RETRANSMIT_TIMEOUT_MS) {
 801532e:	4b09      	ldr	r3, [pc, #36]	@ (8015354 <min_poll+0x148>)
 8015330:	681a      	ldr	r2, [r3, #0]
 8015332:	68fb      	ldr	r3, [r7, #12]
 8015334:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8015338:	1ad3      	subs	r3, r2, r3
 801533a:	2bfa      	cmp	r3, #250	@ 0xfa
 801533c:	d905      	bls.n	801534a <min_poll+0x13e>
        if (remote_active) {
 801533e:	7ebb      	ldrb	r3, [r7, #26]
 8015340:	2b00      	cmp	r3, #0
 8015342:	d002      	beq.n	801534a <min_poll+0x13e>
            send_ack(self);
 8015344:	68f8      	ldr	r0, [r7, #12]
 8015346:	f7ff fc29 	bl	8014b9c <send_ack>
        }
    }
#endif // DISABLE_TRANSPORT_ACK_RETRANSMIT
#endif // TRANSPORT_PROTOCOL
}
 801534a:	bf00      	nop
 801534c:	3724      	adds	r7, #36	@ 0x24
 801534e:	46bd      	mov	sp, r7
 8015350:	bd90      	pop	{r4, r7, pc}
 8015352:	bf00      	nop
 8015354:	2405a560 	.word	0x2405a560

08015358 <min_init_context>:
#ifdef VALIDATE_MAX_PAYLOAD
void min_init_context_validate(struct min_context *self, uint8_t port, void *p_rx_frame_checksum)
#else
void min_init_context(struct min_context *self, uint8_t port)
#endif
{
 8015358:	b580      	push	{r7, lr}
 801535a:	b082      	sub	sp, #8
 801535c:	af00      	add	r7, sp, #0
 801535e:	6078      	str	r0, [r7, #4]
 8015360:	460b      	mov	r3, r1
 8015362:	70fb      	strb	r3, [r7, #3]
    // compiling calling code and this code.
    assert((void *)(self->rx_frame_payload_buf + MAX_PAYLOAD) <= p_rx_frame_checksum);
#endif
#endif
    // Initialize context
    self->rx_header_bytes_seen = 0;
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	2200      	movs	r2, #0
 8015368:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
    self->rx_frame_state = SEARCHING_FOR_SOF;
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	2200      	movs	r2, #0
 8015370:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
    self->port = port;
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	78fa      	ldrb	r2, [r7, #3]
 8015378:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

#ifdef TRANSPORT_PROTOCOL
    // Counters for diagnosis purposes
    self->transport_fifo.spurious_acks = 0;
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	2200      	movs	r2, #0
 8015380:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    self->transport_fifo.sequence_mismatch_drop = 0;
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	2200      	movs	r2, #0
 8015388:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    self->transport_fifo.dropped_frames = 0;
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	2200      	movs	r2, #0
 8015390:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    self->transport_fifo.resets_received = 0;
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	2200      	movs	r2, #0
 8015398:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    self->transport_fifo.n_ring_buffer_bytes_max = 0;
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	2200      	movs	r2, #0
 80153a0:	f8a3 20de 	strh.w	r2, [r3, #222]	@ 0xde
    self->transport_fifo.n_frames_max = 0;
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	2200      	movs	r2, #0
 80153a8:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
    transport_fifo_reset(self);
 80153ac:	6878      	ldr	r0, [r7, #4]
 80153ae:	f7ff fc3b 	bl	8014c28 <transport_fifo_reset>
#endif // TRANSPORT_PROTOCOL
//    min_debug_print("MIN init complete\n");
}
 80153b2:	bf00      	nop
 80153b4:	3708      	adds	r7, #8
 80153b6:	46bd      	mov	sp, r7
 80153b8:	bd80      	pop	{r7, pc}
	...

080153bc <min_tx_space>:
#include "uart_driver_dma.h"

static MIN_Context_t *registered_contexts[MAX_MIN_CONTEXTS] = {0};

uint16_t min_tx_space(uint8_t port)
{
 80153bc:	b580      	push	{r7, lr}
 80153be:	b082      	sub	sp, #8
 80153c0:	af00      	add	r7, sp, #0
 80153c2:	4603      	mov	r3, r0
 80153c4:	71fb      	strb	r3, [r7, #7]
    return UART_DMA_Driver_TXNumFreeSlots(UART_EXP);
 80153c6:	4804      	ldr	r0, [pc, #16]	@ (80153d8 <min_tx_space+0x1c>)
 80153c8:	f7ed faf6 	bl	80029b8 <UART_DMA_Driver_TXNumFreeSlots>
 80153cc:	4603      	mov	r3, r0
/*
 * Since the implementation uses UART TX in Blocking/IRQ mode, we assume that
 * the buffer always has enough space, so this function returns a constant value.
 */
}
 80153ce:	4618      	mov	r0, r3
 80153d0:	3708      	adds	r7, #8
 80153d2:	46bd      	mov	sp, r7
 80153d4:	bd80      	pop	{r7, pc}
 80153d6:	bf00      	nop
 80153d8:	40007800 	.word	0x40007800

080153dc <min_tx_byte>:

void min_tx_byte(uint8_t port, uint8_t byte)
{
 80153dc:	b580      	push	{r7, lr}
 80153de:	b082      	sub	sp, #8
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	4603      	mov	r3, r0
 80153e4:	460a      	mov	r2, r1
 80153e6:	71fb      	strb	r3, [r7, #7]
 80153e8:	4613      	mov	r3, r2
 80153ea:	71bb      	strb	r3, [r7, #6]
    if (port == EXP_PORT)
 80153ec:	79fb      	ldrb	r3, [r7, #7]
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	d104      	bne.n	80153fc <min_tx_byte+0x20>
    {
    	UART_Driver_Write(UART_EXP, byte);
 80153f2:	79bb      	ldrb	r3, [r7, #6]
 80153f4:	4619      	mov	r1, r3
 80153f6:	4803      	ldr	r0, [pc, #12]	@ (8015404 <min_tx_byte+0x28>)
 80153f8:	f7ed f96c 	bl	80026d4 <UART_Driver_Write>
#ifdef TEST_DEMO_MIN
        HAL_UART_Transmit(&huart6, &byte, 1, 10);
#endif
    }
}
 80153fc:	bf00      	nop
 80153fe:	3708      	adds	r7, #8
 8015400:	46bd      	mov	sp, r7
 8015402:	bd80      	pop	{r7, pc}
 8015404:	40007800 	.word	0x40007800

08015408 <min_tx_start>:
 * This function is called before sending data. It can be used to
 * perform actions such as disabling TX interrupts or preparing
 * the hardware for transmission.
 */
void min_tx_start(uint8_t port)
{
 8015408:	b480      	push	{r7}
 801540a:	b083      	sub	sp, #12
 801540c:	af00      	add	r7, sp, #0
 801540e:	4603      	mov	r3, r0
 8015410:	71fb      	strb	r3, [r7, #7]
    (void)port;
    // Example: Disable TX interrupt if needed (not required in this case)
}
 8015412:	bf00      	nop
 8015414:	370c      	adds	r7, #12
 8015416:	46bd      	mov	sp, r7
 8015418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801541c:	4770      	bx	lr

0801541e <min_tx_finished>:
 * This function is called when data transmission is finished.
 * It can be used to restore the previous state if any changes
 * were made in `min_tx_start()`.
 */
void min_tx_finished(uint8_t port)
{
 801541e:	b480      	push	{r7}
 8015420:	b083      	sub	sp, #12
 8015422:	af00      	add	r7, sp, #0
 8015424:	4603      	mov	r3, r0
 8015426:	71fb      	strb	r3, [r7, #7]
    (void)port;
    // Example: Restore TX interrupt state if modified earlier
}
 8015428:	bf00      	nop
 801542a:	370c      	adds	r7, #12
 801542c:	46bd      	mov	sp, r7
 801542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015432:	4770      	bx	lr

08015434 <min_time_ms>:
 * a timestamp for timeout handling and scheduling.
 *
 * @return uint32_t The current system time in milliseconds.
 */
uint32_t min_time_ms(void)
{
 8015434:	b580      	push	{r7, lr}
 8015436:	af00      	add	r7, sp, #0
    return HAL_GetTick(); // Uses HAL function to get system uptime
 8015438:	f003 ffbc 	bl	80193b4 <HAL_GetTick>
 801543c:	4603      	mov	r3, r0
}
 801543e:	4618      	mov	r0, r3
 8015440:	bd80      	pop	{r7, pc}
	...

08015444 <MIN_Context_Init>:

void MIN_Context_Init(MIN_Context_t *ctx, uint8_t port) {
 8015444:	b580      	push	{r7, lr}
 8015446:	b082      	sub	sp, #8
 8015448:	af00      	add	r7, sp, #0
 801544a:	6078      	str	r0, [r7, #4]
 801544c:	460b      	mov	r3, r1
 801544e:	70fb      	strb	r3, [r7, #3]
    min_init_context(&ctx->min_ctx, port);
 8015450:	687b      	ldr	r3, [r7, #4]
 8015452:	78fa      	ldrb	r2, [r7, #3]
 8015454:	4611      	mov	r1, r2
 8015456:	4618      	mov	r0, r3
 8015458:	f7ff ff7e 	bl	8015358 <min_init_context>
    min_transport_reset(&ctx->min_ctx, true);
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	2101      	movs	r1, #1
 8015460:	4618      	mov	r0, r3
 8015462:	f7ff fc1b 	bl	8014c9c <min_transport_reset>
    ctx->last_poll_time = min_time_ms();
 8015466:	f7ff ffe5 	bl	8015434 <min_time_ms>
 801546a:	4602      	mov	r2, r0
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    ctx->timeout_triggered = false;
 8015472:	687b      	ldr	r3, [r7, #4]
 8015474:	2200      	movs	r2, #0
 8015476:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
#ifdef AUTO_REINIT_ON_TIMEOUT
    ctx->auto_reinit = true;
 801547a:	687b      	ldr	r3, [r7, #4]
 801547c:	2201      	movs	r2, #1
 801547e:	f883 220d 	strb.w	r2, [r3, #525]	@ 0x20d
#endif
    if (port < MAX_MIN_CONTEXTS) {
 8015482:	78fb      	ldrb	r3, [r7, #3]
 8015484:	2b03      	cmp	r3, #3
 8015486:	d804      	bhi.n	8015492 <MIN_Context_Init+0x4e>
        registered_contexts[port] = ctx;
 8015488:	78fb      	ldrb	r3, [r7, #3]
 801548a:	4904      	ldr	r1, [pc, #16]	@ (801549c <MIN_Context_Init+0x58>)
 801548c:	687a      	ldr	r2, [r7, #4]
 801548e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
}
 8015492:	bf00      	nop
 8015494:	3708      	adds	r7, #8
 8015496:	46bd      	mov	sp, r7
 8015498:	bd80      	pop	{r7, pc}
 801549a:	bf00      	nop
 801549c:	2405a564 	.word	0x2405a564

080154a0 <MIN_ReInit>:

void MIN_ReInit(MIN_Context_t *ctx) {
 80154a0:	b580      	push	{r7, lr}
 80154a2:	b082      	sub	sp, #8
 80154a4:	af00      	add	r7, sp, #0
 80154a6:	6078      	str	r0, [r7, #4]
    min_init_context(&ctx->min_ctx, ctx->min_ctx.port);
 80154a8:	687a      	ldr	r2, [r7, #4]
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80154b0:	4619      	mov	r1, r3
 80154b2:	4610      	mov	r0, r2
 80154b4:	f7ff ff50 	bl	8015358 <min_init_context>
    min_transport_reset(&ctx->min_ctx, true);
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	2101      	movs	r1, #1
 80154bc:	4618      	mov	r0, r3
 80154be:	f7ff fbed 	bl	8014c9c <min_transport_reset>
    ctx->last_poll_time = min_time_ms();
 80154c2:	f7ff ffb7 	bl	8015434 <min_time_ms>
 80154c6:	4602      	mov	r2, r0
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    ctx->timeout_triggered = false;
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	2200      	movs	r2, #0
 80154d2:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
}
 80154d6:	bf00      	nop
 80154d8:	3708      	adds	r7, #8
 80154da:	46bd      	mov	sp, r7
 80154dc:	bd80      	pop	{r7, pc}

080154de <MIN_RegisterTimeoutCallback>:

void MIN_RegisterTimeoutCallback(MIN_Context_t *ctx, void (*callback)(MIN_Context_t *ctx)) {
 80154de:	b480      	push	{r7}
 80154e0:	b083      	sub	sp, #12
 80154e2:	af00      	add	r7, sp, #0
 80154e4:	6078      	str	r0, [r7, #4]
 80154e6:	6039      	str	r1, [r7, #0]
    ctx->timeout_callback = callback;
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	683a      	ldr	r2, [r7, #0]
 80154ec:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
}
 80154f0:	bf00      	nop
 80154f2:	370c      	adds	r7, #12
 80154f4:	46bd      	mov	sp, r7
 80154f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154fa:	4770      	bx	lr

080154fc <MIN_App_Poll>:

void MIN_App_Poll(MIN_Context_t *ctx, const uint8_t *rx_data, uint32_t rx_len) {
 80154fc:	b580      	push	{r7, lr}
 80154fe:	b086      	sub	sp, #24
 8015500:	af00      	add	r7, sp, #0
 8015502:	60f8      	str	r0, [r7, #12]
 8015504:	60b9      	str	r1, [r7, #8]
 8015506:	607a      	str	r2, [r7, #4]
    min_poll(&ctx->min_ctx, rx_data, rx_len);
 8015508:	68fb      	ldr	r3, [r7, #12]
 801550a:	687a      	ldr	r2, [r7, #4]
 801550c:	68b9      	ldr	r1, [r7, #8]
 801550e:	4618      	mov	r0, r3
 8015510:	f7ff fe7c 	bl	801520c <min_poll>
    uint32_t now = min_time_ms();
 8015514:	f7ff ff8e 	bl	8015434 <min_time_ms>
 8015518:	6178      	str	r0, [r7, #20]
    if (ctx->min_ctx.transport_fifo.n_frames > 0) {
 801551a:	68fb      	ldr	r3, [r7, #12]
 801551c:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8015520:	2b00      	cmp	r3, #0
 8015522:	d035      	beq.n	8015590 <MIN_App_Poll+0x94>
        struct transport_frame *oldest = &ctx->min_ctx.transport_fifo.frames[ctx->min_ctx.transport_fifo.head_idx];
 8015524:	68fb      	ldr	r3, [r7, #12]
 8015526:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 801552a:	461a      	mov	r2, r3
 801552c:	4613      	mov	r3, r2
 801552e:	005b      	lsls	r3, r3, #1
 8015530:	4413      	add	r3, r2
 8015532:	009b      	lsls	r3, r3, #2
 8015534:	68fa      	ldr	r2, [r7, #12]
 8015536:	4413      	add	r3, r2
 8015538:	613b      	str	r3, [r7, #16]
        if ((now - oldest->last_sent_time_ms) > MIN_FRAME_TIMEOUT_MS) {
 801553a:	693b      	ldr	r3, [r7, #16]
 801553c:	681b      	ldr	r3, [r3, #0]
 801553e:	697a      	ldr	r2, [r7, #20]
 8015540:	1ad3      	subs	r3, r2, r3
 8015542:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8015546:	4293      	cmp	r3, r2
 8015548:	d91e      	bls.n	8015588 <MIN_App_Poll+0x8c>
            if (!ctx->timeout_triggered) {
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	f893 320c 	ldrb.w	r3, [r3, #524]	@ 0x20c
 8015550:	f083 0301 	eor.w	r3, r3, #1
 8015554:	b2db      	uxtb	r3, r3
 8015556:	2b00      	cmp	r3, #0
 8015558:	d01a      	beq.n	8015590 <MIN_App_Poll+0x94>
                if (ctx->timeout_callback) {
 801555a:	68fb      	ldr	r3, [r7, #12]
 801555c:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8015560:	2b00      	cmp	r3, #0
 8015562:	d004      	beq.n	801556e <MIN_App_Poll+0x72>
                    ctx->timeout_callback(ctx);
 8015564:	68fb      	ldr	r3, [r7, #12]
 8015566:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 801556a:	68f8      	ldr	r0, [r7, #12]
 801556c:	4798      	blx	r3
                }
                ctx->timeout_triggered = true;
 801556e:	68fb      	ldr	r3, [r7, #12]
 8015570:	2201      	movs	r2, #1
 8015572:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
#ifdef AUTO_REINIT_ON_TIMEOUT
                if (ctx->auto_reinit) {
 8015576:	68fb      	ldr	r3, [r7, #12]
 8015578:	f893 320d 	ldrb.w	r3, [r3, #525]	@ 0x20d
 801557c:	2b00      	cmp	r3, #0
 801557e:	d007      	beq.n	8015590 <MIN_App_Poll+0x94>
                    MIN_ReInit(ctx);
 8015580:	68f8      	ldr	r0, [r7, #12]
 8015582:	f7ff ff8d 	bl	80154a0 <MIN_ReInit>
 8015586:	e003      	b.n	8015590 <MIN_App_Poll+0x94>
                }
#endif
            }
        } else {
            ctx->timeout_triggered = false;
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	2200      	movs	r2, #0
 801558c:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
        }
    }
    ctx->last_poll_time = now;
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	697a      	ldr	r2, [r7, #20]
 8015594:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
}
 8015598:	bf00      	nop
 801559a:	3718      	adds	r7, #24
 801559c:	46bd      	mov	sp, r7
 801559e:	bd80      	pop	{r7, pc}

080155a0 <MIN_Send>:
void MIN_Send(MIN_Context_t *ctx, uint8_t min_id, const uint8_t *payload, uint8_t len) {
 80155a0:	b580      	push	{r7, lr}
 80155a2:	b084      	sub	sp, #16
 80155a4:	af00      	add	r7, sp, #0
 80155a6:	60f8      	str	r0, [r7, #12]
 80155a8:	607a      	str	r2, [r7, #4]
 80155aa:	461a      	mov	r2, r3
 80155ac:	460b      	mov	r3, r1
 80155ae:	72fb      	strb	r3, [r7, #11]
 80155b0:	4613      	mov	r3, r2
 80155b2:	72bb      	strb	r3, [r7, #10]
    if (min_queue_has_space_for_frame(&ctx->min_ctx, len)) {
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	7aba      	ldrb	r2, [r7, #10]
 80155b8:	4611      	mov	r1, r2
 80155ba:	4618      	mov	r0, r3
 80155bc:	f7ff fbca 	bl	8014d54 <min_queue_has_space_for_frame>
 80155c0:	4603      	mov	r3, r0
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	d005      	beq.n	80155d2 <MIN_Send+0x32>
        min_queue_frame(&ctx->min_ctx, min_id, payload, len);
 80155c6:	68f8      	ldr	r0, [r7, #12]
 80155c8:	7abb      	ldrb	r3, [r7, #10]
 80155ca:	7af9      	ldrb	r1, [r7, #11]
 80155cc:	687a      	ldr	r2, [r7, #4]
 80155ce:	f7ff fb79 	bl	8014cc4 <min_queue_frame>
    }
}
 80155d2:	bf00      	nop
 80155d4:	3710      	adds	r7, #16
 80155d6:	46bd      	mov	sp, r7
 80155d8:	bd80      	pop	{r7, pc}
	...

080155dc <MIN_RegisterResponseHandler>:
 *       to the appropriate handlers based on `min_id`.
 */

static MIN_ResponseHandler response_handler = NULL;

void MIN_RegisterResponseHandler(MIN_ResponseHandler handler) {
 80155dc:	b480      	push	{r7}
 80155de:	b083      	sub	sp, #12
 80155e0:	af00      	add	r7, sp, #0
 80155e2:	6078      	str	r0, [r7, #4]
    response_handler = handler;
 80155e4:	4a04      	ldr	r2, [pc, #16]	@ (80155f8 <MIN_RegisterResponseHandler+0x1c>)
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	6013      	str	r3, [r2, #0]
}
 80155ea:	bf00      	nop
 80155ec:	370c      	adds	r7, #12
 80155ee:	46bd      	mov	sp, r7
 80155f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155f4:	4770      	bx	lr
 80155f6:	bf00      	nop
 80155f8:	2405a574 	.word	0x2405a574

080155fc <min_application_handler>:

void min_application_handler(uint8_t min_id, const uint8_t *min_payload, uint8_t len_payload, uint8_t port) {
 80155fc:	b580      	push	{r7, lr}
 80155fe:	b086      	sub	sp, #24
 8015600:	af00      	add	r7, sp, #0
 8015602:	6039      	str	r1, [r7, #0]
 8015604:	4611      	mov	r1, r2
 8015606:	461a      	mov	r2, r3
 8015608:	4603      	mov	r3, r0
 801560a:	71fb      	strb	r3, [r7, #7]
 801560c:	460b      	mov	r3, r1
 801560e:	71bb      	strb	r3, [r7, #6]
 8015610:	4613      	mov	r3, r2
 8015612:	717b      	strb	r3, [r7, #5]
    if (port >= MAX_MIN_CONTEXTS) {
 8015614:	797b      	ldrb	r3, [r7, #5]
 8015616:	2b03      	cmp	r3, #3
 8015618:	d834      	bhi.n	8015684 <min_application_handler+0x88>
        return;
    }
    MIN_Context_t *ctx = registered_contexts[port];
 801561a:	797b      	ldrb	r3, [r7, #5]
 801561c:	4a1c      	ldr	r2, [pc, #112]	@ (8015690 <min_application_handler+0x94>)
 801561e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015622:	613b      	str	r3, [r7, #16]
    if (ctx == NULL) {
 8015624:	693b      	ldr	r3, [r7, #16]
 8015626:	2b00      	cmp	r3, #0
 8015628:	d02e      	beq.n	8015688 <min_application_handler+0x8c>
        return;
    }

    if (response_handler != NULL) {
 801562a:	4b1a      	ldr	r3, [pc, #104]	@ (8015694 <min_application_handler+0x98>)
 801562c:	681b      	ldr	r3, [r3, #0]
 801562e:	2b00      	cmp	r3, #0
 8015630:	d005      	beq.n	801563e <min_application_handler+0x42>
            response_handler(min_id, min_payload, len_payload);
 8015632:	4b18      	ldr	r3, [pc, #96]	@ (8015694 <min_application_handler+0x98>)
 8015634:	681b      	ldr	r3, [r3, #0]
 8015636:	79ba      	ldrb	r2, [r7, #6]
 8015638:	79f8      	ldrb	r0, [r7, #7]
 801563a:	6839      	ldr	r1, [r7, #0]
 801563c:	4798      	blx	r3
    }

    const MIN_Command_t *command_table = MIN_GetCommandTable();
 801563e:	f000 fca5 	bl	8015f8c <MIN_GetCommandTable>
 8015642:	60f8      	str	r0, [r7, #12]
    int table_size = MIN_GetCommandTableSize();
 8015644:	f000 fcac 	bl	8015fa0 <MIN_GetCommandTableSize>
 8015648:	60b8      	str	r0, [r7, #8]
    for (int i = 0; i < table_size; i++) {
 801564a:	2300      	movs	r3, #0
 801564c:	617b      	str	r3, [r7, #20]
 801564e:	e014      	b.n	801567a <min_application_handler+0x7e>
        if (command_table[i].id == min_id) {
 8015650:	697b      	ldr	r3, [r7, #20]
 8015652:	00db      	lsls	r3, r3, #3
 8015654:	68fa      	ldr	r2, [r7, #12]
 8015656:	4413      	add	r3, r2
 8015658:	781b      	ldrb	r3, [r3, #0]
 801565a:	79fa      	ldrb	r2, [r7, #7]
 801565c:	429a      	cmp	r2, r3
 801565e:	d109      	bne.n	8015674 <min_application_handler+0x78>
            command_table[i].handler(ctx, min_payload, len_payload);
 8015660:	697b      	ldr	r3, [r7, #20]
 8015662:	00db      	lsls	r3, r3, #3
 8015664:	68fa      	ldr	r2, [r7, #12]
 8015666:	4413      	add	r3, r2
 8015668:	685b      	ldr	r3, [r3, #4]
 801566a:	79ba      	ldrb	r2, [r7, #6]
 801566c:	6839      	ldr	r1, [r7, #0]
 801566e:	6938      	ldr	r0, [r7, #16]
 8015670:	4798      	blx	r3
            return;
 8015672:	e00a      	b.n	801568a <min_application_handler+0x8e>
    for (int i = 0; i < table_size; i++) {
 8015674:	697b      	ldr	r3, [r7, #20]
 8015676:	3301      	adds	r3, #1
 8015678:	617b      	str	r3, [r7, #20]
 801567a:	697a      	ldr	r2, [r7, #20]
 801567c:	68bb      	ldr	r3, [r7, #8]
 801567e:	429a      	cmp	r2, r3
 8015680:	dbe6      	blt.n	8015650 <min_application_handler+0x54>
 8015682:	e002      	b.n	801568a <min_application_handler+0x8e>
        return;
 8015684:	bf00      	nop
 8015686:	e000      	b.n	801568a <min_application_handler+0x8e>
        return;
 8015688:	bf00      	nop
        }
    }
    // Optional: Add default handler for unmatched commands
}
 801568a:	3718      	adds	r7, #24
 801568c:	46bd      	mov	sp, r7
 801568e:	bd80      	pop	{r7, pc}
 8015690:	2405a564 	.word	0x2405a564
 8015694:	2405a574 	.word	0x2405a574

08015698 <MIN_Handler_CONTROL_TEMP_ACK>:

// =================================================================
// Command Handlers
// =================================================================

static void MIN_Handler_CONTROL_TEMP_ACK(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015698:	b580      	push	{r7, lr}
 801569a:	b0c6      	sub	sp, #280	@ 0x118
 801569c:	af00      	add	r7, sp, #0
 801569e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80156a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80156a6:	6018      	str	r0, [r3, #0]
 80156a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80156ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80156b0:	6019      	str	r1, [r3, #0]
 80156b2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80156b6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80156ba:	701a      	strb	r2, [r3, #0]
    char buffer[256];
    int offset = 0;
 80156bc:	2300      	movs	r3, #0
 80156be:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    offset += snprintf(buffer + offset, sizeof(buffer) - offset, "Payload (%u bytes):", len);
 80156c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156c6:	f107 0210 	add.w	r2, r7, #16
 80156ca:	18d0      	adds	r0, r2, r3
 80156cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156d0:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80156d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80156d8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80156dc:	781b      	ldrb	r3, [r3, #0]
 80156de:	4a37      	ldr	r2, [pc, #220]	@ (80157bc <MIN_Handler_CONTROL_TEMP_ACK+0x124>)
 80156e0:	f00c fbe8 	bl	8021eb4 <sniprintf>
 80156e4:	4602      	mov	r2, r0
 80156e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156ea:	4413      	add	r3, r2
 80156ec:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    for (uint8_t i = 0; i < len && offset < sizeof(buffer) - 4; i++) {
 80156f0:	2300      	movs	r3, #0
 80156f2:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 80156f6:	e01f      	b.n	8015738 <MIN_Handler_CONTROL_TEMP_ACK+0xa0>
        offset += snprintf(buffer + offset, sizeof(buffer) - offset, " %02X", payload[i]);
 80156f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156fc:	f107 0210 	add.w	r2, r7, #16
 8015700:	18d0      	adds	r0, r2, r3
 8015702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015706:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 801570a:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 801570e:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8015712:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8015716:	6812      	ldr	r2, [r2, #0]
 8015718:	4413      	add	r3, r2
 801571a:	781b      	ldrb	r3, [r3, #0]
 801571c:	4a28      	ldr	r2, [pc, #160]	@ (80157c0 <MIN_Handler_CONTROL_TEMP_ACK+0x128>)
 801571e:	f00c fbc9 	bl	8021eb4 <sniprintf>
 8015722:	4602      	mov	r2, r0
 8015724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015728:	4413      	add	r3, r2
 801572a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint8_t i = 0; i < len && offset < sizeof(buffer) - 4; i++) {
 801572e:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8015732:	3301      	adds	r3, #1
 8015734:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 8015738:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 801573c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8015740:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8015744:	781b      	ldrb	r3, [r3, #0]
 8015746:	429a      	cmp	r2, r3
 8015748:	d203      	bcs.n	8015752 <MIN_Handler_CONTROL_TEMP_ACK+0xba>
 801574a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801574e:	2bfb      	cmp	r3, #251	@ 0xfb
 8015750:	d9d2      	bls.n	80156f8 <MIN_Handler_CONTROL_TEMP_ACK+0x60>
    }

    snprintf(buffer + offset, sizeof(buffer) - offset, "\r\n");
 8015752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015756:	f107 0210 	add.w	r2, r7, #16
 801575a:	18d0      	adds	r0, r2, r3
 801575c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015760:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8015764:	4a17      	ldr	r2, [pc, #92]	@ (80157c4 <MIN_Handler_CONTROL_TEMP_ACK+0x12c>)
 8015766:	4619      	mov	r1, r3
 8015768:	f00c fba4 	bl	8021eb4 <sniprintf>
    UART_Driver_SendString(UART_DEBUG, buffer);
 801576c:	f107 0310 	add.w	r3, r7, #16
 8015770:	4619      	mov	r1, r3
 8015772:	4815      	ldr	r0, [pc, #84]	@ (80157c8 <MIN_Handler_CONTROL_TEMP_ACK+0x130>)
 8015774:	f7ec ffe4 	bl	8002740 <UART_Driver_SendString>

    snprintf(buffer, sizeof(buffer), "Message: \"%s\"\r\n", payload);
 8015778:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 801577c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8015780:	f107 0010 	add.w	r0, r7, #16
 8015784:	681b      	ldr	r3, [r3, #0]
 8015786:	4a11      	ldr	r2, [pc, #68]	@ (80157cc <MIN_Handler_CONTROL_TEMP_ACK+0x134>)
 8015788:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801578c:	f00c fb92 	bl	8021eb4 <sniprintf>

    UART_Driver_SendString(UART_DEBUG, buffer);
 8015790:	f107 0310 	add.w	r3, r7, #16
 8015794:	4619      	mov	r1, r3
 8015796:	480c      	ldr	r0, [pc, #48]	@ (80157c8 <MIN_Handler_CONTROL_TEMP_ACK+0x130>)
 8015798:	f7ec ffd2 	bl	8002740 <UART_Driver_SendString>

    MIN_Send(ctx, CONTROL_TEMP_ACK, NULL, 0);
 801579c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80157a0:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 80157a4:	2300      	movs	r3, #0
 80157a6:	2200      	movs	r2, #0
 80157a8:	2104      	movs	r1, #4
 80157aa:	6800      	ldr	r0, [r0, #0]
 80157ac:	f7ff fef8 	bl	80155a0 <MIN_Send>
}
 80157b0:	bf00      	nop
 80157b2:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80157b6:	46bd      	mov	sp, r7
 80157b8:	bd80      	pop	{r7, pc}
 80157ba:	bf00      	nop
 80157bc:	08025688 	.word	0x08025688
 80157c0:	0802569c 	.word	0x0802569c
 80157c4:	080256a4 	.word	0x080256a4
 80157c8:	40004400 	.word	0x40004400
 80157cc:	080256a8 	.word	0x080256a8

080157d0 <MIN_Handler_PRE_DATA>:

static void MIN_Handler_PRE_DATA(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 80157d0:	b580      	push	{r7, lr}
 80157d2:	b0c8      	sub	sp, #288	@ 0x120
 80157d4:	af02      	add	r7, sp, #8
 80157d6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80157da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80157de:	6018      	str	r0, [r3, #0]
 80157e0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80157e4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80157e8:	6019      	str	r1, [r3, #0]
 80157ea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80157ee:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80157f2:	701a      	strb	r2, [r3, #0]
    char buffer[256];
    int offset = 0;
 80157f4:	2300      	movs	r3, #0
 80157f6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    if (len < 1) {
 80157fa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80157fe:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8015802:	781b      	ldrb	r3, [r3, #0]
 8015804:	2b00      	cmp	r3, #0
 8015806:	d10e      	bne.n	8015826 <MIN_Handler_PRE_DATA+0x56>
        snprintf(buffer, sizeof(buffer), "Invalid payload length.\r\n");
 8015808:	f107 0310 	add.w	r3, r7, #16
 801580c:	4a5b      	ldr	r2, [pc, #364]	@ (801597c <MIN_Handler_PRE_DATA+0x1ac>)
 801580e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8015812:	4618      	mov	r0, r3
 8015814:	f00c fb4e 	bl	8021eb4 <sniprintf>
        UART_Driver_SendString(UART_DEBUG, buffer);
 8015818:	f107 0310 	add.w	r3, r7, #16
 801581c:	4619      	mov	r1, r3
 801581e:	4858      	ldr	r0, [pc, #352]	@ (8015980 <MIN_Handler_PRE_DATA+0x1b0>)
 8015820:	f7ec ff8e 	bl	8002740 <UART_Driver_SendString>
        return;
 8015824:	e0a5      	b.n	8015972 <MIN_Handler_PRE_DATA+0x1a2>
    }

    uint8_t num_chunks = payload[0];
 8015826:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 801582a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801582e:	681b      	ldr	r3, [r3, #0]
 8015830:	781b      	ldrb	r3, [r3, #0]
 8015832:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
    if (len != 1 + 2 * num_chunks) {
 8015836:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 801583a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 801583e:	781a      	ldrb	r2, [r3, #0]
 8015840:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8015844:	005b      	lsls	r3, r3, #1
 8015846:	3301      	adds	r3, #1
 8015848:	429a      	cmp	r2, r3
 801584a:	d018      	beq.n	801587e <MIN_Handler_PRE_DATA+0xae>
        snprintf(buffer, sizeof(buffer),
                 "Payload length mismatch. Expected %u bytes, got %u.\r\n",
                 1 + 2 * num_chunks, len);
 801584c:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8015850:	005b      	lsls	r3, r3, #1
        snprintf(buffer, sizeof(buffer),
 8015852:	1c5a      	adds	r2, r3, #1
 8015854:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015858:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 801585c:	781b      	ldrb	r3, [r3, #0]
 801585e:	f107 0010 	add.w	r0, r7, #16
 8015862:	9300      	str	r3, [sp, #0]
 8015864:	4613      	mov	r3, r2
 8015866:	4a47      	ldr	r2, [pc, #284]	@ (8015984 <MIN_Handler_PRE_DATA+0x1b4>)
 8015868:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801586c:	f00c fb22 	bl	8021eb4 <sniprintf>
        UART_Driver_SendString(UART_DEBUG, buffer);
 8015870:	f107 0310 	add.w	r3, r7, #16
 8015874:	4619      	mov	r1, r3
 8015876:	4842      	ldr	r0, [pc, #264]	@ (8015980 <MIN_Handler_PRE_DATA+0x1b0>)
 8015878:	f7ec ff62 	bl	8002740 <UART_Driver_SendString>
        return;
 801587c:	e079      	b.n	8015972 <MIN_Handler_PRE_DATA+0x1a2>
    }

    snprintf(buffer, sizeof(buffer), "Pre Data Success: %u Chunks\r\n", num_chunks);
 801587e:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8015882:	f107 0010 	add.w	r0, r7, #16
 8015886:	4a40      	ldr	r2, [pc, #256]	@ (8015988 <MIN_Handler_PRE_DATA+0x1b8>)
 8015888:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801588c:	f00c fb12 	bl	8021eb4 <sniprintf>
    UART_Driver_SendString(UART_DEBUG, buffer);
 8015890:	f107 0310 	add.w	r3, r7, #16
 8015894:	4619      	mov	r1, r3
 8015896:	483a      	ldr	r0, [pc, #232]	@ (8015980 <MIN_Handler_PRE_DATA+0x1b0>)
 8015898:	f7ec ff52 	bl	8002740 <UART_Driver_SendString>

    offset = 0;
 801589c:	2300      	movs	r3, #0
 801589e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint8_t i = 0; i < num_chunks; i++) {
 80158a2:	2300      	movs	r3, #0
 80158a4:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 80158a8:	e049      	b.n	801593e <MIN_Handler_PRE_DATA+0x16e>
        uint16_t crc = (payload[1 + 2 * i] << 8) | payload[2 + 2 * i];
 80158aa:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80158ae:	005b      	lsls	r3, r3, #1
 80158b0:	3301      	adds	r3, #1
 80158b2:	461a      	mov	r2, r3
 80158b4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80158b8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80158bc:	681b      	ldr	r3, [r3, #0]
 80158be:	4413      	add	r3, r2
 80158c0:	781b      	ldrb	r3, [r3, #0]
 80158c2:	b21b      	sxth	r3, r3
 80158c4:	021b      	lsls	r3, r3, #8
 80158c6:	b21a      	sxth	r2, r3
 80158c8:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80158cc:	3301      	adds	r3, #1
 80158ce:	005b      	lsls	r3, r3, #1
 80158d0:	4619      	mov	r1, r3
 80158d2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80158d6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	440b      	add	r3, r1
 80158de:	781b      	ldrb	r3, [r3, #0]
 80158e0:	b21b      	sxth	r3, r3
 80158e2:	4313      	orrs	r3, r2
 80158e4:	b21b      	sxth	r3, r3
 80158e6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
        offset += snprintf(buffer + offset, sizeof(buffer) - offset,
 80158ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158ee:	f107 0210 	add.w	r2, r7, #16
 80158f2:	18d0      	adds	r0, r2, r3
 80158f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158f8:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80158fc:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8015900:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8015904:	9300      	str	r3, [sp, #0]
 8015906:	4613      	mov	r3, r2
 8015908:	4a20      	ldr	r2, [pc, #128]	@ (801598c <MIN_Handler_PRE_DATA+0x1bc>)
 801590a:	f00c fad3 	bl	8021eb4 <sniprintf>
 801590e:	4602      	mov	r2, r0
 8015910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015914:	4413      	add	r3, r2
 8015916:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
                           "%u -> CRC16: 0x%04X\r\n", i, crc);
        if (offset >= sizeof(buffer) - 20) {
 801591a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801591e:	2beb      	cmp	r3, #235	@ 0xeb
 8015920:	d908      	bls.n	8015934 <MIN_Handler_PRE_DATA+0x164>
            UART_Driver_SendString(UART_DEBUG, buffer);
 8015922:	f107 0310 	add.w	r3, r7, #16
 8015926:	4619      	mov	r1, r3
 8015928:	4815      	ldr	r0, [pc, #84]	@ (8015980 <MIN_Handler_PRE_DATA+0x1b0>)
 801592a:	f7ec ff09 	bl	8002740 <UART_Driver_SendString>
            offset = 0;
 801592e:	2300      	movs	r3, #0
 8015930:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint8_t i = 0; i < num_chunks; i++) {
 8015934:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8015938:	3301      	adds	r3, #1
 801593a:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 801593e:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8015942:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8015946:	429a      	cmp	r2, r3
 8015948:	d3af      	bcc.n	80158aa <MIN_Handler_PRE_DATA+0xda>
        }
    }

    if (offset > 0) {
 801594a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801594e:	2b00      	cmp	r3, #0
 8015950:	dd05      	ble.n	801595e <MIN_Handler_PRE_DATA+0x18e>
        UART_Driver_SendString(UART_DEBUG, buffer);
 8015952:	f107 0310 	add.w	r3, r7, #16
 8015956:	4619      	mov	r1, r3
 8015958:	4809      	ldr	r0, [pc, #36]	@ (8015980 <MIN_Handler_PRE_DATA+0x1b0>)
 801595a:	f7ec fef1 	bl	8002740 <UART_Driver_SendString>
    }
    MIN_Send(ctx, PRE_DATA_ACK, NULL, 0);
 801595e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015962:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8015966:	2300      	movs	r3, #0
 8015968:	2200      	movs	r2, #0
 801596a:	2116      	movs	r1, #22
 801596c:	6800      	ldr	r0, [r0, #0]
 801596e:	f7ff fe17 	bl	80155a0 <MIN_Send>
}
 8015972:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8015976:	46bd      	mov	sp, r7
 8015978:	bd80      	pop	{r7, pc}
 801597a:	bf00      	nop
 801597c:	080256b8 	.word	0x080256b8
 8015980:	40004400 	.word	0x40004400
 8015984:	080256d4 	.word	0x080256d4
 8015988:	0802570c 	.word	0x0802570c
 801598c:	0802572c 	.word	0x0802572c

08015990 <MIN_Handler_PRE_CHUNK>:

static void MIN_Handler_PRE_CHUNK(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015990:	b580      	push	{r7, lr}
 8015992:	b0c6      	sub	sp, #280	@ 0x118
 8015994:	af00      	add	r7, sp, #0
 8015996:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 801599a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 801599e:	6018      	str	r0, [r3, #0]
 80159a0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80159a4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80159a8:	6019      	str	r1, [r3, #0]
 80159aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80159ae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80159b2:	701a      	strb	r2, [r3, #0]
    char buffer[256];
    int offset = 0;
 80159b4:	2300      	movs	r3, #0
 80159b6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    if (len != 2) {
 80159ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80159be:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80159c2:	781b      	ldrb	r3, [r3, #0]
 80159c4:	2b02      	cmp	r3, #2
 80159c6:	d012      	beq.n	80159ee <MIN_Handler_PRE_CHUNK+0x5e>
        snprintf(buffer, sizeof(buffer), "Invalid payload length. Expected 2 bytes, got %u.\r\n", len);
 80159c8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80159cc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80159d0:	781b      	ldrb	r3, [r3, #0]
 80159d2:	f107 0010 	add.w	r0, r7, #16
 80159d6:	4a4c      	ldr	r2, [pc, #304]	@ (8015b08 <MIN_Handler_PRE_CHUNK+0x178>)
 80159d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80159dc:	f00c fa6a 	bl	8021eb4 <sniprintf>
        UART_Driver_SendString(UART_DEBUG, buffer);
 80159e0:	f107 0310 	add.w	r3, r7, #16
 80159e4:	4619      	mov	r1, r3
 80159e6:	4849      	ldr	r0, [pc, #292]	@ (8015b0c <MIN_Handler_PRE_CHUNK+0x17c>)
 80159e8:	f7ec feaa 	bl	8002740 <UART_Driver_SendString>
 80159ec:	e088      	b.n	8015b00 <MIN_Handler_PRE_CHUNK+0x170>
        return;
    }

    offset += snprintf(buffer + offset, sizeof(buffer) - offset, "Payload (%u bytes):", len);
 80159ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80159f2:	f107 0210 	add.w	r2, r7, #16
 80159f6:	18d0      	adds	r0, r2, r3
 80159f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80159fc:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8015a00:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015a04:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8015a08:	781b      	ldrb	r3, [r3, #0]
 8015a0a:	4a41      	ldr	r2, [pc, #260]	@ (8015b10 <MIN_Handler_PRE_CHUNK+0x180>)
 8015a0c:	f00c fa52 	bl	8021eb4 <sniprintf>
 8015a10:	4602      	mov	r2, r0
 8015a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a16:	4413      	add	r3, r2
 8015a18:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint8_t i = 0; i < len && offset < sizeof(buffer) - 4; i++) {
 8015a1c:	2300      	movs	r3, #0
 8015a1e:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 8015a22:	e01f      	b.n	8015a64 <MIN_Handler_PRE_CHUNK+0xd4>
        offset += snprintf(buffer + offset, sizeof(buffer) - offset, " %02X", payload[i]);
 8015a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a28:	f107 0210 	add.w	r2, r7, #16
 8015a2c:	18d0      	adds	r0, r2, r3
 8015a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a32:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8015a36:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8015a3a:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8015a3e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8015a42:	6812      	ldr	r2, [r2, #0]
 8015a44:	4413      	add	r3, r2
 8015a46:	781b      	ldrb	r3, [r3, #0]
 8015a48:	4a32      	ldr	r2, [pc, #200]	@ (8015b14 <MIN_Handler_PRE_CHUNK+0x184>)
 8015a4a:	f00c fa33 	bl	8021eb4 <sniprintf>
 8015a4e:	4602      	mov	r2, r0
 8015a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a54:	4413      	add	r3, r2
 8015a56:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint8_t i = 0; i < len && offset < sizeof(buffer) - 4; i++) {
 8015a5a:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8015a5e:	3301      	adds	r3, #1
 8015a60:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 8015a64:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015a68:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8015a6c:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8015a70:	781b      	ldrb	r3, [r3, #0]
 8015a72:	429a      	cmp	r2, r3
 8015a74:	d203      	bcs.n	8015a7e <MIN_Handler_PRE_CHUNK+0xee>
 8015a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a7a:	2bfb      	cmp	r3, #251	@ 0xfb
 8015a7c:	d9d2      	bls.n	8015a24 <MIN_Handler_PRE_CHUNK+0x94>
    }
    snprintf(buffer + offset, sizeof(buffer) - offset, "\r\n");
 8015a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a82:	f107 0210 	add.w	r2, r7, #16
 8015a86:	18d0      	adds	r0, r2, r3
 8015a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a8c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8015a90:	4a21      	ldr	r2, [pc, #132]	@ (8015b18 <MIN_Handler_PRE_CHUNK+0x188>)
 8015a92:	4619      	mov	r1, r3
 8015a94:	f00c fa0e 	bl	8021eb4 <sniprintf>
    UART_Driver_SendString(UART_DEBUG, buffer);
 8015a98:	f107 0310 	add.w	r3, r7, #16
 8015a9c:	4619      	mov	r1, r3
 8015a9e:	481b      	ldr	r0, [pc, #108]	@ (8015b0c <MIN_Handler_PRE_CHUNK+0x17c>)
 8015aa0:	f7ec fe4e 	bl	8002740 <UART_Driver_SendString>

    uint16_t crc = (payload[0] << 8) | payload[1];
 8015aa4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015aa8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8015aac:	681b      	ldr	r3, [r3, #0]
 8015aae:	781b      	ldrb	r3, [r3, #0]
 8015ab0:	b21b      	sxth	r3, r3
 8015ab2:	021b      	lsls	r3, r3, #8
 8015ab4:	b21a      	sxth	r2, r3
 8015ab6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015aba:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	3301      	adds	r3, #1
 8015ac2:	781b      	ldrb	r3, [r3, #0]
 8015ac4:	b21b      	sxth	r3, r3
 8015ac6:	4313      	orrs	r3, r2
 8015ac8:	b21b      	sxth	r3, r3
 8015aca:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
    snprintf(buffer, sizeof(buffer), "Chunk CRC16: 0x%04X\r\n", crc);
 8015ace:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8015ad2:	f107 0010 	add.w	r0, r7, #16
 8015ad6:	4a11      	ldr	r2, [pc, #68]	@ (8015b1c <MIN_Handler_PRE_CHUNK+0x18c>)
 8015ad8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8015adc:	f00c f9ea 	bl	8021eb4 <sniprintf>
    UART_Driver_SendString(UART_DEBUG, buffer);
 8015ae0:	f107 0310 	add.w	r3, r7, #16
 8015ae4:	4619      	mov	r1, r3
 8015ae6:	4809      	ldr	r0, [pc, #36]	@ (8015b0c <MIN_Handler_PRE_CHUNK+0x17c>)
 8015ae8:	f7ec fe2a 	bl	8002740 <UART_Driver_SendString>
    MIN_Send(ctx, PRE_CHUNK_ACK, NULL, 0);
 8015aec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015af0:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8015af4:	2300      	movs	r3, #0
 8015af6:	2200      	movs	r2, #0
 8015af8:	2114      	movs	r1, #20
 8015afa:	6800      	ldr	r0, [r0, #0]
 8015afc:	f7ff fd50 	bl	80155a0 <MIN_Send>
}
 8015b00:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8015b04:	46bd      	mov	sp, r7
 8015b06:	bd80      	pop	{r7, pc}
 8015b08:	08025744 	.word	0x08025744
 8015b0c:	40004400 	.word	0x40004400
 8015b10:	08025688 	.word	0x08025688
 8015b14:	0802569c 	.word	0x0802569c
 8015b18:	080256a4 	.word	0x080256a4
 8015b1c:	08025778 	.word	0x08025778

08015b20 <MIN_Handler_COLLECT_PACKAGE>:

static void MIN_Handler_COLLECT_PACKAGE(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015b20:	b580      	push	{r7, lr}
 8015b22:	b0c6      	sub	sp, #280	@ 0x118
 8015b24:	af00      	add	r7, sp, #0
 8015b26:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015b2a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8015b2e:	6018      	str	r0, [r3, #0]
 8015b30:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015b34:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8015b38:	6019      	str	r1, [r3, #0]
 8015b3a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015b3e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8015b42:	701a      	strb	r2, [r3, #0]
    char buffer[256];
    int offset = 0;
 8015b44:	2300      	movs	r3, #0
 8015b46:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    if (len != 2) {
 8015b4a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015b4e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8015b52:	781b      	ldrb	r3, [r3, #0]
 8015b54:	2b02      	cmp	r3, #2
 8015b56:	d012      	beq.n	8015b7e <MIN_Handler_COLLECT_PACKAGE+0x5e>
        snprintf(buffer, sizeof(buffer), "Invalid payload length. Expected 2 bytes, got %u.\r\n", len);
 8015b58:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015b5c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8015b60:	781b      	ldrb	r3, [r3, #0]
 8015b62:	f107 0010 	add.w	r0, r7, #16
 8015b66:	4a4c      	ldr	r2, [pc, #304]	@ (8015c98 <MIN_Handler_COLLECT_PACKAGE+0x178>)
 8015b68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8015b6c:	f00c f9a2 	bl	8021eb4 <sniprintf>
        UART_Driver_SendString(UART_DEBUG, buffer);
 8015b70:	f107 0310 	add.w	r3, r7, #16
 8015b74:	4619      	mov	r1, r3
 8015b76:	4849      	ldr	r0, [pc, #292]	@ (8015c9c <MIN_Handler_COLLECT_PACKAGE+0x17c>)
 8015b78:	f7ec fde2 	bl	8002740 <UART_Driver_SendString>
 8015b7c:	e088      	b.n	8015c90 <MIN_Handler_COLLECT_PACKAGE+0x170>
        return;
    }

    offset += snprintf(buffer + offset, sizeof(buffer) - offset, "Payload (%u bytes):", len);
 8015b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b82:	f107 0210 	add.w	r2, r7, #16
 8015b86:	18d0      	adds	r0, r2, r3
 8015b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b8c:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8015b90:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015b94:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8015b98:	781b      	ldrb	r3, [r3, #0]
 8015b9a:	4a41      	ldr	r2, [pc, #260]	@ (8015ca0 <MIN_Handler_COLLECT_PACKAGE+0x180>)
 8015b9c:	f00c f98a 	bl	8021eb4 <sniprintf>
 8015ba0:	4602      	mov	r2, r0
 8015ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ba6:	4413      	add	r3, r2
 8015ba8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint8_t i = 0; i < len && offset < sizeof(buffer) - 4; i++) {
 8015bac:	2300      	movs	r3, #0
 8015bae:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 8015bb2:	e01f      	b.n	8015bf4 <MIN_Handler_COLLECT_PACKAGE+0xd4>
        offset += snprintf(buffer + offset, sizeof(buffer) - offset, " %02X", payload[i]);
 8015bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015bb8:	f107 0210 	add.w	r2, r7, #16
 8015bbc:	18d0      	adds	r0, r2, r3
 8015bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015bc2:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8015bc6:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8015bca:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8015bce:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8015bd2:	6812      	ldr	r2, [r2, #0]
 8015bd4:	4413      	add	r3, r2
 8015bd6:	781b      	ldrb	r3, [r3, #0]
 8015bd8:	4a32      	ldr	r2, [pc, #200]	@ (8015ca4 <MIN_Handler_COLLECT_PACKAGE+0x184>)
 8015bda:	f00c f96b 	bl	8021eb4 <sniprintf>
 8015bde:	4602      	mov	r2, r0
 8015be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015be4:	4413      	add	r3, r2
 8015be6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint8_t i = 0; i < len && offset < sizeof(buffer) - 4; i++) {
 8015bea:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8015bee:	3301      	adds	r3, #1
 8015bf0:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 8015bf4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015bf8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8015bfc:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8015c00:	781b      	ldrb	r3, [r3, #0]
 8015c02:	429a      	cmp	r2, r3
 8015c04:	d203      	bcs.n	8015c0e <MIN_Handler_COLLECT_PACKAGE+0xee>
 8015c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c0a:	2bfb      	cmp	r3, #251	@ 0xfb
 8015c0c:	d9d2      	bls.n	8015bb4 <MIN_Handler_COLLECT_PACKAGE+0x94>
    }
    snprintf(buffer + offset, sizeof(buffer) - offset, "\r\n");
 8015c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c12:	f107 0210 	add.w	r2, r7, #16
 8015c16:	18d0      	adds	r0, r2, r3
 8015c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c1c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8015c20:	4a21      	ldr	r2, [pc, #132]	@ (8015ca8 <MIN_Handler_COLLECT_PACKAGE+0x188>)
 8015c22:	4619      	mov	r1, r3
 8015c24:	f00c f946 	bl	8021eb4 <sniprintf>
    UART_Driver_SendString(UART_DEBUG, buffer);
 8015c28:	f107 0310 	add.w	r3, r7, #16
 8015c2c:	4619      	mov	r1, r3
 8015c2e:	481b      	ldr	r0, [pc, #108]	@ (8015c9c <MIN_Handler_COLLECT_PACKAGE+0x17c>)
 8015c30:	f7ec fd86 	bl	8002740 <UART_Driver_SendString>

    uint16_t crc = (payload[0] << 8) | payload[1];
 8015c34:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015c38:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8015c3c:	681b      	ldr	r3, [r3, #0]
 8015c3e:	781b      	ldrb	r3, [r3, #0]
 8015c40:	b21b      	sxth	r3, r3
 8015c42:	021b      	lsls	r3, r3, #8
 8015c44:	b21a      	sxth	r2, r3
 8015c46:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015c4a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8015c4e:	681b      	ldr	r3, [r3, #0]
 8015c50:	3301      	adds	r3, #1
 8015c52:	781b      	ldrb	r3, [r3, #0]
 8015c54:	b21b      	sxth	r3, r3
 8015c56:	4313      	orrs	r3, r2
 8015c58:	b21b      	sxth	r3, r3
 8015c5a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
    snprintf(buffer, sizeof(buffer), "Package CRC16: 0x%04X\r\n", crc);
 8015c5e:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8015c62:	f107 0010 	add.w	r0, r7, #16
 8015c66:	4a11      	ldr	r2, [pc, #68]	@ (8015cac <MIN_Handler_COLLECT_PACKAGE+0x18c>)
 8015c68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8015c6c:	f00c f922 	bl	8021eb4 <sniprintf>
    UART_Driver_SendString(UART_DEBUG, buffer);
 8015c70:	f107 0310 	add.w	r3, r7, #16
 8015c74:	4619      	mov	r1, r3
 8015c76:	4809      	ldr	r0, [pc, #36]	@ (8015c9c <MIN_Handler_COLLECT_PACKAGE+0x17c>)
 8015c78:	f7ec fd62 	bl	8002740 <UART_Driver_SendString>
    MIN_Send(ctx, COLLECT_PACKAGE_ACK, NULL, 0);
 8015c7c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8015c80:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8015c84:	2300      	movs	r3, #0
 8015c86:	2200      	movs	r2, #0
 8015c88:	211b      	movs	r1, #27
 8015c8a:	6800      	ldr	r0, [r0, #0]
 8015c8c:	f7ff fc88 	bl	80155a0 <MIN_Send>
}
 8015c90:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8015c94:	46bd      	mov	sp, r7
 8015c96:	bd80      	pop	{r7, pc}
 8015c98:	08025744 	.word	0x08025744
 8015c9c:	40004400 	.word	0x40004400
 8015ca0:	08025688 	.word	0x08025688
 8015ca4:	0802569c 	.word	0x0802569c
 8015ca8:	080256a4 	.word	0x080256a4
 8015cac:	08025790 	.word	0x08025790

08015cb0 <MIN_Handler_SAMPLERATE_GET>:

static void MIN_Handler_SAMPLERATE_GET(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015cb0:	b580      	push	{r7, lr}
 8015cb2:	b0c8      	sub	sp, #288	@ 0x120
 8015cb4:	af00      	add	r7, sp, #0
 8015cb6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015cba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8015cbe:	6018      	str	r0, [r3, #0]
 8015cc0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015cc4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8015cc8:	6019      	str	r1, [r3, #0]
 8015cca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015cce:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8015cd2:	701a      	strb	r2, [r3, #0]
    char buffer[256];
    int offset = 0;
 8015cd4:	2300      	movs	r3, #0
 8015cd6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

    if (len != 4) {
 8015cda:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015cde:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8015ce2:	781b      	ldrb	r3, [r3, #0]
 8015ce4:	2b04      	cmp	r3, #4
 8015ce6:	d012      	beq.n	8015d0e <MIN_Handler_SAMPLERATE_GET+0x5e>
        snprintf(buffer, sizeof(buffer), "Invalid payload length. Expected 4 bytes, got %u.\r\n", len);
 8015ce8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015cec:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8015cf0:	781b      	ldrb	r3, [r3, #0]
 8015cf2:	f107 0014 	add.w	r0, r7, #20
 8015cf6:	4a53      	ldr	r2, [pc, #332]	@ (8015e44 <MIN_Handler_SAMPLERATE_GET+0x194>)
 8015cf8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8015cfc:	f00c f8da 	bl	8021eb4 <sniprintf>
        UART_Driver_SendString(UART_DEBUG, buffer);
 8015d00:	f107 0314 	add.w	r3, r7, #20
 8015d04:	4619      	mov	r1, r3
 8015d06:	4850      	ldr	r0, [pc, #320]	@ (8015e48 <MIN_Handler_SAMPLERATE_GET+0x198>)
 8015d08:	f7ec fd1a 	bl	8002740 <UART_Driver_SendString>
 8015d0c:	e096      	b.n	8015e3c <MIN_Handler_SAMPLERATE_GET+0x18c>
        return;
    }

    offset += snprintf(buffer + offset, sizeof(buffer) - offset, "Payload (%u bytes):", len);
 8015d0e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015d12:	f107 0214 	add.w	r2, r7, #20
 8015d16:	18d0      	adds	r0, r2, r3
 8015d18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015d1c:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8015d20:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015d24:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8015d28:	781b      	ldrb	r3, [r3, #0]
 8015d2a:	4a48      	ldr	r2, [pc, #288]	@ (8015e4c <MIN_Handler_SAMPLERATE_GET+0x19c>)
 8015d2c:	f00c f8c2 	bl	8021eb4 <sniprintf>
 8015d30:	4602      	mov	r2, r0
 8015d32:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015d36:	4413      	add	r3, r2
 8015d38:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    for (uint8_t i = 0; i < len && offset < sizeof(buffer) - 4; i++) {
 8015d3c:	2300      	movs	r3, #0
 8015d3e:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
 8015d42:	e01f      	b.n	8015d84 <MIN_Handler_SAMPLERATE_GET+0xd4>
        offset += snprintf(buffer + offset, sizeof(buffer) - offset, " %02X", payload[i]);
 8015d44:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015d48:	f107 0214 	add.w	r2, r7, #20
 8015d4c:	18d0      	adds	r0, r2, r3
 8015d4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015d52:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8015d56:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8015d5a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8015d5e:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8015d62:	6812      	ldr	r2, [r2, #0]
 8015d64:	4413      	add	r3, r2
 8015d66:	781b      	ldrb	r3, [r3, #0]
 8015d68:	4a39      	ldr	r2, [pc, #228]	@ (8015e50 <MIN_Handler_SAMPLERATE_GET+0x1a0>)
 8015d6a:	f00c f8a3 	bl	8021eb4 <sniprintf>
 8015d6e:	4602      	mov	r2, r0
 8015d70:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015d74:	4413      	add	r3, r2
 8015d76:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    for (uint8_t i = 0; i < len && offset < sizeof(buffer) - 4; i++) {
 8015d7a:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8015d7e:	3301      	adds	r3, #1
 8015d80:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
 8015d84:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015d88:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8015d8c:	f897 211b 	ldrb.w	r2, [r7, #283]	@ 0x11b
 8015d90:	781b      	ldrb	r3, [r3, #0]
 8015d92:	429a      	cmp	r2, r3
 8015d94:	d203      	bcs.n	8015d9e <MIN_Handler_SAMPLERATE_GET+0xee>
 8015d96:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015d9a:	2bfb      	cmp	r3, #251	@ 0xfb
 8015d9c:	d9d2      	bls.n	8015d44 <MIN_Handler_SAMPLERATE_GET+0x94>
    }
    snprintf(buffer + offset, sizeof(buffer) - offset, "\r\n");
 8015d9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015da2:	f107 0214 	add.w	r2, r7, #20
 8015da6:	18d0      	adds	r0, r2, r3
 8015da8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8015dac:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8015db0:	4a28      	ldr	r2, [pc, #160]	@ (8015e54 <MIN_Handler_SAMPLERATE_GET+0x1a4>)
 8015db2:	4619      	mov	r1, r3
 8015db4:	f00c f87e 	bl	8021eb4 <sniprintf>
    UART_Driver_SendString(UART_DEBUG, buffer);
 8015db8:	f107 0314 	add.w	r3, r7, #20
 8015dbc:	4619      	mov	r1, r3
 8015dbe:	4822      	ldr	r0, [pc, #136]	@ (8015e48 <MIN_Handler_SAMPLERATE_GET+0x198>)
 8015dc0:	f7ec fcbe 	bl	8002740 <UART_Driver_SendString>

    uint32_t sample_rate = (payload[3] << 24) | (payload[2] << 16) | (payload[1] << 8) | payload[0];
 8015dc4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015dc8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8015dcc:	681b      	ldr	r3, [r3, #0]
 8015dce:	3303      	adds	r3, #3
 8015dd0:	781b      	ldrb	r3, [r3, #0]
 8015dd2:	061a      	lsls	r2, r3, #24
 8015dd4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015dd8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8015ddc:	681b      	ldr	r3, [r3, #0]
 8015dde:	3302      	adds	r3, #2
 8015de0:	781b      	ldrb	r3, [r3, #0]
 8015de2:	041b      	lsls	r3, r3, #16
 8015de4:	431a      	orrs	r2, r3
 8015de6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015dea:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8015dee:	681b      	ldr	r3, [r3, #0]
 8015df0:	3301      	adds	r3, #1
 8015df2:	781b      	ldrb	r3, [r3, #0]
 8015df4:	021b      	lsls	r3, r3, #8
 8015df6:	4313      	orrs	r3, r2
 8015df8:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8015dfc:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8015e00:	6812      	ldr	r2, [r2, #0]
 8015e02:	7812      	ldrb	r2, [r2, #0]
 8015e04:	4313      	orrs	r3, r2
 8015e06:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    snprintf(buffer, sizeof(buffer), "Sample rate: %lu Hz\r\n", (unsigned long)sample_rate);
 8015e0a:	f107 0014 	add.w	r0, r7, #20
 8015e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015e12:	4a11      	ldr	r2, [pc, #68]	@ (8015e58 <MIN_Handler_SAMPLERATE_GET+0x1a8>)
 8015e14:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8015e18:	f00c f84c 	bl	8021eb4 <sniprintf>
    UART_Driver_SendString(UART_DEBUG, buffer);
 8015e1c:	f107 0314 	add.w	r3, r7, #20
 8015e20:	4619      	mov	r1, r3
 8015e22:	4809      	ldr	r0, [pc, #36]	@ (8015e48 <MIN_Handler_SAMPLERATE_GET+0x198>)
 8015e24:	f7ec fc8c 	bl	8002740 <UART_Driver_SendString>
    MIN_Send(ctx, SAMPLERATE_GET_ACK, NULL, 0);
 8015e28:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015e2c:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8015e30:	2300      	movs	r3, #0
 8015e32:	2200      	movs	r2, #0
 8015e34:	2119      	movs	r1, #25
 8015e36:	6800      	ldr	r0, [r0, #0]
 8015e38:	f7ff fbb2 	bl	80155a0 <MIN_Send>
}
 8015e3c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8015e40:	46bd      	mov	sp, r7
 8015e42:	bd80      	pop	{r7, pc}
 8015e44:	080257a8 	.word	0x080257a8
 8015e48:	40004400 	.word	0x40004400
 8015e4c:	08025688 	.word	0x08025688
 8015e50:	0802569c 	.word	0x0802569c
 8015e54:	080256a4 	.word	0x080256a4
 8015e58:	080257dc 	.word	0x080257dc

08015e5c <MIN_Handler_HEARTBEAT_CMD>:


static void MIN_Handler_HEARTBEAT_CMD(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015e5c:	b580      	push	{r7, lr}
 8015e5e:	b084      	sub	sp, #16
 8015e60:	af00      	add	r7, sp, #0
 8015e62:	60f8      	str	r0, [r7, #12]
 8015e64:	60b9      	str	r1, [r7, #8]
 8015e66:	4613      	mov	r3, r2
 8015e68:	71fb      	strb	r3, [r7, #7]
    (void)payload; (void)len;
    static const uint8_t response[] = "HB";
    MIN_Send(ctx, HEARTBEAT_ACK, response, sizeof(response) - 1);
 8015e6a:	2302      	movs	r3, #2
 8015e6c:	4a04      	ldr	r2, [pc, #16]	@ (8015e80 <MIN_Handler_HEARTBEAT_CMD+0x24>)
 8015e6e:	2106      	movs	r1, #6
 8015e70:	68f8      	ldr	r0, [r7, #12]
 8015e72:	f7ff fb95 	bl	80155a0 <MIN_Send>
}
 8015e76:	bf00      	nop
 8015e78:	3710      	adds	r7, #16
 8015e7a:	46bd      	mov	sp, r7
 8015e7c:	bd80      	pop	{r7, pc}
 8015e7e:	bf00      	nop
 8015e80:	080263cc 	.word	0x080263cc

08015e84 <MIN_Handler_GET_STATUS_CMD>:

static void MIN_Handler_GET_STATUS_CMD(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015e84:	b580      	push	{r7, lr}
 8015e86:	b084      	sub	sp, #16
 8015e88:	af00      	add	r7, sp, #0
 8015e8a:	60f8      	str	r0, [r7, #12]
 8015e8c:	60b9      	str	r1, [r7, #8]
 8015e8e:	4613      	mov	r3, r2
 8015e90:	71fb      	strb	r3, [r7, #7]
    (void)payload; (void)len;
    static const uint8_t response[] = "OK";
    MIN_Send(ctx, STATUS_RESPONSE, response, sizeof(response) - 1);
 8015e92:	2302      	movs	r3, #2
 8015e94:	4a04      	ldr	r2, [pc, #16]	@ (8015ea8 <MIN_Handler_GET_STATUS_CMD+0x24>)
 8015e96:	2108      	movs	r1, #8
 8015e98:	68f8      	ldr	r0, [r7, #12]
 8015e9a:	f7ff fb81 	bl	80155a0 <MIN_Send>
}
 8015e9e:	bf00      	nop
 8015ea0:	3710      	adds	r7, #16
 8015ea2:	46bd      	mov	sp, r7
 8015ea4:	bd80      	pop	{r7, pc}
 8015ea6:	bf00      	nop
 8015ea8:	080263d0 	.word	0x080263d0

08015eac <MIN_Handler_RESET_CMD>:

static void MIN_Handler_RESET_CMD(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015eac:	b580      	push	{r7, lr}
 8015eae:	b084      	sub	sp, #16
 8015eb0:	af00      	add	r7, sp, #0
 8015eb2:	60f8      	str	r0, [r7, #12]
 8015eb4:	60b9      	str	r1, [r7, #8]
 8015eb6:	4613      	mov	r3, r2
 8015eb8:	71fb      	strb	r3, [r7, #7]
    (void)payload; (void)len;
    MIN_ReInit(ctx);
 8015eba:	68f8      	ldr	r0, [r7, #12]
 8015ebc:	f7ff faf0 	bl	80154a0 <MIN_ReInit>
}
 8015ec0:	bf00      	nop
 8015ec2:	3710      	adds	r7, #16
 8015ec4:	46bd      	mov	sp, r7
 8015ec6:	bd80      	pop	{r7, pc}

08015ec8 <MIN_Handler_PING_CMD>:

static void MIN_Handler_PING_CMD(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015ec8:	b580      	push	{r7, lr}
 8015eca:	b084      	sub	sp, #16
 8015ecc:	af00      	add	r7, sp, #0
 8015ece:	60f8      	str	r0, [r7, #12]
 8015ed0:	60b9      	str	r1, [r7, #8]
 8015ed2:	4613      	mov	r3, r2
 8015ed4:	71fb      	strb	r3, [r7, #7]
    (void)payload; (void)len;
    MIN_Send(ctx, PONG_CMD, NULL, 0);
 8015ed6:	2300      	movs	r3, #0
 8015ed8:	2200      	movs	r2, #0
 8015eda:	210b      	movs	r1, #11
 8015edc:	68f8      	ldr	r0, [r7, #12]
 8015ede:	f7ff fb5f 	bl	80155a0 <MIN_Send>
}
 8015ee2:	bf00      	nop
 8015ee4:	3710      	adds	r7, #16
 8015ee6:	46bd      	mov	sp, r7
 8015ee8:	bd80      	pop	{r7, pc}
	...

08015eec <MIN_Handler_DUMMY_CMD_1>:

static void MIN_Handler_DUMMY_CMD_1(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015eec:	b580      	push	{r7, lr}
 8015eee:	b084      	sub	sp, #16
 8015ef0:	af00      	add	r7, sp, #0
 8015ef2:	60f8      	str	r0, [r7, #12]
 8015ef4:	60b9      	str	r1, [r7, #8]
 8015ef6:	4613      	mov	r3, r2
 8015ef8:	71fb      	strb	r3, [r7, #7]
    (void)payload; (void)len;
    static const uint8_t response[] = "D1";
    MIN_Send(ctx, DUMMY_CMD_1, response, sizeof(response) - 1);
 8015efa:	2302      	movs	r3, #2
 8015efc:	4a04      	ldr	r2, [pc, #16]	@ (8015f10 <MIN_Handler_DUMMY_CMD_1+0x24>)
 8015efe:	210c      	movs	r1, #12
 8015f00:	68f8      	ldr	r0, [r7, #12]
 8015f02:	f7ff fb4d 	bl	80155a0 <MIN_Send>
}
 8015f06:	bf00      	nop
 8015f08:	3710      	adds	r7, #16
 8015f0a:	46bd      	mov	sp, r7
 8015f0c:	bd80      	pop	{r7, pc}
 8015f0e:	bf00      	nop
 8015f10:	080263d4 	.word	0x080263d4

08015f14 <MIN_Handler_DUMMY_CMD_2>:

static void MIN_Handler_DUMMY_CMD_2(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015f14:	b580      	push	{r7, lr}
 8015f16:	b084      	sub	sp, #16
 8015f18:	af00      	add	r7, sp, #0
 8015f1a:	60f8      	str	r0, [r7, #12]
 8015f1c:	60b9      	str	r1, [r7, #8]
 8015f1e:	4613      	mov	r3, r2
 8015f20:	71fb      	strb	r3, [r7, #7]
    (void)payload; (void)len;
    static const uint8_t response[] = "D2";
    MIN_Send(ctx, DUMMY_CMD_2, response, sizeof(response) - 1);
 8015f22:	2302      	movs	r3, #2
 8015f24:	4a04      	ldr	r2, [pc, #16]	@ (8015f38 <MIN_Handler_DUMMY_CMD_2+0x24>)
 8015f26:	210d      	movs	r1, #13
 8015f28:	68f8      	ldr	r0, [r7, #12]
 8015f2a:	f7ff fb39 	bl	80155a0 <MIN_Send>
}
 8015f2e:	bf00      	nop
 8015f30:	3710      	adds	r7, #16
 8015f32:	46bd      	mov	sp, r7
 8015f34:	bd80      	pop	{r7, pc}
 8015f36:	bf00      	nop
 8015f38:	080263d8 	.word	0x080263d8

08015f3c <MIN_Handler_CUSTOM_CMD_1>:

static void MIN_Handler_CUSTOM_CMD_1(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015f3c:	b580      	push	{r7, lr}
 8015f3e:	b084      	sub	sp, #16
 8015f40:	af00      	add	r7, sp, #0
 8015f42:	60f8      	str	r0, [r7, #12]
 8015f44:	60b9      	str	r1, [r7, #8]
 8015f46:	4613      	mov	r3, r2
 8015f48:	71fb      	strb	r3, [r7, #7]
    (void)payload; (void)len;
    static const uint8_t response[] = "C1";
    MIN_Send(ctx, CUSTOM_CMD_1_ACK, response, sizeof(response) - 1);
 8015f4a:	2302      	movs	r3, #2
 8015f4c:	4a04      	ldr	r2, [pc, #16]	@ (8015f60 <MIN_Handler_CUSTOM_CMD_1+0x24>)
 8015f4e:	210f      	movs	r1, #15
 8015f50:	68f8      	ldr	r0, [r7, #12]
 8015f52:	f7ff fb25 	bl	80155a0 <MIN_Send>
}
 8015f56:	bf00      	nop
 8015f58:	3710      	adds	r7, #16
 8015f5a:	46bd      	mov	sp, r7
 8015f5c:	bd80      	pop	{r7, pc}
 8015f5e:	bf00      	nop
 8015f60:	080263dc 	.word	0x080263dc

08015f64 <MIN_Handler_CUSTOM_CMD_2>:

static void MIN_Handler_CUSTOM_CMD_2(MIN_Context_t *ctx, const uint8_t *payload, uint8_t len) {
 8015f64:	b580      	push	{r7, lr}
 8015f66:	b084      	sub	sp, #16
 8015f68:	af00      	add	r7, sp, #0
 8015f6a:	60f8      	str	r0, [r7, #12]
 8015f6c:	60b9      	str	r1, [r7, #8]
 8015f6e:	4613      	mov	r3, r2
 8015f70:	71fb      	strb	r3, [r7, #7]
    (void)payload; (void)len;
    static const uint8_t response[] = "C2";
    MIN_Send(ctx, CUSTOM_CMD_2_ACK, response, sizeof(response) - 1);
 8015f72:	2302      	movs	r3, #2
 8015f74:	4a04      	ldr	r2, [pc, #16]	@ (8015f88 <MIN_Handler_CUSTOM_CMD_2+0x24>)
 8015f76:	2111      	movs	r1, #17
 8015f78:	68f8      	ldr	r0, [r7, #12]
 8015f7a:	f7ff fb11 	bl	80155a0 <MIN_Send>
}
 8015f7e:	bf00      	nop
 8015f80:	3710      	adds	r7, #16
 8015f82:	46bd      	mov	sp, r7
 8015f84:	bd80      	pop	{r7, pc}
 8015f86:	bf00      	nop
 8015f88:	080263e0 	.word	0x080263e0

08015f8c <MIN_GetCommandTable>:

// =================================================================
// Helper Functions
// =================================================================

const MIN_Command_t *MIN_GetCommandTable(void) {
 8015f8c:	b480      	push	{r7}
 8015f8e:	af00      	add	r7, sp, #0
    return command_table;
 8015f90:	4b02      	ldr	r3, [pc, #8]	@ (8015f9c <MIN_GetCommandTable+0x10>)
}
 8015f92:	4618      	mov	r0, r3
 8015f94:	46bd      	mov	sp, r7
 8015f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f9a:	4770      	bx	lr
 8015f9c:	08026364 	.word	0x08026364

08015fa0 <MIN_GetCommandTableSize>:

int MIN_GetCommandTableSize(void) {
 8015fa0:	b480      	push	{r7}
 8015fa2:	af00      	add	r7, sp, #0
    return command_table_size;
 8015fa4:	230d      	movs	r3, #13
}
 8015fa6:	4618      	mov	r0, r3
 8015fa8:	46bd      	mov	sp, r7
 8015faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fae:	4770      	bx	lr

08015fb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8015fb0:	b480      	push	{r7}
 8015fb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8015fb4:	4b49      	ldr	r3, [pc, #292]	@ (80160dc <SystemInit+0x12c>)
 8015fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015fba:	4a48      	ldr	r2, [pc, #288]	@ (80160dc <SystemInit+0x12c>)
 8015fbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8015fc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8015fc4:	4b45      	ldr	r3, [pc, #276]	@ (80160dc <SystemInit+0x12c>)
 8015fc6:	691b      	ldr	r3, [r3, #16]
 8015fc8:	4a44      	ldr	r2, [pc, #272]	@ (80160dc <SystemInit+0x12c>)
 8015fca:	f043 0310 	orr.w	r3, r3, #16
 8015fce:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8015fd0:	4b43      	ldr	r3, [pc, #268]	@ (80160e0 <SystemInit+0x130>)
 8015fd2:	681b      	ldr	r3, [r3, #0]
 8015fd4:	f003 030f 	and.w	r3, r3, #15
 8015fd8:	2b06      	cmp	r3, #6
 8015fda:	d807      	bhi.n	8015fec <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8015fdc:	4b40      	ldr	r3, [pc, #256]	@ (80160e0 <SystemInit+0x130>)
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	f023 030f 	bic.w	r3, r3, #15
 8015fe4:	4a3e      	ldr	r2, [pc, #248]	@ (80160e0 <SystemInit+0x130>)
 8015fe6:	f043 0307 	orr.w	r3, r3, #7
 8015fea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8015fec:	4b3d      	ldr	r3, [pc, #244]	@ (80160e4 <SystemInit+0x134>)
 8015fee:	681b      	ldr	r3, [r3, #0]
 8015ff0:	4a3c      	ldr	r2, [pc, #240]	@ (80160e4 <SystemInit+0x134>)
 8015ff2:	f043 0301 	orr.w	r3, r3, #1
 8015ff6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8015ff8:	4b3a      	ldr	r3, [pc, #232]	@ (80160e4 <SystemInit+0x134>)
 8015ffa:	2200      	movs	r2, #0
 8015ffc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8015ffe:	4b39      	ldr	r3, [pc, #228]	@ (80160e4 <SystemInit+0x134>)
 8016000:	681a      	ldr	r2, [r3, #0]
 8016002:	4938      	ldr	r1, [pc, #224]	@ (80160e4 <SystemInit+0x134>)
 8016004:	4b38      	ldr	r3, [pc, #224]	@ (80160e8 <SystemInit+0x138>)
 8016006:	4013      	ands	r3, r2
 8016008:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 801600a:	4b35      	ldr	r3, [pc, #212]	@ (80160e0 <SystemInit+0x130>)
 801600c:	681b      	ldr	r3, [r3, #0]
 801600e:	f003 0308 	and.w	r3, r3, #8
 8016012:	2b00      	cmp	r3, #0
 8016014:	d007      	beq.n	8016026 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8016016:	4b32      	ldr	r3, [pc, #200]	@ (80160e0 <SystemInit+0x130>)
 8016018:	681b      	ldr	r3, [r3, #0]
 801601a:	f023 030f 	bic.w	r3, r3, #15
 801601e:	4a30      	ldr	r2, [pc, #192]	@ (80160e0 <SystemInit+0x130>)
 8016020:	f043 0307 	orr.w	r3, r3, #7
 8016024:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8016026:	4b2f      	ldr	r3, [pc, #188]	@ (80160e4 <SystemInit+0x134>)
 8016028:	2200      	movs	r2, #0
 801602a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 801602c:	4b2d      	ldr	r3, [pc, #180]	@ (80160e4 <SystemInit+0x134>)
 801602e:	2200      	movs	r2, #0
 8016030:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8016032:	4b2c      	ldr	r3, [pc, #176]	@ (80160e4 <SystemInit+0x134>)
 8016034:	2200      	movs	r2, #0
 8016036:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8016038:	4b2a      	ldr	r3, [pc, #168]	@ (80160e4 <SystemInit+0x134>)
 801603a:	4a2c      	ldr	r2, [pc, #176]	@ (80160ec <SystemInit+0x13c>)
 801603c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 801603e:	4b29      	ldr	r3, [pc, #164]	@ (80160e4 <SystemInit+0x134>)
 8016040:	4a2b      	ldr	r2, [pc, #172]	@ (80160f0 <SystemInit+0x140>)
 8016042:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8016044:	4b27      	ldr	r3, [pc, #156]	@ (80160e4 <SystemInit+0x134>)
 8016046:	4a2b      	ldr	r2, [pc, #172]	@ (80160f4 <SystemInit+0x144>)
 8016048:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 801604a:	4b26      	ldr	r3, [pc, #152]	@ (80160e4 <SystemInit+0x134>)
 801604c:	2200      	movs	r2, #0
 801604e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8016050:	4b24      	ldr	r3, [pc, #144]	@ (80160e4 <SystemInit+0x134>)
 8016052:	4a28      	ldr	r2, [pc, #160]	@ (80160f4 <SystemInit+0x144>)
 8016054:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8016056:	4b23      	ldr	r3, [pc, #140]	@ (80160e4 <SystemInit+0x134>)
 8016058:	2200      	movs	r2, #0
 801605a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 801605c:	4b21      	ldr	r3, [pc, #132]	@ (80160e4 <SystemInit+0x134>)
 801605e:	4a25      	ldr	r2, [pc, #148]	@ (80160f4 <SystemInit+0x144>)
 8016060:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8016062:	4b20      	ldr	r3, [pc, #128]	@ (80160e4 <SystemInit+0x134>)
 8016064:	2200      	movs	r2, #0
 8016066:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8016068:	4b1e      	ldr	r3, [pc, #120]	@ (80160e4 <SystemInit+0x134>)
 801606a:	681b      	ldr	r3, [r3, #0]
 801606c:	4a1d      	ldr	r2, [pc, #116]	@ (80160e4 <SystemInit+0x134>)
 801606e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8016072:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8016074:	4b1b      	ldr	r3, [pc, #108]	@ (80160e4 <SystemInit+0x134>)
 8016076:	2200      	movs	r2, #0
 8016078:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 801607a:	4b1f      	ldr	r3, [pc, #124]	@ (80160f8 <SystemInit+0x148>)
 801607c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801607e:	4a1e      	ldr	r2, [pc, #120]	@ (80160f8 <SystemInit+0x148>)
 8016080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8016084:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8016086:	4b1d      	ldr	r3, [pc, #116]	@ (80160fc <SystemInit+0x14c>)
 8016088:	681a      	ldr	r2, [r3, #0]
 801608a:	4b1d      	ldr	r3, [pc, #116]	@ (8016100 <SystemInit+0x150>)
 801608c:	4013      	ands	r3, r2
 801608e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016092:	d202      	bcs.n	801609a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8016094:	4b1b      	ldr	r3, [pc, #108]	@ (8016104 <SystemInit+0x154>)
 8016096:	2201      	movs	r2, #1
 8016098:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 801609a:	4b12      	ldr	r3, [pc, #72]	@ (80160e4 <SystemInit+0x134>)
 801609c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80160a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d113      	bne.n	80160d0 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80160a8:	4b0e      	ldr	r3, [pc, #56]	@ (80160e4 <SystemInit+0x134>)
 80160aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80160ae:	4a0d      	ldr	r2, [pc, #52]	@ (80160e4 <SystemInit+0x134>)
 80160b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80160b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80160b8:	4b13      	ldr	r3, [pc, #76]	@ (8016108 <SystemInit+0x158>)
 80160ba:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80160be:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80160c0:	4b08      	ldr	r3, [pc, #32]	@ (80160e4 <SystemInit+0x134>)
 80160c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80160c6:	4a07      	ldr	r2, [pc, #28]	@ (80160e4 <SystemInit+0x134>)
 80160c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80160cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80160d0:	bf00      	nop
 80160d2:	46bd      	mov	sp, r7
 80160d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160d8:	4770      	bx	lr
 80160da:	bf00      	nop
 80160dc:	e000ed00 	.word	0xe000ed00
 80160e0:	52002000 	.word	0x52002000
 80160e4:	58024400 	.word	0x58024400
 80160e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80160ec:	02020200 	.word	0x02020200
 80160f0:	01ff0000 	.word	0x01ff0000
 80160f4:	01010280 	.word	0x01010280
 80160f8:	580000c0 	.word	0x580000c0
 80160fc:	5c001000 	.word	0x5c001000
 8016100:	ffff0000 	.word	0xffff0000
 8016104:	51008108 	.word	0x51008108
 8016108:	52004000 	.word	0x52004000

0801610c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 801610c:	b480      	push	{r7}
 801610e:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 8016110:	4b0a      	ldr	r3, [pc, #40]	@ (801613c <ExitRun0Mode+0x30>)
 8016112:	68db      	ldr	r3, [r3, #12]
 8016114:	f023 0306 	bic.w	r3, r3, #6
 8016118:	4a08      	ldr	r2, [pc, #32]	@ (801613c <ExitRun0Mode+0x30>)
 801611a:	f043 0302 	orr.w	r3, r3, #2
 801611e:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8016120:	bf00      	nop
 8016122:	4b06      	ldr	r3, [pc, #24]	@ (801613c <ExitRun0Mode+0x30>)
 8016124:	685b      	ldr	r3, [r3, #4]
 8016126:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801612a:	2b00      	cmp	r3, #0
 801612c:	d0f9      	beq.n	8016122 <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 801612e:	bf00      	nop
 8016130:	bf00      	nop
 8016132:	46bd      	mov	sp, r7
 8016134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016138:	4770      	bx	lr
 801613a:	bf00      	nop
 801613c:	58024800 	.word	0x58024800

08016140 <__NVIC_GetPriorityGrouping>:
{
 8016140:	b480      	push	{r7}
 8016142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8016144:	4b04      	ldr	r3, [pc, #16]	@ (8016158 <__NVIC_GetPriorityGrouping+0x18>)
 8016146:	68db      	ldr	r3, [r3, #12]
 8016148:	0a1b      	lsrs	r3, r3, #8
 801614a:	f003 0307 	and.w	r3, r3, #7
}
 801614e:	4618      	mov	r0, r3
 8016150:	46bd      	mov	sp, r7
 8016152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016156:	4770      	bx	lr
 8016158:	e000ed00 	.word	0xe000ed00

0801615c <__NVIC_EnableIRQ>:
{
 801615c:	b480      	push	{r7}
 801615e:	b083      	sub	sp, #12
 8016160:	af00      	add	r7, sp, #0
 8016162:	4603      	mov	r3, r0
 8016164:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8016166:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801616a:	2b00      	cmp	r3, #0
 801616c:	db0b      	blt.n	8016186 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801616e:	88fb      	ldrh	r3, [r7, #6]
 8016170:	f003 021f 	and.w	r2, r3, #31
 8016174:	4907      	ldr	r1, [pc, #28]	@ (8016194 <__NVIC_EnableIRQ+0x38>)
 8016176:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801617a:	095b      	lsrs	r3, r3, #5
 801617c:	2001      	movs	r0, #1
 801617e:	fa00 f202 	lsl.w	r2, r0, r2
 8016182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8016186:	bf00      	nop
 8016188:	370c      	adds	r7, #12
 801618a:	46bd      	mov	sp, r7
 801618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016190:	4770      	bx	lr
 8016192:	bf00      	nop
 8016194:	e000e100 	.word	0xe000e100

08016198 <__NVIC_SetPriority>:
{
 8016198:	b480      	push	{r7}
 801619a:	b083      	sub	sp, #12
 801619c:	af00      	add	r7, sp, #0
 801619e:	4603      	mov	r3, r0
 80161a0:	6039      	str	r1, [r7, #0]
 80161a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80161a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	db0a      	blt.n	80161c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80161ac:	683b      	ldr	r3, [r7, #0]
 80161ae:	b2da      	uxtb	r2, r3
 80161b0:	490c      	ldr	r1, [pc, #48]	@ (80161e4 <__NVIC_SetPriority+0x4c>)
 80161b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80161b6:	0112      	lsls	r2, r2, #4
 80161b8:	b2d2      	uxtb	r2, r2
 80161ba:	440b      	add	r3, r1
 80161bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80161c0:	e00a      	b.n	80161d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80161c2:	683b      	ldr	r3, [r7, #0]
 80161c4:	b2da      	uxtb	r2, r3
 80161c6:	4908      	ldr	r1, [pc, #32]	@ (80161e8 <__NVIC_SetPriority+0x50>)
 80161c8:	88fb      	ldrh	r3, [r7, #6]
 80161ca:	f003 030f 	and.w	r3, r3, #15
 80161ce:	3b04      	subs	r3, #4
 80161d0:	0112      	lsls	r2, r2, #4
 80161d2:	b2d2      	uxtb	r2, r2
 80161d4:	440b      	add	r3, r1
 80161d6:	761a      	strb	r2, [r3, #24]
}
 80161d8:	bf00      	nop
 80161da:	370c      	adds	r7, #12
 80161dc:	46bd      	mov	sp, r7
 80161de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161e2:	4770      	bx	lr
 80161e4:	e000e100 	.word	0xe000e100
 80161e8:	e000ed00 	.word	0xe000ed00

080161ec <NVIC_EncodePriority>:
{
 80161ec:	b480      	push	{r7}
 80161ee:	b089      	sub	sp, #36	@ 0x24
 80161f0:	af00      	add	r7, sp, #0
 80161f2:	60f8      	str	r0, [r7, #12]
 80161f4:	60b9      	str	r1, [r7, #8]
 80161f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80161f8:	68fb      	ldr	r3, [r7, #12]
 80161fa:	f003 0307 	and.w	r3, r3, #7
 80161fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8016200:	69fb      	ldr	r3, [r7, #28]
 8016202:	f1c3 0307 	rsb	r3, r3, #7
 8016206:	2b04      	cmp	r3, #4
 8016208:	bf28      	it	cs
 801620a:	2304      	movcs	r3, #4
 801620c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801620e:	69fb      	ldr	r3, [r7, #28]
 8016210:	3304      	adds	r3, #4
 8016212:	2b06      	cmp	r3, #6
 8016214:	d902      	bls.n	801621c <NVIC_EncodePriority+0x30>
 8016216:	69fb      	ldr	r3, [r7, #28]
 8016218:	3b03      	subs	r3, #3
 801621a:	e000      	b.n	801621e <NVIC_EncodePriority+0x32>
 801621c:	2300      	movs	r3, #0
 801621e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8016220:	f04f 32ff 	mov.w	r2, #4294967295
 8016224:	69bb      	ldr	r3, [r7, #24]
 8016226:	fa02 f303 	lsl.w	r3, r2, r3
 801622a:	43da      	mvns	r2, r3
 801622c:	68bb      	ldr	r3, [r7, #8]
 801622e:	401a      	ands	r2, r3
 8016230:	697b      	ldr	r3, [r7, #20]
 8016232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8016234:	f04f 31ff 	mov.w	r1, #4294967295
 8016238:	697b      	ldr	r3, [r7, #20]
 801623a:	fa01 f303 	lsl.w	r3, r1, r3
 801623e:	43d9      	mvns	r1, r3
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8016244:	4313      	orrs	r3, r2
}
 8016246:	4618      	mov	r0, r3
 8016248:	3724      	adds	r7, #36	@ 0x24
 801624a:	46bd      	mov	sp, r7
 801624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016250:	4770      	bx	lr

08016252 <LL_I2C_Disable>:
{
 8016252:	b480      	push	{r7}
 8016254:	b083      	sub	sp, #12
 8016256:	af00      	add	r7, sp, #0
 8016258:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	681b      	ldr	r3, [r3, #0]
 801625e:	f023 0201 	bic.w	r2, r3, #1
 8016262:	687b      	ldr	r3, [r7, #4]
 8016264:	601a      	str	r2, [r3, #0]
}
 8016266:	bf00      	nop
 8016268:	370c      	adds	r7, #12
 801626a:	46bd      	mov	sp, r7
 801626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016270:	4770      	bx	lr

08016272 <LL_I2C_EnableClockStretching>:
{
 8016272:	b480      	push	{r7}
 8016274:	b083      	sub	sp, #12
 8016276:	af00      	add	r7, sp, #0
 8016278:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 801627a:	687b      	ldr	r3, [r7, #4]
 801627c:	681b      	ldr	r3, [r3, #0]
 801627e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	601a      	str	r2, [r3, #0]
}
 8016286:	bf00      	nop
 8016288:	370c      	adds	r7, #12
 801628a:	46bd      	mov	sp, r7
 801628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016290:	4770      	bx	lr

08016292 <LL_I2C_DisableGeneralCall>:
{
 8016292:	b480      	push	{r7}
 8016294:	b083      	sub	sp, #12
 8016296:	af00      	add	r7, sp, #0
 8016298:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	681b      	ldr	r3, [r3, #0]
 801629e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	601a      	str	r2, [r3, #0]
}
 80162a6:	bf00      	nop
 80162a8:	370c      	adds	r7, #12
 80162aa:	46bd      	mov	sp, r7
 80162ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162b0:	4770      	bx	lr
	...

080162b4 <LL_I2C_SetOwnAddress2>:
{
 80162b4:	b480      	push	{r7}
 80162b6:	b085      	sub	sp, #20
 80162b8:	af00      	add	r7, sp, #0
 80162ba:	60f8      	str	r0, [r7, #12]
 80162bc:	60b9      	str	r1, [r7, #8]
 80162be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 80162c0:	68fb      	ldr	r3, [r7, #12]
 80162c2:	68da      	ldr	r2, [r3, #12]
 80162c4:	4b06      	ldr	r3, [pc, #24]	@ (80162e0 <LL_I2C_SetOwnAddress2+0x2c>)
 80162c6:	4013      	ands	r3, r2
 80162c8:	68b9      	ldr	r1, [r7, #8]
 80162ca:	687a      	ldr	r2, [r7, #4]
 80162cc:	430a      	orrs	r2, r1
 80162ce:	431a      	orrs	r2, r3
 80162d0:	68fb      	ldr	r3, [r7, #12]
 80162d2:	60da      	str	r2, [r3, #12]
}
 80162d4:	bf00      	nop
 80162d6:	3714      	adds	r7, #20
 80162d8:	46bd      	mov	sp, r7
 80162da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162de:	4770      	bx	lr
 80162e0:	fffff801 	.word	0xfffff801

080162e4 <LL_I2C_DisableOwnAddress2>:
{
 80162e4:	b480      	push	{r7}
 80162e6:	b083      	sub	sp, #12
 80162e8:	af00      	add	r7, sp, #0
 80162ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	68db      	ldr	r3, [r3, #12]
 80162f0:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	60da      	str	r2, [r3, #12]
}
 80162f8:	bf00      	nop
 80162fa:	370c      	adds	r7, #12
 80162fc:	46bd      	mov	sp, r7
 80162fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016302:	4770      	bx	lr

08016304 <LL_I2C_EnableAutoEndMode>:
{
 8016304:	b480      	push	{r7}
 8016306:	b083      	sub	sp, #12
 8016308:	af00      	add	r7, sp, #0
 801630a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	685b      	ldr	r3, [r3, #4]
 8016310:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8016314:	687b      	ldr	r3, [r7, #4]
 8016316:	605a      	str	r2, [r3, #4]
}
 8016318:	bf00      	nop
 801631a:	370c      	adds	r7, #12
 801631c:	46bd      	mov	sp, r7
 801631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016322:	4770      	bx	lr

08016324 <LL_SPI_Enable>:
{
 8016324:	b480      	push	{r7}
 8016326:	b083      	sub	sp, #12
 8016328:	af00      	add	r7, sp, #0
 801632a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 801632c:	687b      	ldr	r3, [r7, #4]
 801632e:	681b      	ldr	r3, [r3, #0]
 8016330:	f043 0201 	orr.w	r2, r3, #1
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	601a      	str	r2, [r3, #0]
}
 8016338:	bf00      	nop
 801633a:	370c      	adds	r7, #12
 801633c:	46bd      	mov	sp, r7
 801633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016342:	4770      	bx	lr

08016344 <LL_SPI_StartMasterTransfer>:
{
 8016344:	b480      	push	{r7}
 8016346:	b083      	sub	sp, #12
 8016348:	af00      	add	r7, sp, #0
 801634a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_CSTART);
 801634c:	687b      	ldr	r3, [r7, #4]
 801634e:	681b      	ldr	r3, [r3, #0]
 8016350:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	601a      	str	r2, [r3, #0]
}
 8016358:	bf00      	nop
 801635a:	370c      	adds	r7, #12
 801635c:	46bd      	mov	sp, r7
 801635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016362:	4770      	bx	lr

08016364 <LL_SPI_SetStandard>:
{
 8016364:	b480      	push	{r7}
 8016366:	b083      	sub	sp, #12
 8016368:	af00      	add	r7, sp, #0
 801636a:	6078      	str	r0, [r7, #4]
 801636c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG2, SPI_CFG2_SP, Standard);
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	68db      	ldr	r3, [r3, #12]
 8016372:	f423 1260 	bic.w	r2, r3, #3670016	@ 0x380000
 8016376:	683b      	ldr	r3, [r7, #0]
 8016378:	431a      	orrs	r2, r3
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	60da      	str	r2, [r3, #12]
}
 801637e:	bf00      	nop
 8016380:	370c      	adds	r7, #12
 8016382:	46bd      	mov	sp, r7
 8016384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016388:	4770      	bx	lr

0801638a <LL_SPI_SetFIFOThreshold>:
{
 801638a:	b480      	push	{r7}
 801638c:	b083      	sub	sp, #12
 801638e:	af00      	add	r7, sp, #0
 8016390:	6078      	str	r0, [r7, #4]
 8016392:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG1, SPI_CFG1_FTHLV, Threshold);
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	689b      	ldr	r3, [r3, #8]
 8016398:	f423 72f0 	bic.w	r2, r3, #480	@ 0x1e0
 801639c:	683b      	ldr	r3, [r7, #0]
 801639e:	431a      	orrs	r2, r3
 80163a0:	687b      	ldr	r3, [r7, #4]
 80163a2:	609a      	str	r2, [r3, #8]
}
 80163a4:	bf00      	nop
 80163a6:	370c      	adds	r7, #12
 80163a8:	46bd      	mov	sp, r7
 80163aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ae:	4770      	bx	lr

080163b0 <LL_SPI_EnableNSSPulseMgt>:
{
 80163b0:	b480      	push	{r7}
 80163b2:	b083      	sub	sp, #12
 80163b4:	af00      	add	r7, sp, #0
 80163b6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CFG2, SPI_CFG2_SSOM);
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	68db      	ldr	r3, [r3, #12]
 80163bc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80163c0:	687b      	ldr	r3, [r7, #4]
 80163c2:	60da      	str	r2, [r3, #12]
}
 80163c4:	bf00      	nop
 80163c6:	370c      	adds	r7, #12
 80163c8:	46bd      	mov	sp, r7
 80163ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ce:	4770      	bx	lr

080163d0 <LL_SPI_DisableNSSPulseMgt>:
{
 80163d0:	b480      	push	{r7}
 80163d2:	b083      	sub	sp, #12
 80163d4:	af00      	add	r7, sp, #0
 80163d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CFG2, SPI_CFG2_SSOM);
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	68db      	ldr	r3, [r3, #12]
 80163dc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	60da      	str	r2, [r3, #12]
}
 80163e4:	bf00      	nop
 80163e6:	370c      	adds	r7, #12
 80163e8:	46bd      	mov	sp, r7
 80163ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ee:	4770      	bx	lr

080163f0 <LL_TIM_EnableCounter>:
{
 80163f0:	b480      	push	{r7}
 80163f2:	b083      	sub	sp, #12
 80163f4:	af00      	add	r7, sp, #0
 80163f6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	681b      	ldr	r3, [r3, #0]
 80163fc:	f043 0201 	orr.w	r2, r3, #1
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	601a      	str	r2, [r3, #0]
}
 8016404:	bf00      	nop
 8016406:	370c      	adds	r7, #12
 8016408:	46bd      	mov	sp, r7
 801640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801640e:	4770      	bx	lr

08016410 <LL_TIM_EnableUpdateEvent>:
{
 8016410:	b480      	push	{r7}
 8016412:	b083      	sub	sp, #12
 8016414:	af00      	add	r7, sp, #0
 8016416:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	681b      	ldr	r3, [r3, #0]
 801641c:	f023 0202 	bic.w	r2, r3, #2
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	601a      	str	r2, [r3, #0]
}
 8016424:	bf00      	nop
 8016426:	370c      	adds	r7, #12
 8016428:	46bd      	mov	sp, r7
 801642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801642e:	4770      	bx	lr

08016430 <LL_TIM_DisableARRPreload>:
{
 8016430:	b480      	push	{r7}
 8016432:	b083      	sub	sp, #12
 8016434:	af00      	add	r7, sp, #0
 8016436:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8016440:	687b      	ldr	r3, [r7, #4]
 8016442:	601a      	str	r2, [r3, #0]
}
 8016444:	bf00      	nop
 8016446:	370c      	adds	r7, #12
 8016448:	46bd      	mov	sp, r7
 801644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801644e:	4770      	bx	lr

08016450 <LL_TIM_SetClockSource>:
{
 8016450:	b480      	push	{r7}
 8016452:	b083      	sub	sp, #12
 8016454:	af00      	add	r7, sp, #0
 8016456:	6078      	str	r0, [r7, #4]
 8016458:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	689a      	ldr	r2, [r3, #8]
 801645e:	4b06      	ldr	r3, [pc, #24]	@ (8016478 <LL_TIM_SetClockSource+0x28>)
 8016460:	4013      	ands	r3, r2
 8016462:	683a      	ldr	r2, [r7, #0]
 8016464:	431a      	orrs	r2, r3
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	609a      	str	r2, [r3, #8]
}
 801646a:	bf00      	nop
 801646c:	370c      	adds	r7, #12
 801646e:	46bd      	mov	sp, r7
 8016470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016474:	4770      	bx	lr
 8016476:	bf00      	nop
 8016478:	fffebff8 	.word	0xfffebff8

0801647c <LL_TIM_SetTriggerOutput>:
{
 801647c:	b480      	push	{r7}
 801647e:	b083      	sub	sp, #12
 8016480:	af00      	add	r7, sp, #0
 8016482:	6078      	str	r0, [r7, #4]
 8016484:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	685b      	ldr	r3, [r3, #4]
 801648a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801648e:	683b      	ldr	r3, [r7, #0]
 8016490:	431a      	orrs	r2, r3
 8016492:	687b      	ldr	r3, [r7, #4]
 8016494:	605a      	str	r2, [r3, #4]
}
 8016496:	bf00      	nop
 8016498:	370c      	adds	r7, #12
 801649a:	46bd      	mov	sp, r7
 801649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164a0:	4770      	bx	lr

080164a2 <LL_TIM_SetTriggerOutput2>:
{
 80164a2:	b480      	push	{r7}
 80164a4:	b083      	sub	sp, #12
 80164a6:	af00      	add	r7, sp, #0
 80164a8:	6078      	str	r0, [r7, #4]
 80164aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	685b      	ldr	r3, [r3, #4]
 80164b0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80164b4:	683b      	ldr	r3, [r7, #0]
 80164b6:	431a      	orrs	r2, r3
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	605a      	str	r2, [r3, #4]
}
 80164bc:	bf00      	nop
 80164be:	370c      	adds	r7, #12
 80164c0:	46bd      	mov	sp, r7
 80164c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164c6:	4770      	bx	lr

080164c8 <LL_TIM_DisableMasterSlaveMode>:
{
 80164c8:	b480      	push	{r7}
 80164ca:	b083      	sub	sp, #12
 80164cc:	af00      	add	r7, sp, #0
 80164ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	689b      	ldr	r3, [r3, #8]
 80164d4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	609a      	str	r2, [r3, #8]
}
 80164dc:	bf00      	nop
 80164de:	370c      	adds	r7, #12
 80164e0:	46bd      	mov	sp, r7
 80164e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164e6:	4770      	bx	lr

080164e8 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80164e8:	b480      	push	{r7}
 80164ea:	b083      	sub	sp, #12
 80164ec:	af00      	add	r7, sp, #0
 80164ee:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80164f0:	687b      	ldr	r3, [r7, #4]
 80164f2:	68db      	ldr	r3, [r3, #12]
 80164f4:	f043 0201 	orr.w	r2, r3, #1
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	60da      	str	r2, [r3, #12]
}
 80164fc:	bf00      	nop
 80164fe:	370c      	adds	r7, #12
 8016500:	46bd      	mov	sp, r7
 8016502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016506:	4770      	bx	lr

08016508 <LL_USART_Enable>:
{
 8016508:	b480      	push	{r7}
 801650a:	b083      	sub	sp, #12
 801650c:	af00      	add	r7, sp, #0
 801650e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8016510:	687b      	ldr	r3, [r7, #4]
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	f043 0201 	orr.w	r2, r3, #1
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	601a      	str	r2, [r3, #0]
}
 801651c:	bf00      	nop
 801651e:	370c      	adds	r7, #12
 8016520:	46bd      	mov	sp, r7
 8016522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016526:	4770      	bx	lr

08016528 <LL_USART_DisableFIFO>:
{
 8016528:	b480      	push	{r7}
 801652a:	b083      	sub	sp, #12
 801652c:	af00      	add	r7, sp, #0
 801652e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8016530:	687b      	ldr	r3, [r7, #4]
 8016532:	681b      	ldr	r3, [r3, #0]
 8016534:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	601a      	str	r2, [r3, #0]
}
 801653c:	bf00      	nop
 801653e:	370c      	adds	r7, #12
 8016540:	46bd      	mov	sp, r7
 8016542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016546:	4770      	bx	lr

08016548 <LL_USART_SetTXFIFOThreshold>:
{
 8016548:	b480      	push	{r7}
 801654a:	b089      	sub	sp, #36	@ 0x24
 801654c:	af00      	add	r7, sp, #0
 801654e:	6078      	str	r0, [r7, #4]
 8016550:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	3308      	adds	r3, #8
 8016556:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016558:	68fb      	ldr	r3, [r7, #12]
 801655a:	e853 3f00 	ldrex	r3, [r3]
 801655e:	60bb      	str	r3, [r7, #8]
   return(result);
 8016560:	68bb      	ldr	r3, [r7, #8]
 8016562:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8016566:	683b      	ldr	r3, [r7, #0]
 8016568:	075b      	lsls	r3, r3, #29
 801656a:	4313      	orrs	r3, r2
 801656c:	61fb      	str	r3, [r7, #28]
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	3308      	adds	r3, #8
 8016572:	69fa      	ldr	r2, [r7, #28]
 8016574:	61ba      	str	r2, [r7, #24]
 8016576:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016578:	6979      	ldr	r1, [r7, #20]
 801657a:	69ba      	ldr	r2, [r7, #24]
 801657c:	e841 2300 	strex	r3, r2, [r1]
 8016580:	613b      	str	r3, [r7, #16]
   return(result);
 8016582:	693b      	ldr	r3, [r7, #16]
 8016584:	2b00      	cmp	r3, #0
 8016586:	d1e4      	bne.n	8016552 <LL_USART_SetTXFIFOThreshold+0xa>
}
 8016588:	bf00      	nop
 801658a:	bf00      	nop
 801658c:	3724      	adds	r7, #36	@ 0x24
 801658e:	46bd      	mov	sp, r7
 8016590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016594:	4770      	bx	lr

08016596 <LL_USART_SetRXFIFOThreshold>:
{
 8016596:	b480      	push	{r7}
 8016598:	b089      	sub	sp, #36	@ 0x24
 801659a:	af00      	add	r7, sp, #0
 801659c:	6078      	str	r0, [r7, #4]
 801659e:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	3308      	adds	r3, #8
 80165a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80165a6:	68fb      	ldr	r3, [r7, #12]
 80165a8:	e853 3f00 	ldrex	r3, [r3]
 80165ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80165ae:	68bb      	ldr	r3, [r7, #8]
 80165b0:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80165b4:	683b      	ldr	r3, [r7, #0]
 80165b6:	065b      	lsls	r3, r3, #25
 80165b8:	4313      	orrs	r3, r2
 80165ba:	61fb      	str	r3, [r7, #28]
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	3308      	adds	r3, #8
 80165c0:	69fa      	ldr	r2, [r7, #28]
 80165c2:	61ba      	str	r2, [r7, #24]
 80165c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80165c6:	6979      	ldr	r1, [r7, #20]
 80165c8:	69ba      	ldr	r2, [r7, #24]
 80165ca:	e841 2300 	strex	r3, r2, [r1]
 80165ce:	613b      	str	r3, [r7, #16]
   return(result);
 80165d0:	693b      	ldr	r3, [r7, #16]
 80165d2:	2b00      	cmp	r3, #0
 80165d4:	d1e4      	bne.n	80165a0 <LL_USART_SetRXFIFOThreshold+0xa>
}
 80165d6:	bf00      	nop
 80165d8:	bf00      	nop
 80165da:	3724      	adds	r7, #36	@ 0x24
 80165dc:	46bd      	mov	sp, r7
 80165de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165e2:	4770      	bx	lr

080165e4 <LL_USART_ConfigAsyncMode>:
{
 80165e4:	b480      	push	{r7}
 80165e6:	b083      	sub	sp, #12
 80165e8:	af00      	add	r7, sp, #0
 80165ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80165ec:	687b      	ldr	r3, [r7, #4]
 80165ee:	685b      	ldr	r3, [r3, #4]
 80165f0:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80165f8:	687b      	ldr	r3, [r7, #4]
 80165fa:	689b      	ldr	r3, [r3, #8]
 80165fc:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	609a      	str	r2, [r3, #8]
}
 8016604:	bf00      	nop
 8016606:	370c      	adds	r7, #12
 8016608:	46bd      	mov	sp, r7
 801660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801660e:	4770      	bx	lr

08016610 <LL_USART_IsActiveFlag_TC>:
{
 8016610:	b480      	push	{r7}
 8016612:	b083      	sub	sp, #12
 8016614:	af00      	add	r7, sp, #0
 8016616:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	69db      	ldr	r3, [r3, #28]
 801661c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016620:	2b40      	cmp	r3, #64	@ 0x40
 8016622:	d101      	bne.n	8016628 <LL_USART_IsActiveFlag_TC+0x18>
 8016624:	2301      	movs	r3, #1
 8016626:	e000      	b.n	801662a <LL_USART_IsActiveFlag_TC+0x1a>
 8016628:	2300      	movs	r3, #0
}
 801662a:	4618      	mov	r0, r3
 801662c:	370c      	adds	r7, #12
 801662e:	46bd      	mov	sp, r7
 8016630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016634:	4770      	bx	lr

08016636 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8016636:	b480      	push	{r7}
 8016638:	b083      	sub	sp, #12
 801663a:	af00      	add	r7, sp, #0
 801663c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	69db      	ldr	r3, [r3, #28]
 8016642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016646:	2b80      	cmp	r3, #128	@ 0x80
 8016648:	d101      	bne.n	801664e <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 801664a:	2301      	movs	r3, #1
 801664c:	e000      	b.n	8016650 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 801664e:	2300      	movs	r3, #0
}
 8016650:	4618      	mov	r0, r3
 8016652:	370c      	adds	r7, #12
 8016654:	46bd      	mov	sp, r7
 8016656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801665a:	4770      	bx	lr

0801665c <LL_USART_IsActiveFlag_TEACK>:
{
 801665c:	b480      	push	{r7}
 801665e:	b083      	sub	sp, #12
 8016660:	af00      	add	r7, sp, #0
 8016662:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	69db      	ldr	r3, [r3, #28]
 8016668:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801666c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8016670:	d101      	bne.n	8016676 <LL_USART_IsActiveFlag_TEACK+0x1a>
 8016672:	2301      	movs	r3, #1
 8016674:	e000      	b.n	8016678 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8016676:	2300      	movs	r3, #0
}
 8016678:	4618      	mov	r0, r3
 801667a:	370c      	adds	r7, #12
 801667c:	46bd      	mov	sp, r7
 801667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016682:	4770      	bx	lr

08016684 <LL_USART_IsActiveFlag_REACK>:
{
 8016684:	b480      	push	{r7}
 8016686:	b083      	sub	sp, #12
 8016688:	af00      	add	r7, sp, #0
 801668a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	69db      	ldr	r3, [r3, #28]
 8016690:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8016694:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8016698:	d101      	bne.n	801669e <LL_USART_IsActiveFlag_REACK+0x1a>
 801669a:	2301      	movs	r3, #1
 801669c:	e000      	b.n	80166a0 <LL_USART_IsActiveFlag_REACK+0x1c>
 801669e:	2300      	movs	r3, #0
}
 80166a0:	4618      	mov	r0, r3
 80166a2:	370c      	adds	r7, #12
 80166a4:	46bd      	mov	sp, r7
 80166a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166aa:	4770      	bx	lr

080166ac <LL_USART_TransmitData8>:
{
 80166ac:	b480      	push	{r7}
 80166ae:	b083      	sub	sp, #12
 80166b0:	af00      	add	r7, sp, #0
 80166b2:	6078      	str	r0, [r7, #4]
 80166b4:	460b      	mov	r3, r1
 80166b6:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 80166b8:	78fa      	ldrb	r2, [r7, #3]
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80166be:	bf00      	nop
 80166c0:	370c      	adds	r7, #12
 80166c2:	46bd      	mov	sp, r7
 80166c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166c8:	4770      	bx	lr

080166ca <LL_GPIO_SetOutputPin>:
{
 80166ca:	b480      	push	{r7}
 80166cc:	b083      	sub	sp, #12
 80166ce:	af00      	add	r7, sp, #0
 80166d0:	6078      	str	r0, [r7, #4]
 80166d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80166d4:	687b      	ldr	r3, [r7, #4]
 80166d6:	683a      	ldr	r2, [r7, #0]
 80166d8:	619a      	str	r2, [r3, #24]
}
 80166da:	bf00      	nop
 80166dc:	370c      	adds	r7, #12
 80166de:	46bd      	mov	sp, r7
 80166e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166e4:	4770      	bx	lr

080166e6 <LL_GPIO_ResetOutputPin>:
{
 80166e6:	b480      	push	{r7}
 80166e8:	b083      	sub	sp, #12
 80166ea:	af00      	add	r7, sp, #0
 80166ec:	6078      	str	r0, [r7, #4]
 80166ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 80166f0:	683b      	ldr	r3, [r7, #0]
 80166f2:	041a      	lsls	r2, r3, #16
 80166f4:	687b      	ldr	r3, [r7, #4]
 80166f6:	619a      	str	r2, [r3, #24]
}
 80166f8:	bf00      	nop
 80166fa:	370c      	adds	r7, #12
 80166fc:	46bd      	mov	sp, r7
 80166fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016702:	4770      	bx	lr

08016704 <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8016704:	b480      	push	{r7}
 8016706:	b085      	sub	sp, #20
 8016708:	af00      	add	r7, sp, #0
 801670a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 801670c:	4b0a      	ldr	r3, [pc, #40]	@ (8016738 <LL_AHB4_GRP1_EnableClock+0x34>)
 801670e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8016712:	4909      	ldr	r1, [pc, #36]	@ (8016738 <LL_AHB4_GRP1_EnableClock+0x34>)
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	4313      	orrs	r3, r2
 8016718:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 801671c:	4b06      	ldr	r3, [pc, #24]	@ (8016738 <LL_AHB4_GRP1_EnableClock+0x34>)
 801671e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8016722:	687b      	ldr	r3, [r7, #4]
 8016724:	4013      	ands	r3, r2
 8016726:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8016728:	68fb      	ldr	r3, [r7, #12]
}
 801672a:	bf00      	nop
 801672c:	3714      	adds	r7, #20
 801672e:	46bd      	mov	sp, r7
 8016730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016734:	4770      	bx	lr
 8016736:	bf00      	nop
 8016738:	58024400 	.word	0x58024400

0801673c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 801673c:	b480      	push	{r7}
 801673e:	b085      	sub	sp, #20
 8016740:	af00      	add	r7, sp, #0
 8016742:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1LENR, Periphs);
 8016744:	4b0a      	ldr	r3, [pc, #40]	@ (8016770 <LL_APB1_GRP1_EnableClock+0x34>)
 8016746:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 801674a:	4909      	ldr	r1, [pc, #36]	@ (8016770 <LL_APB1_GRP1_EnableClock+0x34>)
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	4313      	orrs	r3, r2
 8016750:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 8016754:	4b06      	ldr	r3, [pc, #24]	@ (8016770 <LL_APB1_GRP1_EnableClock+0x34>)
 8016756:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 801675a:	687b      	ldr	r3, [r7, #4]
 801675c:	4013      	ands	r3, r2
 801675e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8016760:	68fb      	ldr	r3, [r7, #12]
}
 8016762:	bf00      	nop
 8016764:	3714      	adds	r7, #20
 8016766:	46bd      	mov	sp, r7
 8016768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801676c:	4770      	bx	lr
 801676e:	bf00      	nop
 8016770:	58024400 	.word	0x58024400

08016774 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8016774:	b480      	push	{r7}
 8016776:	b085      	sub	sp, #20
 8016778:	af00      	add	r7, sp, #0
 801677a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 801677c:	4b0a      	ldr	r3, [pc, #40]	@ (80167a8 <LL_APB2_GRP1_EnableClock+0x34>)
 801677e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8016782:	4909      	ldr	r1, [pc, #36]	@ (80167a8 <LL_APB2_GRP1_EnableClock+0x34>)
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	4313      	orrs	r3, r2
 8016788:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 801678c:	4b06      	ldr	r3, [pc, #24]	@ (80167a8 <LL_APB2_GRP1_EnableClock+0x34>)
 801678e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8016792:	687b      	ldr	r3, [r7, #4]
 8016794:	4013      	ands	r3, r2
 8016796:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8016798:	68fb      	ldr	r3, [r7, #12]
}
 801679a:	bf00      	nop
 801679c:	3714      	adds	r7, #20
 801679e:	46bd      	mov	sp, r7
 80167a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167a4:	4770      	bx	lr
 80167a6:	bf00      	nop
 80167a8:	58024400 	.word	0x58024400

080167ac <LL_APB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB4_GRP1_EnableClock(uint32_t Periphs)
{
 80167ac:	b480      	push	{r7}
 80167ae:	b085      	sub	sp, #20
 80167b0:	af00      	add	r7, sp, #0
 80167b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB4ENR, Periphs);
 80167b4:	4b0a      	ldr	r3, [pc, #40]	@ (80167e0 <LL_APB4_GRP1_EnableClock+0x34>)
 80167b6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80167ba:	4909      	ldr	r1, [pc, #36]	@ (80167e0 <LL_APB4_GRP1_EnableClock+0x34>)
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	4313      	orrs	r3, r2
 80167c0:	f8c1 30f4 	str.w	r3, [r1, #244]	@ 0xf4
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB4ENR, Periphs);
 80167c4:	4b06      	ldr	r3, [pc, #24]	@ (80167e0 <LL_APB4_GRP1_EnableClock+0x34>)
 80167c6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	4013      	ands	r3, r2
 80167ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80167d0:	68fb      	ldr	r3, [r7, #12]
}
 80167d2:	bf00      	nop
 80167d4:	3714      	adds	r7, #20
 80167d6:	46bd      	mov	sp, r7
 80167d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167dc:	4770      	bx	lr
 80167de:	bf00      	nop
 80167e0:	58024400 	.word	0x58024400

080167e4 <LL_DMA_SetDataTransferDirection>:
{
 80167e4:	b480      	push	{r7}
 80167e6:	b087      	sub	sp, #28
 80167e8:	af00      	add	r7, sp, #0
 80167ea:	60f8      	str	r0, [r7, #12]
 80167ec:	60b9      	str	r1, [r7, #8]
 80167ee:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80167f0:	68fb      	ldr	r3, [r7, #12]
 80167f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DIR, Direction);
 80167f4:	4a0d      	ldr	r2, [pc, #52]	@ (801682c <LL_DMA_SetDataTransferDirection+0x48>)
 80167f6:	68bb      	ldr	r3, [r7, #8]
 80167f8:	4413      	add	r3, r2
 80167fa:	781b      	ldrb	r3, [r3, #0]
 80167fc:	461a      	mov	r2, r3
 80167fe:	697b      	ldr	r3, [r7, #20]
 8016800:	4413      	add	r3, r2
 8016802:	681b      	ldr	r3, [r3, #0]
 8016804:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8016808:	4908      	ldr	r1, [pc, #32]	@ (801682c <LL_DMA_SetDataTransferDirection+0x48>)
 801680a:	68bb      	ldr	r3, [r7, #8]
 801680c:	440b      	add	r3, r1
 801680e:	781b      	ldrb	r3, [r3, #0]
 8016810:	4619      	mov	r1, r3
 8016812:	697b      	ldr	r3, [r7, #20]
 8016814:	440b      	add	r3, r1
 8016816:	4619      	mov	r1, r3
 8016818:	687b      	ldr	r3, [r7, #4]
 801681a:	4313      	orrs	r3, r2
 801681c:	600b      	str	r3, [r1, #0]
}
 801681e:	bf00      	nop
 8016820:	371c      	adds	r7, #28
 8016822:	46bd      	mov	sp, r7
 8016824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016828:	4770      	bx	lr
 801682a:	bf00      	nop
 801682c:	080263f4 	.word	0x080263f4

08016830 <LL_DMA_SetMode>:
{
 8016830:	b480      	push	{r7}
 8016832:	b087      	sub	sp, #28
 8016834:	af00      	add	r7, sp, #0
 8016836:	60f8      	str	r0, [r7, #12]
 8016838:	60b9      	str	r1, [r7, #8]
 801683a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801683c:	68fb      	ldr	r3, [r7, #12]
 801683e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8016840:	4a0d      	ldr	r2, [pc, #52]	@ (8016878 <LL_DMA_SetMode+0x48>)
 8016842:	68bb      	ldr	r3, [r7, #8]
 8016844:	4413      	add	r3, r2
 8016846:	781b      	ldrb	r3, [r3, #0]
 8016848:	461a      	mov	r2, r3
 801684a:	697b      	ldr	r3, [r7, #20]
 801684c:	4413      	add	r3, r2
 801684e:	681b      	ldr	r3, [r3, #0]
 8016850:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8016854:	4908      	ldr	r1, [pc, #32]	@ (8016878 <LL_DMA_SetMode+0x48>)
 8016856:	68bb      	ldr	r3, [r7, #8]
 8016858:	440b      	add	r3, r1
 801685a:	781b      	ldrb	r3, [r3, #0]
 801685c:	4619      	mov	r1, r3
 801685e:	697b      	ldr	r3, [r7, #20]
 8016860:	440b      	add	r3, r1
 8016862:	4619      	mov	r1, r3
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	4313      	orrs	r3, r2
 8016868:	600b      	str	r3, [r1, #0]
}
 801686a:	bf00      	nop
 801686c:	371c      	adds	r7, #28
 801686e:	46bd      	mov	sp, r7
 8016870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016874:	4770      	bx	lr
 8016876:	bf00      	nop
 8016878:	080263f4 	.word	0x080263f4

0801687c <LL_DMA_SetPeriphIncMode>:
{
 801687c:	b480      	push	{r7}
 801687e:	b087      	sub	sp, #28
 8016880:	af00      	add	r7, sp, #0
 8016882:	60f8      	str	r0, [r7, #12]
 8016884:	60b9      	str	r1, [r7, #8]
 8016886:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8016888:	68fb      	ldr	r3, [r7, #12]
 801688a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PINC, IncrementMode);
 801688c:	4a0d      	ldr	r2, [pc, #52]	@ (80168c4 <LL_DMA_SetPeriphIncMode+0x48>)
 801688e:	68bb      	ldr	r3, [r7, #8]
 8016890:	4413      	add	r3, r2
 8016892:	781b      	ldrb	r3, [r3, #0]
 8016894:	461a      	mov	r2, r3
 8016896:	697b      	ldr	r3, [r7, #20]
 8016898:	4413      	add	r3, r2
 801689a:	681b      	ldr	r3, [r3, #0]
 801689c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80168a0:	4908      	ldr	r1, [pc, #32]	@ (80168c4 <LL_DMA_SetPeriphIncMode+0x48>)
 80168a2:	68bb      	ldr	r3, [r7, #8]
 80168a4:	440b      	add	r3, r1
 80168a6:	781b      	ldrb	r3, [r3, #0]
 80168a8:	4619      	mov	r1, r3
 80168aa:	697b      	ldr	r3, [r7, #20]
 80168ac:	440b      	add	r3, r1
 80168ae:	4619      	mov	r1, r3
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	4313      	orrs	r3, r2
 80168b4:	600b      	str	r3, [r1, #0]
}
 80168b6:	bf00      	nop
 80168b8:	371c      	adds	r7, #28
 80168ba:	46bd      	mov	sp, r7
 80168bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168c0:	4770      	bx	lr
 80168c2:	bf00      	nop
 80168c4:	080263f4 	.word	0x080263f4

080168c8 <LL_DMA_SetMemoryIncMode>:
{
 80168c8:	b480      	push	{r7}
 80168ca:	b087      	sub	sp, #28
 80168cc:	af00      	add	r7, sp, #0
 80168ce:	60f8      	str	r0, [r7, #12]
 80168d0:	60b9      	str	r1, [r7, #8]
 80168d2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80168d4:	68fb      	ldr	r3, [r7, #12]
 80168d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MINC, IncrementMode);
 80168d8:	4a0d      	ldr	r2, [pc, #52]	@ (8016910 <LL_DMA_SetMemoryIncMode+0x48>)
 80168da:	68bb      	ldr	r3, [r7, #8]
 80168dc:	4413      	add	r3, r2
 80168de:	781b      	ldrb	r3, [r3, #0]
 80168e0:	461a      	mov	r2, r3
 80168e2:	697b      	ldr	r3, [r7, #20]
 80168e4:	4413      	add	r3, r2
 80168e6:	681b      	ldr	r3, [r3, #0]
 80168e8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80168ec:	4908      	ldr	r1, [pc, #32]	@ (8016910 <LL_DMA_SetMemoryIncMode+0x48>)
 80168ee:	68bb      	ldr	r3, [r7, #8]
 80168f0:	440b      	add	r3, r1
 80168f2:	781b      	ldrb	r3, [r3, #0]
 80168f4:	4619      	mov	r1, r3
 80168f6:	697b      	ldr	r3, [r7, #20]
 80168f8:	440b      	add	r3, r1
 80168fa:	4619      	mov	r1, r3
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	4313      	orrs	r3, r2
 8016900:	600b      	str	r3, [r1, #0]
}
 8016902:	bf00      	nop
 8016904:	371c      	adds	r7, #28
 8016906:	46bd      	mov	sp, r7
 8016908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801690c:	4770      	bx	lr
 801690e:	bf00      	nop
 8016910:	080263f4 	.word	0x080263f4

08016914 <LL_DMA_SetPeriphSize>:
{
 8016914:	b480      	push	{r7}
 8016916:	b087      	sub	sp, #28
 8016918:	af00      	add	r7, sp, #0
 801691a:	60f8      	str	r0, [r7, #12]
 801691c:	60b9      	str	r1, [r7, #8]
 801691e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8016920:	68fb      	ldr	r3, [r7, #12]
 8016922:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PSIZE, Size);
 8016924:	4a0d      	ldr	r2, [pc, #52]	@ (801695c <LL_DMA_SetPeriphSize+0x48>)
 8016926:	68bb      	ldr	r3, [r7, #8]
 8016928:	4413      	add	r3, r2
 801692a:	781b      	ldrb	r3, [r3, #0]
 801692c:	461a      	mov	r2, r3
 801692e:	697b      	ldr	r3, [r7, #20]
 8016930:	4413      	add	r3, r2
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8016938:	4908      	ldr	r1, [pc, #32]	@ (801695c <LL_DMA_SetPeriphSize+0x48>)
 801693a:	68bb      	ldr	r3, [r7, #8]
 801693c:	440b      	add	r3, r1
 801693e:	781b      	ldrb	r3, [r3, #0]
 8016940:	4619      	mov	r1, r3
 8016942:	697b      	ldr	r3, [r7, #20]
 8016944:	440b      	add	r3, r1
 8016946:	4619      	mov	r1, r3
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	4313      	orrs	r3, r2
 801694c:	600b      	str	r3, [r1, #0]
}
 801694e:	bf00      	nop
 8016950:	371c      	adds	r7, #28
 8016952:	46bd      	mov	sp, r7
 8016954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016958:	4770      	bx	lr
 801695a:	bf00      	nop
 801695c:	080263f4 	.word	0x080263f4

08016960 <LL_DMA_SetMemorySize>:
{
 8016960:	b480      	push	{r7}
 8016962:	b087      	sub	sp, #28
 8016964:	af00      	add	r7, sp, #0
 8016966:	60f8      	str	r0, [r7, #12]
 8016968:	60b9      	str	r1, [r7, #8]
 801696a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801696c:	68fb      	ldr	r3, [r7, #12]
 801696e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MSIZE, Size);
 8016970:	4a0d      	ldr	r2, [pc, #52]	@ (80169a8 <LL_DMA_SetMemorySize+0x48>)
 8016972:	68bb      	ldr	r3, [r7, #8]
 8016974:	4413      	add	r3, r2
 8016976:	781b      	ldrb	r3, [r3, #0]
 8016978:	461a      	mov	r2, r3
 801697a:	697b      	ldr	r3, [r7, #20]
 801697c:	4413      	add	r3, r2
 801697e:	681b      	ldr	r3, [r3, #0]
 8016980:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8016984:	4908      	ldr	r1, [pc, #32]	@ (80169a8 <LL_DMA_SetMemorySize+0x48>)
 8016986:	68bb      	ldr	r3, [r7, #8]
 8016988:	440b      	add	r3, r1
 801698a:	781b      	ldrb	r3, [r3, #0]
 801698c:	4619      	mov	r1, r3
 801698e:	697b      	ldr	r3, [r7, #20]
 8016990:	440b      	add	r3, r1
 8016992:	4619      	mov	r1, r3
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	4313      	orrs	r3, r2
 8016998:	600b      	str	r3, [r1, #0]
}
 801699a:	bf00      	nop
 801699c:	371c      	adds	r7, #28
 801699e:	46bd      	mov	sp, r7
 80169a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169a4:	4770      	bx	lr
 80169a6:	bf00      	nop
 80169a8:	080263f4 	.word	0x080263f4

080169ac <LL_DMA_SetStreamPriorityLevel>:
{
 80169ac:	b480      	push	{r7}
 80169ae:	b087      	sub	sp, #28
 80169b0:	af00      	add	r7, sp, #0
 80169b2:	60f8      	str	r0, [r7, #12]
 80169b4:	60b9      	str	r1, [r7, #8]
 80169b6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80169b8:	68fb      	ldr	r3, [r7, #12]
 80169ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PL, Priority);
 80169bc:	4a0d      	ldr	r2, [pc, #52]	@ (80169f4 <LL_DMA_SetStreamPriorityLevel+0x48>)
 80169be:	68bb      	ldr	r3, [r7, #8]
 80169c0:	4413      	add	r3, r2
 80169c2:	781b      	ldrb	r3, [r3, #0]
 80169c4:	461a      	mov	r2, r3
 80169c6:	697b      	ldr	r3, [r7, #20]
 80169c8:	4413      	add	r3, r2
 80169ca:	681b      	ldr	r3, [r3, #0]
 80169cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80169d0:	4908      	ldr	r1, [pc, #32]	@ (80169f4 <LL_DMA_SetStreamPriorityLevel+0x48>)
 80169d2:	68bb      	ldr	r3, [r7, #8]
 80169d4:	440b      	add	r3, r1
 80169d6:	781b      	ldrb	r3, [r3, #0]
 80169d8:	4619      	mov	r1, r3
 80169da:	697b      	ldr	r3, [r7, #20]
 80169dc:	440b      	add	r3, r1
 80169de:	4619      	mov	r1, r3
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	4313      	orrs	r3, r2
 80169e4:	600b      	str	r3, [r1, #0]
}
 80169e6:	bf00      	nop
 80169e8:	371c      	adds	r7, #28
 80169ea:	46bd      	mov	sp, r7
 80169ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169f0:	4770      	bx	lr
 80169f2:	bf00      	nop
 80169f4:	080263f4 	.word	0x080263f4

080169f8 <LL_DMA_SetPeriphRequest>:
{
 80169f8:	b480      	push	{r7}
 80169fa:	b085      	sub	sp, #20
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	60f8      	str	r0, [r7, #12]
 8016a00:	60b9      	str	r1, [r7, #8]
 8016a02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8016a04:	68ba      	ldr	r2, [r7, #8]
 8016a06:	4b12      	ldr	r3, [pc, #72]	@ (8016a50 <LL_DMA_SetPeriphRequest+0x58>)
 8016a08:	4413      	add	r3, r2
 8016a0a:	009b      	lsls	r3, r3, #2
 8016a0c:	68fa      	ldr	r2, [r7, #12]
 8016a0e:	4911      	ldr	r1, [pc, #68]	@ (8016a54 <LL_DMA_SetPeriphRequest+0x5c>)
 8016a10:	428a      	cmp	r2, r1
 8016a12:	d101      	bne.n	8016a18 <LL_DMA_SetPeriphRequest+0x20>
 8016a14:	2200      	movs	r2, #0
 8016a16:	e000      	b.n	8016a1a <LL_DMA_SetPeriphRequest+0x22>
 8016a18:	2220      	movs	r2, #32
 8016a1a:	4413      	add	r3, r2
 8016a1c:	681b      	ldr	r3, [r3, #0]
 8016a1e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8016a22:	68b9      	ldr	r1, [r7, #8]
 8016a24:	4b0a      	ldr	r3, [pc, #40]	@ (8016a50 <LL_DMA_SetPeriphRequest+0x58>)
 8016a26:	440b      	add	r3, r1
 8016a28:	009b      	lsls	r3, r3, #2
 8016a2a:	68f9      	ldr	r1, [r7, #12]
 8016a2c:	4809      	ldr	r0, [pc, #36]	@ (8016a54 <LL_DMA_SetPeriphRequest+0x5c>)
 8016a2e:	4281      	cmp	r1, r0
 8016a30:	d101      	bne.n	8016a36 <LL_DMA_SetPeriphRequest+0x3e>
 8016a32:	2100      	movs	r1, #0
 8016a34:	e000      	b.n	8016a38 <LL_DMA_SetPeriphRequest+0x40>
 8016a36:	2120      	movs	r1, #32
 8016a38:	440b      	add	r3, r1
 8016a3a:	4619      	mov	r1, r3
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	4313      	orrs	r3, r2
 8016a40:	600b      	str	r3, [r1, #0]
}
 8016a42:	bf00      	nop
 8016a44:	3714      	adds	r7, #20
 8016a46:	46bd      	mov	sp, r7
 8016a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a4c:	4770      	bx	lr
 8016a4e:	bf00      	nop
 8016a50:	10008200 	.word	0x10008200
 8016a54:	40020000 	.word	0x40020000

08016a58 <LL_DMA_DisableFifoMode>:
{
 8016a58:	b480      	push	{r7}
 8016a5a:	b085      	sub	sp, #20
 8016a5c:	af00      	add	r7, sp, #0
 8016a5e:	6078      	str	r0, [r7, #4]
 8016a60:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_DMDIS);
 8016a66:	4a0c      	ldr	r2, [pc, #48]	@ (8016a98 <LL_DMA_DisableFifoMode+0x40>)
 8016a68:	683b      	ldr	r3, [r7, #0]
 8016a6a:	4413      	add	r3, r2
 8016a6c:	781b      	ldrb	r3, [r3, #0]
 8016a6e:	461a      	mov	r2, r3
 8016a70:	68fb      	ldr	r3, [r7, #12]
 8016a72:	4413      	add	r3, r2
 8016a74:	695b      	ldr	r3, [r3, #20]
 8016a76:	4908      	ldr	r1, [pc, #32]	@ (8016a98 <LL_DMA_DisableFifoMode+0x40>)
 8016a78:	683a      	ldr	r2, [r7, #0]
 8016a7a:	440a      	add	r2, r1
 8016a7c:	7812      	ldrb	r2, [r2, #0]
 8016a7e:	4611      	mov	r1, r2
 8016a80:	68fa      	ldr	r2, [r7, #12]
 8016a82:	440a      	add	r2, r1
 8016a84:	f023 0304 	bic.w	r3, r3, #4
 8016a88:	6153      	str	r3, [r2, #20]
}
 8016a8a:	bf00      	nop
 8016a8c:	3714      	adds	r7, #20
 8016a8e:	46bd      	mov	sp, r7
 8016a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a94:	4770      	bx	lr
 8016a96:	bf00      	nop
 8016a98:	080263f4 	.word	0x080263f4

08016a9c <LL_BDMA_SetDataTransferDirection>:
{
 8016a9c:	b480      	push	{r7}
 8016a9e:	b087      	sub	sp, #28
 8016aa0:	af00      	add	r7, sp, #0
 8016aa2:	60f8      	str	r0, [r7, #12]
 8016aa4:	60b9      	str	r1, [r7, #8]
 8016aa6:	607a      	str	r2, [r7, #4]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8016aa8:	68fb      	ldr	r3, [r7, #12]
 8016aaa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR,
 8016aac:	4a0d      	ldr	r2, [pc, #52]	@ (8016ae4 <LL_BDMA_SetDataTransferDirection+0x48>)
 8016aae:	68bb      	ldr	r3, [r7, #8]
 8016ab0:	4413      	add	r3, r2
 8016ab2:	781b      	ldrb	r3, [r3, #0]
 8016ab4:	461a      	mov	r2, r3
 8016ab6:	697b      	ldr	r3, [r7, #20]
 8016ab8:	4413      	add	r3, r2
 8016aba:	681a      	ldr	r2, [r3, #0]
 8016abc:	4b0a      	ldr	r3, [pc, #40]	@ (8016ae8 <LL_BDMA_SetDataTransferDirection+0x4c>)
 8016abe:	4013      	ands	r3, r2
 8016ac0:	4908      	ldr	r1, [pc, #32]	@ (8016ae4 <LL_BDMA_SetDataTransferDirection+0x48>)
 8016ac2:	68ba      	ldr	r2, [r7, #8]
 8016ac4:	440a      	add	r2, r1
 8016ac6:	7812      	ldrb	r2, [r2, #0]
 8016ac8:	4611      	mov	r1, r2
 8016aca:	697a      	ldr	r2, [r7, #20]
 8016acc:	440a      	add	r2, r1
 8016ace:	4611      	mov	r1, r2
 8016ad0:	687a      	ldr	r2, [r7, #4]
 8016ad2:	4313      	orrs	r3, r2
 8016ad4:	600b      	str	r3, [r1, #0]
}
 8016ad6:	bf00      	nop
 8016ad8:	371c      	adds	r7, #28
 8016ada:	46bd      	mov	sp, r7
 8016adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ae0:	4770      	bx	lr
 8016ae2:	bf00      	nop
 8016ae4:	080263fc 	.word	0x080263fc
 8016ae8:	ffffbfef 	.word	0xffffbfef

08016aec <LL_BDMA_SetMode>:
{
 8016aec:	b480      	push	{r7}
 8016aee:	b087      	sub	sp, #28
 8016af0:	af00      	add	r7, sp, #0
 8016af2:	60f8      	str	r0, [r7, #12]
 8016af4:	60b9      	str	r1, [r7, #8]
 8016af6:	607a      	str	r2, [r7, #4]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8016af8:	68fb      	ldr	r3, [r7, #12]
 8016afa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_CIRC,
 8016afc:	4a0d      	ldr	r2, [pc, #52]	@ (8016b34 <LL_BDMA_SetMode+0x48>)
 8016afe:	68bb      	ldr	r3, [r7, #8]
 8016b00:	4413      	add	r3, r2
 8016b02:	781b      	ldrb	r3, [r3, #0]
 8016b04:	461a      	mov	r2, r3
 8016b06:	697b      	ldr	r3, [r7, #20]
 8016b08:	4413      	add	r3, r2
 8016b0a:	681b      	ldr	r3, [r3, #0]
 8016b0c:	f023 0220 	bic.w	r2, r3, #32
 8016b10:	4908      	ldr	r1, [pc, #32]	@ (8016b34 <LL_BDMA_SetMode+0x48>)
 8016b12:	68bb      	ldr	r3, [r7, #8]
 8016b14:	440b      	add	r3, r1
 8016b16:	781b      	ldrb	r3, [r3, #0]
 8016b18:	4619      	mov	r1, r3
 8016b1a:	697b      	ldr	r3, [r7, #20]
 8016b1c:	440b      	add	r3, r1
 8016b1e:	4619      	mov	r1, r3
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	4313      	orrs	r3, r2
 8016b24:	600b      	str	r3, [r1, #0]
}
 8016b26:	bf00      	nop
 8016b28:	371c      	adds	r7, #28
 8016b2a:	46bd      	mov	sp, r7
 8016b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b30:	4770      	bx	lr
 8016b32:	bf00      	nop
 8016b34:	080263fc 	.word	0x080263fc

08016b38 <LL_BDMA_SetPeriphIncMode>:
{
 8016b38:	b480      	push	{r7}
 8016b3a:	b087      	sub	sp, #28
 8016b3c:	af00      	add	r7, sp, #0
 8016b3e:	60f8      	str	r0, [r7, #12]
 8016b40:	60b9      	str	r1, [r7, #8]
 8016b42:	607a      	str	r2, [r7, #4]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8016b44:	68fb      	ldr	r3, [r7, #12]
 8016b46:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_PINC,
 8016b48:	4a0d      	ldr	r2, [pc, #52]	@ (8016b80 <LL_BDMA_SetPeriphIncMode+0x48>)
 8016b4a:	68bb      	ldr	r3, [r7, #8]
 8016b4c:	4413      	add	r3, r2
 8016b4e:	781b      	ldrb	r3, [r3, #0]
 8016b50:	461a      	mov	r2, r3
 8016b52:	697b      	ldr	r3, [r7, #20]
 8016b54:	4413      	add	r3, r2
 8016b56:	681b      	ldr	r3, [r3, #0]
 8016b58:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8016b5c:	4908      	ldr	r1, [pc, #32]	@ (8016b80 <LL_BDMA_SetPeriphIncMode+0x48>)
 8016b5e:	68bb      	ldr	r3, [r7, #8]
 8016b60:	440b      	add	r3, r1
 8016b62:	781b      	ldrb	r3, [r3, #0]
 8016b64:	4619      	mov	r1, r3
 8016b66:	697b      	ldr	r3, [r7, #20]
 8016b68:	440b      	add	r3, r1
 8016b6a:	4619      	mov	r1, r3
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	4313      	orrs	r3, r2
 8016b70:	600b      	str	r3, [r1, #0]
}
 8016b72:	bf00      	nop
 8016b74:	371c      	adds	r7, #28
 8016b76:	46bd      	mov	sp, r7
 8016b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b7c:	4770      	bx	lr
 8016b7e:	bf00      	nop
 8016b80:	080263fc 	.word	0x080263fc

08016b84 <LL_BDMA_SetMemoryIncMode>:
{
 8016b84:	b480      	push	{r7}
 8016b86:	b087      	sub	sp, #28
 8016b88:	af00      	add	r7, sp, #0
 8016b8a:	60f8      	str	r0, [r7, #12]
 8016b8c:	60b9      	str	r1, [r7, #8]
 8016b8e:	607a      	str	r2, [r7, #4]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8016b90:	68fb      	ldr	r3, [r7, #12]
 8016b92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_MINC,
 8016b94:	4a0d      	ldr	r2, [pc, #52]	@ (8016bcc <LL_BDMA_SetMemoryIncMode+0x48>)
 8016b96:	68bb      	ldr	r3, [r7, #8]
 8016b98:	4413      	add	r3, r2
 8016b9a:	781b      	ldrb	r3, [r3, #0]
 8016b9c:	461a      	mov	r2, r3
 8016b9e:	697b      	ldr	r3, [r7, #20]
 8016ba0:	4413      	add	r3, r2
 8016ba2:	681b      	ldr	r3, [r3, #0]
 8016ba4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8016ba8:	4908      	ldr	r1, [pc, #32]	@ (8016bcc <LL_BDMA_SetMemoryIncMode+0x48>)
 8016baa:	68bb      	ldr	r3, [r7, #8]
 8016bac:	440b      	add	r3, r1
 8016bae:	781b      	ldrb	r3, [r3, #0]
 8016bb0:	4619      	mov	r1, r3
 8016bb2:	697b      	ldr	r3, [r7, #20]
 8016bb4:	440b      	add	r3, r1
 8016bb6:	4619      	mov	r1, r3
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	4313      	orrs	r3, r2
 8016bbc:	600b      	str	r3, [r1, #0]
}
 8016bbe:	bf00      	nop
 8016bc0:	371c      	adds	r7, #28
 8016bc2:	46bd      	mov	sp, r7
 8016bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bc8:	4770      	bx	lr
 8016bca:	bf00      	nop
 8016bcc:	080263fc 	.word	0x080263fc

08016bd0 <LL_BDMA_SetPeriphSize>:
{
 8016bd0:	b480      	push	{r7}
 8016bd2:	b087      	sub	sp, #28
 8016bd4:	af00      	add	r7, sp, #0
 8016bd6:	60f8      	str	r0, [r7, #12]
 8016bd8:	60b9      	str	r1, [r7, #8]
 8016bda:	607a      	str	r2, [r7, #4]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8016bdc:	68fb      	ldr	r3, [r7, #12]
 8016bde:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_PSIZE,
 8016be0:	4a0d      	ldr	r2, [pc, #52]	@ (8016c18 <LL_BDMA_SetPeriphSize+0x48>)
 8016be2:	68bb      	ldr	r3, [r7, #8]
 8016be4:	4413      	add	r3, r2
 8016be6:	781b      	ldrb	r3, [r3, #0]
 8016be8:	461a      	mov	r2, r3
 8016bea:	697b      	ldr	r3, [r7, #20]
 8016bec:	4413      	add	r3, r2
 8016bee:	681b      	ldr	r3, [r3, #0]
 8016bf0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8016bf4:	4908      	ldr	r1, [pc, #32]	@ (8016c18 <LL_BDMA_SetPeriphSize+0x48>)
 8016bf6:	68bb      	ldr	r3, [r7, #8]
 8016bf8:	440b      	add	r3, r1
 8016bfa:	781b      	ldrb	r3, [r3, #0]
 8016bfc:	4619      	mov	r1, r3
 8016bfe:	697b      	ldr	r3, [r7, #20]
 8016c00:	440b      	add	r3, r1
 8016c02:	4619      	mov	r1, r3
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	4313      	orrs	r3, r2
 8016c08:	600b      	str	r3, [r1, #0]
}
 8016c0a:	bf00      	nop
 8016c0c:	371c      	adds	r7, #28
 8016c0e:	46bd      	mov	sp, r7
 8016c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c14:	4770      	bx	lr
 8016c16:	bf00      	nop
 8016c18:	080263fc 	.word	0x080263fc

08016c1c <LL_BDMA_SetMemorySize>:
{
 8016c1c:	b480      	push	{r7}
 8016c1e:	b087      	sub	sp, #28
 8016c20:	af00      	add	r7, sp, #0
 8016c22:	60f8      	str	r0, [r7, #12]
 8016c24:	60b9      	str	r1, [r7, #8]
 8016c26:	607a      	str	r2, [r7, #4]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8016c28:	68fb      	ldr	r3, [r7, #12]
 8016c2a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_MSIZE,
 8016c2c:	4a0d      	ldr	r2, [pc, #52]	@ (8016c64 <LL_BDMA_SetMemorySize+0x48>)
 8016c2e:	68bb      	ldr	r3, [r7, #8]
 8016c30:	4413      	add	r3, r2
 8016c32:	781b      	ldrb	r3, [r3, #0]
 8016c34:	461a      	mov	r2, r3
 8016c36:	697b      	ldr	r3, [r7, #20]
 8016c38:	4413      	add	r3, r2
 8016c3a:	681b      	ldr	r3, [r3, #0]
 8016c3c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8016c40:	4908      	ldr	r1, [pc, #32]	@ (8016c64 <LL_BDMA_SetMemorySize+0x48>)
 8016c42:	68bb      	ldr	r3, [r7, #8]
 8016c44:	440b      	add	r3, r1
 8016c46:	781b      	ldrb	r3, [r3, #0]
 8016c48:	4619      	mov	r1, r3
 8016c4a:	697b      	ldr	r3, [r7, #20]
 8016c4c:	440b      	add	r3, r1
 8016c4e:	4619      	mov	r1, r3
 8016c50:	687b      	ldr	r3, [r7, #4]
 8016c52:	4313      	orrs	r3, r2
 8016c54:	600b      	str	r3, [r1, #0]
}
 8016c56:	bf00      	nop
 8016c58:	371c      	adds	r7, #28
 8016c5a:	46bd      	mov	sp, r7
 8016c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c60:	4770      	bx	lr
 8016c62:	bf00      	nop
 8016c64:	080263fc 	.word	0x080263fc

08016c68 <LL_BDMA_SetChannelPriorityLevel>:
{
 8016c68:	b480      	push	{r7}
 8016c6a:	b087      	sub	sp, #28
 8016c6c:	af00      	add	r7, sp, #0
 8016c6e:	60f8      	str	r0, [r7, #12]
 8016c70:	60b9      	str	r1, [r7, #8]
 8016c72:	607a      	str	r2, [r7, #4]
  uint32_t bdma_base_addr = (uint32_t)BDMAx;
 8016c74:	68fb      	ldr	r3, [r7, #12]
 8016c76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((BDMA_Channel_TypeDef *)(bdma_base_addr + LL_BDMA_CH_OFFSET_TAB[Channel]))->CCR, BDMA_CCR_PL,
 8016c78:	4a0d      	ldr	r2, [pc, #52]	@ (8016cb0 <LL_BDMA_SetChannelPriorityLevel+0x48>)
 8016c7a:	68bb      	ldr	r3, [r7, #8]
 8016c7c:	4413      	add	r3, r2
 8016c7e:	781b      	ldrb	r3, [r3, #0]
 8016c80:	461a      	mov	r2, r3
 8016c82:	697b      	ldr	r3, [r7, #20]
 8016c84:	4413      	add	r3, r2
 8016c86:	681b      	ldr	r3, [r3, #0]
 8016c88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8016c8c:	4908      	ldr	r1, [pc, #32]	@ (8016cb0 <LL_BDMA_SetChannelPriorityLevel+0x48>)
 8016c8e:	68bb      	ldr	r3, [r7, #8]
 8016c90:	440b      	add	r3, r1
 8016c92:	781b      	ldrb	r3, [r3, #0]
 8016c94:	4619      	mov	r1, r3
 8016c96:	697b      	ldr	r3, [r7, #20]
 8016c98:	440b      	add	r3, r1
 8016c9a:	4619      	mov	r1, r3
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	4313      	orrs	r3, r2
 8016ca0:	600b      	str	r3, [r1, #0]
}
 8016ca2:	bf00      	nop
 8016ca4:	371c      	adds	r7, #28
 8016ca6:	46bd      	mov	sp, r7
 8016ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cac:	4770      	bx	lr
 8016cae:	bf00      	nop
 8016cb0:	080263fc 	.word	0x080263fc

08016cb4 <LL_BDMA_SetPeriphRequest>:
{
 8016cb4:	b480      	push	{r7}
 8016cb6:	b085      	sub	sp, #20
 8016cb8:	af00      	add	r7, sp, #0
 8016cba:	60f8      	str	r0, [r7, #12]
 8016cbc:	60b9      	str	r1, [r7, #8]
 8016cbe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX2_Channel0 + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8016cc0:	68ba      	ldr	r2, [r7, #8]
 8016cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8016cec <LL_BDMA_SetPeriphRequest+0x38>)
 8016cc4:	4413      	add	r3, r2
 8016cc6:	009b      	lsls	r3, r3, #2
 8016cc8:	681b      	ldr	r3, [r3, #0]
 8016cca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8016cce:	68b9      	ldr	r1, [r7, #8]
 8016cd0:	4b06      	ldr	r3, [pc, #24]	@ (8016cec <LL_BDMA_SetPeriphRequest+0x38>)
 8016cd2:	440b      	add	r3, r1
 8016cd4:	009b      	lsls	r3, r3, #2
 8016cd6:	4619      	mov	r1, r3
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	4313      	orrs	r3, r2
 8016cdc:	600b      	str	r3, [r1, #0]
}
 8016cde:	bf00      	nop
 8016ce0:	3714      	adds	r7, #20
 8016ce2:	46bd      	mov	sp, r7
 8016ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ce8:	4770      	bx	lr
 8016cea:	bf00      	nop
 8016cec:	16009600 	.word	0x16009600

08016cf0 <I2C_ReInit>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void I2C_ReInit(I2C_TypeDef *I2Cx) {
 8016cf0:	b580      	push	{r7, lr}
 8016cf2:	b082      	sub	sp, #8
 8016cf4:	af00      	add	r7, sp, #0
 8016cf6:	6078      	str	r0, [r7, #4]
    LL_I2C_Disable(I2Cx);
 8016cf8:	6878      	ldr	r0, [r7, #4]
 8016cfa:	f7ff faaa 	bl	8016252 <LL_I2C_Disable>

    if (I2Cx == I2C2) {
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	4a04      	ldr	r2, [pc, #16]	@ (8016d14 <I2C_ReInit+0x24>)
 8016d02:	4293      	cmp	r3, r2
 8016d04:	d101      	bne.n	8016d0a <I2C_ReInit+0x1a>
        MX_I2C2_Init();
 8016d06:	f000 fcd9 	bl	80176bc <MX_I2C2_Init>
    }
}
 8016d0a:	bf00      	nop
 8016d0c:	3708      	adds	r7, #8
 8016d0e:	46bd      	mov	sp, r7
 8016d10:	bd80      	pop	{r7, pc}
 8016d12:	bf00      	nop
 8016d14:	40005800 	.word	0x40005800

08016d18 <SDMMC1_ReInit>:

void SDMMC1_ReInit(void) {
 8016d18:	b580      	push	{r7, lr}
 8016d1a:	af00      	add	r7, sp, #0
	HAL_MMC_DeInit(&hmmc1);
 8016d1c:	4803      	ldr	r0, [pc, #12]	@ (8016d2c <SDMMC1_ReInit+0x14>)
 8016d1e:	f003 fb5d 	bl	801a3dc <HAL_MMC_DeInit>
	MX_SDMMC1_MMC_Init();
 8016d22:	f000 fd55 	bl	80177d0 <MX_SDMMC1_MMC_Init>
}
 8016d26:	bf00      	nop
 8016d28:	bd80      	pop	{r7, pc}
 8016d2a:	bf00      	nop
 8016d2c:	2405a57c 	.word	0x2405a57c

08016d30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8016d30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016d32:	f5ad 7d6b 	sub.w	sp, sp, #940	@ 0x3ac
 8016d36:	af00      	add	r7, sp, #0
  int32_t timeout;
#endif
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8016d38:	f001 fcde 	bl	80186f8 <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
#ifdef USE_CORE_M4
  timeout = 0xFFFF;
 8016d3c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016d40:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8016d44:	bf00      	nop
 8016d46:	4bc2      	ldr	r3, [pc, #776]	@ (8017050 <main+0x320>)
 8016d48:	681b      	ldr	r3, [r3, #0]
 8016d4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	d006      	beq.n	8016d60 <main+0x30>
 8016d52:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8016d56:	1e5a      	subs	r2, r3, #1
 8016d58:	f8c7 23a4 	str.w	r2, [r7, #932]	@ 0x3a4
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	dcf2      	bgt.n	8016d46 <main+0x16>
  if ( timeout < 0 )
 8016d60:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8016d64:	2b00      	cmp	r3, #0
 8016d66:	da01      	bge.n	8016d6c <main+0x3c>
  {
  Error_Handler();
 8016d68:	f001 fd04 	bl	8018774 <Error_Handler>
#endif
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8016d6c:	f002 fad2 	bl	8019314 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8016d70:	f000 fc28 	bl	80175c4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
#ifdef USE_CORE_M4
__HAL_RCC_HSEM_CLK_ENABLE();
 8016d74:	4bb6      	ldr	r3, [pc, #728]	@ (8017050 <main+0x320>)
 8016d76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016d7a:	4ab5      	ldr	r2, [pc, #724]	@ (8017050 <main+0x320>)
 8016d7c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8016d80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8016d84:	4bb2      	ldr	r3, [pc, #712]	@ (8017050 <main+0x320>)
 8016d86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016d8a:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8016d8e:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8016d92:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8016d96:	601a      	str	r2, [r3, #0]
 8016d98:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8016d9c:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8016da0:	681b      	ldr	r3, [r3, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8016da2:	2000      	movs	r0, #0
 8016da4:	f002 ff86 	bl	8019cb4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8016da8:	2100      	movs	r1, #0
 8016daa:	2000      	movs	r0, #0
 8016dac:	f002 ff9c 	bl	8019ce8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8016db0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016db4:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8016db8:	bf00      	nop
 8016dba:	4ba5      	ldr	r3, [pc, #660]	@ (8017050 <main+0x320>)
 8016dbc:	681b      	ldr	r3, [r3, #0]
 8016dbe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d106      	bne.n	8016dd4 <main+0xa4>
 8016dc6:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8016dca:	1e5a      	subs	r2, r3, #1
 8016dcc:	f8c7 23a4 	str.w	r2, [r7, #932]	@ 0x3a4
 8016dd0:	2b00      	cmp	r3, #0
 8016dd2:	dcf2      	bgt.n	8016dba <main+0x8a>
if ( timeout < 0 )
 8016dd4:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	da01      	bge.n	8016de0 <main+0xb0>
{
Error_Handler();
 8016ddc:	f001 fcca 	bl	8018774 <Error_Handler>
  MX_TIM1_Init();
  MX_UART7_Init();
  /* USER CODE BEGIN 2 */
#else

  char boot_log[800] = {0};
 8016de0:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8016de4:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8016de8:	4618      	mov	r0, r3
 8016dea:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8016dee:	461a      	mov	r2, r3
 8016df0:	2100      	movs	r1, #0
 8016df2:	f00b f924 	bl	802203e <memset>
  char temp[80];

  sprintf(boot_log, "\r\n-----> Booting STM32H7 - Cortex M7 on OBC ...\r\n");
 8016df6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016dfa:	4996      	ldr	r1, [pc, #600]	@ (8017054 <main+0x324>)
 8016dfc:	4618      	mov	r0, r3
 8016dfe:	f00b f88f 	bl	8021f20 <siprintf>
  strcat(boot_log, "[ OK ] SystemClock: 240MHz, Initializing Peripherals...\r\n");
 8016e02:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016e06:	4618      	mov	r0, r3
 8016e08:	f7e9 fa74 	bl	80002f4 <strlen>
 8016e0c:	4603      	mov	r3, r0
 8016e0e:	461a      	mov	r2, r3
 8016e10:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016e14:	4413      	add	r3, r2
 8016e16:	4a90      	ldr	r2, [pc, #576]	@ (8017058 <main+0x328>)
 8016e18:	4614      	mov	r4, r2
 8016e1a:	469c      	mov	ip, r3
 8016e1c:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 8016e20:	4665      	mov	r5, ip
 8016e22:	4626      	mov	r6, r4
 8016e24:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8016e26:	6028      	str	r0, [r5, #0]
 8016e28:	6069      	str	r1, [r5, #4]
 8016e2a:	60aa      	str	r2, [r5, #8]
 8016e2c:	60eb      	str	r3, [r5, #12]
 8016e2e:	3410      	adds	r4, #16
 8016e30:	f10c 0c10 	add.w	ip, ip, #16
 8016e34:	4574      	cmp	r4, lr
 8016e36:	d1f3      	bne.n	8016e20 <main+0xf0>
 8016e38:	4662      	mov	r2, ip
 8016e3a:	4623      	mov	r3, r4
 8016e3c:	cb03      	ldmia	r3!, {r0, r1}
 8016e3e:	6010      	str	r0, [r2, #0]
 8016e40:	6051      	str	r1, [r2, #4]
 8016e42:	881b      	ldrh	r3, [r3, #0]
 8016e44:	8113      	strh	r3, [r2, #8]
//  LL_mDelay(2);				//When use FreeRTOS, Sys-tick IRQ here is not enable
  HAL_Delay(2);
 8016e46:	2002      	movs	r0, #2
 8016e48:	f002 fac0 	bl	80193cc <HAL_Delay>
  strcat(boot_log, "[ OK ] SYSCLK OK!, HAL OK!\r\n");
 8016e4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016e50:	4618      	mov	r0, r3
 8016e52:	f7e9 fa4f 	bl	80002f4 <strlen>
 8016e56:	4603      	mov	r3, r0
 8016e58:	461a      	mov	r2, r3
 8016e5a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016e5e:	4413      	add	r3, r2
 8016e60:	4a7e      	ldr	r2, [pc, #504]	@ (801705c <main+0x32c>)
 8016e62:	461d      	mov	r5, r3
 8016e64:	4614      	mov	r4, r2
 8016e66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016e68:	6028      	str	r0, [r5, #0]
 8016e6a:	6069      	str	r1, [r5, #4]
 8016e6c:	60aa      	str	r2, [r5, #8]
 8016e6e:	60eb      	str	r3, [r5, #12]
 8016e70:	cc07      	ldmia	r4!, {r0, r1, r2}
 8016e72:	6128      	str	r0, [r5, #16]
 8016e74:	6169      	str	r1, [r5, #20]
 8016e76:	61aa      	str	r2, [r5, #24]
 8016e78:	7823      	ldrb	r3, [r4, #0]
 8016e7a:	772b      	strb	r3, [r5, #28]

  //--> GPIO Init --> GPIO Init --> GPIO Init --> GPIO Init --> GPIO Init
  MX_GPIO_Init();
 8016e7c:	f001 fb4e 	bl	801851c <MX_GPIO_Init>
  if(peripherals[0].errorCode == Sys_OK)
 8016e80:	4b77      	ldr	r3, [pc, #476]	@ (8017060 <main+0x330>)
 8016e82:	7a9b      	ldrb	r3, [r3, #10]
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d124      	bne.n	8016ed2 <main+0x1a2>
  {
	  sprintf(temp, "[ OK ] GPIO Initialized.\r\n");
 8016e88:	1d3b      	adds	r3, r7, #4
 8016e8a:	4976      	ldr	r1, [pc, #472]	@ (8017064 <main+0x334>)
 8016e8c:	4618      	mov	r0, r3
 8016e8e:	f00b f847 	bl	8021f20 <siprintf>
	  strcat(boot_log, temp);
 8016e92:	1d3a      	adds	r2, r7, #4
 8016e94:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016e98:	4611      	mov	r1, r2
 8016e9a:	4618      	mov	r0, r3
 8016e9c:	f00b f8d7 	bl	802204e <strcat>
	  LL_GPIO_SetOutputPin(MCU_IO_DEBUG_LED0_GPIO_Port, MCU_IO_DEBUG_LED0_Pin);
 8016ea0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8016ea4:	4870      	ldr	r0, [pc, #448]	@ (8017068 <main+0x338>)
 8016ea6:	f7ff fc10 	bl	80166ca <LL_GPIO_SetOutputPin>
	  LL_GPIO_SetOutputPin(MCU_IO_DEBUG_LED1_GPIO_Port, MCU_IO_DEBUG_LED1_Pin);
 8016eaa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8016eae:	486e      	ldr	r0, [pc, #440]	@ (8017068 <main+0x338>)
 8016eb0:	f7ff fc0b 	bl	80166ca <LL_GPIO_SetOutputPin>
	  sprintf(temp, "[ OK ] DEBUG0: [+] | DEBUG1: [+]\r\n");
 8016eb4:	1d3b      	adds	r3, r7, #4
 8016eb6:	496d      	ldr	r1, [pc, #436]	@ (801706c <main+0x33c>)
 8016eb8:	4618      	mov	r0, r3
 8016eba:	f00b f831 	bl	8021f20 <siprintf>
	  strcat(boot_log, temp);
 8016ebe:	1d3a      	adds	r2, r7, #4
 8016ec0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016ec4:	4611      	mov	r1, r2
 8016ec6:	4618      	mov	r0, r3
 8016ec8:	f00b f8c1 	bl	802204e <strcat>
	  peripherals[0].state = PERIPH_STATE_INIT;
 8016ecc:	4b64      	ldr	r3, [pc, #400]	@ (8017060 <main+0x330>)
 8016ece:	2201      	movs	r2, #1
 8016ed0:	721a      	strb	r2, [r3, #8]
  }

  //--> MDMA Init --> MDMA Init --> MDMA Init --> MDMA Init --> MDMA Init
  MX_MDMA_Init();
 8016ed2:	f001 fabb 	bl	801844c <MX_MDMA_Init>
  if(peripherals[1].errorCode == Sys_OK)
 8016ed6:	4b62      	ldr	r3, [pc, #392]	@ (8017060 <main+0x330>)
 8016ed8:	7f9b      	ldrb	r3, [r3, #30]
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d10f      	bne.n	8016efe <main+0x1ce>
  {
	  sprintf(temp, "[ OK ] MDMA Initialized.\r\n");
 8016ede:	1d3b      	adds	r3, r7, #4
 8016ee0:	4963      	ldr	r1, [pc, #396]	@ (8017070 <main+0x340>)
 8016ee2:	4618      	mov	r0, r3
 8016ee4:	f00b f81c 	bl	8021f20 <siprintf>
	  strcat(boot_log, temp);
 8016ee8:	1d3a      	adds	r2, r7, #4
 8016eea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016eee:	4611      	mov	r1, r2
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	f00b f8ac 	bl	802204e <strcat>
	  peripherals[1].state = PERIPH_STATE_INIT;
 8016ef6:	4b5a      	ldr	r3, [pc, #360]	@ (8017060 <main+0x330>)
 8016ef8:	2201      	movs	r2, #1
 8016efa:	771a      	strb	r2, [r3, #28]
 8016efc:	e00e      	b.n	8016f1c <main+0x1ec>
  }else{
	  sprintf(temp, "[ ER ] MDMA Init Error!.\r\n");
 8016efe:	1d3b      	adds	r3, r7, #4
 8016f00:	495c      	ldr	r1, [pc, #368]	@ (8017074 <main+0x344>)
 8016f02:	4618      	mov	r0, r3
 8016f04:	f00b f80c 	bl	8021f20 <siprintf>
	  strcat(boot_log, temp);
 8016f08:	1d3a      	adds	r2, r7, #4
 8016f0a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016f0e:	4611      	mov	r1, r2
 8016f10:	4618      	mov	r0, r3
 8016f12:	f00b f89c 	bl	802204e <strcat>
	  peripherals[1].state = PERIPH_STATE_ERROR;
 8016f16:	4b52      	ldr	r3, [pc, #328]	@ (8017060 <main+0x330>)
 8016f18:	2202      	movs	r2, #2
 8016f1a:	771a      	strb	r2, [r3, #28]
  }

  //--> DMA Init --> DMA Init --> DMA Init --> DMA Init --> DMA Init
  MX_DMA_Init();
 8016f1c:	f001 fa28 	bl	8018370 <MX_DMA_Init>
  if(peripherals[2].errorCode == Sys_OK)
 8016f20:	4b4f      	ldr	r3, [pc, #316]	@ (8017060 <main+0x330>)
 8016f22:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	d10f      	bne.n	8016f4a <main+0x21a>
  {
	  sprintf(temp, "[ OK ] DMA Initialized.\r\n");
 8016f2a:	1d3b      	adds	r3, r7, #4
 8016f2c:	4952      	ldr	r1, [pc, #328]	@ (8017078 <main+0x348>)
 8016f2e:	4618      	mov	r0, r3
 8016f30:	f00a fff6 	bl	8021f20 <siprintf>
	  strcat(boot_log, temp);
 8016f34:	1d3a      	adds	r2, r7, #4
 8016f36:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016f3a:	4611      	mov	r1, r2
 8016f3c:	4618      	mov	r0, r3
 8016f3e:	f00b f886 	bl	802204e <strcat>
	  peripherals[2].state = PERIPH_STATE_INIT;
 8016f42:	4b47      	ldr	r3, [pc, #284]	@ (8017060 <main+0x330>)
 8016f44:	2201      	movs	r2, #1
 8016f46:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  }

  //--> BDMA Init --> BDMA Init --> BDMA Init --> BDMA Init --> BDMA Init
  MX_BDMA_Init();
 8016f4a:	f001 f9d3 	bl	80182f4 <MX_BDMA_Init>
  if(peripherals[3].errorCode == Sys_OK)
 8016f4e:	4b44      	ldr	r3, [pc, #272]	@ (8017060 <main+0x330>)
 8016f50:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8016f54:	2b00      	cmp	r3, #0
 8016f56:	d10f      	bne.n	8016f78 <main+0x248>
  {
	  sprintf(temp, "[ OK ] BDMA Initialized.\r\n");
 8016f58:	1d3b      	adds	r3, r7, #4
 8016f5a:	4948      	ldr	r1, [pc, #288]	@ (801707c <main+0x34c>)
 8016f5c:	4618      	mov	r0, r3
 8016f5e:	f00a ffdf 	bl	8021f20 <siprintf>
      strcat(boot_log, temp);
 8016f62:	1d3a      	adds	r2, r7, #4
 8016f64:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016f68:	4611      	mov	r1, r2
 8016f6a:	4618      	mov	r0, r3
 8016f6c:	f00b f86f 	bl	802204e <strcat>
	  peripherals[3].state = PERIPH_STATE_INIT;
 8016f70:	4b3b      	ldr	r3, [pc, #236]	@ (8017060 <main+0x330>)
 8016f72:	2201      	movs	r2, #1
 8016f74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  }

  //--> USART1 Init --> USART1 Init--> USART1 Init--> USART1 Init--> USART1 Init
  MX_USART1_UART_Init();
 8016f78:	f001 f814 	bl	8017fa4 <MX_USART1_UART_Init>
  if(peripherals[4].errorCode == Sys_OK)
 8016f7c:	4b38      	ldr	r3, [pc, #224]	@ (8017060 <main+0x330>)
 8016f7e:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8016f82:	2b00      	cmp	r3, #0
 8016f84:	d10f      	bne.n	8016fa6 <main+0x276>
  {
	  sprintf(temp, "[ OK ] USART1 Initialized, Baud Rate: 115200.\r\n");
 8016f86:	1d3b      	adds	r3, r7, #4
 8016f88:	493d      	ldr	r1, [pc, #244]	@ (8017080 <main+0x350>)
 8016f8a:	4618      	mov	r0, r3
 8016f8c:	f00a ffc8 	bl	8021f20 <siprintf>
	  strcat(boot_log, temp);
 8016f90:	1d3a      	adds	r2, r7, #4
 8016f92:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016f96:	4611      	mov	r1, r2
 8016f98:	4618      	mov	r0, r3
 8016f9a:	f00b f858 	bl	802204e <strcat>
	  peripherals[4].state = PERIPH_STATE_INIT;
 8016f9e:	4b30      	ldr	r3, [pc, #192]	@ (8017060 <main+0x330>)
 8016fa0:	2201      	movs	r2, #1
 8016fa2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  //--> USART2 Init --> USART2 Init--> USART2 Init--> USART2 Init--> USART2 Init
  MX_USART2_UART_Init();
 8016fa6:	f001 f8d1 	bl	801814c <MX_USART2_UART_Init>
  if(peripherals[5].errorCode == Sys_OK)
 8016faa:	4b2d      	ldr	r3, [pc, #180]	@ (8017060 <main+0x330>)
 8016fac:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 8016fb0:	2b00      	cmp	r3, #0
 8016fb2:	d10f      	bne.n	8016fd4 <main+0x2a4>
  {
	  sprintf(temp, "[ OK ] USART2 Initialized, Baud Rate: 115200.\r\n");
 8016fb4:	1d3b      	adds	r3, r7, #4
 8016fb6:	4933      	ldr	r1, [pc, #204]	@ (8017084 <main+0x354>)
 8016fb8:	4618      	mov	r0, r3
 8016fba:	f00a ffb1 	bl	8021f20 <siprintf>
	  strcat(boot_log, temp);
 8016fbe:	1d3a      	adds	r2, r7, #4
 8016fc0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8016fc4:	4611      	mov	r1, r2
 8016fc6:	4618      	mov	r0, r3
 8016fc8:	f00b f841 	bl	802204e <strcat>
	  peripherals[5].state = PERIPH_STATE_INIT;
 8016fcc:	4b24      	ldr	r3, [pc, #144]	@ (8017060 <main+0x330>)
 8016fce:	2201      	movs	r2, #1
 8016fd0:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
  }

  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8016fd4:	2300      	movs	r3, #0
 8016fd6:	f8c7 33a0 	str.w	r3, [r7, #928]	@ 0x3a0
 8016fda:	e017      	b.n	801700c <main+0x2dc>
  {
      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 8016fdc:	bf00      	nop
 8016fde:	482a      	ldr	r0, [pc, #168]	@ (8017088 <main+0x358>)
 8016fe0:	f7ff fb29 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8016fe4:	4603      	mov	r3, r0
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d0f9      	beq.n	8016fde <main+0x2ae>
      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 8016fea:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8016fee:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8016ff2:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8016ff6:	4413      	add	r3, r2
 8016ff8:	781b      	ldrb	r3, [r3, #0]
 8016ffa:	4619      	mov	r1, r3
 8016ffc:	4822      	ldr	r0, [pc, #136]	@ (8017088 <main+0x358>)
 8016ffe:	f7ff fb55 	bl	80166ac <LL_USART_TransmitData8>
  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017002:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8017006:	3301      	adds	r3, #1
 8017008:	f8c7 33a0 	str.w	r3, [r7, #928]	@ 0x3a0
 801700c:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8017010:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8017014:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8017018:	4413      	add	r3, r2
 801701a:	781b      	ldrb	r3, [r3, #0]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d1dd      	bne.n	8016fdc <main+0x2ac>
  }
  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 8017020:	bf00      	nop
 8017022:	4819      	ldr	r0, [pc, #100]	@ (8017088 <main+0x358>)
 8017024:	f7ff faf4 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 8017028:	4603      	mov	r3, r0
 801702a:	2b00      	cmp	r3, #0
 801702c:	d0f9      	beq.n	8017022 <main+0x2f2>
//      LL_USART_TransmitData8(UART_USB, (uint8_t)boot_log[i]);
//  }
//  while (!LL_USART_IsActiveFlag_TC(UART_USB));

  //--> I2C2 Init --> I2C2 Init --> I2C2 Init --> I2C2 Init --> I2C2 Init
  MX_I2C2_Init();
 801702e:	f000 fb45 	bl	80176bc <MX_I2C2_Init>
  if(peripherals[6].errorCode == Sys_OK)
 8017032:	4b0b      	ldr	r3, [pc, #44]	@ (8017060 <main+0x330>)
 8017034:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8017038:	2b00      	cmp	r3, #0
 801703a:	d156      	bne.n	80170ea <main+0x3ba>
  {
	  sprintf(boot_log, "[ OK ] I2C2 -> RTC Initialized.\r\n");
 801703c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8017040:	4912      	ldr	r1, [pc, #72]	@ (801708c <main+0x35c>)
 8017042:	4618      	mov	r0, r3
 8017044:	f00a ff6c 	bl	8021f20 <siprintf>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017048:	2300      	movs	r3, #0
 801704a:	f8c7 339c 	str.w	r3, [r7, #924]	@ 0x39c
 801704e:	e037      	b.n	80170c0 <main+0x390>
 8017050:	58024400 	.word	0x58024400
 8017054:	08025858 	.word	0x08025858
 8017058:	0802588c 	.word	0x0802588c
 801705c:	080258c8 	.word	0x080258c8
 8017060:	240148e0 	.word	0x240148e0
 8017064:	080258e8 	.word	0x080258e8
 8017068:	58020c00 	.word	0x58020c00
 801706c:	08025904 	.word	0x08025904
 8017070:	08025928 	.word	0x08025928
 8017074:	08025944 	.word	0x08025944
 8017078:	08025960 	.word	0x08025960
 801707c:	0802597c 	.word	0x0802597c
 8017080:	08025998 	.word	0x08025998
 8017084:	080259c8 	.word	0x080259c8
 8017088:	40004400 	.word	0x40004400
 801708c:	080259f8 	.word	0x080259f8
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 8017090:	bf00      	nop
 8017092:	48c1      	ldr	r0, [pc, #772]	@ (8017398 <main+0x668>)
 8017094:	f7ff facf 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8017098:	4603      	mov	r3, r0
 801709a:	2b00      	cmp	r3, #0
 801709c:	d0f9      	beq.n	8017092 <main+0x362>
	      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 801709e:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80170a2:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80170a6:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80170aa:	4413      	add	r3, r2
 80170ac:	781b      	ldrb	r3, [r3, #0]
 80170ae:	4619      	mov	r1, r3
 80170b0:	48b9      	ldr	r0, [pc, #740]	@ (8017398 <main+0x668>)
 80170b2:	f7ff fafb 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 80170b6:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80170ba:	3301      	adds	r3, #1
 80170bc:	f8c7 339c 	str.w	r3, [r7, #924]	@ 0x39c
 80170c0:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80170c4:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80170c8:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80170cc:	4413      	add	r3, r2
 80170ce:	781b      	ldrb	r3, [r3, #0]
 80170d0:	2b00      	cmp	r3, #0
 80170d2:	d1dd      	bne.n	8017090 <main+0x360>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 80170d4:	bf00      	nop
 80170d6:	48b0      	ldr	r0, [pc, #704]	@ (8017398 <main+0x668>)
 80170d8:	f7ff fa9a 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 80170dc:	4603      	mov	r3, r0
 80170de:	2b00      	cmp	r3, #0
 80170e0:	d0f9      	beq.n	80170d6 <main+0x3a6>
//	  {
//	      while (!LL_USART_IsActiveFlag_TXE(UART_USB));
//	      LL_USART_TransmitData8(UART_USB, (uint8_t)boot_log[i]);
//	  }
//	  while (!LL_USART_IsActiveFlag_TC(UART_USB));
	  peripherals[6].state = PERIPH_STATE_INIT;
 80170e2:	4bae      	ldr	r3, [pc, #696]	@ (801739c <main+0x66c>)
 80170e4:	2201      	movs	r2, #1
 80170e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  }

  //--> SDMMC1 Init --> SDMMC1 Init --> SDMMC1 Init --> SDMMC1 Init --> SDMMC1 Init
  MX_SDMMC1_MMC_Init();
 80170ea:	f000 fb71 	bl	80177d0 <MX_SDMMC1_MMC_Init>
  if(peripherals[7].errorCode == Sys_OK)
 80170ee:	4bab      	ldr	r3, [pc, #684]	@ (801739c <main+0x66c>)
 80170f0:	f893 3096 	ldrb.w	r3, [r3, #150]	@ 0x96
 80170f4:	2b00      	cmp	r3, #0
 80170f6:	d10a      	bne.n	801710e <main+0x3de>
  {
	  sprintf(boot_log, "[ OK ] SDMMC1 -> MainStorage Initialized.\r\n");
 80170f8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80170fc:	49a8      	ldr	r1, [pc, #672]	@ (80173a0 <main+0x670>)
 80170fe:	4618      	mov	r0, r3
 8017100:	f00a ff0e 	bl	8021f20 <siprintf>

	  peripherals[7].state = PERIPH_STATE_INIT;
 8017104:	4ba5      	ldr	r3, [pc, #660]	@ (801739c <main+0x66c>)
 8017106:	2201      	movs	r2, #1
 8017108:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
 801710c:	e009      	b.n	8017122 <main+0x3f2>
  }else{
	  sprintf(boot_log, "[ ER ] SDMMC1 -> MainStorage Init Error!.\r\n");
 801710e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8017112:	49a4      	ldr	r1, [pc, #656]	@ (80173a4 <main+0x674>)
 8017114:	4618      	mov	r0, r3
 8017116:	f00a ff03 	bl	8021f20 <siprintf>
	  peripherals[7].state = PERIPH_STATE_ERROR;
 801711a:	4ba0      	ldr	r3, [pc, #640]	@ (801739c <main+0x66c>)
 801711c:	2202      	movs	r2, #2
 801711e:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
  }

  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017122:	2300      	movs	r3, #0
 8017124:	f8c7 3398 	str.w	r3, [r7, #920]	@ 0x398
 8017128:	e017      	b.n	801715a <main+0x42a>
  {
      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 801712a:	bf00      	nop
 801712c:	489a      	ldr	r0, [pc, #616]	@ (8017398 <main+0x668>)
 801712e:	f7ff fa82 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8017132:	4603      	mov	r3, r0
 8017134:	2b00      	cmp	r3, #0
 8017136:	d0f9      	beq.n	801712c <main+0x3fc>
      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 8017138:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 801713c:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8017140:	f8d7 3398 	ldr.w	r3, [r7, #920]	@ 0x398
 8017144:	4413      	add	r3, r2
 8017146:	781b      	ldrb	r3, [r3, #0]
 8017148:	4619      	mov	r1, r3
 801714a:	4893      	ldr	r0, [pc, #588]	@ (8017398 <main+0x668>)
 801714c:	f7ff faae 	bl	80166ac <LL_USART_TransmitData8>
  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017150:	f8d7 3398 	ldr.w	r3, [r7, #920]	@ 0x398
 8017154:	3301      	adds	r3, #1
 8017156:	f8c7 3398 	str.w	r3, [r7, #920]	@ 0x398
 801715a:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 801715e:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8017162:	f8d7 3398 	ldr.w	r3, [r7, #920]	@ 0x398
 8017166:	4413      	add	r3, r2
 8017168:	781b      	ldrb	r3, [r3, #0]
 801716a:	2b00      	cmp	r3, #0
 801716c:	d1dd      	bne.n	801712a <main+0x3fa>
  }
  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 801716e:	bf00      	nop
 8017170:	4889      	ldr	r0, [pc, #548]	@ (8017398 <main+0x668>)
 8017172:	f7ff fa4d 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 8017176:	4603      	mov	r3, r0
 8017178:	2b00      	cmp	r3, #0
 801717a:	d0f9      	beq.n	8017170 <main+0x440>
//      LL_USART_TransmitData8(UART_USB, (uint8_t)boot_log[i]);
//  }
//  while (!LL_USART_IsActiveFlag_TC(UART_USB));

  //--> SPI4 Init --> SPI4 Init --> SPI4 Init --> SPI4 Init --> SPI4 Init
  MX_SPI4_Init();
 801717c:	f000 fb50 	bl	8017820 <MX_SPI4_Init>
  if(peripherals[8].errorCode == Sys_OK)
 8017180:	4b86      	ldr	r3, [pc, #536]	@ (801739c <main+0x66c>)
 8017182:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
 8017186:	2b00      	cmp	r3, #0
 8017188:	d136      	bne.n	80171f8 <main+0x4c8>
  {
	  sprintf(boot_log, "[ OK ] SPI4 -> ExMemory Initialized.\r\n");
 801718a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 801718e:	4986      	ldr	r1, [pc, #536]	@ (80173a8 <main+0x678>)
 8017190:	4618      	mov	r0, r3
 8017192:	f00a fec5 	bl	8021f20 <siprintf>
	  peripherals[8].state = PERIPH_STATE_INIT;
 8017196:	4b81      	ldr	r3, [pc, #516]	@ (801739c <main+0x66c>)
 8017198:	2201      	movs	r2, #1
 801719a:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 801719e:	2300      	movs	r3, #0
 80171a0:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394
 80171a4:	e017      	b.n	80171d6 <main+0x4a6>
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 80171a6:	bf00      	nop
 80171a8:	487b      	ldr	r0, [pc, #492]	@ (8017398 <main+0x668>)
 80171aa:	f7ff fa44 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80171ae:	4603      	mov	r3, r0
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	d0f9      	beq.n	80171a8 <main+0x478>
	      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 80171b4:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80171b8:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80171bc:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 80171c0:	4413      	add	r3, r2
 80171c2:	781b      	ldrb	r3, [r3, #0]
 80171c4:	4619      	mov	r1, r3
 80171c6:	4874      	ldr	r0, [pc, #464]	@ (8017398 <main+0x668>)
 80171c8:	f7ff fa70 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 80171cc:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 80171d0:	3301      	adds	r3, #1
 80171d2:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394
 80171d6:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80171da:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80171de:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 80171e2:	4413      	add	r3, r2
 80171e4:	781b      	ldrb	r3, [r3, #0]
 80171e6:	2b00      	cmp	r3, #0
 80171e8:	d1dd      	bne.n	80171a6 <main+0x476>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 80171ea:	bf00      	nop
 80171ec:	486a      	ldr	r0, [pc, #424]	@ (8017398 <main+0x668>)
 80171ee:	f7ff fa0f 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 80171f2:	4603      	mov	r3, r0
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d0f9      	beq.n	80171ec <main+0x4bc>
//	  }
//	  while (!LL_USART_IsActiveFlag_TC(UART_USB));
  }

  //--> SPI5 Init --> SPI5 Init --> SPI5 Init --> SPI5 Init --> SPI5 Init
  MX_SPI5_Init();
 80171f8:	f000 fbae 	bl	8017958 <MX_SPI5_Init>
  if(peripherals[9].errorCode == Sys_OK)
 80171fc:	4b67      	ldr	r3, [pc, #412]	@ (801739c <main+0x66c>)
 80171fe:	f893 30be 	ldrb.w	r3, [r3, #190]	@ 0xbe
 8017202:	2b00      	cmp	r3, #0
 8017204:	d136      	bne.n	8017274 <main+0x544>
  {
	  sprintf(boot_log, "[ OK ] SPI5 -> Host Initialized.\r\n");
 8017206:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 801720a:	4968      	ldr	r1, [pc, #416]	@ (80173ac <main+0x67c>)
 801720c:	4618      	mov	r0, r3
 801720e:	f00a fe87 	bl	8021f20 <siprintf>
	  peripherals[11].state = PERIPH_STATE_INIT;
 8017212:	4b62      	ldr	r3, [pc, #392]	@ (801739c <main+0x66c>)
 8017214:	2201      	movs	r2, #1
 8017216:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 801721a:	2300      	movs	r3, #0
 801721c:	f8c7 3390 	str.w	r3, [r7, #912]	@ 0x390
 8017220:	e017      	b.n	8017252 <main+0x522>
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 8017222:	bf00      	nop
 8017224:	485c      	ldr	r0, [pc, #368]	@ (8017398 <main+0x668>)
 8017226:	f7ff fa06 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 801722a:	4603      	mov	r3, r0
 801722c:	2b00      	cmp	r3, #0
 801722e:	d0f9      	beq.n	8017224 <main+0x4f4>
	      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 8017230:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8017234:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8017238:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 801723c:	4413      	add	r3, r2
 801723e:	781b      	ldrb	r3, [r3, #0]
 8017240:	4619      	mov	r1, r3
 8017242:	4855      	ldr	r0, [pc, #340]	@ (8017398 <main+0x668>)
 8017244:	f7ff fa32 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017248:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 801724c:	3301      	adds	r3, #1
 801724e:	f8c7 3390 	str.w	r3, [r7, #912]	@ 0x390
 8017252:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8017256:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 801725a:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 801725e:	4413      	add	r3, r2
 8017260:	781b      	ldrb	r3, [r3, #0]
 8017262:	2b00      	cmp	r3, #0
 8017264:	d1dd      	bne.n	8017222 <main+0x4f2>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 8017266:	bf00      	nop
 8017268:	484b      	ldr	r0, [pc, #300]	@ (8017398 <main+0x668>)
 801726a:	f7ff f9d1 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 801726e:	4603      	mov	r3, r0
 8017270:	2b00      	cmp	r3, #0
 8017272:	d0f9      	beq.n	8017268 <main+0x538>
//	  }
//	  while (!LL_USART_IsActiveFlag_TC(UART_USB));
  }

  //--> SPI6 Init --> SPI6 Init --> SPI6 Init --> SPI6 Init --> SPI6 Init
  MX_SPI6_Init();
 8017274:	f000 fc40 	bl	8017af8 <MX_SPI6_Init>
  if(peripherals[10].errorCode == Sys_OK)
 8017278:	4b48      	ldr	r3, [pc, #288]	@ (801739c <main+0x66c>)
 801727a:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
 801727e:	2b00      	cmp	r3, #0
 8017280:	d136      	bne.n	80172f0 <main+0x5c0>
  {
	  sprintf(boot_log, "[ OK ] SPI6 -> EXP Initialized.\r\n");
 8017282:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8017286:	494a      	ldr	r1, [pc, #296]	@ (80173b0 <main+0x680>)
 8017288:	4618      	mov	r0, r3
 801728a:	f00a fe49 	bl	8021f20 <siprintf>
	  peripherals[10].state = PERIPH_STATE_INIT;
 801728e:	4b43      	ldr	r3, [pc, #268]	@ (801739c <main+0x66c>)
 8017290:	2201      	movs	r2, #1
 8017292:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017296:	2300      	movs	r3, #0
 8017298:	f8c7 338c 	str.w	r3, [r7, #908]	@ 0x38c
 801729c:	e017      	b.n	80172ce <main+0x59e>
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 801729e:	bf00      	nop
 80172a0:	483d      	ldr	r0, [pc, #244]	@ (8017398 <main+0x668>)
 80172a2:	f7ff f9c8 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80172a6:	4603      	mov	r3, r0
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	d0f9      	beq.n	80172a0 <main+0x570>
	      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 80172ac:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80172b0:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80172b4:	f8d7 338c 	ldr.w	r3, [r7, #908]	@ 0x38c
 80172b8:	4413      	add	r3, r2
 80172ba:	781b      	ldrb	r3, [r3, #0]
 80172bc:	4619      	mov	r1, r3
 80172be:	4836      	ldr	r0, [pc, #216]	@ (8017398 <main+0x668>)
 80172c0:	f7ff f9f4 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 80172c4:	f8d7 338c 	ldr.w	r3, [r7, #908]	@ 0x38c
 80172c8:	3301      	adds	r3, #1
 80172ca:	f8c7 338c 	str.w	r3, [r7, #908]	@ 0x38c
 80172ce:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80172d2:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80172d6:	f8d7 338c 	ldr.w	r3, [r7, #908]	@ 0x38c
 80172da:	4413      	add	r3, r2
 80172dc:	781b      	ldrb	r3, [r3, #0]
 80172de:	2b00      	cmp	r3, #0
 80172e0:	d1dd      	bne.n	801729e <main+0x56e>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 80172e2:	bf00      	nop
 80172e4:	482c      	ldr	r0, [pc, #176]	@ (8017398 <main+0x668>)
 80172e6:	f7ff f993 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 80172ea:	4603      	mov	r3, r0
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d0f9      	beq.n	80172e4 <main+0x5b4>
//	  }
//	  while (!LL_USART_IsActiveFlag_TC(UART_USB));
  }

  //--> TIM1 Init --> TIM1 Init --> TIM1 Init --> TIM1 Init --> TIM1 Init
  MX_TIM1_Init();
 80172f0:	f000 fd2e 	bl	8017d50 <MX_TIM1_Init>
  if(peripherals[11].errorCode == Sys_OK)
 80172f4:	4b29      	ldr	r3, [pc, #164]	@ (801739c <main+0x66c>)
 80172f6:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d136      	bne.n	801736c <main+0x63c>
  {
	  sprintf(boot_log, "[ OK ] Timer-Clock Ready.\r\n");
 80172fe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8017302:	492c      	ldr	r1, [pc, #176]	@ (80173b4 <main+0x684>)
 8017304:	4618      	mov	r0, r3
 8017306:	f00a fe0b 	bl	8021f20 <siprintf>
	  peripherals[13].state = PERIPH_STATE_INIT;
 801730a:	4b24      	ldr	r3, [pc, #144]	@ (801739c <main+0x66c>)
 801730c:	2201      	movs	r2, #1
 801730e:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017312:	2300      	movs	r3, #0
 8017314:	f8c7 3388 	str.w	r3, [r7, #904]	@ 0x388
 8017318:	e017      	b.n	801734a <main+0x61a>
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 801731a:	bf00      	nop
 801731c:	481e      	ldr	r0, [pc, #120]	@ (8017398 <main+0x668>)
 801731e:	f7ff f98a 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8017322:	4603      	mov	r3, r0
 8017324:	2b00      	cmp	r3, #0
 8017326:	d0f9      	beq.n	801731c <main+0x5ec>
	      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 8017328:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 801732c:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8017330:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
 8017334:	4413      	add	r3, r2
 8017336:	781b      	ldrb	r3, [r3, #0]
 8017338:	4619      	mov	r1, r3
 801733a:	4817      	ldr	r0, [pc, #92]	@ (8017398 <main+0x668>)
 801733c:	f7ff f9b6 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017340:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
 8017344:	3301      	adds	r3, #1
 8017346:	f8c7 3388 	str.w	r3, [r7, #904]	@ 0x388
 801734a:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 801734e:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8017352:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
 8017356:	4413      	add	r3, r2
 8017358:	781b      	ldrb	r3, [r3, #0]
 801735a:	2b00      	cmp	r3, #0
 801735c:	d1dd      	bne.n	801731a <main+0x5ea>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 801735e:	bf00      	nop
 8017360:	480d      	ldr	r0, [pc, #52]	@ (8017398 <main+0x668>)
 8017362:	f7ff f955 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 8017366:	4603      	mov	r3, r0
 8017368:	2b00      	cmp	r3, #0
 801736a:	d0f9      	beq.n	8017360 <main+0x630>
//	  }
//	  while (!LL_USART_IsActiveFlag_TC(UART_USB));
  }

  //--> UART7 Init --> UART7 Init --> UART7 Init --> UART7 Init --> UART7 Init
  MX_UART7_Init();
 801736c:	f000 fd44 	bl	8017df8 <MX_UART7_Init>
  if(peripherals[12].errorCode == Sys_OK)
 8017370:	4b0a      	ldr	r3, [pc, #40]	@ (801739c <main+0x66c>)
 8017372:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8017376:	2b00      	cmp	r3, #0
 8017378:	d149      	bne.n	801740e <main+0x6de>
  {
	  sprintf(boot_log, "[ OK ] UART7 Initialized, Baud Rate: 115200.\r\n");
 801737a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 801737e:	490e      	ldr	r1, [pc, #56]	@ (80173b8 <main+0x688>)
 8017380:	4618      	mov	r0, r3
 8017382:	f00a fdcd 	bl	8021f20 <siprintf>
	  peripherals[12].state = PERIPH_STATE_INIT;
 8017386:	4b05      	ldr	r3, [pc, #20]	@ (801739c <main+0x66c>)
 8017388:	2201      	movs	r2, #1
 801738a:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 801738e:	2300      	movs	r3, #0
 8017390:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8017394:	e02a      	b.n	80173ec <main+0x6bc>
 8017396:	bf00      	nop
 8017398:	40004400 	.word	0x40004400
 801739c:	240148e0 	.word	0x240148e0
 80173a0:	08025a1c 	.word	0x08025a1c
 80173a4:	08025a48 	.word	0x08025a48
 80173a8:	08025a74 	.word	0x08025a74
 80173ac:	08025a9c 	.word	0x08025a9c
 80173b0:	08025ac0 	.word	0x08025ac0
 80173b4:	08025ae4 	.word	0x08025ae4
 80173b8:	08025b00 	.word	0x08025b00
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 80173bc:	bf00      	nop
 80173be:	487c      	ldr	r0, [pc, #496]	@ (80175b0 <main+0x880>)
 80173c0:	f7ff f939 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80173c4:	4603      	mov	r3, r0
 80173c6:	2b00      	cmp	r3, #0
 80173c8:	d0f9      	beq.n	80173be <main+0x68e>
	      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 80173ca:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80173ce:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80173d2:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 80173d6:	4413      	add	r3, r2
 80173d8:	781b      	ldrb	r3, [r3, #0]
 80173da:	4619      	mov	r1, r3
 80173dc:	4874      	ldr	r0, [pc, #464]	@ (80175b0 <main+0x880>)
 80173de:	f7ff f965 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 80173e2:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 80173e6:	3301      	adds	r3, #1
 80173e8:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 80173ec:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80173f0:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80173f4:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 80173f8:	4413      	add	r3, r2
 80173fa:	781b      	ldrb	r3, [r3, #0]
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	d1dd      	bne.n	80173bc <main+0x68c>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 8017400:	bf00      	nop
 8017402:	486b      	ldr	r0, [pc, #428]	@ (80175b0 <main+0x880>)
 8017404:	f7ff f904 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 8017408:	4603      	mov	r3, r0
 801740a:	2b00      	cmp	r3, #0
 801740c:	d0f9      	beq.n	8017402 <main+0x6d2>
//	  while (!LL_USART_IsActiveFlag_TC(UART_USB));
  }

#endif

  if (Mgmt_HardwareSystemPreparing() != E_OK){
 801740e:	f7e9 f965 	bl	80006dc <Mgmt_HardwareSystemPreparing>
 8017412:	4603      	mov	r3, r0
 8017414:	2b00      	cmp	r3, #0
 8017416:	d066      	beq.n	80174e6 <main+0x7b6>
	  system_status.init_state = INIT_STATE_FAILED;
 8017418:	4b66      	ldr	r3, [pc, #408]	@ (80175b4 <main+0x884>)
 801741a:	2207      	movs	r2, #7
 801741c:	701a      	strb	r2, [r3, #0]
      system_status.program_state = PROGRAM_STATE_ERROR;
 801741e:	4b65      	ldr	r3, [pc, #404]	@ (80175b4 <main+0x884>)
 8017420:	2202      	movs	r2, #2
 8017422:	705a      	strb	r2, [r3, #1]
	  sprintf(boot_log, "[ ER ] System Hardware Preparing Fail!...\r\n[ ER ] Something wrong in Hardware Start-up\r\n");
 8017424:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8017428:	4963      	ldr	r1, [pc, #396]	@ (80175b8 <main+0x888>)
 801742a:	4618      	mov	r0, r3
 801742c:	f00a fd78 	bl	8021f20 <siprintf>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017430:	2300      	movs	r3, #0
 8017432:	f8c7 3380 	str.w	r3, [r7, #896]	@ 0x380
 8017436:	e017      	b.n	8017468 <main+0x738>
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 8017438:	bf00      	nop
 801743a:	485d      	ldr	r0, [pc, #372]	@ (80175b0 <main+0x880>)
 801743c:	f7ff f8fb 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8017440:	4603      	mov	r3, r0
 8017442:	2b00      	cmp	r3, #0
 8017444:	d0f9      	beq.n	801743a <main+0x70a>
	      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 8017446:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 801744a:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 801744e:	f8d7 3380 	ldr.w	r3, [r7, #896]	@ 0x380
 8017452:	4413      	add	r3, r2
 8017454:	781b      	ldrb	r3, [r3, #0]
 8017456:	4619      	mov	r1, r3
 8017458:	4855      	ldr	r0, [pc, #340]	@ (80175b0 <main+0x880>)
 801745a:	f7ff f927 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 801745e:	f8d7 3380 	ldr.w	r3, [r7, #896]	@ 0x380
 8017462:	3301      	adds	r3, #1
 8017464:	f8c7 3380 	str.w	r3, [r7, #896]	@ 0x380
 8017468:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 801746c:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8017470:	f8d7 3380 	ldr.w	r3, [r7, #896]	@ 0x380
 8017474:	4413      	add	r3, r2
 8017476:	781b      	ldrb	r3, [r3, #0]
 8017478:	2b00      	cmp	r3, #0
 801747a:	d1dd      	bne.n	8017438 <main+0x708>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 801747c:	bf00      	nop
 801747e:	484c      	ldr	r0, [pc, #304]	@ (80175b0 <main+0x880>)
 8017480:	f7ff f8c6 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 8017484:	4603      	mov	r3, r0
 8017486:	2b00      	cmp	r3, #0
 8017488:	d0f9      	beq.n	801747e <main+0x74e>

	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 801748a:	2300      	movs	r3, #0
 801748c:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
 8017490:	e017      	b.n	80174c2 <main+0x792>
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_USB));
 8017492:	bf00      	nop
 8017494:	4849      	ldr	r0, [pc, #292]	@ (80175bc <main+0x88c>)
 8017496:	f7ff f8ce 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 801749a:	4603      	mov	r3, r0
 801749c:	2b00      	cmp	r3, #0
 801749e:	d0f9      	beq.n	8017494 <main+0x764>
	      LL_USART_TransmitData8(UART_USB, (uint8_t)boot_log[i]);
 80174a0:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80174a4:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80174a8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 80174ac:	4413      	add	r3, r2
 80174ae:	781b      	ldrb	r3, [r3, #0]
 80174b0:	4619      	mov	r1, r3
 80174b2:	4842      	ldr	r0, [pc, #264]	@ (80175bc <main+0x88c>)
 80174b4:	f7ff f8fa 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 80174b8:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 80174bc:	3301      	adds	r3, #1
 80174be:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
 80174c2:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 80174c6:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 80174ca:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 80174ce:	4413      	add	r3, r2
 80174d0:	781b      	ldrb	r3, [r3, #0]
 80174d2:	2b00      	cmp	r3, #0
 80174d4:	d1dd      	bne.n	8017492 <main+0x762>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_USB));
 80174d6:	bf00      	nop
 80174d8:	4838      	ldr	r0, [pc, #224]	@ (80175bc <main+0x88c>)
 80174da:	f7ff f899 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 80174de:	4603      	mov	r3, r0
 80174e0:	2b00      	cmp	r3, #0
 80174e2:	d0f9      	beq.n	80174d8 <main+0x7a8>
 80174e4:	e05f      	b.n	80175a6 <main+0x876>
  }else{
	  sprintf(boot_log, "[ OK ] System Hardware Preparing Done...\r\n");
 80174e6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80174ea:	4935      	ldr	r1, [pc, #212]	@ (80175c0 <main+0x890>)
 80174ec:	4618      	mov	r0, r3
 80174ee:	f00a fd17 	bl	8021f20 <siprintf>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 80174f2:	2300      	movs	r3, #0
 80174f4:	f8c7 3378 	str.w	r3, [r7, #888]	@ 0x378
 80174f8:	e017      	b.n	801752a <main+0x7fa>
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_DEBUG));
 80174fa:	bf00      	nop
 80174fc:	482c      	ldr	r0, [pc, #176]	@ (80175b0 <main+0x880>)
 80174fe:	f7ff f89a 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8017502:	4603      	mov	r3, r0
 8017504:	2b00      	cmp	r3, #0
 8017506:	d0f9      	beq.n	80174fc <main+0x7cc>
	      LL_USART_TransmitData8(UART_DEBUG, (uint8_t)boot_log[i]);
 8017508:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 801750c:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8017510:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 8017514:	4413      	add	r3, r2
 8017516:	781b      	ldrb	r3, [r3, #0]
 8017518:	4619      	mov	r1, r3
 801751a:	4825      	ldr	r0, [pc, #148]	@ (80175b0 <main+0x880>)
 801751c:	f7ff f8c6 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 8017520:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 8017524:	3301      	adds	r3, #1
 8017526:	f8c7 3378 	str.w	r3, [r7, #888]	@ 0x378
 801752a:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 801752e:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 8017532:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 8017536:	4413      	add	r3, r2
 8017538:	781b      	ldrb	r3, [r3, #0]
 801753a:	2b00      	cmp	r3, #0
 801753c:	d1dd      	bne.n	80174fa <main+0x7ca>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_DEBUG));
 801753e:	bf00      	nop
 8017540:	481b      	ldr	r0, [pc, #108]	@ (80175b0 <main+0x880>)
 8017542:	f7ff f865 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 8017546:	4603      	mov	r3, r0
 8017548:	2b00      	cmp	r3, #0
 801754a:	d0f9      	beq.n	8017540 <main+0x810>

	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 801754c:	2300      	movs	r3, #0
 801754e:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 8017552:	e017      	b.n	8017584 <main+0x854>
	  {
	      while (!LL_USART_IsActiveFlag_TXE(UART_USB));
 8017554:	bf00      	nop
 8017556:	4819      	ldr	r0, [pc, #100]	@ (80175bc <main+0x88c>)
 8017558:	f7ff f86d 	bl	8016636 <LL_USART_IsActiveFlag_TXE_TXFNF>
 801755c:	4603      	mov	r3, r0
 801755e:	2b00      	cmp	r3, #0
 8017560:	d0f9      	beq.n	8017556 <main+0x826>
	      LL_USART_TransmitData8(UART_USB, (uint8_t)boot_log[i]);
 8017562:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8017566:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 801756a:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 801756e:	4413      	add	r3, r2
 8017570:	781b      	ldrb	r3, [r3, #0]
 8017572:	4619      	mov	r1, r3
 8017574:	4811      	ldr	r0, [pc, #68]	@ (80175bc <main+0x88c>)
 8017576:	f7ff f899 	bl	80166ac <LL_USART_TransmitData8>
	  for (uint32_t i = 0; boot_log[i] != '\0'; i++)
 801757a:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 801757e:	3301      	adds	r3, #1
 8017580:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 8017584:	f507 736a 	add.w	r3, r7, #936	@ 0x3a8
 8017588:	f5a3 7255 	sub.w	r2, r3, #852	@ 0x354
 801758c:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 8017590:	4413      	add	r3, r2
 8017592:	781b      	ldrb	r3, [r3, #0]
 8017594:	2b00      	cmp	r3, #0
 8017596:	d1dd      	bne.n	8017554 <main+0x824>
	  }
	  while (!LL_USART_IsActiveFlag_TC(UART_USB));
 8017598:	bf00      	nop
 801759a:	4808      	ldr	r0, [pc, #32]	@ (80175bc <main+0x88c>)
 801759c:	f7ff f838 	bl	8016610 <LL_USART_IsActiveFlag_TC>
 80175a0:	4603      	mov	r3, r0
 80175a2:	2b00      	cmp	r3, #0
 80175a4:	d0f9      	beq.n	801759a <main+0x86a>
  }

  Mgmt_SystemStart();
 80175a6:	f7e9 f8e1 	bl	800076c <Mgmt_SystemStart>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80175aa:	bf00      	nop
 80175ac:	e7fd      	b.n	80175aa <main+0x87a>
 80175ae:	bf00      	nop
 80175b0:	40004400 	.word	0x40004400
 80175b4:	2405a578 	.word	0x2405a578
 80175b8:	08025b30 	.word	0x08025b30
 80175bc:	40011000 	.word	0x40011000
 80175c0:	08025b8c 	.word	0x08025b8c

080175c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80175c4:	b580      	push	{r7, lr}
 80175c6:	b09c      	sub	sp, #112	@ 0x70
 80175c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80175ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80175ce:	224c      	movs	r2, #76	@ 0x4c
 80175d0:	2100      	movs	r1, #0
 80175d2:	4618      	mov	r0, r3
 80175d4:	f00a fd33 	bl	802203e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80175d8:	1d3b      	adds	r3, r7, #4
 80175da:	2220      	movs	r2, #32
 80175dc:	2100      	movs	r1, #0
 80175de:	4618      	mov	r0, r3
 80175e0:	f00a fd2d 	bl	802203e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80175e4:	2002      	movs	r0, #2
 80175e6:	f004 f9e1 	bl	801b9ac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80175ea:	2300      	movs	r3, #0
 80175ec:	603b      	str	r3, [r7, #0]
 80175ee:	4b31      	ldr	r3, [pc, #196]	@ (80176b4 <SystemClock_Config+0xf0>)
 80175f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175f2:	4a30      	ldr	r2, [pc, #192]	@ (80176b4 <SystemClock_Config+0xf0>)
 80175f4:	f023 0301 	bic.w	r3, r3, #1
 80175f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80175fa:	4b2e      	ldr	r3, [pc, #184]	@ (80176b4 <SystemClock_Config+0xf0>)
 80175fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175fe:	f003 0301 	and.w	r3, r3, #1
 8017602:	603b      	str	r3, [r7, #0]
 8017604:	4b2c      	ldr	r3, [pc, #176]	@ (80176b8 <SystemClock_Config+0xf4>)
 8017606:	699b      	ldr	r3, [r3, #24]
 8017608:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 801760c:	4a2a      	ldr	r2, [pc, #168]	@ (80176b8 <SystemClock_Config+0xf4>)
 801760e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8017612:	6193      	str	r3, [r2, #24]
 8017614:	4b28      	ldr	r3, [pc, #160]	@ (80176b8 <SystemClock_Config+0xf4>)
 8017616:	699b      	ldr	r3, [r3, #24]
 8017618:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 801761c:	603b      	str	r3, [r7, #0]
 801761e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8017620:	bf00      	nop
 8017622:	4b25      	ldr	r3, [pc, #148]	@ (80176b8 <SystemClock_Config+0xf4>)
 8017624:	699b      	ldr	r3, [r3, #24]
 8017626:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801762a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801762e:	d1f8      	bne.n	8017622 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8017630:	2301      	movs	r3, #1
 8017632:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8017634:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8017638:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801763a:	2302      	movs	r3, #2
 801763c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801763e:	2302      	movs	r3, #2
 8017640:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8017642:	2305      	movs	r3, #5
 8017644:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 8017646:	2360      	movs	r3, #96	@ 0x60
 8017648:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 801764a:	2302      	movs	r3, #2
 801764c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;
 801764e:	2308      	movs	r3, #8
 8017650:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8017652:	2302      	movs	r3, #2
 8017654:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8017656:	2308      	movs	r3, #8
 8017658:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 801765a:	2300      	movs	r3, #0
 801765c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 801765e:	2300      	movs	r3, #0
 8017660:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8017662:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017666:	4618      	mov	r0, r3
 8017668:	f004 f9fa 	bl	801ba60 <HAL_RCC_OscConfig>
 801766c:	4603      	mov	r3, r0
 801766e:	2b00      	cmp	r3, #0
 8017670:	d001      	beq.n	8017676 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8017672:	f001 f87f 	bl	8018774 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8017676:	233f      	movs	r3, #63	@ 0x3f
 8017678:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 801767a:	2303      	movs	r3, #3
 801767c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 801767e:	2300      	movs	r3, #0
 8017680:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8017682:	2308      	movs	r3, #8
 8017684:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8017686:	2340      	movs	r3, #64	@ 0x40
 8017688:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 801768a:	2340      	movs	r3, #64	@ 0x40
 801768c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 801768e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017692:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8017694:	2340      	movs	r3, #64	@ 0x40
 8017696:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8017698:	1d3b      	adds	r3, r7, #4
 801769a:	2102      	movs	r1, #2
 801769c:	4618      	mov	r0, r3
 801769e:	f004 fe39 	bl	801c314 <HAL_RCC_ClockConfig>
 80176a2:	4603      	mov	r3, r0
 80176a4:	2b00      	cmp	r3, #0
 80176a6:	d001      	beq.n	80176ac <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80176a8:	f001 f864 	bl	8018774 <Error_Handler>
  }
}
 80176ac:	bf00      	nop
 80176ae:	3770      	adds	r7, #112	@ 0x70
 80176b0:	46bd      	mov	sp, r7
 80176b2:	bd80      	pop	{r7, pc}
 80176b4:	58000400 	.word	0x58000400
 80176b8:	58024800 	.word	0x58024800

080176bc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80176bc:	b580      	push	{r7, lr}
 80176be:	b0be      	sub	sp, #248	@ 0xf8
 80176c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C2_Init 0 */

  /* USER CODE END I2C2_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80176c2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80176c6:	2200      	movs	r2, #0
 80176c8:	601a      	str	r2, [r3, #0]
 80176ca:	605a      	str	r2, [r3, #4]
 80176cc:	609a      	str	r2, [r3, #8]
 80176ce:	60da      	str	r2, [r3, #12]
 80176d0:	611a      	str	r2, [r3, #16]
 80176d2:	615a      	str	r2, [r3, #20]
 80176d4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80176d6:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80176da:	2200      	movs	r2, #0
 80176dc:	601a      	str	r2, [r3, #0]
 80176de:	605a      	str	r2, [r3, #4]
 80176e0:	609a      	str	r2, [r3, #8]
 80176e2:	60da      	str	r2, [r3, #12]
 80176e4:	611a      	str	r2, [r3, #16]
 80176e6:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80176e8:	463b      	mov	r3, r7
 80176ea:	22c0      	movs	r2, #192	@ 0xc0
 80176ec:	2100      	movs	r1, #0
 80176ee:	4618      	mov	r0, r3
 80176f0:	f00a fca5 	bl	802203e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80176f4:	f04f 0208 	mov.w	r2, #8
 80176f8:	f04f 0300 	mov.w	r3, #0
 80176fc:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8017700:	2300      	movs	r3, #0
 8017702:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017706:	463b      	mov	r3, r7
 8017708:	4618      	mov	r0, r3
 801770a:	f005 f9bb 	bl	801ca84 <HAL_RCCEx_PeriphCLKConfig>
 801770e:	4603      	mov	r3, r0
 8017710:	2b00      	cmp	r3, #0
 8017712:	d001      	beq.n	8017718 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8017714:	f001 f82e 	bl	8018774 <Error_Handler>
  }

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 8017718:	2002      	movs	r0, #2
 801771a:	f7fe fff3 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  /**I2C2 GPIO Configuration
  PB10   ------> I2C2_SCL
  PB11   ------> I2C2_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11;
 801771e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8017722:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8017726:	2302      	movs	r3, #2
 8017728:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 801772c:	2300      	movs	r3, #0
 801772e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8017732:	2301      	movs	r3, #1
 8017734:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8017738:	2300      	movs	r3, #0
 801773a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 801773e:	2304      	movs	r3, #4
 8017740:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8017744:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8017748:	4619      	mov	r1, r3
 801774a:	481d      	ldr	r0, [pc, #116]	@ (80177c0 <MX_I2C2_Init+0x104>)
 801774c:	f008 fa3a 	bl	801fbc4 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 8017750:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8017754:	f7fe fff2 	bl	801673c <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C2_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C2);
 8017758:	481a      	ldr	r0, [pc, #104]	@ (80177c4 <MX_I2C2_Init+0x108>)
 801775a:	f7fe fdd3 	bl	8016304 <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C2, 0, LL_I2C_OWNADDRESS2_NOMASK);
 801775e:	2200      	movs	r2, #0
 8017760:	2100      	movs	r1, #0
 8017762:	4818      	ldr	r0, [pc, #96]	@ (80177c4 <MX_I2C2_Init+0x108>)
 8017764:	f7fe fda6 	bl	80162b4 <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C2);
 8017768:	4816      	ldr	r0, [pc, #88]	@ (80177c4 <MX_I2C2_Init+0x108>)
 801776a:	f7fe fdbb 	bl	80162e4 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C2);
 801776e:	4815      	ldr	r0, [pc, #84]	@ (80177c4 <MX_I2C2_Init+0x108>)
 8017770:	f7fe fd8f 	bl	8016292 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C2);
 8017774:	4813      	ldr	r0, [pc, #76]	@ (80177c4 <MX_I2C2_Init+0x108>)
 8017776:	f7fe fd7c 	bl	8016272 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 801777a:	2300      	movs	r3, #0
 801777c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  I2C_InitStruct.Timing = 0x00501E6C;
 8017780:	4b11      	ldr	r3, [pc, #68]	@ (80177c8 <MX_I2C2_Init+0x10c>)
 8017782:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8017786:	2300      	movs	r3, #0
 8017788:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  I2C_InitStruct.DigitalFilter = 0;
 801778c:	2300      	movs	r3, #0
 801778e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  I2C_InitStruct.OwnAddress1 = 0;
 8017792:	2300      	movs	r3, #0
 8017794:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8017798:	2300      	movs	r3, #0
 801779a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 801779e:	2300      	movs	r3, #0
 80177a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_I2C_Init(I2C2, &I2C_InitStruct);
 80177a4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80177a8:	4619      	mov	r1, r3
 80177aa:	4806      	ldr	r0, [pc, #24]	@ (80177c4 <MX_I2C2_Init+0x108>)
 80177ac:	f008 fb1c 	bl	801fde8 <LL_I2C_Init>
  /* USER CODE BEGIN I2C2_Init 2 */
  peripherals[7].errorCode = Sys_OK;
 80177b0:	4b06      	ldr	r3, [pc, #24]	@ (80177cc <MX_I2C2_Init+0x110>)
 80177b2:	2200      	movs	r2, #0
 80177b4:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
  /* USER CODE END I2C2_Init 2 */

}
 80177b8:	bf00      	nop
 80177ba:	37f8      	adds	r7, #248	@ 0xf8
 80177bc:	46bd      	mov	sp, r7
 80177be:	bd80      	pop	{r7, pc}
 80177c0:	58020400 	.word	0x58020400
 80177c4:	40005800 	.word	0x40005800
 80177c8:	00501e6c 	.word	0x00501e6c
 80177cc:	240148e0 	.word	0x240148e0

080177d0 <MX_SDMMC1_MMC_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_MMC_Init(void)
{
 80177d0:	b580      	push	{r7, lr}
 80177d2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hmmc1.Instance = SDMMC1;
 80177d4:	4b0f      	ldr	r3, [pc, #60]	@ (8017814 <MX_SDMMC1_MMC_Init+0x44>)
 80177d6:	4a10      	ldr	r2, [pc, #64]	@ (8017818 <MX_SDMMC1_MMC_Init+0x48>)
 80177d8:	601a      	str	r2, [r3, #0]
  hmmc1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80177da:	4b0e      	ldr	r3, [pc, #56]	@ (8017814 <MX_SDMMC1_MMC_Init+0x44>)
 80177dc:	2200      	movs	r2, #0
 80177de:	605a      	str	r2, [r3, #4]
  hmmc1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80177e0:	4b0c      	ldr	r3, [pc, #48]	@ (8017814 <MX_SDMMC1_MMC_Init+0x44>)
 80177e2:	2200      	movs	r2, #0
 80177e4:	609a      	str	r2, [r3, #8]
  hmmc1.Init.BusWide = SDMMC_BUS_WIDE_8B;
 80177e6:	4b0b      	ldr	r3, [pc, #44]	@ (8017814 <MX_SDMMC1_MMC_Init+0x44>)
 80177e8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80177ec:	60da      	str	r2, [r3, #12]
  hmmc1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80177ee:	4b09      	ldr	r3, [pc, #36]	@ (8017814 <MX_SDMMC1_MMC_Init+0x44>)
 80177f0:	2200      	movs	r2, #0
 80177f2:	611a      	str	r2, [r3, #16]
  hmmc1.Init.ClockDiv = 4;
 80177f4:	4b07      	ldr	r3, [pc, #28]	@ (8017814 <MX_SDMMC1_MMC_Init+0x44>)
 80177f6:	2204      	movs	r2, #4
 80177f8:	615a      	str	r2, [r3, #20]
  if (HAL_MMC_Init(&hmmc1) != HAL_OK)
 80177fa:	4806      	ldr	r0, [pc, #24]	@ (8017814 <MX_SDMMC1_MMC_Init+0x44>)
 80177fc:	f002 fd12 	bl	801a224 <HAL_MMC_Init>
 8017800:	4603      	mov	r3, r0
 8017802:	2b00      	cmp	r3, #0
 8017804:	d104      	bne.n	8017810 <MX_SDMMC1_MMC_Init+0x40>
  {
    return;
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */
  peripherals[8].errorCode = Sys_OK;
 8017806:	4b05      	ldr	r3, [pc, #20]	@ (801781c <MX_SDMMC1_MMC_Init+0x4c>)
 8017808:	2200      	movs	r2, #0
 801780a:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
 801780e:	e000      	b.n	8017812 <MX_SDMMC1_MMC_Init+0x42>
    return;
 8017810:	bf00      	nop
  /* USER CODE END SDMMC1_Init 2 */

}
 8017812:	bd80      	pop	{r7, pc}
 8017814:	2405a57c 	.word	0x2405a57c
 8017818:	52007000 	.word	0x52007000
 801781c:	240148e0 	.word	0x240148e0

08017820 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8017820:	b580      	push	{r7, lr}
 8017822:	b0c0      	sub	sp, #256	@ 0x100
 8017824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 0 */

  /* USER CODE END SPI4_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8017826:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 801782a:	2228      	movs	r2, #40	@ 0x28
 801782c:	2100      	movs	r1, #0
 801782e:	4618      	mov	r0, r3
 8017830:	f00a fc05 	bl	802203e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017834:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8017838:	2200      	movs	r2, #0
 801783a:	601a      	str	r2, [r3, #0]
 801783c:	605a      	str	r2, [r3, #4]
 801783e:	609a      	str	r2, [r3, #8]
 8017840:	60da      	str	r2, [r3, #12]
 8017842:	611a      	str	r2, [r3, #16]
 8017844:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017846:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 801784a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 801784e:	4618      	mov	r0, r3
 8017850:	23c0      	movs	r3, #192	@ 0xc0
 8017852:	461a      	mov	r2, r3
 8017854:	2100      	movs	r1, #0
 8017856:	f00a fbf2 	bl	802203e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 801785a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 801785e:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 8017862:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8017866:	f04f 0300 	mov.w	r3, #0
 801786a:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 801786e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017872:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017876:	2200      	movs	r2, #0
 8017878:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801787a:	463b      	mov	r3, r7
 801787c:	4618      	mov	r0, r3
 801787e:	f005 f901 	bl	801ca84 <HAL_RCCEx_PeriphCLKConfig>
 8017882:	4603      	mov	r3, r0
 8017884:	2b00      	cmp	r3, #0
 8017886:	d001      	beq.n	801788c <MX_SPI4_Init+0x6c>
  {
    Error_Handler();
 8017888:	f000 ff74 	bl	8018774 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI4);
 801788c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8017890:	f7fe ff70 	bl	8016774 <LL_APB2_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 8017894:	2010      	movs	r0, #16
 8017896:	f7fe ff35 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  /**SPI4 GPIO Configuration
  PE2   ------> SPI4_SCK
  PE5   ------> SPI4_MISO
  PE6   ------> SPI4_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_5|LL_GPIO_PIN_6;
 801789a:	2364      	movs	r3, #100	@ 0x64
 801789c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80178a0:	2302      	movs	r3, #2
 80178a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80178a6:	2300      	movs	r3, #0
 80178a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80178ac:	2300      	movs	r3, #0
 80178ae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80178b2:	2300      	movs	r3, #0
 80178b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80178b8:	2305      	movs	r3, #5
 80178ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80178be:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80178c2:	4619      	mov	r1, r3
 80178c4:	4821      	ldr	r0, [pc, #132]	@ (801794c <MX_SPI4_Init+0x12c>)
 80178c6:	f008 f97d 	bl	801fbc4 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80178ca:	2300      	movs	r3, #0
 80178cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80178d0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80178d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80178d8:	2307      	movs	r3, #7
 80178da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80178de:	2300      	movs	r3, #0
 80178e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80178e4:	2300      	movs	r3, #0
 80178e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80178ea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80178ee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80178f2:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80178f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80178fa:	2300      	movs	r3, #0
 80178fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8017900:	2300      	movs	r3, #0
 8017902:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  SPI_InitStruct.CRCPoly = 0x0;
 8017906:	2300      	movs	r3, #0
 8017908:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  LL_SPI_Init(SPI4, &SPI_InitStruct);
 801790c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8017910:	4619      	mov	r1, r3
 8017912:	480f      	ldr	r0, [pc, #60]	@ (8017950 <MX_SPI4_Init+0x130>)
 8017914:	f009 fe3a 	bl	802158c <LL_SPI_Init>
  LL_SPI_SetStandard(SPI4, LL_SPI_PROTOCOL_MOTOROLA);
 8017918:	2100      	movs	r1, #0
 801791a:	480d      	ldr	r0, [pc, #52]	@ (8017950 <MX_SPI4_Init+0x130>)
 801791c:	f7fe fd22 	bl	8016364 <LL_SPI_SetStandard>
  LL_SPI_SetFIFOThreshold(SPI4, LL_SPI_FIFO_TH_01DATA);
 8017920:	2100      	movs	r1, #0
 8017922:	480b      	ldr	r0, [pc, #44]	@ (8017950 <MX_SPI4_Init+0x130>)
 8017924:	f7fe fd31 	bl	801638a <LL_SPI_SetFIFOThreshold>
  LL_SPI_EnableNSSPulseMgt(SPI4);
 8017928:	4809      	ldr	r0, [pc, #36]	@ (8017950 <MX_SPI4_Init+0x130>)
 801792a:	f7fe fd41 	bl	80163b0 <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI4_Init 2 */
  LL_SPI_Enable(SPI4);
 801792e:	4808      	ldr	r0, [pc, #32]	@ (8017950 <MX_SPI4_Init+0x130>)
 8017930:	f7fe fcf8 	bl	8016324 <LL_SPI_Enable>
  LL_SPI_StartMasterTransfer(SPI4);
 8017934:	4806      	ldr	r0, [pc, #24]	@ (8017950 <MX_SPI4_Init+0x130>)
 8017936:	f7fe fd05 	bl	8016344 <LL_SPI_StartMasterTransfer>
  peripherals[10].errorCode = Sys_OK;
 801793a:	4b06      	ldr	r3, [pc, #24]	@ (8017954 <MX_SPI4_Init+0x134>)
 801793c:	2200      	movs	r2, #0
 801793e:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
  /* USER CODE END SPI4_Init 2 */

}
 8017942:	bf00      	nop
 8017944:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8017948:	46bd      	mov	sp, r7
 801794a:	bd80      	pop	{r7, pc}
 801794c:	58021000 	.word	0x58021000
 8017950:	40013400 	.word	0x40013400
 8017954:	240148e0 	.word	0x240148e0

08017958 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8017958:	b580      	push	{r7, lr}
 801795a:	b0c0      	sub	sp, #256	@ 0x100
 801795c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 0 */

  /* USER CODE END SPI5_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 801795e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8017962:	2228      	movs	r2, #40	@ 0x28
 8017964:	2100      	movs	r1, #0
 8017966:	4618      	mov	r0, r3
 8017968:	f00a fb69 	bl	802203e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 801796c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8017970:	2200      	movs	r2, #0
 8017972:	601a      	str	r2, [r3, #0]
 8017974:	605a      	str	r2, [r3, #4]
 8017976:	609a      	str	r2, [r3, #8]
 8017978:	60da      	str	r2, [r3, #12]
 801797a:	611a      	str	r2, [r3, #16]
 801797c:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801797e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017982:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017986:	4618      	mov	r0, r3
 8017988:	23c0      	movs	r3, #192	@ 0xc0
 801798a:	461a      	mov	r2, r3
 801798c:	2100      	movs	r1, #0
 801798e:	f00a fb56 	bl	802203e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8017992:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017996:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 801799a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801799e:	f04f 0300 	mov.w	r3, #0
 80179a2:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80179a6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80179aa:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80179ae:	2200      	movs	r2, #0
 80179b0:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80179b2:	463b      	mov	r3, r7
 80179b4:	4618      	mov	r0, r3
 80179b6:	f005 f865 	bl	801ca84 <HAL_RCCEx_PeriphCLKConfig>
 80179ba:	4603      	mov	r3, r0
 80179bc:	2b00      	cmp	r3, #0
 80179be:	d001      	beq.n	80179c4 <MX_SPI5_Init+0x6c>
  {
    Error_Handler();
 80179c0:	f000 fed8 	bl	8018774 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI5);
 80179c4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80179c8:	f7fe fed4 	bl	8016774 <LL_APB2_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOF);
 80179cc:	2020      	movs	r0, #32
 80179ce:	f7fe fe99 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  PF6   ------> SPI5_NSS
  PF7   ------> SPI5_SCK
  PF8   ------> SPI5_MISO
  PF9   ------> SPI5_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 80179d2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80179d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80179da:	2302      	movs	r3, #2
 80179dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80179e0:	2300      	movs	r3, #0
 80179e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80179e6:	2300      	movs	r3, #0
 80179e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80179ec:	2300      	movs	r3, #0
 80179ee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80179f2:	2305      	movs	r3, #5
 80179f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80179f8:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80179fc:	4619      	mov	r1, r3
 80179fe:	483a      	ldr	r0, [pc, #232]	@ (8017ae8 <MX_SPI5_Init+0x190>)
 8017a00:	f008 f8e0 	bl	801fbc4 <LL_GPIO_Init>

  /* SPI5 DMA Init */

  /* SPI5_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_STREAM_7, LL_DMAMUX1_REQ_SPI5_TX);
 8017a04:	2256      	movs	r2, #86	@ 0x56
 8017a06:	2107      	movs	r1, #7
 8017a08:	4838      	ldr	r0, [pc, #224]	@ (8017aec <MX_SPI5_Init+0x194>)
 8017a0a:	f7fe fff5 	bl	80169f8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8017a0e:	2240      	movs	r2, #64	@ 0x40
 8017a10:	2107      	movs	r1, #7
 8017a12:	4836      	ldr	r0, [pc, #216]	@ (8017aec <MX_SPI5_Init+0x194>)
 8017a14:	f7fe fee6 	bl	80167e4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_7, LL_DMA_PRIORITY_LOW);
 8017a18:	2200      	movs	r2, #0
 8017a1a:	2107      	movs	r1, #7
 8017a1c:	4833      	ldr	r0, [pc, #204]	@ (8017aec <MX_SPI5_Init+0x194>)
 8017a1e:	f7fe ffc5 	bl	80169ac <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_7, LL_DMA_MODE_NORMAL);
 8017a22:	2200      	movs	r2, #0
 8017a24:	2107      	movs	r1, #7
 8017a26:	4831      	ldr	r0, [pc, #196]	@ (8017aec <MX_SPI5_Init+0x194>)
 8017a28:	f7fe ff02 	bl	8016830 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_7, LL_DMA_PERIPH_NOINCREMENT);
 8017a2c:	2200      	movs	r2, #0
 8017a2e:	2107      	movs	r1, #7
 8017a30:	482e      	ldr	r0, [pc, #184]	@ (8017aec <MX_SPI5_Init+0x194>)
 8017a32:	f7fe ff23 	bl	801687c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_7, LL_DMA_MEMORY_INCREMENT);
 8017a36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8017a3a:	2107      	movs	r1, #7
 8017a3c:	482b      	ldr	r0, [pc, #172]	@ (8017aec <MX_SPI5_Init+0x194>)
 8017a3e:	f7fe ff43 	bl	80168c8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_7, LL_DMA_PDATAALIGN_BYTE);
 8017a42:	2200      	movs	r2, #0
 8017a44:	2107      	movs	r1, #7
 8017a46:	4829      	ldr	r0, [pc, #164]	@ (8017aec <MX_SPI5_Init+0x194>)
 8017a48:	f7fe ff64 	bl	8016914 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_7, LL_DMA_MDATAALIGN_BYTE);
 8017a4c:	2200      	movs	r2, #0
 8017a4e:	2107      	movs	r1, #7
 8017a50:	4826      	ldr	r0, [pc, #152]	@ (8017aec <MX_SPI5_Init+0x194>)
 8017a52:	f7fe ff85 	bl	8016960 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_7);
 8017a56:	2107      	movs	r1, #7
 8017a58:	4824      	ldr	r0, [pc, #144]	@ (8017aec <MX_SPI5_Init+0x194>)
 8017a5a:	f7fe fffd 	bl	8016a58 <LL_DMA_DisableFifoMode>

  /* SPI5 interrupt Init */
  NVIC_SetPriority(SPI5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 8017a5e:	f7fe fb6f 	bl	8016140 <__NVIC_GetPriorityGrouping>
 8017a62:	4603      	mov	r3, r0
 8017a64:	2200      	movs	r2, #0
 8017a66:	2107      	movs	r1, #7
 8017a68:	4618      	mov	r0, r3
 8017a6a:	f7fe fbbf 	bl	80161ec <NVIC_EncodePriority>
 8017a6e:	4603      	mov	r3, r0
 8017a70:	4619      	mov	r1, r3
 8017a72:	2055      	movs	r0, #85	@ 0x55
 8017a74:	f7fe fb90 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(SPI5_IRQn);
 8017a78:	2055      	movs	r0, #85	@ 0x55
 8017a7a:	f7fe fb6f 	bl	801615c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8017a7e:	2300      	movs	r3, #0
 8017a80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  SPI_InitStruct.Mode = LL_SPI_MODE_SLAVE;
 8017a84:	2300      	movs	r3, #0
 8017a86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8017a8a:	2307      	movs	r3, #7
 8017a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8017a90:	2300      	movs	r3, #0
 8017a92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8017a96:	2300      	movs	r3, #0
 8017a98:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  SPI_InitStruct.NSS = LL_SPI_NSS_HARD_INPUT;
 8017a9c:	2300      	movs	r3, #0
 8017a9e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8017aa2:	2300      	movs	r3, #0
 8017aa4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8017aa8:	2300      	movs	r3, #0
 8017aaa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  SPI_InitStruct.CRCPoly = 0x0;
 8017aae:	2300      	movs	r3, #0
 8017ab0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  LL_SPI_Init(SPI5, &SPI_InitStruct);
 8017ab4:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8017ab8:	4619      	mov	r1, r3
 8017aba:	480d      	ldr	r0, [pc, #52]	@ (8017af0 <MX_SPI5_Init+0x198>)
 8017abc:	f009 fd66 	bl	802158c <LL_SPI_Init>
  LL_SPI_SetStandard(SPI5, LL_SPI_PROTOCOL_MOTOROLA);
 8017ac0:	2100      	movs	r1, #0
 8017ac2:	480b      	ldr	r0, [pc, #44]	@ (8017af0 <MX_SPI5_Init+0x198>)
 8017ac4:	f7fe fc4e 	bl	8016364 <LL_SPI_SetStandard>
  LL_SPI_SetFIFOThreshold(SPI5, LL_SPI_FIFO_TH_01DATA);
 8017ac8:	2100      	movs	r1, #0
 8017aca:	4809      	ldr	r0, [pc, #36]	@ (8017af0 <MX_SPI5_Init+0x198>)
 8017acc:	f7fe fc5d 	bl	801638a <LL_SPI_SetFIFOThreshold>
  LL_SPI_DisableNSSPulseMgt(SPI5);
 8017ad0:	4807      	ldr	r0, [pc, #28]	@ (8017af0 <MX_SPI5_Init+0x198>)
 8017ad2:	f7fe fc7d 	bl	80163d0 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI5_Init 2 */

  peripherals[11].errorCode = Sys_OK;
 8017ad6:	4b07      	ldr	r3, [pc, #28]	@ (8017af4 <MX_SPI5_Init+0x19c>)
 8017ad8:	2200      	movs	r2, #0
 8017ada:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
  /* USER CODE END SPI5_Init 2 */

}
 8017ade:	bf00      	nop
 8017ae0:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8017ae4:	46bd      	mov	sp, r7
 8017ae6:	bd80      	pop	{r7, pc}
 8017ae8:	58021400 	.word	0x58021400
 8017aec:	40020000 	.word	0x40020000
 8017af0:	40015000 	.word	0x40015000
 8017af4:	240148e0 	.word	0x240148e0

08017af8 <MX_SPI6_Init>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 8017af8:	b580      	push	{r7, lr}
 8017afa:	b0c0      	sub	sp, #256	@ 0x100
 8017afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 0 */

  /* USER CODE END SPI6_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8017afe:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8017b02:	2228      	movs	r2, #40	@ 0x28
 8017b04:	2100      	movs	r1, #0
 8017b06:	4618      	mov	r0, r3
 8017b08:	f00a fa99 	bl	802203e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017b0c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8017b10:	2200      	movs	r2, #0
 8017b12:	601a      	str	r2, [r3, #0]
 8017b14:	605a      	str	r2, [r3, #4]
 8017b16:	609a      	str	r2, [r3, #8]
 8017b18:	60da      	str	r2, [r3, #12]
 8017b1a:	611a      	str	r2, [r3, #16]
 8017b1c:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017b1e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b22:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017b26:	4618      	mov	r0, r3
 8017b28:	23c0      	movs	r3, #192	@ 0xc0
 8017b2a:	461a      	mov	r2, r3
 8017b2c:	2100      	movs	r1, #0
 8017b2e:	f00a fa86 	bl	802203e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8017b32:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b36:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 8017b3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8017b3e:	f04f 0300 	mov.w	r3, #0
 8017b42:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.PLL2.PLL2M = 5;
 8017b46:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b4a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017b4e:	2205      	movs	r2, #5
 8017b50:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 48;
 8017b52:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b56:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017b5a:	2230      	movs	r2, #48	@ 0x30
 8017b5c:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8017b5e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b62:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017b66:	2202      	movs	r2, #2
 8017b68:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 6;
 8017b6a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b6e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017b72:	2206      	movs	r2, #6
 8017b74:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 4;
 8017b76:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b7a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017b7e:	2204      	movs	r2, #4
 8017b80:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8017b82:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b86:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017b8a:	2280      	movs	r2, #128	@ 0x80
 8017b8c:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8017b8e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b92:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017b96:	2200      	movs	r2, #0
 8017b98:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8017b9a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017b9e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017ba2:	2200      	movs	r2, #0
 8017ba4:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_PLL2;
 8017ba6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8017baa:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8017bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017bb2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017bb6:	463b      	mov	r3, r7
 8017bb8:	4618      	mov	r0, r3
 8017bba:	f004 ff63 	bl	801ca84 <HAL_RCCEx_PeriphCLKConfig>
 8017bbe:	4603      	mov	r3, r0
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	d001      	beq.n	8017bc8 <MX_SPI6_Init+0xd0>
  {
    Error_Handler();
 8017bc4:	f000 fdd6 	bl	8018774 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB4_GRP1_EnableClock(LL_APB4_GRP1_PERIPH_SPI6);
 8017bc8:	2020      	movs	r0, #32
 8017bca:	f7fe fdef 	bl	80167ac <LL_APB4_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8017bce:	2001      	movs	r0, #1
 8017bd0:	f7fe fd98 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  /**SPI6 GPIO Configuration
  PA5   ------> SPI6_SCK
  PA6   ------> SPI6_MISO
  PA7   ------> SPI6_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8017bd4:	23e0      	movs	r3, #224	@ 0xe0
 8017bd6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8017bda:	2302      	movs	r3, #2
 8017bdc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8017be0:	2300      	movs	r3, #0
 8017be2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8017be6:	2300      	movs	r3, #0
 8017be8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8017bec:	2300      	movs	r3, #0
 8017bee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8017bf2:	2308      	movs	r3, #8
 8017bf4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017bf8:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8017bfc:	4619      	mov	r1, r3
 8017bfe:	4850      	ldr	r0, [pc, #320]	@ (8017d40 <MX_SPI6_Init+0x248>)
 8017c00:	f007 ffe0 	bl	801fbc4 <LL_GPIO_Init>

  /* SPI6 DMA Init */

  /* SPI6_RX Init */
  LL_BDMA_SetPeriphRequest(BDMA, LL_BDMA_CHANNEL_0, LL_DMAMUX2_REQ_SPI6_RX);
 8017c04:	220b      	movs	r2, #11
 8017c06:	2100      	movs	r1, #0
 8017c08:	484e      	ldr	r0, [pc, #312]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c0a:	f7ff f853 	bl	8016cb4 <LL_BDMA_SetPeriphRequest>

  LL_BDMA_SetDataTransferDirection(BDMA, LL_BDMA_CHANNEL_0, LL_BDMA_DIRECTION_PERIPH_TO_MEMORY);
 8017c0e:	2200      	movs	r2, #0
 8017c10:	2100      	movs	r1, #0
 8017c12:	484c      	ldr	r0, [pc, #304]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c14:	f7fe ff42 	bl	8016a9c <LL_BDMA_SetDataTransferDirection>

  LL_BDMA_SetChannelPriorityLevel(BDMA, LL_BDMA_CHANNEL_0, LL_BDMA_PRIORITY_LOW);
 8017c18:	2200      	movs	r2, #0
 8017c1a:	2100      	movs	r1, #0
 8017c1c:	4849      	ldr	r0, [pc, #292]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c1e:	f7ff f823 	bl	8016c68 <LL_BDMA_SetChannelPriorityLevel>

  LL_BDMA_SetMode(BDMA, LL_BDMA_CHANNEL_0, LL_BDMA_MODE_NORMAL);
 8017c22:	2200      	movs	r2, #0
 8017c24:	2100      	movs	r1, #0
 8017c26:	4847      	ldr	r0, [pc, #284]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c28:	f7fe ff60 	bl	8016aec <LL_BDMA_SetMode>

  LL_BDMA_SetPeriphIncMode(BDMA, LL_BDMA_CHANNEL_0, LL_BDMA_PERIPH_NOINCREMENT);
 8017c2c:	2200      	movs	r2, #0
 8017c2e:	2100      	movs	r1, #0
 8017c30:	4844      	ldr	r0, [pc, #272]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c32:	f7fe ff81 	bl	8016b38 <LL_BDMA_SetPeriphIncMode>

  LL_BDMA_SetMemoryIncMode(BDMA, LL_BDMA_CHANNEL_0, LL_BDMA_MEMORY_INCREMENT);
 8017c36:	2280      	movs	r2, #128	@ 0x80
 8017c38:	2100      	movs	r1, #0
 8017c3a:	4842      	ldr	r0, [pc, #264]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c3c:	f7fe ffa2 	bl	8016b84 <LL_BDMA_SetMemoryIncMode>

  LL_BDMA_SetPeriphSize(BDMA, LL_BDMA_CHANNEL_0, LL_BDMA_PDATAALIGN_BYTE);
 8017c40:	2200      	movs	r2, #0
 8017c42:	2100      	movs	r1, #0
 8017c44:	483f      	ldr	r0, [pc, #252]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c46:	f7fe ffc3 	bl	8016bd0 <LL_BDMA_SetPeriphSize>

  LL_BDMA_SetMemorySize(BDMA, LL_BDMA_CHANNEL_0, LL_BDMA_MDATAALIGN_BYTE);
 8017c4a:	2200      	movs	r2, #0
 8017c4c:	2100      	movs	r1, #0
 8017c4e:	483d      	ldr	r0, [pc, #244]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c50:	f7fe ffe4 	bl	8016c1c <LL_BDMA_SetMemorySize>

  /* SPI6_TX Init */
  LL_BDMA_SetPeriphRequest(BDMA, LL_BDMA_CHANNEL_1, LL_DMAMUX2_REQ_SPI6_TX);
 8017c54:	220c      	movs	r2, #12
 8017c56:	2101      	movs	r1, #1
 8017c58:	483a      	ldr	r0, [pc, #232]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c5a:	f7ff f82b 	bl	8016cb4 <LL_BDMA_SetPeriphRequest>

  LL_BDMA_SetDataTransferDirection(BDMA, LL_BDMA_CHANNEL_1, LL_BDMA_DIRECTION_MEMORY_TO_PERIPH);
 8017c5e:	2210      	movs	r2, #16
 8017c60:	2101      	movs	r1, #1
 8017c62:	4838      	ldr	r0, [pc, #224]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c64:	f7fe ff1a 	bl	8016a9c <LL_BDMA_SetDataTransferDirection>

  LL_BDMA_SetChannelPriorityLevel(BDMA, LL_BDMA_CHANNEL_1, LL_BDMA_PRIORITY_LOW);
 8017c68:	2200      	movs	r2, #0
 8017c6a:	2101      	movs	r1, #1
 8017c6c:	4835      	ldr	r0, [pc, #212]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c6e:	f7fe fffb 	bl	8016c68 <LL_BDMA_SetChannelPriorityLevel>

  LL_BDMA_SetMode(BDMA, LL_BDMA_CHANNEL_1, LL_BDMA_MODE_NORMAL);
 8017c72:	2200      	movs	r2, #0
 8017c74:	2101      	movs	r1, #1
 8017c76:	4833      	ldr	r0, [pc, #204]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c78:	f7fe ff38 	bl	8016aec <LL_BDMA_SetMode>

  LL_BDMA_SetPeriphIncMode(BDMA, LL_BDMA_CHANNEL_1, LL_BDMA_PERIPH_NOINCREMENT);
 8017c7c:	2200      	movs	r2, #0
 8017c7e:	2101      	movs	r1, #1
 8017c80:	4830      	ldr	r0, [pc, #192]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c82:	f7fe ff59 	bl	8016b38 <LL_BDMA_SetPeriphIncMode>

  LL_BDMA_SetMemoryIncMode(BDMA, LL_BDMA_CHANNEL_1, LL_BDMA_MEMORY_NOINCREMENT);
 8017c86:	2200      	movs	r2, #0
 8017c88:	2101      	movs	r1, #1
 8017c8a:	482e      	ldr	r0, [pc, #184]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c8c:	f7fe ff7a 	bl	8016b84 <LL_BDMA_SetMemoryIncMode>

  LL_BDMA_SetPeriphSize(BDMA, LL_BDMA_CHANNEL_1, LL_BDMA_PDATAALIGN_BYTE);
 8017c90:	2200      	movs	r2, #0
 8017c92:	2101      	movs	r1, #1
 8017c94:	482b      	ldr	r0, [pc, #172]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017c96:	f7fe ff9b 	bl	8016bd0 <LL_BDMA_SetPeriphSize>

  LL_BDMA_SetMemorySize(BDMA, LL_BDMA_CHANNEL_1, LL_BDMA_MDATAALIGN_BYTE);
 8017c9a:	2200      	movs	r2, #0
 8017c9c:	2101      	movs	r1, #1
 8017c9e:	4829      	ldr	r0, [pc, #164]	@ (8017d44 <MX_SPI6_Init+0x24c>)
 8017ca0:	f7fe ffbc 	bl	8016c1c <LL_BDMA_SetMemorySize>

  /* SPI6 interrupt Init */
  NVIC_SetPriority(SPI6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 8017ca4:	f7fe fa4c 	bl	8016140 <__NVIC_GetPriorityGrouping>
 8017ca8:	4603      	mov	r3, r0
 8017caa:	2200      	movs	r2, #0
 8017cac:	2107      	movs	r1, #7
 8017cae:	4618      	mov	r0, r3
 8017cb0:	f7fe fa9c 	bl	80161ec <NVIC_EncodePriority>
 8017cb4:	4603      	mov	r3, r0
 8017cb6:	4619      	mov	r1, r3
 8017cb8:	2056      	movs	r0, #86	@ 0x56
 8017cba:	f7fe fa6d 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(SPI6_IRQn);
 8017cbe:	2056      	movs	r0, #86	@ 0x56
 8017cc0:	f7fe fa4c 	bl	801615c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8017cc4:	2300      	movs	r3, #0
 8017cc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8017cca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8017cce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8017cd2:	2307      	movs	r3, #7
 8017cd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8017cd8:	2300      	movs	r3, #0
 8017cda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8017cde:	2300      	movs	r3, #0
 8017ce0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8017ce4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8017ce8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8017cec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8017cf0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8017cf4:	2300      	movs	r3, #0
 8017cf6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8017cfa:	2300      	movs	r3, #0
 8017cfc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  SPI_InitStruct.CRCPoly = 0x0;
 8017d00:	2300      	movs	r3, #0
 8017d02:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  LL_SPI_Init(SPI6, &SPI_InitStruct);
 8017d06:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8017d0a:	4619      	mov	r1, r3
 8017d0c:	480e      	ldr	r0, [pc, #56]	@ (8017d48 <MX_SPI6_Init+0x250>)
 8017d0e:	f009 fc3d 	bl	802158c <LL_SPI_Init>
  LL_SPI_SetStandard(SPI6, LL_SPI_PROTOCOL_MOTOROLA);
 8017d12:	2100      	movs	r1, #0
 8017d14:	480c      	ldr	r0, [pc, #48]	@ (8017d48 <MX_SPI6_Init+0x250>)
 8017d16:	f7fe fb25 	bl	8016364 <LL_SPI_SetStandard>
  LL_SPI_SetFIFOThreshold(SPI6, LL_SPI_FIFO_TH_01DATA);
 8017d1a:	2100      	movs	r1, #0
 8017d1c:	480a      	ldr	r0, [pc, #40]	@ (8017d48 <MX_SPI6_Init+0x250>)
 8017d1e:	f7fe fb34 	bl	801638a <LL_SPI_SetFIFOThreshold>
  LL_SPI_EnableNSSPulseMgt(SPI6);
 8017d22:	4809      	ldr	r0, [pc, #36]	@ (8017d48 <MX_SPI6_Init+0x250>)
 8017d24:	f7fe fb44 	bl	80163b0 <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI6_Init 2 */
  LL_SPI_Enable(SPI6);
 8017d28:	4807      	ldr	r0, [pc, #28]	@ (8017d48 <MX_SPI6_Init+0x250>)
 8017d2a:	f7fe fafb 	bl	8016324 <LL_SPI_Enable>
  peripherals[12].errorCode = Sys_OK;
 8017d2e:	4b07      	ldr	r3, [pc, #28]	@ (8017d4c <MX_SPI6_Init+0x254>)
 8017d30:	2200      	movs	r2, #0
 8017d32:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
  /* USER CODE END SPI6_Init 2 */

}
 8017d36:	bf00      	nop
 8017d38:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8017d3c:	46bd      	mov	sp, r7
 8017d3e:	bd80      	pop	{r7, pc}
 8017d40:	58020000 	.word	0x58020000
 8017d44:	58025400 	.word	0x58025400
 8017d48:	58001400 	.word	0x58001400
 8017d4c:	240148e0 	.word	0x240148e0

08017d50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8017d50:	b580      	push	{r7, lr}
 8017d52:	b086      	sub	sp, #24
 8017d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8017d56:	1d3b      	adds	r3, r7, #4
 8017d58:	2200      	movs	r2, #0
 8017d5a:	601a      	str	r2, [r3, #0]
 8017d5c:	605a      	str	r2, [r3, #4]
 8017d5e:	609a      	str	r2, [r3, #8]
 8017d60:	60da      	str	r2, [r3, #12]
 8017d62:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8017d64:	2001      	movs	r0, #1
 8017d66:	f7fe fd05 	bl	8016774 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8017d6a:	f7fe f9e9 	bl	8016140 <__NVIC_GetPriorityGrouping>
 8017d6e:	4603      	mov	r3, r0
 8017d70:	2200      	movs	r2, #0
 8017d72:	210f      	movs	r1, #15
 8017d74:	4618      	mov	r0, r3
 8017d76:	f7fe fa39 	bl	80161ec <NVIC_EncodePriority>
 8017d7a:	4603      	mov	r3, r0
 8017d7c:	4619      	mov	r1, r3
 8017d7e:	2019      	movs	r0, #25
 8017d80:	f7fe fa0a 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_IRQn);
 8017d84:	2019      	movs	r0, #25
 8017d86:	f7fe f9e9 	bl	801615c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 119;
 8017d8a:	2377      	movs	r3, #119	@ 0x77
 8017d8c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8017d8e:	2300      	movs	r3, #0
 8017d90:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 999;
 8017d92:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8017d96:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8017d98:	2300      	movs	r3, #0
 8017d9a:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 8017d9c:	2300      	movs	r3, #0
 8017d9e:	617b      	str	r3, [r7, #20]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8017da0:	1d3b      	adds	r3, r7, #4
 8017da2:	4619      	mov	r1, r3
 8017da4:	4812      	ldr	r0, [pc, #72]	@ (8017df0 <MX_TIM1_Init+0xa0>)
 8017da6:	f009 fca9 	bl	80216fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8017daa:	4811      	ldr	r0, [pc, #68]	@ (8017df0 <MX_TIM1_Init+0xa0>)
 8017dac:	f7fe fb40 	bl	8016430 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8017db0:	2100      	movs	r1, #0
 8017db2:	480f      	ldr	r0, [pc, #60]	@ (8017df0 <MX_TIM1_Init+0xa0>)
 8017db4:	f7fe fb4c 	bl	8016450 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_UPDATE);
 8017db8:	2120      	movs	r1, #32
 8017dba:	480d      	ldr	r0, [pc, #52]	@ (8017df0 <MX_TIM1_Init+0xa0>)
 8017dbc:	f7fe fb5e 	bl	801647c <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 8017dc0:	2100      	movs	r1, #0
 8017dc2:	480b      	ldr	r0, [pc, #44]	@ (8017df0 <MX_TIM1_Init+0xa0>)
 8017dc4:	f7fe fb6d 	bl	80164a2 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8017dc8:	4809      	ldr	r0, [pc, #36]	@ (8017df0 <MX_TIM1_Init+0xa0>)
 8017dca:	f7fe fb7d 	bl	80164c8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM1_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM1);
 8017dce:	4808      	ldr	r0, [pc, #32]	@ (8017df0 <MX_TIM1_Init+0xa0>)
 8017dd0:	f7fe fb8a 	bl	80164e8 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableUpdateEvent(TIM1);
 8017dd4:	4806      	ldr	r0, [pc, #24]	@ (8017df0 <MX_TIM1_Init+0xa0>)
 8017dd6:	f7fe fb1b 	bl	8016410 <LL_TIM_EnableUpdateEvent>
  LL_TIM_EnableCounter(TIM1);
 8017dda:	4805      	ldr	r0, [pc, #20]	@ (8017df0 <MX_TIM1_Init+0xa0>)
 8017ddc:	f7fe fb08 	bl	80163f0 <LL_TIM_EnableCounter>
  peripherals[13].errorCode = Sys_OK;
 8017de0:	4b04      	ldr	r3, [pc, #16]	@ (8017df4 <MX_TIM1_Init+0xa4>)
 8017de2:	2200      	movs	r2, #0
 8017de4:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  /* USER CODE END TIM1_Init 2 */

}
 8017de8:	bf00      	nop
 8017dea:	3718      	adds	r7, #24
 8017dec:	46bd      	mov	sp, r7
 8017dee:	bd80      	pop	{r7, pc}
 8017df0:	40010000 	.word	0x40010000
 8017df4:	240148e0 	.word	0x240148e0

08017df8 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8017df8:	b580      	push	{r7, lr}
 8017dfa:	b0be      	sub	sp, #248	@ 0xf8
 8017dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART7_Init 0 */

  /* USER CODE END UART7_Init 0 */

  LL_USART_InitTypeDef UART_InitStruct = {0};
 8017dfe:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8017e02:	2220      	movs	r2, #32
 8017e04:	2100      	movs	r1, #0
 8017e06:	4618      	mov	r0, r3
 8017e08:	f00a f919 	bl	802203e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017e0c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8017e10:	2200      	movs	r2, #0
 8017e12:	601a      	str	r2, [r3, #0]
 8017e14:	605a      	str	r2, [r3, #4]
 8017e16:	609a      	str	r2, [r3, #8]
 8017e18:	60da      	str	r2, [r3, #12]
 8017e1a:	611a      	str	r2, [r3, #16]
 8017e1c:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017e1e:	463b      	mov	r3, r7
 8017e20:	22c0      	movs	r2, #192	@ 0xc0
 8017e22:	2100      	movs	r1, #0
 8017e24:	4618      	mov	r0, r3
 8017e26:	f00a f90a 	bl	802203e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8017e2a:	f04f 0202 	mov.w	r2, #2
 8017e2e:	f04f 0300 	mov.w	r3, #0
 8017e32:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8017e36:	2300      	movs	r3, #0
 8017e38:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017e3a:	463b      	mov	r3, r7
 8017e3c:	4618      	mov	r0, r3
 8017e3e:	f004 fe21 	bl	801ca84 <HAL_RCCEx_PeriphCLKConfig>
 8017e42:	4603      	mov	r3, r0
 8017e44:	2b00      	cmp	r3, #0
 8017e46:	d001      	beq.n	8017e4c <MX_UART7_Init+0x54>
  {
    Error_Handler();
 8017e48:	f000 fc94 	bl	8018774 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART7);
 8017e4c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8017e50:	f7fe fc74 	bl	801673c <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 8017e54:	2010      	movs	r0, #16
 8017e56:	f7fe fc55 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  /**UART7 GPIO Configuration
  PE7   ------> UART7_RX
  PE8   ------> UART7_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7|LL_GPIO_PIN_8;
 8017e5a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8017e5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8017e62:	2302      	movs	r3, #2
 8017e64:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8017e68:	2300      	movs	r3, #0
 8017e6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8017e6e:	2300      	movs	r3, #0
 8017e70:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8017e74:	2300      	movs	r3, #0
 8017e76:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8017e7a:	2307      	movs	r3, #7
 8017e7c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8017e80:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8017e84:	4619      	mov	r1, r3
 8017e86:	4843      	ldr	r0, [pc, #268]	@ (8017f94 <MX_UART7_Init+0x19c>)
 8017e88:	f007 fe9c 	bl	801fbc4 <LL_GPIO_Init>

  /* UART7 DMA Init */

  /* UART7_RX Init */
  LL_DMA_SetPeriphRequest(DMA2, LL_DMA_STREAM_1, LL_DMAMUX1_REQ_UART7_RX);
 8017e8c:	224f      	movs	r2, #79	@ 0x4f
 8017e8e:	2101      	movs	r1, #1
 8017e90:	4841      	ldr	r0, [pc, #260]	@ (8017f98 <MX_UART7_Init+0x1a0>)
 8017e92:	f7fe fdb1 	bl	80169f8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8017e96:	2200      	movs	r2, #0
 8017e98:	2101      	movs	r1, #1
 8017e9a:	483f      	ldr	r0, [pc, #252]	@ (8017f98 <MX_UART7_Init+0x1a0>)
 8017e9c:	f7fe fca2 	bl	80167e4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_1, LL_DMA_PRIORITY_LOW);
 8017ea0:	2200      	movs	r2, #0
 8017ea2:	2101      	movs	r1, #1
 8017ea4:	483c      	ldr	r0, [pc, #240]	@ (8017f98 <MX_UART7_Init+0x1a0>)
 8017ea6:	f7fe fd81 	bl	80169ac <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_1, LL_DMA_MODE_CIRCULAR);
 8017eaa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017eae:	2101      	movs	r1, #1
 8017eb0:	4839      	ldr	r0, [pc, #228]	@ (8017f98 <MX_UART7_Init+0x1a0>)
 8017eb2:	f7fe fcbd 	bl	8016830 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_1, LL_DMA_PERIPH_NOINCREMENT);
 8017eb6:	2200      	movs	r2, #0
 8017eb8:	2101      	movs	r1, #1
 8017eba:	4837      	ldr	r0, [pc, #220]	@ (8017f98 <MX_UART7_Init+0x1a0>)
 8017ebc:	f7fe fcde 	bl	801687c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_1, LL_DMA_MEMORY_INCREMENT);
 8017ec0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8017ec4:	2101      	movs	r1, #1
 8017ec6:	4834      	ldr	r0, [pc, #208]	@ (8017f98 <MX_UART7_Init+0x1a0>)
 8017ec8:	f7fe fcfe 	bl	80168c8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_1, LL_DMA_PDATAALIGN_BYTE);
 8017ecc:	2200      	movs	r2, #0
 8017ece:	2101      	movs	r1, #1
 8017ed0:	4831      	ldr	r0, [pc, #196]	@ (8017f98 <MX_UART7_Init+0x1a0>)
 8017ed2:	f7fe fd1f 	bl	8016914 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_1, LL_DMA_MDATAALIGN_BYTE);
 8017ed6:	2200      	movs	r2, #0
 8017ed8:	2101      	movs	r1, #1
 8017eda:	482f      	ldr	r0, [pc, #188]	@ (8017f98 <MX_UART7_Init+0x1a0>)
 8017edc:	f7fe fd40 	bl	8016960 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_1);
 8017ee0:	2101      	movs	r1, #1
 8017ee2:	482d      	ldr	r0, [pc, #180]	@ (8017f98 <MX_UART7_Init+0x1a0>)
 8017ee4:	f7fe fdb8 	bl	8016a58 <LL_DMA_DisableFifoMode>

  /* UART7 interrupt Init */
  NVIC_SetPriority(UART7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 8017ee8:	f7fe f92a 	bl	8016140 <__NVIC_GetPriorityGrouping>
 8017eec:	4603      	mov	r3, r0
 8017eee:	2200      	movs	r2, #0
 8017ef0:	2107      	movs	r1, #7
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	f7fe f97a 	bl	80161ec <NVIC_EncodePriority>
 8017ef8:	4603      	mov	r3, r0
 8017efa:	4619      	mov	r1, r3
 8017efc:	2052      	movs	r0, #82	@ 0x52
 8017efe:	f7fe f94b 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART7_IRQn);
 8017f02:	2052      	movs	r0, #82	@ 0x52
 8017f04:	f7fe f92a 	bl	801615c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8017f08:	2300      	movs	r3, #0
 8017f0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  UART_InitStruct.BaudRate = 115200;
 8017f0e:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8017f12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8017f16:	2300      	movs	r3, #0
 8017f18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8017f1c:	2300      	movs	r3, #0
 8017f1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8017f22:	2300      	movs	r3, #0
 8017f24:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8017f28:	230c      	movs	r3, #12
 8017f2a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8017f2e:	2300      	movs	r3, #0
 8017f30:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8017f34:	2300      	movs	r3, #0
 8017f36:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_USART_Init(UART7, &UART_InitStruct);
 8017f3a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8017f3e:	4619      	mov	r1, r3
 8017f40:	4816      	ldr	r0, [pc, #88]	@ (8017f9c <MX_UART7_Init+0x1a4>)
 8017f42:	f009 fd0d 	bl	8021960 <LL_USART_Init>
  LL_USART_DisableFIFO(UART7);
 8017f46:	4815      	ldr	r0, [pc, #84]	@ (8017f9c <MX_UART7_Init+0x1a4>)
 8017f48:	f7fe faee 	bl	8016528 <LL_USART_DisableFIFO>
  LL_USART_SetTXFIFOThreshold(UART7, LL_USART_FIFOTHRESHOLD_1_8);
 8017f4c:	2100      	movs	r1, #0
 8017f4e:	4813      	ldr	r0, [pc, #76]	@ (8017f9c <MX_UART7_Init+0x1a4>)
 8017f50:	f7fe fafa 	bl	8016548 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(UART7, LL_USART_FIFOTHRESHOLD_1_8);
 8017f54:	2100      	movs	r1, #0
 8017f56:	4811      	ldr	r0, [pc, #68]	@ (8017f9c <MX_UART7_Init+0x1a4>)
 8017f58:	f7fe fb1d 	bl	8016596 <LL_USART_SetRXFIFOThreshold>
  LL_USART_ConfigAsyncMode(UART7);
 8017f5c:	480f      	ldr	r0, [pc, #60]	@ (8017f9c <MX_UART7_Init+0x1a4>)
 8017f5e:	f7fe fb41 	bl	80165e4 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType UART7 */

  /* USER CODE END WKUPType UART7 */

  LL_USART_Enable(UART7);
 8017f62:	480e      	ldr	r0, [pc, #56]	@ (8017f9c <MX_UART7_Init+0x1a4>)
 8017f64:	f7fe fad0 	bl	8016508 <LL_USART_Enable>

  /* Polling UART7 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(UART7))) || (!(LL_USART_IsActiveFlag_REACK(UART7))))
 8017f68:	bf00      	nop
 8017f6a:	480c      	ldr	r0, [pc, #48]	@ (8017f9c <MX_UART7_Init+0x1a4>)
 8017f6c:	f7fe fb76 	bl	801665c <LL_USART_IsActiveFlag_TEACK>
 8017f70:	4603      	mov	r3, r0
 8017f72:	2b00      	cmp	r3, #0
 8017f74:	d0f9      	beq.n	8017f6a <MX_UART7_Init+0x172>
 8017f76:	4809      	ldr	r0, [pc, #36]	@ (8017f9c <MX_UART7_Init+0x1a4>)
 8017f78:	f7fe fb84 	bl	8016684 <LL_USART_IsActiveFlag_REACK>
 8017f7c:	4603      	mov	r3, r0
 8017f7e:	2b00      	cmp	r3, #0
 8017f80:	d0f3      	beq.n	8017f6a <MX_UART7_Init+0x172>
  {
  }
  /* USER CODE BEGIN UART7_Init 2 */
  peripherals[12].errorCode = Sys_OK;
 8017f82:	4b07      	ldr	r3, [pc, #28]	@ (8017fa0 <MX_UART7_Init+0x1a8>)
 8017f84:	2200      	movs	r2, #0
 8017f86:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
  /* USER CODE END UART7_Init 2 */

}
 8017f8a:	bf00      	nop
 8017f8c:	37f8      	adds	r7, #248	@ 0xf8
 8017f8e:	46bd      	mov	sp, r7
 8017f90:	bd80      	pop	{r7, pc}
 8017f92:	bf00      	nop
 8017f94:	58021000 	.word	0x58021000
 8017f98:	40020400 	.word	0x40020400
 8017f9c:	40007800 	.word	0x40007800
 8017fa0:	240148e0 	.word	0x240148e0

08017fa4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8017fa4:	b580      	push	{r7, lr}
 8017fa6:	b0be      	sub	sp, #248	@ 0xf8
 8017fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8017faa:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8017fae:	2220      	movs	r2, #32
 8017fb0:	2100      	movs	r1, #0
 8017fb2:	4618      	mov	r0, r3
 8017fb4:	f00a f843 	bl	802203e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017fb8:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8017fbc:	2200      	movs	r2, #0
 8017fbe:	601a      	str	r2, [r3, #0]
 8017fc0:	605a      	str	r2, [r3, #4]
 8017fc2:	609a      	str	r2, [r3, #8]
 8017fc4:	60da      	str	r2, [r3, #12]
 8017fc6:	611a      	str	r2, [r3, #16]
 8017fc8:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017fca:	463b      	mov	r3, r7
 8017fcc:	22c0      	movs	r2, #192	@ 0xc0
 8017fce:	2100      	movs	r1, #0
 8017fd0:	4618      	mov	r0, r3
 8017fd2:	f00a f834 	bl	802203e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8017fd6:	f04f 0201 	mov.w	r2, #1
 8017fda:	f04f 0300 	mov.w	r3, #0
 8017fde:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8017fe2:	2300      	movs	r3, #0
 8017fe4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017fe6:	463b      	mov	r3, r7
 8017fe8:	4618      	mov	r0, r3
 8017fea:	f004 fd4b 	bl	801ca84 <HAL_RCCEx_PeriphCLKConfig>
 8017fee:	4603      	mov	r3, r0
 8017ff0:	2b00      	cmp	r3, #0
 8017ff2:	d001      	beq.n	8017ff8 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8017ff4:	f000 fbbe 	bl	8018774 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8017ff8:	2010      	movs	r0, #16
 8017ffa:	f7fe fbbb 	bl	8016774 <LL_APB2_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8017ffe:	2001      	movs	r0, #1
 8018000:	f7fe fb80 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8018004:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8018008:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 801800c:	2302      	movs	r3, #2
 801800e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8018012:	2300      	movs	r3, #0
 8018014:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8018018:	2300      	movs	r3, #0
 801801a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 801801e:	2300      	movs	r3, #0
 8018020:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8018024:	2307      	movs	r3, #7
 8018026:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801802a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 801802e:	4619      	mov	r1, r3
 8018030:	4842      	ldr	r0, [pc, #264]	@ (801813c <MX_USART1_UART_Init+0x198>)
 8018032:	f007 fdc7 	bl	801fbc4 <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_STREAM_0, LL_DMAMUX1_REQ_USART1_RX);
 8018036:	2229      	movs	r2, #41	@ 0x29
 8018038:	2100      	movs	r1, #0
 801803a:	4841      	ldr	r0, [pc, #260]	@ (8018140 <MX_USART1_UART_Init+0x19c>)
 801803c:	f7fe fcdc 	bl	80169f8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_0, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8018040:	2200      	movs	r2, #0
 8018042:	2100      	movs	r1, #0
 8018044:	483e      	ldr	r0, [pc, #248]	@ (8018140 <MX_USART1_UART_Init+0x19c>)
 8018046:	f7fe fbcd 	bl	80167e4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_0, LL_DMA_PRIORITY_LOW);
 801804a:	2200      	movs	r2, #0
 801804c:	2100      	movs	r1, #0
 801804e:	483c      	ldr	r0, [pc, #240]	@ (8018140 <MX_USART1_UART_Init+0x19c>)
 8018050:	f7fe fcac 	bl	80169ac <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_0, LL_DMA_MODE_CIRCULAR);
 8018054:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8018058:	2100      	movs	r1, #0
 801805a:	4839      	ldr	r0, [pc, #228]	@ (8018140 <MX_USART1_UART_Init+0x19c>)
 801805c:	f7fe fbe8 	bl	8016830 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_0, LL_DMA_PERIPH_NOINCREMENT);
 8018060:	2200      	movs	r2, #0
 8018062:	2100      	movs	r1, #0
 8018064:	4836      	ldr	r0, [pc, #216]	@ (8018140 <MX_USART1_UART_Init+0x19c>)
 8018066:	f7fe fc09 	bl	801687c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_0, LL_DMA_MEMORY_INCREMENT);
 801806a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801806e:	2100      	movs	r1, #0
 8018070:	4833      	ldr	r0, [pc, #204]	@ (8018140 <MX_USART1_UART_Init+0x19c>)
 8018072:	f7fe fc29 	bl	80168c8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_0, LL_DMA_PDATAALIGN_BYTE);
 8018076:	2200      	movs	r2, #0
 8018078:	2100      	movs	r1, #0
 801807a:	4831      	ldr	r0, [pc, #196]	@ (8018140 <MX_USART1_UART_Init+0x19c>)
 801807c:	f7fe fc4a 	bl	8016914 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_0, LL_DMA_MDATAALIGN_BYTE);
 8018080:	2200      	movs	r2, #0
 8018082:	2100      	movs	r1, #0
 8018084:	482e      	ldr	r0, [pc, #184]	@ (8018140 <MX_USART1_UART_Init+0x19c>)
 8018086:	f7fe fc6b 	bl	8016960 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_0);
 801808a:	2100      	movs	r1, #0
 801808c:	482c      	ldr	r0, [pc, #176]	@ (8018140 <MX_USART1_UART_Init+0x19c>)
 801808e:	f7fe fce3 	bl	8016a58 <LL_DMA_DisableFifoMode>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 8018092:	f7fe f855 	bl	8016140 <__NVIC_GetPriorityGrouping>
 8018096:	4603      	mov	r3, r0
 8018098:	2200      	movs	r2, #0
 801809a:	2107      	movs	r1, #7
 801809c:	4618      	mov	r0, r3
 801809e:	f7fe f8a5 	bl	80161ec <NVIC_EncodePriority>
 80180a2:	4603      	mov	r3, r0
 80180a4:	4619      	mov	r1, r3
 80180a6:	2025      	movs	r0, #37	@ 0x25
 80180a8:	f7fe f876 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 80180ac:	2025      	movs	r0, #37	@ 0x25
 80180ae:	f7fe f855 	bl	801615c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80180b2:	2300      	movs	r3, #0
 80180b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  USART_InitStruct.BaudRate = 115200;
 80180b8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80180bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80180c0:	2300      	movs	r3, #0
 80180c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80180c6:	2300      	movs	r3, #0
 80180c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80180cc:	2300      	movs	r3, #0
 80180ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80180d2:	230c      	movs	r3, #12
 80180d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80180d8:	2300      	movs	r3, #0
 80180da:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80180de:	2300      	movs	r3, #0
 80180e0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_USART_Init(USART1, &USART_InitStruct);
 80180e4:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80180e8:	4619      	mov	r1, r3
 80180ea:	4816      	ldr	r0, [pc, #88]	@ (8018144 <MX_USART1_UART_Init+0x1a0>)
 80180ec:	f009 fc38 	bl	8021960 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 80180f0:	2100      	movs	r1, #0
 80180f2:	4814      	ldr	r0, [pc, #80]	@ (8018144 <MX_USART1_UART_Init+0x1a0>)
 80180f4:	f7fe fa28 	bl	8016548 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 80180f8:	2100      	movs	r1, #0
 80180fa:	4812      	ldr	r0, [pc, #72]	@ (8018144 <MX_USART1_UART_Init+0x1a0>)
 80180fc:	f7fe fa4b 	bl	8016596 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8018100:	4810      	ldr	r0, [pc, #64]	@ (8018144 <MX_USART1_UART_Init+0x1a0>)
 8018102:	f7fe fa11 	bl	8016528 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8018106:	480f      	ldr	r0, [pc, #60]	@ (8018144 <MX_USART1_UART_Init+0x1a0>)
 8018108:	f7fe fa6c 	bl	80165e4 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 801810c:	480d      	ldr	r0, [pc, #52]	@ (8018144 <MX_USART1_UART_Init+0x1a0>)
 801810e:	f7fe f9fb 	bl	8016508 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 8018112:	bf00      	nop
 8018114:	480b      	ldr	r0, [pc, #44]	@ (8018144 <MX_USART1_UART_Init+0x1a0>)
 8018116:	f7fe faa1 	bl	801665c <LL_USART_IsActiveFlag_TEACK>
 801811a:	4603      	mov	r3, r0
 801811c:	2b00      	cmp	r3, #0
 801811e:	d0f9      	beq.n	8018114 <MX_USART1_UART_Init+0x170>
 8018120:	4808      	ldr	r0, [pc, #32]	@ (8018144 <MX_USART1_UART_Init+0x1a0>)
 8018122:	f7fe faaf 	bl	8016684 <LL_USART_IsActiveFlag_REACK>
 8018126:	4603      	mov	r3, r0
 8018128:	2b00      	cmp	r3, #0
 801812a:	d0f3      	beq.n	8018114 <MX_USART1_UART_Init+0x170>
  {
  }
  /* USER CODE BEGIN USART1_Init 2 */
  peripherals[4].errorCode = Sys_OK;
 801812c:	4b06      	ldr	r3, [pc, #24]	@ (8018148 <MX_USART1_UART_Init+0x1a4>)
 801812e:	2200      	movs	r2, #0
 8018130:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
  /* USER CODE END USART1_Init 2 */

}
 8018134:	bf00      	nop
 8018136:	37f8      	adds	r7, #248	@ 0xf8
 8018138:	46bd      	mov	sp, r7
 801813a:	bd80      	pop	{r7, pc}
 801813c:	58020000 	.word	0x58020000
 8018140:	40020000 	.word	0x40020000
 8018144:	40011000 	.word	0x40011000
 8018148:	240148e0 	.word	0x240148e0

0801814c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 801814c:	b580      	push	{r7, lr}
 801814e:	b0be      	sub	sp, #248	@ 0xf8
 8018150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8018152:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8018156:	2220      	movs	r2, #32
 8018158:	2100      	movs	r1, #0
 801815a:	4618      	mov	r0, r3
 801815c:	f009 ff6f 	bl	802203e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018160:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8018164:	2200      	movs	r2, #0
 8018166:	601a      	str	r2, [r3, #0]
 8018168:	605a      	str	r2, [r3, #4]
 801816a:	609a      	str	r2, [r3, #8]
 801816c:	60da      	str	r2, [r3, #12]
 801816e:	611a      	str	r2, [r3, #16]
 8018170:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018172:	463b      	mov	r3, r7
 8018174:	22c0      	movs	r2, #192	@ 0xc0
 8018176:	2100      	movs	r1, #0
 8018178:	4618      	mov	r0, r3
 801817a:	f009 ff60 	bl	802203e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 801817e:	f04f 0202 	mov.w	r2, #2
 8018182:	f04f 0300 	mov.w	r3, #0
 8018186:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 801818a:	2300      	movs	r3, #0
 801818c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801818e:	463b      	mov	r3, r7
 8018190:	4618      	mov	r0, r3
 8018192:	f004 fc77 	bl	801ca84 <HAL_RCCEx_PeriphCLKConfig>
 8018196:	4603      	mov	r3, r0
 8018198:	2b00      	cmp	r3, #0
 801819a:	d001      	beq.n	80181a0 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
 801819c:	f000 faea 	bl	8018774 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80181a0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80181a4:	f7fe faca 	bl	801673c <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 80181a8:	2001      	movs	r0, #1
 80181aa:	f7fe faab 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80181ae:	230c      	movs	r3, #12
 80181b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80181b4:	2302      	movs	r3, #2
 80181b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80181ba:	2300      	movs	r3, #0
 80181bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80181c0:	2300      	movs	r3, #0
 80181c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80181c6:	2300      	movs	r3, #0
 80181c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80181cc:	2307      	movs	r3, #7
 80181ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80181d2:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80181d6:	4619      	mov	r1, r3
 80181d8:	4842      	ldr	r0, [pc, #264]	@ (80182e4 <MX_USART2_UART_Init+0x198>)
 80181da:	f007 fcf3 	bl	801fbc4 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_STREAM_1, LL_DMAMUX1_REQ_USART2_RX);
 80181de:	222b      	movs	r2, #43	@ 0x2b
 80181e0:	2101      	movs	r1, #1
 80181e2:	4841      	ldr	r0, [pc, #260]	@ (80182e8 <MX_USART2_UART_Init+0x19c>)
 80181e4:	f7fe fc08 	bl	80169f8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80181e8:	2200      	movs	r2, #0
 80181ea:	2101      	movs	r1, #1
 80181ec:	483e      	ldr	r0, [pc, #248]	@ (80182e8 <MX_USART2_UART_Init+0x19c>)
 80181ee:	f7fe faf9 	bl	80167e4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_1, LL_DMA_PRIORITY_LOW);
 80181f2:	2200      	movs	r2, #0
 80181f4:	2101      	movs	r1, #1
 80181f6:	483c      	ldr	r0, [pc, #240]	@ (80182e8 <MX_USART2_UART_Init+0x19c>)
 80181f8:	f7fe fbd8 	bl	80169ac <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MODE_CIRCULAR);
 80181fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8018200:	2101      	movs	r1, #1
 8018202:	4839      	ldr	r0, [pc, #228]	@ (80182e8 <MX_USART2_UART_Init+0x19c>)
 8018204:	f7fe fb14 	bl	8016830 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_PERIPH_NOINCREMENT);
 8018208:	2200      	movs	r2, #0
 801820a:	2101      	movs	r1, #1
 801820c:	4836      	ldr	r0, [pc, #216]	@ (80182e8 <MX_USART2_UART_Init+0x19c>)
 801820e:	f7fe fb35 	bl	801687c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MEMORY_INCREMENT);
 8018212:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8018216:	2101      	movs	r1, #1
 8018218:	4833      	ldr	r0, [pc, #204]	@ (80182e8 <MX_USART2_UART_Init+0x19c>)
 801821a:	f7fe fb55 	bl	80168c8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_1, LL_DMA_PDATAALIGN_BYTE);
 801821e:	2200      	movs	r2, #0
 8018220:	2101      	movs	r1, #1
 8018222:	4831      	ldr	r0, [pc, #196]	@ (80182e8 <MX_USART2_UART_Init+0x19c>)
 8018224:	f7fe fb76 	bl	8016914 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_1, LL_DMA_MDATAALIGN_BYTE);
 8018228:	2200      	movs	r2, #0
 801822a:	2101      	movs	r1, #1
 801822c:	482e      	ldr	r0, [pc, #184]	@ (80182e8 <MX_USART2_UART_Init+0x19c>)
 801822e:	f7fe fb97 	bl	8016960 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_1);
 8018232:	2101      	movs	r1, #1
 8018234:	482c      	ldr	r0, [pc, #176]	@ (80182e8 <MX_USART2_UART_Init+0x19c>)
 8018236:	f7fe fc0f 	bl	8016a58 <LL_DMA_DisableFifoMode>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 801823a:	f7fd ff81 	bl	8016140 <__NVIC_GetPriorityGrouping>
 801823e:	4603      	mov	r3, r0
 8018240:	2200      	movs	r2, #0
 8018242:	2107      	movs	r1, #7
 8018244:	4618      	mov	r0, r3
 8018246:	f7fd ffd1 	bl	80161ec <NVIC_EncodePriority>
 801824a:	4603      	mov	r3, r0
 801824c:	4619      	mov	r1, r3
 801824e:	2026      	movs	r0, #38	@ 0x26
 8018250:	f7fd ffa2 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8018254:	2026      	movs	r0, #38	@ 0x26
 8018256:	f7fd ff81 	bl	801615c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 801825a:	2300      	movs	r3, #0
 801825c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  USART_InitStruct.BaudRate = 115200;
 8018260:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8018264:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8018268:	2300      	movs	r3, #0
 801826a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 801826e:	2300      	movs	r3, #0
 8018270:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8018274:	2300      	movs	r3, #0
 8018276:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 801827a:	230c      	movs	r3, #12
 801827c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8018280:	2300      	movs	r3, #0
 8018282:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8018286:	2300      	movs	r3, #0
 8018288:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_USART_Init(USART2, &USART_InitStruct);
 801828c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8018290:	4619      	mov	r1, r3
 8018292:	4816      	ldr	r0, [pc, #88]	@ (80182ec <MX_USART2_UART_Init+0x1a0>)
 8018294:	f009 fb64 	bl	8021960 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8018298:	2100      	movs	r1, #0
 801829a:	4814      	ldr	r0, [pc, #80]	@ (80182ec <MX_USART2_UART_Init+0x1a0>)
 801829c:	f7fe f954 	bl	8016548 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 80182a0:	2100      	movs	r1, #0
 80182a2:	4812      	ldr	r0, [pc, #72]	@ (80182ec <MX_USART2_UART_Init+0x1a0>)
 80182a4:	f7fe f977 	bl	8016596 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 80182a8:	4810      	ldr	r0, [pc, #64]	@ (80182ec <MX_USART2_UART_Init+0x1a0>)
 80182aa:	f7fe f93d 	bl	8016528 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 80182ae:	480f      	ldr	r0, [pc, #60]	@ (80182ec <MX_USART2_UART_Init+0x1a0>)
 80182b0:	f7fe f998 	bl	80165e4 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 80182b4:	480d      	ldr	r0, [pc, #52]	@ (80182ec <MX_USART2_UART_Init+0x1a0>)
 80182b6:	f7fe f927 	bl	8016508 <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 80182ba:	bf00      	nop
 80182bc:	480b      	ldr	r0, [pc, #44]	@ (80182ec <MX_USART2_UART_Init+0x1a0>)
 80182be:	f7fe f9cd 	bl	801665c <LL_USART_IsActiveFlag_TEACK>
 80182c2:	4603      	mov	r3, r0
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	d0f9      	beq.n	80182bc <MX_USART2_UART_Init+0x170>
 80182c8:	4808      	ldr	r0, [pc, #32]	@ (80182ec <MX_USART2_UART_Init+0x1a0>)
 80182ca:	f7fe f9db 	bl	8016684 <LL_USART_IsActiveFlag_REACK>
 80182ce:	4603      	mov	r3, r0
 80182d0:	2b00      	cmp	r3, #0
 80182d2:	d0f3      	beq.n	80182bc <MX_USART2_UART_Init+0x170>
  {
  }
  /* USER CODE BEGIN USART2_Init 2 */
  peripherals[5].errorCode = Sys_OK;
 80182d4:	4b06      	ldr	r3, [pc, #24]	@ (80182f0 <MX_USART2_UART_Init+0x1a4>)
 80182d6:	2200      	movs	r2, #0
 80182d8:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
  /* USER CODE END USART2_Init 2 */

}
 80182dc:	bf00      	nop
 80182de:	37f8      	adds	r7, #248	@ 0xf8
 80182e0:	46bd      	mov	sp, r7
 80182e2:	bd80      	pop	{r7, pc}
 80182e4:	58020000 	.word	0x58020000
 80182e8:	40020000 	.word	0x40020000
 80182ec:	40004400 	.word	0x40004400
 80182f0:	240148e0 	.word	0x240148e0

080182f4 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 80182f4:	b580      	push	{r7, lr}
 80182f6:	b082      	sub	sp, #8
 80182f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 80182fa:	4b1b      	ldr	r3, [pc, #108]	@ (8018368 <MX_BDMA_Init+0x74>)
 80182fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018300:	4a19      	ldr	r2, [pc, #100]	@ (8018368 <MX_BDMA_Init+0x74>)
 8018302:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8018306:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801830a:	4b17      	ldr	r3, [pc, #92]	@ (8018368 <MX_BDMA_Init+0x74>)
 801830c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018310:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8018314:	607b      	str	r3, [r7, #4]
 8018316:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  NVIC_SetPriority(BDMA_Channel0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 8018318:	f7fd ff12 	bl	8016140 <__NVIC_GetPriorityGrouping>
 801831c:	4603      	mov	r3, r0
 801831e:	2200      	movs	r2, #0
 8018320:	2107      	movs	r1, #7
 8018322:	4618      	mov	r0, r3
 8018324:	f7fd ff62 	bl	80161ec <NVIC_EncodePriority>
 8018328:	4603      	mov	r3, r0
 801832a:	4619      	mov	r1, r3
 801832c:	2081      	movs	r0, #129	@ 0x81
 801832e:	f7fd ff33 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 8018332:	2081      	movs	r0, #129	@ 0x81
 8018334:	f7fd ff12 	bl	801615c <__NVIC_EnableIRQ>
  /* BDMA_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(BDMA_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8018338:	f7fd ff02 	bl	8016140 <__NVIC_GetPriorityGrouping>
 801833c:	4603      	mov	r3, r0
 801833e:	2200      	movs	r2, #0
 8018340:	2100      	movs	r1, #0
 8018342:	4618      	mov	r0, r3
 8018344:	f7fd ff52 	bl	80161ec <NVIC_EncodePriority>
 8018348:	4603      	mov	r3, r0
 801834a:	4619      	mov	r1, r3
 801834c:	2082      	movs	r0, #130	@ 0x82
 801834e:	f7fd ff23 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(BDMA_Channel1_IRQn);
 8018352:	2082      	movs	r0, #130	@ 0x82
 8018354:	f7fd ff02 	bl	801615c <__NVIC_EnableIRQ>

  peripherals[3].errorCode = Sys_OK;
 8018358:	4b04      	ldr	r3, [pc, #16]	@ (801836c <MX_BDMA_Init+0x78>)
 801835a:	2200      	movs	r2, #0
 801835c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
}
 8018360:	bf00      	nop
 8018362:	3708      	adds	r7, #8
 8018364:	46bd      	mov	sp, r7
 8018366:	bd80      	pop	{r7, pc}
 8018368:	58024400 	.word	0x58024400
 801836c:	240148e0 	.word	0x240148e0

08018370 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8018370:	b580      	push	{r7, lr}
 8018372:	b082      	sub	sp, #8
 8018374:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8018376:	4b33      	ldr	r3, [pc, #204]	@ (8018444 <MX_DMA_Init+0xd4>)
 8018378:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801837c:	4a31      	ldr	r2, [pc, #196]	@ (8018444 <MX_DMA_Init+0xd4>)
 801837e:	f043 0302 	orr.w	r3, r3, #2
 8018382:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8018386:	4b2f      	ldr	r3, [pc, #188]	@ (8018444 <MX_DMA_Init+0xd4>)
 8018388:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801838c:	f003 0302 	and.w	r3, r3, #2
 8018390:	607b      	str	r3, [r7, #4]
 8018392:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8018394:	4b2b      	ldr	r3, [pc, #172]	@ (8018444 <MX_DMA_Init+0xd4>)
 8018396:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801839a:	4a2a      	ldr	r2, [pc, #168]	@ (8018444 <MX_DMA_Init+0xd4>)
 801839c:	f043 0301 	orr.w	r3, r3, #1
 80183a0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80183a4:	4b27      	ldr	r3, [pc, #156]	@ (8018444 <MX_DMA_Init+0xd4>)
 80183a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80183aa:	f003 0301 	and.w	r3, r3, #1
 80183ae:	603b      	str	r3, [r7, #0]
 80183b0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 80183b2:	f7fd fec5 	bl	8016140 <__NVIC_GetPriorityGrouping>
 80183b6:	4603      	mov	r3, r0
 80183b8:	2200      	movs	r2, #0
 80183ba:	2107      	movs	r1, #7
 80183bc:	4618      	mov	r0, r3
 80183be:	f7fd ff15 	bl	80161ec <NVIC_EncodePriority>
 80183c2:	4603      	mov	r3, r0
 80183c4:	4619      	mov	r1, r3
 80183c6:	200b      	movs	r0, #11
 80183c8:	f7fd fee6 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80183cc:	200b      	movs	r0, #11
 80183ce:	f7fd fec5 	bl	801615c <__NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 80183d2:	f7fd feb5 	bl	8016140 <__NVIC_GetPriorityGrouping>
 80183d6:	4603      	mov	r3, r0
 80183d8:	2200      	movs	r2, #0
 80183da:	2107      	movs	r1, #7
 80183dc:	4618      	mov	r0, r3
 80183de:	f7fd ff05 	bl	80161ec <NVIC_EncodePriority>
 80183e2:	4603      	mov	r3, r0
 80183e4:	4619      	mov	r1, r3
 80183e6:	200c      	movs	r0, #12
 80183e8:	f7fd fed6 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80183ec:	200c      	movs	r0, #12
 80183ee:	f7fd feb5 	bl	801615c <__NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 80183f2:	f7fd fea5 	bl	8016140 <__NVIC_GetPriorityGrouping>
 80183f6:	4603      	mov	r3, r0
 80183f8:	2200      	movs	r2, #0
 80183fa:	2107      	movs	r1, #7
 80183fc:	4618      	mov	r0, r3
 80183fe:	f7fd fef5 	bl	80161ec <NVIC_EncodePriority>
 8018402:	4603      	mov	r3, r0
 8018404:	4619      	mov	r1, r3
 8018406:	202f      	movs	r0, #47	@ 0x2f
 8018408:	f7fd fec6 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 801840c:	202f      	movs	r0, #47	@ 0x2f
 801840e:	f7fd fea5 	bl	801615c <__NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),7, 0));
 8018412:	f7fd fe95 	bl	8016140 <__NVIC_GetPriorityGrouping>
 8018416:	4603      	mov	r3, r0
 8018418:	2200      	movs	r2, #0
 801841a:	2107      	movs	r1, #7
 801841c:	4618      	mov	r0, r3
 801841e:	f7fd fee5 	bl	80161ec <NVIC_EncodePriority>
 8018422:	4603      	mov	r3, r0
 8018424:	4619      	mov	r1, r3
 8018426:	2039      	movs	r0, #57	@ 0x39
 8018428:	f7fd feb6 	bl	8016198 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 801842c:	2039      	movs	r0, #57	@ 0x39
 801842e:	f7fd fe95 	bl	801615c <__NVIC_EnableIRQ>

  peripherals[2].errorCode = Sys_OK;
 8018432:	4b05      	ldr	r3, [pc, #20]	@ (8018448 <MX_DMA_Init+0xd8>)
 8018434:	2200      	movs	r2, #0
 8018436:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
}
 801843a:	bf00      	nop
 801843c:	3708      	adds	r7, #8
 801843e:	46bd      	mov	sp, r7
 8018440:	bd80      	pop	{r7, pc}
 8018442:	bf00      	nop
 8018444:	58024400 	.word	0x58024400
 8018448:	240148e0 	.word	0x240148e0

0801844c <MX_MDMA_Init>:
  * Enable MDMA controller clock
  * Configure MDMA for global transfers
  *   hmdma_mdma_channel0_sdmmc1_end_data_0
  */
static void MX_MDMA_Init(void)
{
 801844c:	b580      	push	{r7, lr}
 801844e:	b082      	sub	sp, #8
 8018450:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 8018452:	4b2e      	ldr	r3, [pc, #184]	@ (801850c <MX_MDMA_Init+0xc0>)
 8018454:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018458:	4a2c      	ldr	r2, [pc, #176]	@ (801850c <MX_MDMA_Init+0xc0>)
 801845a:	f043 0301 	orr.w	r3, r3, #1
 801845e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8018462:	4b2a      	ldr	r3, [pc, #168]	@ (801850c <MX_MDMA_Init+0xc0>)
 8018464:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018468:	f003 0301 	and.w	r3, r3, #1
 801846c:	607b      	str	r3, [r7, #4]
 801846e:	687b      	ldr	r3, [r7, #4]
  /* Local variables */

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_sdmmc1_end_data_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_sdmmc1_end_data_0.Instance = MDMA_Channel0;
 8018470:	4b27      	ldr	r3, [pc, #156]	@ (8018510 <MX_MDMA_Init+0xc4>)
 8018472:	4a28      	ldr	r2, [pc, #160]	@ (8018514 <MX_MDMA_Init+0xc8>)
 8018474:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.Request = MDMA_REQUEST_SDMMC1_END_DATA;
 8018476:	4b26      	ldr	r3, [pc, #152]	@ (8018510 <MX_MDMA_Init+0xc4>)
 8018478:	221d      	movs	r2, #29
 801847a:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 801847c:	4b24      	ldr	r3, [pc, #144]	@ (8018510 <MX_MDMA_Init+0xc4>)
 801847e:	2200      	movs	r2, #0
 8018480:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.Priority = MDMA_PRIORITY_LOW;
 8018482:	4b23      	ldr	r3, [pc, #140]	@ (8018510 <MX_MDMA_Init+0xc4>)
 8018484:	2200      	movs	r2, #0
 8018486:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8018488:	4b21      	ldr	r3, [pc, #132]	@ (8018510 <MX_MDMA_Init+0xc4>)
 801848a:	2200      	movs	r2, #0
 801848c:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceInc = MDMA_SRC_INC_BYTE;
 801848e:	4b20      	ldr	r3, [pc, #128]	@ (8018510 <MX_MDMA_Init+0xc4>)
 8018490:	2202      	movs	r2, #2
 8018492:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestinationInc = MDMA_DEST_INC_BYTE;
 8018494:	4b1e      	ldr	r3, [pc, #120]	@ (8018510 <MX_MDMA_Init+0xc4>)
 8018496:	2208      	movs	r2, #8
 8018498:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_BYTE;
 801849a:	4b1d      	ldr	r3, [pc, #116]	@ (8018510 <MX_MDMA_Init+0xc4>)
 801849c:	2200      	movs	r2, #0
 801849e:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 80184a0:	4b1b      	ldr	r3, [pc, #108]	@ (8018510 <MX_MDMA_Init+0xc4>)
 80184a2:	2200      	movs	r2, #0
 80184a4:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 80184a6:	4b1a      	ldr	r3, [pc, #104]	@ (8018510 <MX_MDMA_Init+0xc4>)
 80184a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80184ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.BufferTransferLength = 1;
 80184ae:	4b18      	ldr	r3, [pc, #96]	@ (8018510 <MX_MDMA_Init+0xc4>)
 80184b0:	2201      	movs	r2, #1
 80184b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 80184b4:	4b16      	ldr	r3, [pc, #88]	@ (8018510 <MX_MDMA_Init+0xc4>)
 80184b6:	2200      	movs	r2, #0
 80184b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 80184ba:	4b15      	ldr	r3, [pc, #84]	@ (8018510 <MX_MDMA_Init+0xc4>)
 80184bc:	2200      	movs	r2, #0
 80184be:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceBlockAddressOffset = 0;
 80184c0:	4b13      	ldr	r3, [pc, #76]	@ (8018510 <MX_MDMA_Init+0xc4>)
 80184c2:	2200      	movs	r2, #0
 80184c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestBlockAddressOffset = 0;
 80184c6:	4b12      	ldr	r3, [pc, #72]	@ (8018510 <MX_MDMA_Init+0xc4>)
 80184c8:	2200      	movs	r2, #0
 80184ca:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_MDMA_Init(&hmdma_mdma_channel0_sdmmc1_end_data_0) != HAL_OK)
 80184cc:	4810      	ldr	r0, [pc, #64]	@ (8018510 <MX_MDMA_Init+0xc4>)
 80184ce:	f001 fc1f 	bl	8019d10 <HAL_MDMA_Init>
 80184d2:	4603      	mov	r3, r0
 80184d4:	2b00      	cmp	r3, #0
 80184d6:	d113      	bne.n	8018500 <MX_MDMA_Init+0xb4>
  {
    return;
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_sdmmc1_end_data_0, 0, 0) != HAL_OK)
 80184d8:	2200      	movs	r2, #0
 80184da:	2100      	movs	r1, #0
 80184dc:	480c      	ldr	r0, [pc, #48]	@ (8018510 <MX_MDMA_Init+0xc4>)
 80184de:	f001 fc63 	bl	8019da8 <HAL_MDMA_ConfigPostRequestMask>
 80184e2:	4603      	mov	r3, r0
 80184e4:	2b00      	cmp	r3, #0
 80184e6:	d10d      	bne.n	8018504 <MX_MDMA_Init+0xb8>
    return;
  }

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 7, 0);
 80184e8:	2200      	movs	r2, #0
 80184ea:	2107      	movs	r1, #7
 80184ec:	207a      	movs	r0, #122	@ 0x7a
 80184ee:	f001 f879 	bl	80195e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 80184f2:	207a      	movs	r0, #122	@ 0x7a
 80184f4:	f001 f890 	bl	8019618 <HAL_NVIC_EnableIRQ>
  peripherals[1].errorCode = Sys_OK;
 80184f8:	4b07      	ldr	r3, [pc, #28]	@ (8018518 <MX_MDMA_Init+0xcc>)
 80184fa:	2200      	movs	r2, #0
 80184fc:	779a      	strb	r2, [r3, #30]
 80184fe:	e002      	b.n	8018506 <MX_MDMA_Init+0xba>
    return;
 8018500:	bf00      	nop
 8018502:	e000      	b.n	8018506 <MX_MDMA_Init+0xba>
    return;
 8018504:	bf00      	nop

}
 8018506:	3708      	adds	r7, #8
 8018508:	46bd      	mov	sp, r7
 801850a:	bd80      	pop	{r7, pc}
 801850c:	58024400 	.word	0x58024400
 8018510:	2405a7f4 	.word	0x2405a7f4
 8018514:	52000040 	.word	0x52000040
 8018518:	240148e0 	.word	0x240148e0

0801851c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 801851c:	b580      	push	{r7, lr}
 801851e:	b086      	sub	sp, #24
 8018520:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018522:	463b      	mov	r3, r7
 8018524:	2200      	movs	r2, #0
 8018526:	601a      	str	r2, [r3, #0]
 8018528:	605a      	str	r2, [r3, #4]
 801852a:	609a      	str	r2, [r3, #8]
 801852c:	60da      	str	r2, [r3, #12]
 801852e:	611a      	str	r2, [r3, #16]
 8018530:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 8018532:	2010      	movs	r0, #16
 8018534:	f7fe f8e6 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8018538:	2004      	movs	r0, #4
 801853a:	f7fe f8e3 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOF);
 801853e:	2020      	movs	r0, #32
 8018540:	f7fe f8e0 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8018544:	2001      	movs	r0, #1
 8018546:	f7fe f8dd 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 801854a:	2002      	movs	r0, #2
 801854c:	f7fe f8da 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8018550:	2008      	movs	r0, #8
 8018552:	f7fe f8d7 	bl	8016704 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 8018556:	2040      	movs	r0, #64	@ 0x40
 8018558:	f7fe f8d4 	bl	8016704 <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOE, SPI4_FLASH_CS_Pin|SPI4_FRAM_CS_Pin|MCU_SDMMC_SEL_Pin);
 801855c:	f248 0118 	movw	r1, #32792	@ 0x8018
 8018560:	485d      	ldr	r0, [pc, #372]	@ (80186d8 <MX_GPIO_Init+0x1bc>)
 8018562:	f7fe f8b2 	bl	80166ca <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(SPI6_EXP_CS_GPIO_Port, SPI6_EXP_CS_Pin);
 8018566:	2110      	movs	r1, #16
 8018568:	485c      	ldr	r0, [pc, #368]	@ (80186dc <MX_GPIO_Init+0x1c0>)
 801856a:	f7fe f8ae 	bl	80166ca <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(GPIOF, I2C4SCL_BUSY_STATE_Pin|I2C4SDA_READYSEND_STATE_Pin);
 801856e:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8018572:	485b      	ldr	r0, [pc, #364]	@ (80186e0 <MX_GPIO_Init+0x1c4>)
 8018574:	f7fe f8a9 	bl	80166ca <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MCU_IO_RESET_CM4_GPIO_Port, MCU_IO_RESET_CM4_Pin);
 8018578:	2180      	movs	r1, #128	@ 0x80
 801857a:	485a      	ldr	r0, [pc, #360]	@ (80186e4 <MX_GPIO_Init+0x1c8>)
 801857c:	f7fe f8a5 	bl	80166ca <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MCU_IO_HUB_RESET_GPIO_Port, MCU_IO_HUB_RESET_Pin);
 8018580:	2108      	movs	r1, #8
 8018582:	4859      	ldr	r0, [pc, #356]	@ (80186e8 <MX_GPIO_Init+0x1cc>)
 8018584:	f7fe f8a1 	bl	80166ca <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(Bootloader_DETECT_DOWN_GPIO_Port, Bootloader_DETECT_DOWN_Pin);
 8018588:	2104      	movs	r1, #4
 801858a:	4858      	ldr	r0, [pc, #352]	@ (80186ec <MX_GPIO_Init+0x1d0>)
 801858c:	f7fe f8ab 	bl	80166e6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOE, MCU_IO_IRQ_CM4_D1_Pin|MCU_IO_IRQ_CM4_D0_Pin);
 8018590:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8018594:	4850      	ldr	r0, [pc, #320]	@ (80186d8 <MX_GPIO_Init+0x1bc>)
 8018596:	f7fe f8a6 	bl	80166e6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, MCU_IO_DEBUG_LED0_Pin|MCU_IO_DEBUG_LED1_Pin|MCU_DETECT_SD_Pin|MCU_WD_DONE_Pin);
 801859a:	f44f 7164 	mov.w	r1, #912	@ 0x390
 801859e:	4852      	ldr	r0, [pc, #328]	@ (80186e8 <MX_GPIO_Init+0x1cc>)
 80185a0:	f7fe f8a1 	bl	80166e6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOG, Bootloader_DETECT_UPG6_Pin|MCU_IO_GLOBAL_EN_CM4_Pin);
 80185a4:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80185a8:	484e      	ldr	r0, [pc, #312]	@ (80186e4 <MX_GPIO_Init+0x1c8>)
 80185aa:	f7fe f89c 	bl	80166e6 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SPI4_FLASH_CS_Pin|SPI4_FRAM_CS_Pin|MCU_IO_IRQ_CM4_D1_Pin|MCU_IO_IRQ_CM4_D0_Pin
 80185ae:	f648 4318 	movw	r3, #35864	@ 0x8c18
 80185b2:	603b      	str	r3, [r7, #0]
                          |MCU_SDMMC_SEL_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80185b4:	2301      	movs	r3, #1
 80185b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80185b8:	2300      	movs	r3, #0
 80185ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80185bc:	2300      	movs	r3, #0
 80185be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80185c0:	2300      	movs	r3, #0
 80185c2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80185c4:	463b      	mov	r3, r7
 80185c6:	4619      	mov	r1, r3
 80185c8:	4843      	ldr	r0, [pc, #268]	@ (80186d8 <MX_GPIO_Init+0x1bc>)
 80185ca:	f007 fafb 	bl	801fbc4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MCU_WD_WAKE_Pin|MCU_IO_RTC_CLKOUT_Pin|MCU_IO_RTC_INT_Pin;
 80185ce:	f242 0330 	movw	r3, #8240	@ 0x2030
 80185d2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80185d4:	2300      	movs	r3, #0
 80185d6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80185d8:	2300      	movs	r3, #0
 80185da:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80185dc:	463b      	mov	r3, r7
 80185de:	4619      	mov	r1, r3
 80185e0:	4843      	ldr	r0, [pc, #268]	@ (80186f0 <MX_GPIO_Init+0x1d4>)
 80185e2:	f007 faef 	bl	801fbc4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SPI6_EXP_CS_Pin;
 80185e6:	2310      	movs	r3, #16
 80185e8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80185ea:	2301      	movs	r3, #1
 80185ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80185ee:	2300      	movs	r3, #0
 80185f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80185f2:	2300      	movs	r3, #0
 80185f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80185f6:	2300      	movs	r3, #0
 80185f8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SPI6_EXP_CS_GPIO_Port, &GPIO_InitStruct);
 80185fa:	463b      	mov	r3, r7
 80185fc:	4619      	mov	r1, r3
 80185fe:	4837      	ldr	r0, [pc, #220]	@ (80186dc <MX_GPIO_Init+0x1c0>)
 8018600:	f007 fae0 	bl	801fbc4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Bootloader_DETECT_DOWN_Pin;
 8018604:	2304      	movs	r3, #4
 8018606:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8018608:	2301      	movs	r3, #1
 801860a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 801860c:	2300      	movs	r3, #0
 801860e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8018610:	2300      	movs	r3, #0
 8018612:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8018614:	2300      	movs	r3, #0
 8018616:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Bootloader_DETECT_DOWN_GPIO_Port, &GPIO_InitStruct);
 8018618:	463b      	mov	r3, r7
 801861a:	4619      	mov	r1, r3
 801861c:	4833      	ldr	r0, [pc, #204]	@ (80186ec <MX_GPIO_Init+0x1d0>)
 801861e:	f007 fad1 	bl	801fbc4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = I2C4SCL_BUSY_STATE_Pin|I2C4SDA_READYSEND_STATE_Pin;
 8018622:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8018626:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8018628:	2301      	movs	r3, #1
 801862a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 801862c:	2300      	movs	r3, #0
 801862e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8018630:	2300      	movs	r3, #0
 8018632:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8018634:	2300      	movs	r3, #0
 8018636:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8018638:	463b      	mov	r3, r7
 801863a:	4619      	mov	r1, r3
 801863c:	4828      	ldr	r0, [pc, #160]	@ (80186e0 <MX_GPIO_Init+0x1c4>)
 801863e:	f007 fac1 	bl	801fbc4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MCU_IO_IRQ_EXP_D1_Pin|MCU_IO_IRQ_EXP_D0_Pin;
 8018642:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8018646:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8018648:	2300      	movs	r3, #0
 801864a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 801864c:	2300      	movs	r3, #0
 801864e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8018650:	463b      	mov	r3, r7
 8018652:	4619      	mov	r1, r3
 8018654:	4820      	ldr	r0, [pc, #128]	@ (80186d8 <MX_GPIO_Init+0x1bc>)
 8018656:	f007 fab5 	bl	801fbc4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MCU_IO_DEBUG_LED0_Pin|MCU_IO_DEBUG_LED1_Pin|MCU_IO_HUB_RESET_Pin|MCU_DETECT_SD_Pin
 801865a:	f44f 7366 	mov.w	r3, #920	@ 0x398
 801865e:	603b      	str	r3, [r7, #0]
                          |MCU_WD_DONE_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8018660:	2301      	movs	r3, #1
 8018662:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8018664:	2300      	movs	r3, #0
 8018666:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8018668:	2300      	movs	r3, #0
 801866a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 801866c:	2300      	movs	r3, #0
 801866e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8018670:	463b      	mov	r3, r7
 8018672:	4619      	mov	r1, r3
 8018674:	481c      	ldr	r0, [pc, #112]	@ (80186e8 <MX_GPIO_Init+0x1cc>)
 8018676:	f007 faa5 	bl	801fbc4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Bootloader_DETECT_DOWND11_Pin|Bootloader_DETECT_UP_Pin;
 801867a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 801867e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8018680:	2300      	movs	r3, #0
 8018682:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8018684:	2300      	movs	r3, #0
 8018686:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8018688:	463b      	mov	r3, r7
 801868a:	4619      	mov	r1, r3
 801868c:	4816      	ldr	r0, [pc, #88]	@ (80186e8 <MX_GPIO_Init+0x1cc>)
 801868e:	f007 fa99 	bl	801fbc4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Bootloader_DETECT_UPG6_Pin|MCU_IO_RESET_CM4_Pin|MCU_IO_GLOBAL_EN_CM4_Pin;
 8018692:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8018696:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8018698:	2301      	movs	r3, #1
 801869a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 801869c:	2300      	movs	r3, #0
 801869e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80186a0:	2300      	movs	r3, #0
 80186a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80186a4:	2300      	movs	r3, #0
 80186a6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80186a8:	463b      	mov	r3, r7
 80186aa:	4619      	mov	r1, r3
 80186ac:	480d      	ldr	r0, [pc, #52]	@ (80186e4 <MX_GPIO_Init+0x1c8>)
 80186ae:	f007 fa89 	bl	801fbc4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MCU_I2C1_SCL_Pin|MCU_I2C1_SDA_Pin;
 80186b2:	23c0      	movs	r3, #192	@ 0xc0
 80186b4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80186b6:	2300      	movs	r3, #0
 80186b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80186ba:	2300      	movs	r3, #0
 80186bc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80186be:	463b      	mov	r3, r7
 80186c0:	4619      	mov	r1, r3
 80186c2:	480a      	ldr	r0, [pc, #40]	@ (80186ec <MX_GPIO_Init+0x1d0>)
 80186c4:	f007 fa7e 	bl	801fbc4 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  peripherals[0].errorCode = Sys_OK;
 80186c8:	4b0a      	ldr	r3, [pc, #40]	@ (80186f4 <MX_GPIO_Init+0x1d8>)
 80186ca:	2200      	movs	r2, #0
 80186cc:	729a      	strb	r2, [r3, #10]
  /* USER CODE END MX_GPIO_Init_2 */
}
 80186ce:	bf00      	nop
 80186d0:	3718      	adds	r7, #24
 80186d2:	46bd      	mov	sp, r7
 80186d4:	bd80      	pop	{r7, pc}
 80186d6:	bf00      	nop
 80186d8:	58021000 	.word	0x58021000
 80186dc:	58020000 	.word	0x58020000
 80186e0:	58021400 	.word	0x58021400
 80186e4:	58021800 	.word	0x58021800
 80186e8:	58020c00 	.word	0x58020c00
 80186ec:	58020400 	.word	0x58020400
 80186f0:	58020800 	.word	0x58020800
 80186f4:	240148e0 	.word	0x240148e0

080186f8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80186f8:	b580      	push	{r7, lr}
 80186fa:	b084      	sub	sp, #16
 80186fc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80186fe:	463b      	mov	r3, r7
 8018700:	2200      	movs	r2, #0
 8018702:	601a      	str	r2, [r3, #0]
 8018704:	605a      	str	r2, [r3, #4]
 8018706:	609a      	str	r2, [r3, #8]
 8018708:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 801870a:	f000 ffa1 	bl	8019650 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 801870e:	2301      	movs	r3, #1
 8018710:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8018712:	2300      	movs	r3, #0
 8018714:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8018716:	2300      	movs	r3, #0
 8018718:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 801871a:	231f      	movs	r3, #31
 801871c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 801871e:	2387      	movs	r3, #135	@ 0x87
 8018720:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8018722:	2300      	movs	r3, #0
 8018724:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8018726:	2300      	movs	r3, #0
 8018728:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 801872a:	2301      	movs	r3, #1
 801872c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 801872e:	2301      	movs	r3, #1
 8018730:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8018732:	2300      	movs	r3, #0
 8018734:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8018736:	2300      	movs	r3, #0
 8018738:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 801873a:	463b      	mov	r3, r7
 801873c:	4618      	mov	r0, r3
 801873e:	f000 ffbf 	bl	80196c0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8018742:	2004      	movs	r0, #4
 8018744:	f000 ff9c 	bl	8019680 <HAL_MPU_Enable>

}
 8018748:	bf00      	nop
 801874a:	3710      	adds	r7, #16
 801874c:	46bd      	mov	sp, r7
 801874e:	bd80      	pop	{r7, pc}

08018750 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8018750:	b580      	push	{r7, lr}
 8018752:	b082      	sub	sp, #8
 8018754:	af00      	add	r7, sp, #0
 8018756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8018758:	687b      	ldr	r3, [r7, #4]
 801875a:	681b      	ldr	r3, [r3, #0]
 801875c:	4a04      	ldr	r2, [pc, #16]	@ (8018770 <HAL_TIM_PeriodElapsedCallback+0x20>)
 801875e:	4293      	cmp	r3, r2
 8018760:	d101      	bne.n	8018766 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8018762:	f000 fe13 	bl	801938c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8018766:	bf00      	nop
 8018768:	3708      	adds	r7, #8
 801876a:	46bd      	mov	sp, r7
 801876c:	bd80      	pop	{r7, pc}
 801876e:	bf00      	nop
 8018770:	40001400 	.word	0x40001400

08018774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8018774:	b580      	push	{r7, lr}
 8018776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
  {
	LL_GPIO_SetOutputPin(LED0_Port, LED0);
 8018778:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801877c:	4807      	ldr	r0, [pc, #28]	@ (801879c <Error_Handler+0x28>)
 801877e:	f7fd ffa4 	bl	80166ca <LL_GPIO_SetOutputPin>
    HAL_Delay(50);
 8018782:	2032      	movs	r0, #50	@ 0x32
 8018784:	f000 fe22 	bl	80193cc <HAL_Delay>
    LL_GPIO_ResetOutputPin(LED0_Port, LED0);
 8018788:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801878c:	4803      	ldr	r0, [pc, #12]	@ (801879c <Error_Handler+0x28>)
 801878e:	f7fd ffaa 	bl	80166e6 <LL_GPIO_ResetOutputPin>
    HAL_Delay(50);
 8018792:	2032      	movs	r0, #50	@ 0x32
 8018794:	f000 fe1a 	bl	80193cc <HAL_Delay>
	LL_GPIO_SetOutputPin(LED0_Port, LED0);
 8018798:	bf00      	nop
 801879a:	e7ed      	b.n	8018778 <Error_Handler+0x4>
 801879c:	58020c00 	.word	0x58020c00

080187a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80187a0:	b480      	push	{r7}
 80187a2:	b083      	sub	sp, #12
 80187a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80187a6:	4b0a      	ldr	r3, [pc, #40]	@ (80187d0 <HAL_MspInit+0x30>)
 80187a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80187ac:	4a08      	ldr	r2, [pc, #32]	@ (80187d0 <HAL_MspInit+0x30>)
 80187ae:	f043 0302 	orr.w	r3, r3, #2
 80187b2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80187b6:	4b06      	ldr	r3, [pc, #24]	@ (80187d0 <HAL_MspInit+0x30>)
 80187b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80187bc:	f003 0302 	and.w	r3, r3, #2
 80187c0:	607b      	str	r3, [r7, #4]
 80187c2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80187c4:	bf00      	nop
 80187c6:	370c      	adds	r7, #12
 80187c8:	46bd      	mov	sp, r7
 80187ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187ce:	4770      	bx	lr
 80187d0:	58024400 	.word	0x58024400

080187d4 <HAL_MMC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmmc: MMC handle pointer
  * @retval None
  */
void HAL_MMC_MspInit(MMC_HandleTypeDef* hmmc)
{
 80187d4:	b580      	push	{r7, lr}
 80187d6:	b0bc      	sub	sp, #240	@ 0xf0
 80187d8:	af00      	add	r7, sp, #0
 80187da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80187dc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80187e0:	2200      	movs	r2, #0
 80187e2:	601a      	str	r2, [r3, #0]
 80187e4:	605a      	str	r2, [r3, #4]
 80187e6:	609a      	str	r2, [r3, #8]
 80187e8:	60da      	str	r2, [r3, #12]
 80187ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80187ec:	f107 0318 	add.w	r3, r7, #24
 80187f0:	22c0      	movs	r2, #192	@ 0xc0
 80187f2:	2100      	movs	r1, #0
 80187f4:	4618      	mov	r0, r3
 80187f6:	f009 fc22 	bl	802203e <memset>
  if(hmmc->Instance==SDMMC1)
 80187fa:	687b      	ldr	r3, [r7, #4]
 80187fc:	681b      	ldr	r3, [r3, #0]
 80187fe:	4a4f      	ldr	r2, [pc, #316]	@ (801893c <HAL_MMC_MspInit+0x168>)
 8018800:	4293      	cmp	r3, r2
 8018802:	f040 8097 	bne.w	8018934 <HAL_MMC_MspInit+0x160>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8018806:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 801880a:	f04f 0300 	mov.w	r3, #0
 801880e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8018812:	2300      	movs	r3, #0
 8018814:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8018816:	f107 0318 	add.w	r3, r7, #24
 801881a:	4618      	mov	r0, r3
 801881c:	f004 f932 	bl	801ca84 <HAL_RCCEx_PeriphCLKConfig>
 8018820:	4603      	mov	r3, r0
 8018822:	2b00      	cmp	r3, #0
 8018824:	d001      	beq.n	801882a <HAL_MMC_MspInit+0x56>
    {
      Error_Handler();
 8018826:	f7ff ffa5 	bl	8018774 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 801882a:	4b45      	ldr	r3, [pc, #276]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 801882c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018830:	4a43      	ldr	r2, [pc, #268]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 8018832:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8018836:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 801883a:	4b41      	ldr	r3, [pc, #260]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 801883c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018840:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8018844:	617b      	str	r3, [r7, #20]
 8018846:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8018848:	4b3d      	ldr	r3, [pc, #244]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 801884a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801884e:	4a3c      	ldr	r2, [pc, #240]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 8018850:	f043 0304 	orr.w	r3, r3, #4
 8018854:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8018858:	4b39      	ldr	r3, [pc, #228]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 801885a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801885e:	f003 0304 	and.w	r3, r3, #4
 8018862:	613b      	str	r3, [r7, #16]
 8018864:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8018866:	4b36      	ldr	r3, [pc, #216]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 8018868:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801886c:	4a34      	ldr	r2, [pc, #208]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 801886e:	f043 0308 	orr.w	r3, r3, #8
 8018872:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8018876:	4b32      	ldr	r3, [pc, #200]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 8018878:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801887c:	f003 0308 	and.w	r3, r3, #8
 8018880:	60fb      	str	r3, [r7, #12]
 8018882:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8018884:	4b2e      	ldr	r3, [pc, #184]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 8018886:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801888a:	4a2d      	ldr	r2, [pc, #180]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 801888c:	f043 0302 	orr.w	r3, r3, #2
 8018890:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8018894:	4b2a      	ldr	r3, [pc, #168]	@ (8018940 <HAL_MMC_MspInit+0x16c>)
 8018896:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801889a:	f003 0302 	and.w	r3, r3, #2
 801889e:	60bb      	str	r3, [r7, #8]
 80188a0:	68bb      	ldr	r3, [r7, #8]
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PB8     ------> SDMMC1_D4
    PB9     ------> SDMMC1_D5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80188a2:	f44f 53fe 	mov.w	r3, #8128	@ 0x1fc0
 80188a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80188aa:	2302      	movs	r3, #2
 80188ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80188b0:	2300      	movs	r3, #0
 80188b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80188b6:	2303      	movs	r3, #3
 80188b8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80188bc:	230c      	movs	r3, #12
 80188be:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80188c2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80188c6:	4619      	mov	r1, r3
 80188c8:	481e      	ldr	r0, [pc, #120]	@ (8018944 <HAL_MMC_MspInit+0x170>)
 80188ca:	f000 ff39 	bl	8019740 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80188ce:	2304      	movs	r3, #4
 80188d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80188d4:	2302      	movs	r3, #2
 80188d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80188da:	2300      	movs	r3, #0
 80188dc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80188e0:	2303      	movs	r3, #3
 80188e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80188e6:	230c      	movs	r3, #12
 80188e8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80188ec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80188f0:	4619      	mov	r1, r3
 80188f2:	4815      	ldr	r0, [pc, #84]	@ (8018948 <HAL_MMC_MspInit+0x174>)
 80188f4:	f000 ff24 	bl	8019740 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80188f8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80188fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018900:	2302      	movs	r3, #2
 8018902:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018906:	2300      	movs	r3, #0
 8018908:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801890c:	2303      	movs	r3, #3
 801890e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8018912:	230c      	movs	r3, #12
 8018914:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8018918:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 801891c:	4619      	mov	r1, r3
 801891e:	480b      	ldr	r0, [pc, #44]	@ (801894c <HAL_MMC_MspInit+0x178>)
 8018920:	f000 ff0e 	bl	8019740 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 7, 0);
 8018924:	2200      	movs	r2, #0
 8018926:	2107      	movs	r1, #7
 8018928:	2031      	movs	r0, #49	@ 0x31
 801892a:	f000 fe5b 	bl	80195e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 801892e:	2031      	movs	r0, #49	@ 0x31
 8018930:	f000 fe72 	bl	8019618 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8018934:	bf00      	nop
 8018936:	37f0      	adds	r7, #240	@ 0xf0
 8018938:	46bd      	mov	sp, r7
 801893a:	bd80      	pop	{r7, pc}
 801893c:	52007000 	.word	0x52007000
 8018940:	58024400 	.word	0x58024400
 8018944:	58020800 	.word	0x58020800
 8018948:	58020c00 	.word	0x58020c00
 801894c:	58020400 	.word	0x58020400

08018950 <HAL_MMC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hmmc: MMC handle pointer
  * @retval None
  */
void HAL_MMC_MspDeInit(MMC_HandleTypeDef* hmmc)
{
 8018950:	b580      	push	{r7, lr}
 8018952:	b082      	sub	sp, #8
 8018954:	af00      	add	r7, sp, #0
 8018956:	6078      	str	r0, [r7, #4]
  if(hmmc->Instance==SDMMC1)
 8018958:	687b      	ldr	r3, [r7, #4]
 801895a:	681b      	ldr	r3, [r3, #0]
 801895c:	4a0f      	ldr	r2, [pc, #60]	@ (801899c <HAL_MMC_MspDeInit+0x4c>)
 801895e:	4293      	cmp	r3, r2
 8018960:	d118      	bne.n	8018994 <HAL_MMC_MspDeInit+0x44>
  {
    /* USER CODE BEGIN SDMMC1_MspDeInit 0 */

    /* USER CODE END SDMMC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDMMC1_CLK_DISABLE();
 8018962:	4b0f      	ldr	r3, [pc, #60]	@ (80189a0 <HAL_MMC_MspDeInit+0x50>)
 8018964:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018968:	4a0d      	ldr	r2, [pc, #52]	@ (80189a0 <HAL_MMC_MspDeInit+0x50>)
 801896a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801896e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PB8     ------> SDMMC1_D4
    PB9     ------> SDMMC1_D5
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8018972:	f44f 51fe 	mov.w	r1, #8128	@ 0x1fc0
 8018976:	480b      	ldr	r0, [pc, #44]	@ (80189a4 <HAL_MMC_MspDeInit+0x54>)
 8018978:	f001 f892 	bl	8019aa0 <HAL_GPIO_DeInit>
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 801897c:	2104      	movs	r1, #4
 801897e:	480a      	ldr	r0, [pc, #40]	@ (80189a8 <HAL_MMC_MspDeInit+0x58>)
 8018980:	f001 f88e 	bl	8019aa0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8018984:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8018988:	4808      	ldr	r0, [pc, #32]	@ (80189ac <HAL_MMC_MspDeInit+0x5c>)
 801898a:	f001 f889 	bl	8019aa0 <HAL_GPIO_DeInit>

    /* SDMMC1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 801898e:	2031      	movs	r0, #49	@ 0x31
 8018990:	f000 fe50 	bl	8019634 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SDMMC1_MspDeInit 1 */

    /* USER CODE END SDMMC1_MspDeInit 1 */
  }

}
 8018994:	bf00      	nop
 8018996:	3708      	adds	r7, #8
 8018998:	46bd      	mov	sp, r7
 801899a:	bd80      	pop	{r7, pc}
 801899c:	52007000 	.word	0x52007000
 80189a0:	58024400 	.word	0x58024400
 80189a4:	58020800 	.word	0x58020800
 80189a8:	58020c00 	.word	0x58020c00
 80189ac:	58020400 	.word	0x58020400

080189b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80189b0:	b580      	push	{r7, lr}
 80189b2:	b090      	sub	sp, #64	@ 0x40
 80189b4:	af00      	add	r7, sp, #0
 80189b6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80189b8:	687b      	ldr	r3, [r7, #4]
 80189ba:	2b0f      	cmp	r3, #15
 80189bc:	d827      	bhi.n	8018a0e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 80189be:	2200      	movs	r2, #0
 80189c0:	6879      	ldr	r1, [r7, #4]
 80189c2:	2037      	movs	r0, #55	@ 0x37
 80189c4:	f000 fe0e 	bl	80195e4 <HAL_NVIC_SetPriority>

     /* Enable the TIM7 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80189c8:	2037      	movs	r0, #55	@ 0x37
 80189ca:	f000 fe25 	bl	8019618 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80189ce:	4a29      	ldr	r2, [pc, #164]	@ (8018a74 <HAL_InitTick+0xc4>)
 80189d0:	687b      	ldr	r3, [r7, #4]
 80189d2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80189d4:	4b28      	ldr	r3, [pc, #160]	@ (8018a78 <HAL_InitTick+0xc8>)
 80189d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80189da:	4a27      	ldr	r2, [pc, #156]	@ (8018a78 <HAL_InitTick+0xc8>)
 80189dc:	f043 0320 	orr.w	r3, r3, #32
 80189e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80189e4:	4b24      	ldr	r3, [pc, #144]	@ (8018a78 <HAL_InitTick+0xc8>)
 80189e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80189ea:	f003 0320 	and.w	r3, r3, #32
 80189ee:	60fb      	str	r3, [r7, #12]
 80189f0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80189f2:	f107 0210 	add.w	r2, r7, #16
 80189f6:	f107 0314 	add.w	r3, r7, #20
 80189fa:	4611      	mov	r1, r2
 80189fc:	4618      	mov	r0, r3
 80189fe:	f003 ffff 	bl	801ca00 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8018a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018a04:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8018a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a08:	2b00      	cmp	r3, #0
 8018a0a:	d106      	bne.n	8018a1a <HAL_InitTick+0x6a>
 8018a0c:	e001      	b.n	8018a12 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8018a0e:	2301      	movs	r3, #1
 8018a10:	e02b      	b.n	8018a6a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8018a12:	f003 ffdf 	bl	801c9d4 <HAL_RCC_GetPCLK1Freq>
 8018a16:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8018a18:	e004      	b.n	8018a24 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8018a1a:	f003 ffdb 	bl	801c9d4 <HAL_RCC_GetPCLK1Freq>
 8018a1e:	4603      	mov	r3, r0
 8018a20:	005b      	lsls	r3, r3, #1
 8018a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8018a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018a26:	4a15      	ldr	r2, [pc, #84]	@ (8018a7c <HAL_InitTick+0xcc>)
 8018a28:	fba2 2303 	umull	r2, r3, r2, r3
 8018a2c:	0c9b      	lsrs	r3, r3, #18
 8018a2e:	3b01      	subs	r3, #1
 8018a30:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8018a32:	4b13      	ldr	r3, [pc, #76]	@ (8018a80 <HAL_InitTick+0xd0>)
 8018a34:	4a13      	ldr	r2, [pc, #76]	@ (8018a84 <HAL_InitTick+0xd4>)
 8018a36:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8018a38:	4b11      	ldr	r3, [pc, #68]	@ (8018a80 <HAL_InitTick+0xd0>)
 8018a3a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8018a3e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8018a40:	4a0f      	ldr	r2, [pc, #60]	@ (8018a80 <HAL_InitTick+0xd0>)
 8018a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018a44:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8018a46:	4b0e      	ldr	r3, [pc, #56]	@ (8018a80 <HAL_InitTick+0xd0>)
 8018a48:	2200      	movs	r2, #0
 8018a4a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8018a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8018a80 <HAL_InitTick+0xd0>)
 8018a4e:	2200      	movs	r2, #0
 8018a50:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8018a52:	480b      	ldr	r0, [pc, #44]	@ (8018a80 <HAL_InitTick+0xd0>)
 8018a54:	f006 fd14 	bl	801f480 <HAL_TIM_Base_Init>
 8018a58:	4603      	mov	r3, r0
 8018a5a:	2b00      	cmp	r3, #0
 8018a5c:	d104      	bne.n	8018a68 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8018a5e:	4808      	ldr	r0, [pc, #32]	@ (8018a80 <HAL_InitTick+0xd0>)
 8018a60:	f006 fd70 	bl	801f544 <HAL_TIM_Base_Start_IT>
 8018a64:	4603      	mov	r3, r0
 8018a66:	e000      	b.n	8018a6a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8018a68:	2301      	movs	r3, #1
}
 8018a6a:	4618      	mov	r0, r3
 8018a6c:	3740      	adds	r7, #64	@ 0x40
 8018a6e:	46bd      	mov	sp, r7
 8018a70:	bd80      	pop	{r7, pc}
 8018a72:	bf00      	nop
 8018a74:	240149e4 	.word	0x240149e4
 8018a78:	58024400 	.word	0x58024400
 8018a7c:	431bde83 	.word	0x431bde83
 8018a80:	2405a860 	.word	0x2405a860
 8018a84:	40001400 	.word	0x40001400

08018a88 <LL_USART_IsActiveFlag_IDLE>:
{
 8018a88:	b480      	push	{r7}
 8018a8a:	b083      	sub	sp, #12
 8018a8c:	af00      	add	r7, sp, #0
 8018a8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8018a90:	687b      	ldr	r3, [r7, #4]
 8018a92:	69db      	ldr	r3, [r3, #28]
 8018a94:	f003 0310 	and.w	r3, r3, #16
 8018a98:	2b10      	cmp	r3, #16
 8018a9a:	d101      	bne.n	8018aa0 <LL_USART_IsActiveFlag_IDLE+0x18>
 8018a9c:	2301      	movs	r3, #1
 8018a9e:	e000      	b.n	8018aa2 <LL_USART_IsActiveFlag_IDLE+0x1a>
 8018aa0:	2300      	movs	r3, #0
}
 8018aa2:	4618      	mov	r0, r3
 8018aa4:	370c      	adds	r7, #12
 8018aa6:	46bd      	mov	sp, r7
 8018aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aac:	4770      	bx	lr

08018aae <LL_USART_ClearFlag_IDLE>:
{
 8018aae:	b480      	push	{r7}
 8018ab0:	b083      	sub	sp, #12
 8018ab2:	af00      	add	r7, sp, #0
 8018ab4:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8018ab6:	687b      	ldr	r3, [r7, #4]
 8018ab8:	2210      	movs	r2, #16
 8018aba:	621a      	str	r2, [r3, #32]
}
 8018abc:	bf00      	nop
 8018abe:	370c      	adds	r7, #12
 8018ac0:	46bd      	mov	sp, r7
 8018ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ac6:	4770      	bx	lr

08018ac8 <LL_USART_IsEnabledIT_IDLE>:
{
 8018ac8:	b480      	push	{r7}
 8018aca:	b083      	sub	sp, #12
 8018acc:	af00      	add	r7, sp, #0
 8018ace:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8018ad0:	687b      	ldr	r3, [r7, #4]
 8018ad2:	681b      	ldr	r3, [r3, #0]
 8018ad4:	f003 0310 	and.w	r3, r3, #16
 8018ad8:	2b10      	cmp	r3, #16
 8018ada:	d101      	bne.n	8018ae0 <LL_USART_IsEnabledIT_IDLE+0x18>
 8018adc:	2301      	movs	r3, #1
 8018ade:	e000      	b.n	8018ae2 <LL_USART_IsEnabledIT_IDLE+0x1a>
 8018ae0:	2300      	movs	r3, #0
}
 8018ae2:	4618      	mov	r0, r3
 8018ae4:	370c      	adds	r7, #12
 8018ae6:	46bd      	mov	sp, r7
 8018ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aec:	4770      	bx	lr
	...

08018af0 <LL_DMA_EnableStream>:
{
 8018af0:	b480      	push	{r7}
 8018af2:	b085      	sub	sp, #20
 8018af4:	af00      	add	r7, sp, #0
 8018af6:	6078      	str	r0, [r7, #4]
 8018af8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8018afa:	687b      	ldr	r3, [r7, #4]
 8018afc:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 8018afe:	4a0c      	ldr	r2, [pc, #48]	@ (8018b30 <LL_DMA_EnableStream+0x40>)
 8018b00:	683b      	ldr	r3, [r7, #0]
 8018b02:	4413      	add	r3, r2
 8018b04:	781b      	ldrb	r3, [r3, #0]
 8018b06:	461a      	mov	r2, r3
 8018b08:	68fb      	ldr	r3, [r7, #12]
 8018b0a:	4413      	add	r3, r2
 8018b0c:	681b      	ldr	r3, [r3, #0]
 8018b0e:	4908      	ldr	r1, [pc, #32]	@ (8018b30 <LL_DMA_EnableStream+0x40>)
 8018b10:	683a      	ldr	r2, [r7, #0]
 8018b12:	440a      	add	r2, r1
 8018b14:	7812      	ldrb	r2, [r2, #0]
 8018b16:	4611      	mov	r1, r2
 8018b18:	68fa      	ldr	r2, [r7, #12]
 8018b1a:	440a      	add	r2, r1
 8018b1c:	f043 0301 	orr.w	r3, r3, #1
 8018b20:	6013      	str	r3, [r2, #0]
}
 8018b22:	bf00      	nop
 8018b24:	3714      	adds	r7, #20
 8018b26:	46bd      	mov	sp, r7
 8018b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b2c:	4770      	bx	lr
 8018b2e:	bf00      	nop
 8018b30:	08026404 	.word	0x08026404

08018b34 <LL_DMA_IsActiveFlag_HT0>:
{
 8018b34:	b480      	push	{r7}
 8018b36:	b083      	sub	sp, #12
 8018b38:	af00      	add	r7, sp, #0
 8018b3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF0) == (DMA_LISR_HTIF0)) ? 1UL : 0UL);
 8018b3c:	687b      	ldr	r3, [r7, #4]
 8018b3e:	681b      	ldr	r3, [r3, #0]
 8018b40:	f003 0310 	and.w	r3, r3, #16
 8018b44:	2b10      	cmp	r3, #16
 8018b46:	d101      	bne.n	8018b4c <LL_DMA_IsActiveFlag_HT0+0x18>
 8018b48:	2301      	movs	r3, #1
 8018b4a:	e000      	b.n	8018b4e <LL_DMA_IsActiveFlag_HT0+0x1a>
 8018b4c:	2300      	movs	r3, #0
}
 8018b4e:	4618      	mov	r0, r3
 8018b50:	370c      	adds	r7, #12
 8018b52:	46bd      	mov	sp, r7
 8018b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b58:	4770      	bx	lr

08018b5a <LL_DMA_IsActiveFlag_HT1>:
{
 8018b5a:	b480      	push	{r7}
 8018b5c:	b083      	sub	sp, #12
 8018b5e:	af00      	add	r7, sp, #0
 8018b60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF1) == (DMA_LISR_HTIF1)) ? 1UL : 0UL);
 8018b62:	687b      	ldr	r3, [r7, #4]
 8018b64:	681b      	ldr	r3, [r3, #0]
 8018b66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018b6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018b6e:	d101      	bne.n	8018b74 <LL_DMA_IsActiveFlag_HT1+0x1a>
 8018b70:	2301      	movs	r3, #1
 8018b72:	e000      	b.n	8018b76 <LL_DMA_IsActiveFlag_HT1+0x1c>
 8018b74:	2300      	movs	r3, #0
}
 8018b76:	4618      	mov	r0, r3
 8018b78:	370c      	adds	r7, #12
 8018b7a:	46bd      	mov	sp, r7
 8018b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b80:	4770      	bx	lr

08018b82 <LL_DMA_IsActiveFlag_TC0>:
{
 8018b82:	b480      	push	{r7}
 8018b84:	b083      	sub	sp, #12
 8018b86:	af00      	add	r7, sp, #0
 8018b88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF0) == (DMA_LISR_TCIF0)) ? 1UL : 0UL);
 8018b8a:	687b      	ldr	r3, [r7, #4]
 8018b8c:	681b      	ldr	r3, [r3, #0]
 8018b8e:	f003 0320 	and.w	r3, r3, #32
 8018b92:	2b20      	cmp	r3, #32
 8018b94:	d101      	bne.n	8018b9a <LL_DMA_IsActiveFlag_TC0+0x18>
 8018b96:	2301      	movs	r3, #1
 8018b98:	e000      	b.n	8018b9c <LL_DMA_IsActiveFlag_TC0+0x1a>
 8018b9a:	2300      	movs	r3, #0
}
 8018b9c:	4618      	mov	r0, r3
 8018b9e:	370c      	adds	r7, #12
 8018ba0:	46bd      	mov	sp, r7
 8018ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ba6:	4770      	bx	lr

08018ba8 <LL_DMA_IsActiveFlag_TC1>:
{
 8018ba8:	b480      	push	{r7}
 8018baa:	b083      	sub	sp, #12
 8018bac:	af00      	add	r7, sp, #0
 8018bae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF1) == (DMA_LISR_TCIF1)) ? 1UL : 0UL);
 8018bb0:	687b      	ldr	r3, [r7, #4]
 8018bb2:	681b      	ldr	r3, [r3, #0]
 8018bb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8018bb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8018bbc:	d101      	bne.n	8018bc2 <LL_DMA_IsActiveFlag_TC1+0x1a>
 8018bbe:	2301      	movs	r3, #1
 8018bc0:	e000      	b.n	8018bc4 <LL_DMA_IsActiveFlag_TC1+0x1c>
 8018bc2:	2300      	movs	r3, #0
}
 8018bc4:	4618      	mov	r0, r3
 8018bc6:	370c      	adds	r7, #12
 8018bc8:	46bd      	mov	sp, r7
 8018bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bce:	4770      	bx	lr

08018bd0 <LL_DMA_IsActiveFlag_TC7>:
{
 8018bd0:	b480      	push	{r7}
 8018bd2:	b083      	sub	sp, #12
 8018bd4:	af00      	add	r7, sp, #0
 8018bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->HISR, DMA_HISR_TCIF7) == (DMA_HISR_TCIF7)) ? 1UL : 0UL);
 8018bd8:	687b      	ldr	r3, [r7, #4]
 8018bda:	685b      	ldr	r3, [r3, #4]
 8018bdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018be0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018be4:	d101      	bne.n	8018bea <LL_DMA_IsActiveFlag_TC7+0x1a>
 8018be6:	2301      	movs	r3, #1
 8018be8:	e000      	b.n	8018bec <LL_DMA_IsActiveFlag_TC7+0x1c>
 8018bea:	2300      	movs	r3, #0
}
 8018bec:	4618      	mov	r0, r3
 8018bee:	370c      	adds	r7, #12
 8018bf0:	46bd      	mov	sp, r7
 8018bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bf6:	4770      	bx	lr

08018bf8 <LL_DMA_IsActiveFlag_TE0>:
{
 8018bf8:	b480      	push	{r7}
 8018bfa:	b083      	sub	sp, #12
 8018bfc:	af00      	add	r7, sp, #0
 8018bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF0) == (DMA_LISR_TEIF0)) ? 1UL : 0UL);
 8018c00:	687b      	ldr	r3, [r7, #4]
 8018c02:	681b      	ldr	r3, [r3, #0]
 8018c04:	f003 0308 	and.w	r3, r3, #8
 8018c08:	2b08      	cmp	r3, #8
 8018c0a:	d101      	bne.n	8018c10 <LL_DMA_IsActiveFlag_TE0+0x18>
 8018c0c:	2301      	movs	r3, #1
 8018c0e:	e000      	b.n	8018c12 <LL_DMA_IsActiveFlag_TE0+0x1a>
 8018c10:	2300      	movs	r3, #0
}
 8018c12:	4618      	mov	r0, r3
 8018c14:	370c      	adds	r7, #12
 8018c16:	46bd      	mov	sp, r7
 8018c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c1c:	4770      	bx	lr

08018c1e <LL_DMA_IsActiveFlag_TE1>:
{
 8018c1e:	b480      	push	{r7}
 8018c20:	b083      	sub	sp, #12
 8018c22:	af00      	add	r7, sp, #0
 8018c24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF1) == (DMA_LISR_TEIF1)) ? 1UL : 0UL);
 8018c26:	687b      	ldr	r3, [r7, #4]
 8018c28:	681b      	ldr	r3, [r3, #0]
 8018c2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8018c2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018c32:	d101      	bne.n	8018c38 <LL_DMA_IsActiveFlag_TE1+0x1a>
 8018c34:	2301      	movs	r3, #1
 8018c36:	e000      	b.n	8018c3a <LL_DMA_IsActiveFlag_TE1+0x1c>
 8018c38:	2300      	movs	r3, #0
}
 8018c3a:	4618      	mov	r0, r3
 8018c3c:	370c      	adds	r7, #12
 8018c3e:	46bd      	mov	sp, r7
 8018c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c44:	4770      	bx	lr

08018c46 <LL_DMA_IsActiveFlag_TE7>:
{
 8018c46:	b480      	push	{r7}
 8018c48:	b083      	sub	sp, #12
 8018c4a:	af00      	add	r7, sp, #0
 8018c4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->HISR, DMA_HISR_TEIF7) == (DMA_HISR_TEIF7)) ? 1UL : 0UL);
 8018c4e:	687b      	ldr	r3, [r7, #4]
 8018c50:	685b      	ldr	r3, [r3, #4]
 8018c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018c56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8018c5a:	d101      	bne.n	8018c60 <LL_DMA_IsActiveFlag_TE7+0x1a>
 8018c5c:	2301      	movs	r3, #1
 8018c5e:	e000      	b.n	8018c62 <LL_DMA_IsActiveFlag_TE7+0x1c>
 8018c60:	2300      	movs	r3, #0
}
 8018c62:	4618      	mov	r0, r3
 8018c64:	370c      	adds	r7, #12
 8018c66:	46bd      	mov	sp, r7
 8018c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c6c:	4770      	bx	lr

08018c6e <LL_DMA_ClearFlag_HT0>:
{
 8018c6e:	b480      	push	{r7}
 8018c70:	b083      	sub	sp, #12
 8018c72:	af00      	add	r7, sp, #0
 8018c74:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF0);
 8018c76:	687b      	ldr	r3, [r7, #4]
 8018c78:	2210      	movs	r2, #16
 8018c7a:	609a      	str	r2, [r3, #8]
}
 8018c7c:	bf00      	nop
 8018c7e:	370c      	adds	r7, #12
 8018c80:	46bd      	mov	sp, r7
 8018c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c86:	4770      	bx	lr

08018c88 <LL_DMA_ClearFlag_HT1>:
{
 8018c88:	b480      	push	{r7}
 8018c8a:	b083      	sub	sp, #12
 8018c8c:	af00      	add	r7, sp, #0
 8018c8e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF1);
 8018c90:	687b      	ldr	r3, [r7, #4]
 8018c92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8018c96:	609a      	str	r2, [r3, #8]
}
 8018c98:	bf00      	nop
 8018c9a:	370c      	adds	r7, #12
 8018c9c:	46bd      	mov	sp, r7
 8018c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ca2:	4770      	bx	lr

08018ca4 <LL_DMA_ClearFlag_TC0>:
{
 8018ca4:	b480      	push	{r7}
 8018ca6:	b083      	sub	sp, #12
 8018ca8:	af00      	add	r7, sp, #0
 8018caa:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF0);
 8018cac:	687b      	ldr	r3, [r7, #4]
 8018cae:	2220      	movs	r2, #32
 8018cb0:	609a      	str	r2, [r3, #8]
}
 8018cb2:	bf00      	nop
 8018cb4:	370c      	adds	r7, #12
 8018cb6:	46bd      	mov	sp, r7
 8018cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cbc:	4770      	bx	lr

08018cbe <LL_DMA_ClearFlag_TC1>:
{
 8018cbe:	b480      	push	{r7}
 8018cc0:	b083      	sub	sp, #12
 8018cc2:	af00      	add	r7, sp, #0
 8018cc4:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF1);
 8018cc6:	687b      	ldr	r3, [r7, #4]
 8018cc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8018ccc:	609a      	str	r2, [r3, #8]
}
 8018cce:	bf00      	nop
 8018cd0:	370c      	adds	r7, #12
 8018cd2:	46bd      	mov	sp, r7
 8018cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cd8:	4770      	bx	lr

08018cda <LL_DMA_ClearFlag_TC7>:
{
 8018cda:	b480      	push	{r7}
 8018cdc:	b083      	sub	sp, #12
 8018cde:	af00      	add	r7, sp, #0
 8018ce0:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTCIF7);
 8018ce2:	687b      	ldr	r3, [r7, #4]
 8018ce4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8018ce8:	60da      	str	r2, [r3, #12]
}
 8018cea:	bf00      	nop
 8018cec:	370c      	adds	r7, #12
 8018cee:	46bd      	mov	sp, r7
 8018cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cf4:	4770      	bx	lr

08018cf6 <LL_DMA_ClearFlag_TE0>:
{
 8018cf6:	b480      	push	{r7}
 8018cf8:	b083      	sub	sp, #12
 8018cfa:	af00      	add	r7, sp, #0
 8018cfc:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTEIF0);
 8018cfe:	687b      	ldr	r3, [r7, #4]
 8018d00:	2208      	movs	r2, #8
 8018d02:	609a      	str	r2, [r3, #8]
}
 8018d04:	bf00      	nop
 8018d06:	370c      	adds	r7, #12
 8018d08:	46bd      	mov	sp, r7
 8018d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d0e:	4770      	bx	lr

08018d10 <LL_DMA_ClearFlag_TE1>:
{
 8018d10:	b480      	push	{r7}
 8018d12:	b083      	sub	sp, #12
 8018d14:	af00      	add	r7, sp, #0
 8018d16:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTEIF1);
 8018d18:	687b      	ldr	r3, [r7, #4]
 8018d1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018d1e:	609a      	str	r2, [r3, #8]
}
 8018d20:	bf00      	nop
 8018d22:	370c      	adds	r7, #12
 8018d24:	46bd      	mov	sp, r7
 8018d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d2a:	4770      	bx	lr

08018d2c <LL_DMA_ClearFlag_TE7>:
{
 8018d2c:	b480      	push	{r7}
 8018d2e:	b083      	sub	sp, #12
 8018d30:	af00      	add	r7, sp, #0
 8018d32:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTEIF7);
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8018d3a:	60da      	str	r2, [r3, #12]
}
 8018d3c:	bf00      	nop
 8018d3e:	370c      	adds	r7, #12
 8018d40:	46bd      	mov	sp, r7
 8018d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d46:	4770      	bx	lr

08018d48 <LL_DMA_IsEnabledIT_HT>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(const DMA_TypeDef *DMAx, uint32_t Stream)
{
 8018d48:	b480      	push	{r7}
 8018d4a:	b085      	sub	sp, #20
 8018d4c:	af00      	add	r7, sp, #0
 8018d4e:	6078      	str	r0, [r7, #4]
 8018d50:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8018d52:	687b      	ldr	r3, [r7, #4]
 8018d54:	60fb      	str	r3, [r7, #12]

  return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE) == DMA_SxCR_HTIE) ? 1UL : 0UL);
 8018d56:	4a0a      	ldr	r2, [pc, #40]	@ (8018d80 <LL_DMA_IsEnabledIT_HT+0x38>)
 8018d58:	683b      	ldr	r3, [r7, #0]
 8018d5a:	4413      	add	r3, r2
 8018d5c:	781b      	ldrb	r3, [r3, #0]
 8018d5e:	461a      	mov	r2, r3
 8018d60:	68fb      	ldr	r3, [r7, #12]
 8018d62:	4413      	add	r3, r2
 8018d64:	681b      	ldr	r3, [r3, #0]
 8018d66:	f003 0308 	and.w	r3, r3, #8
 8018d6a:	2b08      	cmp	r3, #8
 8018d6c:	d101      	bne.n	8018d72 <LL_DMA_IsEnabledIT_HT+0x2a>
 8018d6e:	2301      	movs	r3, #1
 8018d70:	e000      	b.n	8018d74 <LL_DMA_IsEnabledIT_HT+0x2c>
 8018d72:	2300      	movs	r3, #0
}
 8018d74:	4618      	mov	r0, r3
 8018d76:	3714      	adds	r7, #20
 8018d78:	46bd      	mov	sp, r7
 8018d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d7e:	4770      	bx	lr
 8018d80:	08026404 	.word	0x08026404

08018d84 <LL_DMA_IsEnabledIT_TE>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(const DMA_TypeDef *DMAx, uint32_t Stream)
{
 8018d84:	b480      	push	{r7}
 8018d86:	b085      	sub	sp, #20
 8018d88:	af00      	add	r7, sp, #0
 8018d8a:	6078      	str	r0, [r7, #4]
 8018d8c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8018d8e:	687b      	ldr	r3, [r7, #4]
 8018d90:	60fb      	str	r3, [r7, #12]

  return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TEIE) == DMA_SxCR_TEIE) ? 1UL : 0UL);
 8018d92:	4a0a      	ldr	r2, [pc, #40]	@ (8018dbc <LL_DMA_IsEnabledIT_TE+0x38>)
 8018d94:	683b      	ldr	r3, [r7, #0]
 8018d96:	4413      	add	r3, r2
 8018d98:	781b      	ldrb	r3, [r3, #0]
 8018d9a:	461a      	mov	r2, r3
 8018d9c:	68fb      	ldr	r3, [r7, #12]
 8018d9e:	4413      	add	r3, r2
 8018da0:	681b      	ldr	r3, [r3, #0]
 8018da2:	f003 0304 	and.w	r3, r3, #4
 8018da6:	2b04      	cmp	r3, #4
 8018da8:	d101      	bne.n	8018dae <LL_DMA_IsEnabledIT_TE+0x2a>
 8018daa:	2301      	movs	r3, #1
 8018dac:	e000      	b.n	8018db0 <LL_DMA_IsEnabledIT_TE+0x2c>
 8018dae:	2300      	movs	r3, #0
}
 8018db0:	4618      	mov	r0, r3
 8018db2:	3714      	adds	r7, #20
 8018db4:	46bd      	mov	sp, r7
 8018db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dba:	4770      	bx	lr
 8018dbc:	08026404 	.word	0x08026404

08018dc0 <LL_DMA_IsEnabledIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(const DMA_TypeDef *DMAx, uint32_t Stream)
{
 8018dc0:	b480      	push	{r7}
 8018dc2:	b085      	sub	sp, #20
 8018dc4:	af00      	add	r7, sp, #0
 8018dc6:	6078      	str	r0, [r7, #4]
 8018dc8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8018dca:	687b      	ldr	r3, [r7, #4]
 8018dcc:	60fb      	str	r3, [r7, #12]

  return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE) == DMA_SxCR_TCIE) ? 1UL : 0UL);
 8018dce:	4a0a      	ldr	r2, [pc, #40]	@ (8018df8 <LL_DMA_IsEnabledIT_TC+0x38>)
 8018dd0:	683b      	ldr	r3, [r7, #0]
 8018dd2:	4413      	add	r3, r2
 8018dd4:	781b      	ldrb	r3, [r3, #0]
 8018dd6:	461a      	mov	r2, r3
 8018dd8:	68fb      	ldr	r3, [r7, #12]
 8018dda:	4413      	add	r3, r2
 8018ddc:	681b      	ldr	r3, [r3, #0]
 8018dde:	f003 0310 	and.w	r3, r3, #16
 8018de2:	2b10      	cmp	r3, #16
 8018de4:	d101      	bne.n	8018dea <LL_DMA_IsEnabledIT_TC+0x2a>
 8018de6:	2301      	movs	r3, #1
 8018de8:	e000      	b.n	8018dec <LL_DMA_IsEnabledIT_TC+0x2c>
 8018dea:	2300      	movs	r3, #0
}
 8018dec:	4618      	mov	r0, r3
 8018dee:	3714      	adds	r7, #20
 8018df0:	46bd      	mov	sp, r7
 8018df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018df6:	4770      	bx	lr
 8018df8:	08026404 	.word	0x08026404

08018dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8018dfc:	b480      	push	{r7}
 8018dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8018e00:	bf00      	nop
 8018e02:	e7fd      	b.n	8018e00 <NMI_Handler+0x4>

08018e04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8018e04:	b480      	push	{r7}
 8018e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8018e08:	bf00      	nop
 8018e0a:	e7fd      	b.n	8018e08 <HardFault_Handler+0x4>

08018e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8018e0c:	b480      	push	{r7}
 8018e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8018e10:	bf00      	nop
 8018e12:	e7fd      	b.n	8018e10 <MemManage_Handler+0x4>

08018e14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8018e14:	b480      	push	{r7}
 8018e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8018e18:	bf00      	nop
 8018e1a:	e7fd      	b.n	8018e18 <BusFault_Handler+0x4>

08018e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8018e1c:	b480      	push	{r7}
 8018e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8018e20:	bf00      	nop
 8018e22:	e7fd      	b.n	8018e20 <UsageFault_Handler+0x4>

08018e24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8018e24:	b480      	push	{r7}
 8018e26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8018e28:	bf00      	nop
 8018e2a:	46bd      	mov	sp, r7
 8018e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e30:	4770      	bx	lr
	...

08018e34 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8018e34:	b580      	push	{r7, lr}
 8018e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
  if (LL_DMA_IsEnabledIT_HT(DMA1, LL_DMA_STREAM_0) && LL_DMA_IsActiveFlag_HT0(DMA1))
 8018e38:	2100      	movs	r1, #0
 8018e3a:	481d      	ldr	r0, [pc, #116]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018e3c:	f7ff ff84 	bl	8018d48 <LL_DMA_IsEnabledIT_HT>
 8018e40:	4603      	mov	r3, r0
 8018e42:	2b00      	cmp	r3, #0
 8018e44:	d00b      	beq.n	8018e5e <DMA1_Stream0_IRQHandler+0x2a>
 8018e46:	481a      	ldr	r0, [pc, #104]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018e48:	f7ff fe74 	bl	8018b34 <LL_DMA_IsActiveFlag_HT0>
 8018e4c:	4603      	mov	r3, r0
 8018e4e:	2b00      	cmp	r3, #0
 8018e50:	d005      	beq.n	8018e5e <DMA1_Stream0_IRQHandler+0x2a>
  {
     LL_DMA_ClearFlag_HT0(DMA1);
 8018e52:	4817      	ldr	r0, [pc, #92]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018e54:	f7ff ff0b 	bl	8018c6e <LL_DMA_ClearFlag_HT0>
     UART_DMA_Rx_Check(USART1);
 8018e58:	4816      	ldr	r0, [pc, #88]	@ (8018eb4 <DMA1_Stream0_IRQHandler+0x80>)
 8018e5a:	f7e9 fce5 	bl	8002828 <UART_DMA_Rx_Check>
  }
  /* USER CODE END DMA1_Stream0_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
  if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_STREAM_0) && LL_DMA_IsActiveFlag_TC0(DMA1))
 8018e5e:	2100      	movs	r1, #0
 8018e60:	4813      	ldr	r0, [pc, #76]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018e62:	f7ff ffad 	bl	8018dc0 <LL_DMA_IsEnabledIT_TC>
 8018e66:	4603      	mov	r3, r0
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	d00b      	beq.n	8018e84 <DMA1_Stream0_IRQHandler+0x50>
 8018e6c:	4810      	ldr	r0, [pc, #64]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018e6e:	f7ff fe88 	bl	8018b82 <LL_DMA_IsActiveFlag_TC0>
 8018e72:	4603      	mov	r3, r0
 8018e74:	2b00      	cmp	r3, #0
 8018e76:	d005      	beq.n	8018e84 <DMA1_Stream0_IRQHandler+0x50>
  {
     LL_DMA_ClearFlag_TC0(DMA1);
 8018e78:	480d      	ldr	r0, [pc, #52]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018e7a:	f7ff ff13 	bl	8018ca4 <LL_DMA_ClearFlag_TC0>
     UART_DMA_Rx_Check(USART1);
 8018e7e:	480d      	ldr	r0, [pc, #52]	@ (8018eb4 <DMA1_Stream0_IRQHandler+0x80>)
 8018e80:	f7e9 fcd2 	bl	8002828 <UART_DMA_Rx_Check>
  }

  if (LL_DMA_IsEnabledIT_TE(DMA1, LL_DMA_STREAM_0) && LL_DMA_IsActiveFlag_TE0(DMA1))
 8018e84:	2100      	movs	r1, #0
 8018e86:	480a      	ldr	r0, [pc, #40]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018e88:	f7ff ff7c 	bl	8018d84 <LL_DMA_IsEnabledIT_TE>
 8018e8c:	4603      	mov	r3, r0
 8018e8e:	2b00      	cmp	r3, #0
 8018e90:	d00c      	beq.n	8018eac <DMA1_Stream0_IRQHandler+0x78>
 8018e92:	4807      	ldr	r0, [pc, #28]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018e94:	f7ff feb0 	bl	8018bf8 <LL_DMA_IsActiveFlag_TE0>
 8018e98:	4603      	mov	r3, r0
 8018e9a:	2b00      	cmp	r3, #0
 8018e9c:	d006      	beq.n	8018eac <DMA1_Stream0_IRQHandler+0x78>
  {
     LL_DMA_ClearFlag_TE0(DMA1);
 8018e9e:	4804      	ldr	r0, [pc, #16]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018ea0:	f7ff ff29 	bl	8018cf6 <LL_DMA_ClearFlag_TE0>
     LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_0);
 8018ea4:	2100      	movs	r1, #0
 8018ea6:	4802      	ldr	r0, [pc, #8]	@ (8018eb0 <DMA1_Stream0_IRQHandler+0x7c>)
 8018ea8:	f7ff fe22 	bl	8018af0 <LL_DMA_EnableStream>
  }

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8018eac:	bf00      	nop
 8018eae:	bd80      	pop	{r7, pc}
 8018eb0:	40020000 	.word	0x40020000
 8018eb4:	40011000 	.word	0x40011000

08018eb8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8018eb8:	b580      	push	{r7, lr}
 8018eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
  if (LL_DMA_IsEnabledIT_HT(DMA1, LL_DMA_STREAM_1) && LL_DMA_IsActiveFlag_HT1(DMA1))
 8018ebc:	2101      	movs	r1, #1
 8018ebe:	481d      	ldr	r0, [pc, #116]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018ec0:	f7ff ff42 	bl	8018d48 <LL_DMA_IsEnabledIT_HT>
 8018ec4:	4603      	mov	r3, r0
 8018ec6:	2b00      	cmp	r3, #0
 8018ec8:	d00b      	beq.n	8018ee2 <DMA1_Stream1_IRQHandler+0x2a>
 8018eca:	481a      	ldr	r0, [pc, #104]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018ecc:	f7ff fe45 	bl	8018b5a <LL_DMA_IsActiveFlag_HT1>
 8018ed0:	4603      	mov	r3, r0
 8018ed2:	2b00      	cmp	r3, #0
 8018ed4:	d005      	beq.n	8018ee2 <DMA1_Stream1_IRQHandler+0x2a>
  {
     LL_DMA_ClearFlag_HT1(DMA1);
 8018ed6:	4817      	ldr	r0, [pc, #92]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018ed8:	f7ff fed6 	bl	8018c88 <LL_DMA_ClearFlag_HT1>
     UART_DMA_Rx_Check(USART2);
 8018edc:	4816      	ldr	r0, [pc, #88]	@ (8018f38 <DMA1_Stream1_IRQHandler+0x80>)
 8018ede:	f7e9 fca3 	bl	8002828 <UART_DMA_Rx_Check>
  }
  /* USER CODE END DMA1_Stream1_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
  if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_STREAM_1) && LL_DMA_IsActiveFlag_TC1(DMA1))
 8018ee2:	2101      	movs	r1, #1
 8018ee4:	4813      	ldr	r0, [pc, #76]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018ee6:	f7ff ff6b 	bl	8018dc0 <LL_DMA_IsEnabledIT_TC>
 8018eea:	4603      	mov	r3, r0
 8018eec:	2b00      	cmp	r3, #0
 8018eee:	d00b      	beq.n	8018f08 <DMA1_Stream1_IRQHandler+0x50>
 8018ef0:	4810      	ldr	r0, [pc, #64]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018ef2:	f7ff fe59 	bl	8018ba8 <LL_DMA_IsActiveFlag_TC1>
 8018ef6:	4603      	mov	r3, r0
 8018ef8:	2b00      	cmp	r3, #0
 8018efa:	d005      	beq.n	8018f08 <DMA1_Stream1_IRQHandler+0x50>
  {
     LL_DMA_ClearFlag_TC1(DMA1);
 8018efc:	480d      	ldr	r0, [pc, #52]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018efe:	f7ff fede 	bl	8018cbe <LL_DMA_ClearFlag_TC1>
     UART_DMA_Rx_Check(USART2);
 8018f02:	480d      	ldr	r0, [pc, #52]	@ (8018f38 <DMA1_Stream1_IRQHandler+0x80>)
 8018f04:	f7e9 fc90 	bl	8002828 <UART_DMA_Rx_Check>
  }

  if (LL_DMA_IsEnabledIT_TE(DMA1, LL_DMA_STREAM_1) && LL_DMA_IsActiveFlag_TE1(DMA1))
 8018f08:	2101      	movs	r1, #1
 8018f0a:	480a      	ldr	r0, [pc, #40]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018f0c:	f7ff ff3a 	bl	8018d84 <LL_DMA_IsEnabledIT_TE>
 8018f10:	4603      	mov	r3, r0
 8018f12:	2b00      	cmp	r3, #0
 8018f14:	d00c      	beq.n	8018f30 <DMA1_Stream1_IRQHandler+0x78>
 8018f16:	4807      	ldr	r0, [pc, #28]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018f18:	f7ff fe81 	bl	8018c1e <LL_DMA_IsActiveFlag_TE1>
 8018f1c:	4603      	mov	r3, r0
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d006      	beq.n	8018f30 <DMA1_Stream1_IRQHandler+0x78>
  {
     LL_DMA_ClearFlag_TE1(DMA1);
 8018f22:	4804      	ldr	r0, [pc, #16]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018f24:	f7ff fef4 	bl	8018d10 <LL_DMA_ClearFlag_TE1>
     LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_1);
 8018f28:	2101      	movs	r1, #1
 8018f2a:	4802      	ldr	r0, [pc, #8]	@ (8018f34 <DMA1_Stream1_IRQHandler+0x7c>)
 8018f2c:	f7ff fde0 	bl	8018af0 <LL_DMA_EnableStream>
  }
  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8018f30:	bf00      	nop
 8018f32:	bd80      	pop	{r7, pc}
 8018f34:	40020000 	.word	0x40020000
 8018f38:	40004400 	.word	0x40004400

08018f3c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8018f3c:	b580      	push	{r7, lr}
 8018f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
	 TickTimer_IRQHandler();
 8018f40:	f7f1 fc46 	bl	800a7d0 <TickTimer_IRQHandler>
  /* USER CODE END TIM1_UP_IRQn 0 */
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8018f44:	bf00      	nop
 8018f46:	bd80      	pop	{r7, pc}

08018f48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8018f48:	b580      	push	{r7, lr}
 8018f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  if (LL_USART_IsEnabledIT_IDLE(USART1) && LL_USART_IsActiveFlag_IDLE(USART1))
 8018f4c:	480b      	ldr	r0, [pc, #44]	@ (8018f7c <USART1_IRQHandler+0x34>)
 8018f4e:	f7ff fdbb 	bl	8018ac8 <LL_USART_IsEnabledIT_IDLE>
 8018f52:	4603      	mov	r3, r0
 8018f54:	2b00      	cmp	r3, #0
 8018f56:	d00b      	beq.n	8018f70 <USART1_IRQHandler+0x28>
 8018f58:	4808      	ldr	r0, [pc, #32]	@ (8018f7c <USART1_IRQHandler+0x34>)
 8018f5a:	f7ff fd95 	bl	8018a88 <LL_USART_IsActiveFlag_IDLE>
 8018f5e:	4603      	mov	r3, r0
 8018f60:	2b00      	cmp	r3, #0
 8018f62:	d005      	beq.n	8018f70 <USART1_IRQHandler+0x28>
  {
     LL_USART_ClearFlag_IDLE(USART1);
 8018f64:	4805      	ldr	r0, [pc, #20]	@ (8018f7c <USART1_IRQHandler+0x34>)
 8018f66:	f7ff fda2 	bl	8018aae <LL_USART_ClearFlag_IDLE>
     UART_DMA_Rx_Check(USART1);
 8018f6a:	4804      	ldr	r0, [pc, #16]	@ (8018f7c <USART1_IRQHandler+0x34>)
 8018f6c:	f7e9 fc5c 	bl	8002828 <UART_DMA_Rx_Check>
  }
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */
  UART_Driver_TX_ISR(USART1);
 8018f70:	4802      	ldr	r0, [pc, #8]	@ (8018f7c <USART1_IRQHandler+0x34>)
 8018f72:	f7e9 fc07 	bl	8002784 <UART_Driver_TX_ISR>
  /* USER CODE END USART1_IRQn 1 */
}
 8018f76:	bf00      	nop
 8018f78:	bd80      	pop	{r7, pc}
 8018f7a:	bf00      	nop
 8018f7c:	40011000 	.word	0x40011000

08018f80 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8018f80:	b580      	push	{r7, lr}
 8018f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  if (LL_USART_IsEnabledIT_IDLE(USART2) && LL_USART_IsActiveFlag_IDLE(USART2))
 8018f84:	480b      	ldr	r0, [pc, #44]	@ (8018fb4 <USART2_IRQHandler+0x34>)
 8018f86:	f7ff fd9f 	bl	8018ac8 <LL_USART_IsEnabledIT_IDLE>
 8018f8a:	4603      	mov	r3, r0
 8018f8c:	2b00      	cmp	r3, #0
 8018f8e:	d00b      	beq.n	8018fa8 <USART2_IRQHandler+0x28>
 8018f90:	4808      	ldr	r0, [pc, #32]	@ (8018fb4 <USART2_IRQHandler+0x34>)
 8018f92:	f7ff fd79 	bl	8018a88 <LL_USART_IsActiveFlag_IDLE>
 8018f96:	4603      	mov	r3, r0
 8018f98:	2b00      	cmp	r3, #0
 8018f9a:	d005      	beq.n	8018fa8 <USART2_IRQHandler+0x28>
  {
	 LL_USART_ClearFlag_IDLE(USART2);
 8018f9c:	4805      	ldr	r0, [pc, #20]	@ (8018fb4 <USART2_IRQHandler+0x34>)
 8018f9e:	f7ff fd86 	bl	8018aae <LL_USART_ClearFlag_IDLE>
     UART_DMA_Rx_Check(USART2);
 8018fa2:	4804      	ldr	r0, [pc, #16]	@ (8018fb4 <USART2_IRQHandler+0x34>)
 8018fa4:	f7e9 fc40 	bl	8002828 <UART_DMA_Rx_Check>
  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */
  UART_Driver_TX_ISR(USART2);
 8018fa8:	4802      	ldr	r0, [pc, #8]	@ (8018fb4 <USART2_IRQHandler+0x34>)
 8018faa:	f7e9 fbeb 	bl	8002784 <UART_Driver_TX_ISR>
  /* USER CODE END USART2_IRQn 1 */
}
 8018fae:	bf00      	nop
 8018fb0:	bd80      	pop	{r7, pc}
 8018fb2:	bf00      	nop
 8018fb4:	40004400 	.word	0x40004400

08018fb8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8018fb8:	b580      	push	{r7, lr}
 8018fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */
  if (LL_DMA_IsActiveFlag_TC7(DMA1))
 8018fbc:	480f      	ldr	r0, [pc, #60]	@ (8018ffc <DMA1_Stream7_IRQHandler+0x44>)
 8018fbe:	f7ff fe07 	bl	8018bd0 <LL_DMA_IsActiveFlag_TC7>
 8018fc2:	4603      	mov	r3, r0
 8018fc4:	2b00      	cmp	r3, #0
 8018fc6:	d007      	beq.n	8018fd8 <DMA1_Stream7_IRQHandler+0x20>
  {
      LL_DMA_ClearFlag_TC7(DMA1);
 8018fc8:	480c      	ldr	r0, [pc, #48]	@ (8018ffc <DMA1_Stream7_IRQHandler+0x44>)
 8018fca:	f7ff fe86 	bl	8018cda <LL_DMA_ClearFlag_TC7>
      SPI_SlaveDevice_SetTransferState(SPI_TRANSFER_COMPLETE);
 8018fce:	2001      	movs	r0, #1
 8018fd0:	f7f0 fdb6 	bl	8009b40 <SPI_SlaveDevice_SetTransferState>
      SPI_SlaveDevice_Disable();
 8018fd4:	f7f0 fd8a 	bl	8009aec <SPI_SlaveDevice_Disable>
  }
  /* USER CODE END DMA1_Stream7_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */
  if (LL_DMA_IsActiveFlag_TE7(DMA1))
 8018fd8:	4808      	ldr	r0, [pc, #32]	@ (8018ffc <DMA1_Stream7_IRQHandler+0x44>)
 8018fda:	f7ff fe34 	bl	8018c46 <LL_DMA_IsActiveFlag_TE7>
 8018fde:	4603      	mov	r3, r0
 8018fe0:	2b00      	cmp	r3, #0
 8018fe2:	d008      	beq.n	8018ff6 <DMA1_Stream7_IRQHandler+0x3e>
  {
      LL_DMA_ClearFlag_TE7(DMA1);
 8018fe4:	4805      	ldr	r0, [pc, #20]	@ (8018ffc <DMA1_Stream7_IRQHandler+0x44>)
 8018fe6:	f7ff fea1 	bl	8018d2c <LL_DMA_ClearFlag_TE7>
      SPI_SlaveDevice_SetTransferState(SPI_TRANSFER_ERROR);
 8018fea:	2002      	movs	r0, #2
 8018fec:	f7f0 fda8 	bl	8009b40 <SPI_SlaveDevice_SetTransferState>
      toCM4_SetState(TOCM4_ERROR);
 8018ff0:	2000      	movs	r0, #0
 8018ff2:	f7e7 fd3d 	bl	8000a70 <toCM4_SetState>
  }
  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8018ff6:	bf00      	nop
 8018ff8:	bd80      	pop	{r7, pc}
 8018ffa:	bf00      	nop
 8018ffc:	40020000 	.word	0x40020000

08019000 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8019000:	b580      	push	{r7, lr}
 8019002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_MMC_IRQHandler(&hmmc1);
 8019004:	4802      	ldr	r0, [pc, #8]	@ (8019010 <SDMMC1_IRQHandler+0x10>)
 8019006:	f001 fb93 	bl	801a730 <HAL_MMC_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 801900a:	bf00      	nop
 801900c:	bd80      	pop	{r7, pc}
 801900e:	bf00      	nop
 8019010:	2405a57c 	.word	0x2405a57c

08019014 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8019014:	b580      	push	{r7, lr}
 8019016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8019018:	4802      	ldr	r0, [pc, #8]	@ (8019024 <TIM7_IRQHandler+0x10>)
 801901a:	f006 fb0b 	bl	801f634 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 801901e:	bf00      	nop
 8019020:	bd80      	pop	{r7, pc}
 8019022:	bf00      	nop
 8019024:	2405a860 	.word	0x2405a860

08019028 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8019028:	b580      	push	{r7, lr}
 801902a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
  if (LL_DMA_IsEnabledIT_HT(DMA2, LL_DMA_STREAM_1) && LL_DMA_IsActiveFlag_HT1(DMA2))
 801902c:	2101      	movs	r1, #1
 801902e:	481d      	ldr	r0, [pc, #116]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 8019030:	f7ff fe8a 	bl	8018d48 <LL_DMA_IsEnabledIT_HT>
 8019034:	4603      	mov	r3, r0
 8019036:	2b00      	cmp	r3, #0
 8019038:	d00b      	beq.n	8019052 <DMA2_Stream1_IRQHandler+0x2a>
 801903a:	481a      	ldr	r0, [pc, #104]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 801903c:	f7ff fd8d 	bl	8018b5a <LL_DMA_IsActiveFlag_HT1>
 8019040:	4603      	mov	r3, r0
 8019042:	2b00      	cmp	r3, #0
 8019044:	d005      	beq.n	8019052 <DMA2_Stream1_IRQHandler+0x2a>
  {
     LL_DMA_ClearFlag_HT1(DMA2);
 8019046:	4817      	ldr	r0, [pc, #92]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 8019048:	f7ff fe1e 	bl	8018c88 <LL_DMA_ClearFlag_HT1>
     UART_DMA_Rx_Check(UART7);
 801904c:	4816      	ldr	r0, [pc, #88]	@ (80190a8 <DMA2_Stream1_IRQHandler+0x80>)
 801904e:	f7e9 fbeb 	bl	8002828 <UART_DMA_Rx_Check>
  }
  /* USER CODE END DMA2_Stream1_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */
  if (LL_DMA_IsEnabledIT_TC(DMA2, LL_DMA_STREAM_1) && LL_DMA_IsActiveFlag_TC1(DMA2))
 8019052:	2101      	movs	r1, #1
 8019054:	4813      	ldr	r0, [pc, #76]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 8019056:	f7ff feb3 	bl	8018dc0 <LL_DMA_IsEnabledIT_TC>
 801905a:	4603      	mov	r3, r0
 801905c:	2b00      	cmp	r3, #0
 801905e:	d00b      	beq.n	8019078 <DMA2_Stream1_IRQHandler+0x50>
 8019060:	4810      	ldr	r0, [pc, #64]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 8019062:	f7ff fda1 	bl	8018ba8 <LL_DMA_IsActiveFlag_TC1>
 8019066:	4603      	mov	r3, r0
 8019068:	2b00      	cmp	r3, #0
 801906a:	d005      	beq.n	8019078 <DMA2_Stream1_IRQHandler+0x50>
  {
     LL_DMA_ClearFlag_TC1(DMA2);
 801906c:	480d      	ldr	r0, [pc, #52]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 801906e:	f7ff fe26 	bl	8018cbe <LL_DMA_ClearFlag_TC1>
     UART_DMA_Rx_Check(UART7);
 8019072:	480d      	ldr	r0, [pc, #52]	@ (80190a8 <DMA2_Stream1_IRQHandler+0x80>)
 8019074:	f7e9 fbd8 	bl	8002828 <UART_DMA_Rx_Check>
  }

  if (LL_DMA_IsEnabledIT_TE(DMA2, LL_DMA_STREAM_1) && LL_DMA_IsActiveFlag_TE1(DMA2))
 8019078:	2101      	movs	r1, #1
 801907a:	480a      	ldr	r0, [pc, #40]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 801907c:	f7ff fe82 	bl	8018d84 <LL_DMA_IsEnabledIT_TE>
 8019080:	4603      	mov	r3, r0
 8019082:	2b00      	cmp	r3, #0
 8019084:	d00c      	beq.n	80190a0 <DMA2_Stream1_IRQHandler+0x78>
 8019086:	4807      	ldr	r0, [pc, #28]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 8019088:	f7ff fdc9 	bl	8018c1e <LL_DMA_IsActiveFlag_TE1>
 801908c:	4603      	mov	r3, r0
 801908e:	2b00      	cmp	r3, #0
 8019090:	d006      	beq.n	80190a0 <DMA2_Stream1_IRQHandler+0x78>
  {
     LL_DMA_ClearFlag_TE1(DMA2);
 8019092:	4804      	ldr	r0, [pc, #16]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 8019094:	f7ff fe3c 	bl	8018d10 <LL_DMA_ClearFlag_TE1>
     LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_1);
 8019098:	2101      	movs	r1, #1
 801909a:	4802      	ldr	r0, [pc, #8]	@ (80190a4 <DMA2_Stream1_IRQHandler+0x7c>)
 801909c:	f7ff fd28 	bl	8018af0 <LL_DMA_EnableStream>
  }
  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80190a0:	bf00      	nop
 80190a2:	bd80      	pop	{r7, pc}
 80190a4:	40020400 	.word	0x40020400
 80190a8:	40007800 	.word	0x40007800

080190ac <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80190ac:	b580      	push	{r7, lr}
 80190ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */
  if (LL_USART_IsEnabledIT_IDLE(UART7) && LL_USART_IsActiveFlag_IDLE(UART7))
 80190b0:	480b      	ldr	r0, [pc, #44]	@ (80190e0 <UART7_IRQHandler+0x34>)
 80190b2:	f7ff fd09 	bl	8018ac8 <LL_USART_IsEnabledIT_IDLE>
 80190b6:	4603      	mov	r3, r0
 80190b8:	2b00      	cmp	r3, #0
 80190ba:	d00b      	beq.n	80190d4 <UART7_IRQHandler+0x28>
 80190bc:	4808      	ldr	r0, [pc, #32]	@ (80190e0 <UART7_IRQHandler+0x34>)
 80190be:	f7ff fce3 	bl	8018a88 <LL_USART_IsActiveFlag_IDLE>
 80190c2:	4603      	mov	r3, r0
 80190c4:	2b00      	cmp	r3, #0
 80190c6:	d005      	beq.n	80190d4 <UART7_IRQHandler+0x28>
  {
	 LL_USART_ClearFlag_IDLE(UART7);
 80190c8:	4805      	ldr	r0, [pc, #20]	@ (80190e0 <UART7_IRQHandler+0x34>)
 80190ca:	f7ff fcf0 	bl	8018aae <LL_USART_ClearFlag_IDLE>
	 UART_DMA_Rx_Check(UART7);
 80190ce:	4804      	ldr	r0, [pc, #16]	@ (80190e0 <UART7_IRQHandler+0x34>)
 80190d0:	f7e9 fbaa 	bl	8002828 <UART_DMA_Rx_Check>
  }
  /* USER CODE END UART7_IRQn 0 */
  /* USER CODE BEGIN UART7_IRQn 1 */
  UART_Driver_TX_ISR(UART7);
 80190d4:	4802      	ldr	r0, [pc, #8]	@ (80190e0 <UART7_IRQHandler+0x34>)
 80190d6:	f7e9 fb55 	bl	8002784 <UART_Driver_TX_ISR>
  /* USER CODE END UART7_IRQn 1 */
}
 80190da:	bf00      	nop
 80190dc:	bd80      	pop	{r7, pc}
 80190de:	bf00      	nop
 80190e0:	40007800 	.word	0x40007800

080190e4 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 80190e4:	b480      	push	{r7}
 80190e6:	af00      	add	r7, sp, #0

  /* USER CODE END SPI5_IRQn 0 */
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 80190e8:	bf00      	nop
 80190ea:	46bd      	mov	sp, r7
 80190ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190f0:	4770      	bx	lr

080190f2 <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 80190f2:	b480      	push	{r7}
 80190f4:	af00      	add	r7, sp, #0

  /* USER CODE END SPI6_IRQn 0 */
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 80190f6:	bf00      	nop
 80190f8:	46bd      	mov	sp, r7
 80190fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190fe:	4770      	bx	lr

08019100 <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 8019100:	b580      	push	{r7, lr}
 8019102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel0_sdmmc1_end_data_0);
 8019104:	4802      	ldr	r0, [pc, #8]	@ (8019110 <MDMA_IRQHandler+0x10>)
 8019106:	f000 fea1 	bl	8019e4c <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 801910a:	bf00      	nop
 801910c:	bd80      	pop	{r7, pc}
 801910e:	bf00      	nop
 8019110:	2405a7f4 	.word	0x2405a7f4

08019114 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 8019114:	b580      	push	{r7, lr}
 8019116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */
  SPIMaster_IRQHandler();
 8019118:	f7f0 f990 	bl	800943c <SPIMaster_IRQHandler>
  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 801911c:	bf00      	nop
 801911e:	bd80      	pop	{r7, pc}

08019120 <BDMA_Channel1_IRQHandler>:

/**
  * @brief This function handles BDMA channel1 global interrupt.
  */
void BDMA_Channel1_IRQHandler(void)
{
 8019120:	b480      	push	{r7}
 8019122:	af00      	add	r7, sp, #0

  /* USER CODE END BDMA_Channel1_IRQn 0 */
  /* USER CODE BEGIN BDMA_Channel1_IRQn 1 */

  /* USER CODE END BDMA_Channel1_IRQn 1 */
}
 8019124:	bf00      	nop
 8019126:	46bd      	mov	sp, r7
 8019128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801912c:	4770      	bx	lr

0801912e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 801912e:	b480      	push	{r7}
 8019130:	af00      	add	r7, sp, #0
  return 1;
 8019132:	2301      	movs	r3, #1
}
 8019134:	4618      	mov	r0, r3
 8019136:	46bd      	mov	sp, r7
 8019138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801913c:	4770      	bx	lr

0801913e <_kill>:

int _kill(int pid, int sig)
{
 801913e:	b580      	push	{r7, lr}
 8019140:	b082      	sub	sp, #8
 8019142:	af00      	add	r7, sp, #0
 8019144:	6078      	str	r0, [r7, #4]
 8019146:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8019148:	f008 fff6 	bl	8022138 <__errno>
 801914c:	4603      	mov	r3, r0
 801914e:	2216      	movs	r2, #22
 8019150:	601a      	str	r2, [r3, #0]
  return -1;
 8019152:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019156:	4618      	mov	r0, r3
 8019158:	3708      	adds	r7, #8
 801915a:	46bd      	mov	sp, r7
 801915c:	bd80      	pop	{r7, pc}

0801915e <_exit>:

void _exit (int status)
{
 801915e:	b580      	push	{r7, lr}
 8019160:	b082      	sub	sp, #8
 8019162:	af00      	add	r7, sp, #0
 8019164:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8019166:	f04f 31ff 	mov.w	r1, #4294967295
 801916a:	6878      	ldr	r0, [r7, #4]
 801916c:	f7ff ffe7 	bl	801913e <_kill>
  while (1) {}    /* Make sure we hang here */
 8019170:	bf00      	nop
 8019172:	e7fd      	b.n	8019170 <_exit+0x12>

08019174 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8019174:	b580      	push	{r7, lr}
 8019176:	b086      	sub	sp, #24
 8019178:	af00      	add	r7, sp, #0
 801917a:	60f8      	str	r0, [r7, #12]
 801917c:	60b9      	str	r1, [r7, #8]
 801917e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8019180:	2300      	movs	r3, #0
 8019182:	617b      	str	r3, [r7, #20]
 8019184:	e00a      	b.n	801919c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8019186:	f3af 8000 	nop.w
 801918a:	4601      	mov	r1, r0
 801918c:	68bb      	ldr	r3, [r7, #8]
 801918e:	1c5a      	adds	r2, r3, #1
 8019190:	60ba      	str	r2, [r7, #8]
 8019192:	b2ca      	uxtb	r2, r1
 8019194:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8019196:	697b      	ldr	r3, [r7, #20]
 8019198:	3301      	adds	r3, #1
 801919a:	617b      	str	r3, [r7, #20]
 801919c:	697a      	ldr	r2, [r7, #20]
 801919e:	687b      	ldr	r3, [r7, #4]
 80191a0:	429a      	cmp	r2, r3
 80191a2:	dbf0      	blt.n	8019186 <_read+0x12>
  }

  return len;
 80191a4:	687b      	ldr	r3, [r7, #4]
}
 80191a6:	4618      	mov	r0, r3
 80191a8:	3718      	adds	r7, #24
 80191aa:	46bd      	mov	sp, r7
 80191ac:	bd80      	pop	{r7, pc}

080191ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80191ae:	b580      	push	{r7, lr}
 80191b0:	b086      	sub	sp, #24
 80191b2:	af00      	add	r7, sp, #0
 80191b4:	60f8      	str	r0, [r7, #12]
 80191b6:	60b9      	str	r1, [r7, #8]
 80191b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80191ba:	2300      	movs	r3, #0
 80191bc:	617b      	str	r3, [r7, #20]
 80191be:	e009      	b.n	80191d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80191c0:	68bb      	ldr	r3, [r7, #8]
 80191c2:	1c5a      	adds	r2, r3, #1
 80191c4:	60ba      	str	r2, [r7, #8]
 80191c6:	781b      	ldrb	r3, [r3, #0]
 80191c8:	4618      	mov	r0, r3
 80191ca:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80191ce:	697b      	ldr	r3, [r7, #20]
 80191d0:	3301      	adds	r3, #1
 80191d2:	617b      	str	r3, [r7, #20]
 80191d4:	697a      	ldr	r2, [r7, #20]
 80191d6:	687b      	ldr	r3, [r7, #4]
 80191d8:	429a      	cmp	r2, r3
 80191da:	dbf1      	blt.n	80191c0 <_write+0x12>
  }
  return len;
 80191dc:	687b      	ldr	r3, [r7, #4]
}
 80191de:	4618      	mov	r0, r3
 80191e0:	3718      	adds	r7, #24
 80191e2:	46bd      	mov	sp, r7
 80191e4:	bd80      	pop	{r7, pc}

080191e6 <_close>:

int _close(int file)
{
 80191e6:	b480      	push	{r7}
 80191e8:	b083      	sub	sp, #12
 80191ea:	af00      	add	r7, sp, #0
 80191ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80191ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80191f2:	4618      	mov	r0, r3
 80191f4:	370c      	adds	r7, #12
 80191f6:	46bd      	mov	sp, r7
 80191f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191fc:	4770      	bx	lr

080191fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80191fe:	b480      	push	{r7}
 8019200:	b083      	sub	sp, #12
 8019202:	af00      	add	r7, sp, #0
 8019204:	6078      	str	r0, [r7, #4]
 8019206:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8019208:	683b      	ldr	r3, [r7, #0]
 801920a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801920e:	605a      	str	r2, [r3, #4]
  return 0;
 8019210:	2300      	movs	r3, #0
}
 8019212:	4618      	mov	r0, r3
 8019214:	370c      	adds	r7, #12
 8019216:	46bd      	mov	sp, r7
 8019218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801921c:	4770      	bx	lr

0801921e <_isatty>:

int _isatty(int file)
{
 801921e:	b480      	push	{r7}
 8019220:	b083      	sub	sp, #12
 8019222:	af00      	add	r7, sp, #0
 8019224:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8019226:	2301      	movs	r3, #1
}
 8019228:	4618      	mov	r0, r3
 801922a:	370c      	adds	r7, #12
 801922c:	46bd      	mov	sp, r7
 801922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019232:	4770      	bx	lr

08019234 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8019234:	b480      	push	{r7}
 8019236:	b085      	sub	sp, #20
 8019238:	af00      	add	r7, sp, #0
 801923a:	60f8      	str	r0, [r7, #12]
 801923c:	60b9      	str	r1, [r7, #8]
 801923e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8019240:	2300      	movs	r3, #0
}
 8019242:	4618      	mov	r0, r3
 8019244:	3714      	adds	r7, #20
 8019246:	46bd      	mov	sp, r7
 8019248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801924c:	4770      	bx	lr
	...

08019250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8019250:	b580      	push	{r7, lr}
 8019252:	b086      	sub	sp, #24
 8019254:	af00      	add	r7, sp, #0
 8019256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8019258:	4a14      	ldr	r2, [pc, #80]	@ (80192ac <_sbrk+0x5c>)
 801925a:	4b15      	ldr	r3, [pc, #84]	@ (80192b0 <_sbrk+0x60>)
 801925c:	1ad3      	subs	r3, r2, r3
 801925e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8019260:	697b      	ldr	r3, [r7, #20]
 8019262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8019264:	4b13      	ldr	r3, [pc, #76]	@ (80192b4 <_sbrk+0x64>)
 8019266:	681b      	ldr	r3, [r3, #0]
 8019268:	2b00      	cmp	r3, #0
 801926a:	d102      	bne.n	8019272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 801926c:	4b11      	ldr	r3, [pc, #68]	@ (80192b4 <_sbrk+0x64>)
 801926e:	4a12      	ldr	r2, [pc, #72]	@ (80192b8 <_sbrk+0x68>)
 8019270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8019272:	4b10      	ldr	r3, [pc, #64]	@ (80192b4 <_sbrk+0x64>)
 8019274:	681a      	ldr	r2, [r3, #0]
 8019276:	687b      	ldr	r3, [r7, #4]
 8019278:	4413      	add	r3, r2
 801927a:	693a      	ldr	r2, [r7, #16]
 801927c:	429a      	cmp	r2, r3
 801927e:	d207      	bcs.n	8019290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8019280:	f008 ff5a 	bl	8022138 <__errno>
 8019284:	4603      	mov	r3, r0
 8019286:	220c      	movs	r2, #12
 8019288:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 801928a:	f04f 33ff 	mov.w	r3, #4294967295
 801928e:	e009      	b.n	80192a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8019290:	4b08      	ldr	r3, [pc, #32]	@ (80192b4 <_sbrk+0x64>)
 8019292:	681b      	ldr	r3, [r3, #0]
 8019294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8019296:	4b07      	ldr	r3, [pc, #28]	@ (80192b4 <_sbrk+0x64>)
 8019298:	681a      	ldr	r2, [r3, #0]
 801929a:	687b      	ldr	r3, [r7, #4]
 801929c:	4413      	add	r3, r2
 801929e:	4a05      	ldr	r2, [pc, #20]	@ (80192b4 <_sbrk+0x64>)
 80192a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80192a2:	68fb      	ldr	r3, [r7, #12]
}
 80192a4:	4618      	mov	r0, r3
 80192a6:	3718      	adds	r7, #24
 80192a8:	46bd      	mov	sp, r7
 80192aa:	bd80      	pop	{r7, pc}
 80192ac:	24080000 	.word	0x24080000
 80192b0:	00000800 	.word	0x00000800
 80192b4:	2405a8ac 	.word	0x2405a8ac
 80192b8:	2405aa00 	.word	0x2405aa00

080192bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80192bc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80192f8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80192c0:	f7fc ff24 	bl	801610c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80192c4:	f7fc fe74 	bl	8015fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80192c8:	480c      	ldr	r0, [pc, #48]	@ (80192fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80192ca:	490d      	ldr	r1, [pc, #52]	@ (8019300 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80192cc:	4a0d      	ldr	r2, [pc, #52]	@ (8019304 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80192ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80192d0:	e002      	b.n	80192d8 <LoopCopyDataInit>

080192d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80192d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80192d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80192d6:	3304      	adds	r3, #4

080192d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80192d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80192da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80192dc:	d3f9      	bcc.n	80192d2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80192de:	4a0a      	ldr	r2, [pc, #40]	@ (8019308 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80192e0:	4c0a      	ldr	r4, [pc, #40]	@ (801930c <LoopFillZerobss+0x22>)
  movs r3, #0
 80192e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80192e4:	e001      	b.n	80192ea <LoopFillZerobss>

080192e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80192e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80192e8:	3204      	adds	r2, #4

080192ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80192ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80192ec:	d3fb      	bcc.n	80192e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80192ee:	f008 ff29 	bl	8022144 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80192f2:	f7fd fd1d 	bl	8016d30 <main>
  bx  lr
 80192f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80192f8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80192fc:	24014728 	.word	0x24014728
  ldr r1, =_edata
 8019300:	24014a48 	.word	0x24014a48
  ldr r2, =_sidata
 8019304:	0802663c 	.word	0x0802663c
  ldr r2, =_sbss
 8019308:	24014a48 	.word	0x24014a48
  ldr r4, =_ebss
 801930c:	2405aa00 	.word	0x2405aa00

08019310 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8019310:	e7fe      	b.n	8019310 <ADC3_IRQHandler>
	...

08019314 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8019314:	b580      	push	{r7, lr}
 8019316:	b082      	sub	sp, #8
 8019318:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801931a:	2003      	movs	r0, #3
 801931c:	f000 f957 	bl	80195ce <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8019320:	f003 f9ae 	bl	801c680 <HAL_RCC_GetSysClockFreq>
 8019324:	4602      	mov	r2, r0
 8019326:	4b15      	ldr	r3, [pc, #84]	@ (801937c <HAL_Init+0x68>)
 8019328:	699b      	ldr	r3, [r3, #24]
 801932a:	0a1b      	lsrs	r3, r3, #8
 801932c:	f003 030f 	and.w	r3, r3, #15
 8019330:	4913      	ldr	r1, [pc, #76]	@ (8019380 <HAL_Init+0x6c>)
 8019332:	5ccb      	ldrb	r3, [r1, r3]
 8019334:	f003 031f 	and.w	r3, r3, #31
 8019338:	fa22 f303 	lsr.w	r3, r2, r3
 801933c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 801933e:	4b0f      	ldr	r3, [pc, #60]	@ (801937c <HAL_Init+0x68>)
 8019340:	699b      	ldr	r3, [r3, #24]
 8019342:	f003 030f 	and.w	r3, r3, #15
 8019346:	4a0e      	ldr	r2, [pc, #56]	@ (8019380 <HAL_Init+0x6c>)
 8019348:	5cd3      	ldrb	r3, [r2, r3]
 801934a:	f003 031f 	and.w	r3, r3, #31
 801934e:	687a      	ldr	r2, [r7, #4]
 8019350:	fa22 f303 	lsr.w	r3, r2, r3
 8019354:	4a0b      	ldr	r2, [pc, #44]	@ (8019384 <HAL_Init+0x70>)
 8019356:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8019358:	4a0b      	ldr	r2, [pc, #44]	@ (8019388 <HAL_Init+0x74>)
 801935a:	687b      	ldr	r3, [r7, #4]
 801935c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 801935e:	200f      	movs	r0, #15
 8019360:	f7ff fb26 	bl	80189b0 <HAL_InitTick>
 8019364:	4603      	mov	r3, r0
 8019366:	2b00      	cmp	r3, #0
 8019368:	d001      	beq.n	801936e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 801936a:	2301      	movs	r3, #1
 801936c:	e002      	b.n	8019374 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 801936e:	f7ff fa17 	bl	80187a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8019372:	2300      	movs	r3, #0
}
 8019374:	4618      	mov	r0, r3
 8019376:	3708      	adds	r7, #8
 8019378:	46bd      	mov	sp, r7
 801937a:	bd80      	pop	{r7, pc}
 801937c:	58024400 	.word	0x58024400
 8019380:	080263e4 	.word	0x080263e4
 8019384:	240148dc 	.word	0x240148dc
 8019388:	240148d8 	.word	0x240148d8

0801938c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 801938c:	b480      	push	{r7}
 801938e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8019390:	4b06      	ldr	r3, [pc, #24]	@ (80193ac <HAL_IncTick+0x20>)
 8019392:	781b      	ldrb	r3, [r3, #0]
 8019394:	461a      	mov	r2, r3
 8019396:	4b06      	ldr	r3, [pc, #24]	@ (80193b0 <HAL_IncTick+0x24>)
 8019398:	681b      	ldr	r3, [r3, #0]
 801939a:	4413      	add	r3, r2
 801939c:	4a04      	ldr	r2, [pc, #16]	@ (80193b0 <HAL_IncTick+0x24>)
 801939e:	6013      	str	r3, [r2, #0]
}
 80193a0:	bf00      	nop
 80193a2:	46bd      	mov	sp, r7
 80193a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193a8:	4770      	bx	lr
 80193aa:	bf00      	nop
 80193ac:	240149e8 	.word	0x240149e8
 80193b0:	2405a8b0 	.word	0x2405a8b0

080193b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80193b4:	b480      	push	{r7}
 80193b6:	af00      	add	r7, sp, #0
  return uwTick;
 80193b8:	4b03      	ldr	r3, [pc, #12]	@ (80193c8 <HAL_GetTick+0x14>)
 80193ba:	681b      	ldr	r3, [r3, #0]
}
 80193bc:	4618      	mov	r0, r3
 80193be:	46bd      	mov	sp, r7
 80193c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193c4:	4770      	bx	lr
 80193c6:	bf00      	nop
 80193c8:	2405a8b0 	.word	0x2405a8b0

080193cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80193cc:	b580      	push	{r7, lr}
 80193ce:	b084      	sub	sp, #16
 80193d0:	af00      	add	r7, sp, #0
 80193d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80193d4:	f7ff ffee 	bl	80193b4 <HAL_GetTick>
 80193d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80193da:	687b      	ldr	r3, [r7, #4]
 80193dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80193de:	68fb      	ldr	r3, [r7, #12]
 80193e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80193e4:	d005      	beq.n	80193f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80193e6:	4b0a      	ldr	r3, [pc, #40]	@ (8019410 <HAL_Delay+0x44>)
 80193e8:	781b      	ldrb	r3, [r3, #0]
 80193ea:	461a      	mov	r2, r3
 80193ec:	68fb      	ldr	r3, [r7, #12]
 80193ee:	4413      	add	r3, r2
 80193f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80193f2:	bf00      	nop
 80193f4:	f7ff ffde 	bl	80193b4 <HAL_GetTick>
 80193f8:	4602      	mov	r2, r0
 80193fa:	68bb      	ldr	r3, [r7, #8]
 80193fc:	1ad3      	subs	r3, r2, r3
 80193fe:	68fa      	ldr	r2, [r7, #12]
 8019400:	429a      	cmp	r2, r3
 8019402:	d8f7      	bhi.n	80193f4 <HAL_Delay+0x28>
  {
  }
}
 8019404:	bf00      	nop
 8019406:	bf00      	nop
 8019408:	3710      	adds	r7, #16
 801940a:	46bd      	mov	sp, r7
 801940c:	bd80      	pop	{r7, pc}
 801940e:	bf00      	nop
 8019410:	240149e8 	.word	0x240149e8

08019414 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8019414:	b480      	push	{r7}
 8019416:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8019418:	4b03      	ldr	r3, [pc, #12]	@ (8019428 <HAL_GetREVID+0x14>)
 801941a:	681b      	ldr	r3, [r3, #0]
 801941c:	0c1b      	lsrs	r3, r3, #16
}
 801941e:	4618      	mov	r0, r3
 8019420:	46bd      	mov	sp, r7
 8019422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019426:	4770      	bx	lr
 8019428:	5c001000 	.word	0x5c001000

0801942c <__NVIC_SetPriorityGrouping>:
{
 801942c:	b480      	push	{r7}
 801942e:	b085      	sub	sp, #20
 8019430:	af00      	add	r7, sp, #0
 8019432:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8019434:	687b      	ldr	r3, [r7, #4]
 8019436:	f003 0307 	and.w	r3, r3, #7
 801943a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801943c:	4b0b      	ldr	r3, [pc, #44]	@ (801946c <__NVIC_SetPriorityGrouping+0x40>)
 801943e:	68db      	ldr	r3, [r3, #12]
 8019440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8019442:	68ba      	ldr	r2, [r7, #8]
 8019444:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8019448:	4013      	ands	r3, r2
 801944a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 801944c:	68fb      	ldr	r3, [r7, #12]
 801944e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8019450:	68bb      	ldr	r3, [r7, #8]
 8019452:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8019454:	4b06      	ldr	r3, [pc, #24]	@ (8019470 <__NVIC_SetPriorityGrouping+0x44>)
 8019456:	4313      	orrs	r3, r2
 8019458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801945a:	4a04      	ldr	r2, [pc, #16]	@ (801946c <__NVIC_SetPriorityGrouping+0x40>)
 801945c:	68bb      	ldr	r3, [r7, #8]
 801945e:	60d3      	str	r3, [r2, #12]
}
 8019460:	bf00      	nop
 8019462:	3714      	adds	r7, #20
 8019464:	46bd      	mov	sp, r7
 8019466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801946a:	4770      	bx	lr
 801946c:	e000ed00 	.word	0xe000ed00
 8019470:	05fa0000 	.word	0x05fa0000

08019474 <__NVIC_GetPriorityGrouping>:
{
 8019474:	b480      	push	{r7}
 8019476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8019478:	4b04      	ldr	r3, [pc, #16]	@ (801948c <__NVIC_GetPriorityGrouping+0x18>)
 801947a:	68db      	ldr	r3, [r3, #12]
 801947c:	0a1b      	lsrs	r3, r3, #8
 801947e:	f003 0307 	and.w	r3, r3, #7
}
 8019482:	4618      	mov	r0, r3
 8019484:	46bd      	mov	sp, r7
 8019486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801948a:	4770      	bx	lr
 801948c:	e000ed00 	.word	0xe000ed00

08019490 <__NVIC_EnableIRQ>:
{
 8019490:	b480      	push	{r7}
 8019492:	b083      	sub	sp, #12
 8019494:	af00      	add	r7, sp, #0
 8019496:	4603      	mov	r3, r0
 8019498:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 801949a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801949e:	2b00      	cmp	r3, #0
 80194a0:	db0b      	blt.n	80194ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80194a2:	88fb      	ldrh	r3, [r7, #6]
 80194a4:	f003 021f 	and.w	r2, r3, #31
 80194a8:	4907      	ldr	r1, [pc, #28]	@ (80194c8 <__NVIC_EnableIRQ+0x38>)
 80194aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80194ae:	095b      	lsrs	r3, r3, #5
 80194b0:	2001      	movs	r0, #1
 80194b2:	fa00 f202 	lsl.w	r2, r0, r2
 80194b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80194ba:	bf00      	nop
 80194bc:	370c      	adds	r7, #12
 80194be:	46bd      	mov	sp, r7
 80194c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194c4:	4770      	bx	lr
 80194c6:	bf00      	nop
 80194c8:	e000e100 	.word	0xe000e100

080194cc <__NVIC_DisableIRQ>:
{
 80194cc:	b480      	push	{r7}
 80194ce:	b083      	sub	sp, #12
 80194d0:	af00      	add	r7, sp, #0
 80194d2:	4603      	mov	r3, r0
 80194d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80194d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80194da:	2b00      	cmp	r3, #0
 80194dc:	db12      	blt.n	8019504 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80194de:	88fb      	ldrh	r3, [r7, #6]
 80194e0:	f003 021f 	and.w	r2, r3, #31
 80194e4:	490a      	ldr	r1, [pc, #40]	@ (8019510 <__NVIC_DisableIRQ+0x44>)
 80194e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80194ea:	095b      	lsrs	r3, r3, #5
 80194ec:	2001      	movs	r0, #1
 80194ee:	fa00 f202 	lsl.w	r2, r0, r2
 80194f2:	3320      	adds	r3, #32
 80194f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80194f8:	f3bf 8f4f 	dsb	sy
}
 80194fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80194fe:	f3bf 8f6f 	isb	sy
}
 8019502:	bf00      	nop
}
 8019504:	bf00      	nop
 8019506:	370c      	adds	r7, #12
 8019508:	46bd      	mov	sp, r7
 801950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801950e:	4770      	bx	lr
 8019510:	e000e100 	.word	0xe000e100

08019514 <__NVIC_SetPriority>:
{
 8019514:	b480      	push	{r7}
 8019516:	b083      	sub	sp, #12
 8019518:	af00      	add	r7, sp, #0
 801951a:	4603      	mov	r3, r0
 801951c:	6039      	str	r1, [r7, #0]
 801951e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8019520:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019524:	2b00      	cmp	r3, #0
 8019526:	db0a      	blt.n	801953e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8019528:	683b      	ldr	r3, [r7, #0]
 801952a:	b2da      	uxtb	r2, r3
 801952c:	490c      	ldr	r1, [pc, #48]	@ (8019560 <__NVIC_SetPriority+0x4c>)
 801952e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019532:	0112      	lsls	r2, r2, #4
 8019534:	b2d2      	uxtb	r2, r2
 8019536:	440b      	add	r3, r1
 8019538:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 801953c:	e00a      	b.n	8019554 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801953e:	683b      	ldr	r3, [r7, #0]
 8019540:	b2da      	uxtb	r2, r3
 8019542:	4908      	ldr	r1, [pc, #32]	@ (8019564 <__NVIC_SetPriority+0x50>)
 8019544:	88fb      	ldrh	r3, [r7, #6]
 8019546:	f003 030f 	and.w	r3, r3, #15
 801954a:	3b04      	subs	r3, #4
 801954c:	0112      	lsls	r2, r2, #4
 801954e:	b2d2      	uxtb	r2, r2
 8019550:	440b      	add	r3, r1
 8019552:	761a      	strb	r2, [r3, #24]
}
 8019554:	bf00      	nop
 8019556:	370c      	adds	r7, #12
 8019558:	46bd      	mov	sp, r7
 801955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801955e:	4770      	bx	lr
 8019560:	e000e100 	.word	0xe000e100
 8019564:	e000ed00 	.word	0xe000ed00

08019568 <NVIC_EncodePriority>:
{
 8019568:	b480      	push	{r7}
 801956a:	b089      	sub	sp, #36	@ 0x24
 801956c:	af00      	add	r7, sp, #0
 801956e:	60f8      	str	r0, [r7, #12]
 8019570:	60b9      	str	r1, [r7, #8]
 8019572:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8019574:	68fb      	ldr	r3, [r7, #12]
 8019576:	f003 0307 	and.w	r3, r3, #7
 801957a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 801957c:	69fb      	ldr	r3, [r7, #28]
 801957e:	f1c3 0307 	rsb	r3, r3, #7
 8019582:	2b04      	cmp	r3, #4
 8019584:	bf28      	it	cs
 8019586:	2304      	movcs	r3, #4
 8019588:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801958a:	69fb      	ldr	r3, [r7, #28]
 801958c:	3304      	adds	r3, #4
 801958e:	2b06      	cmp	r3, #6
 8019590:	d902      	bls.n	8019598 <NVIC_EncodePriority+0x30>
 8019592:	69fb      	ldr	r3, [r7, #28]
 8019594:	3b03      	subs	r3, #3
 8019596:	e000      	b.n	801959a <NVIC_EncodePriority+0x32>
 8019598:	2300      	movs	r3, #0
 801959a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801959c:	f04f 32ff 	mov.w	r2, #4294967295
 80195a0:	69bb      	ldr	r3, [r7, #24]
 80195a2:	fa02 f303 	lsl.w	r3, r2, r3
 80195a6:	43da      	mvns	r2, r3
 80195a8:	68bb      	ldr	r3, [r7, #8]
 80195aa:	401a      	ands	r2, r3
 80195ac:	697b      	ldr	r3, [r7, #20]
 80195ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80195b0:	f04f 31ff 	mov.w	r1, #4294967295
 80195b4:	697b      	ldr	r3, [r7, #20]
 80195b6:	fa01 f303 	lsl.w	r3, r1, r3
 80195ba:	43d9      	mvns	r1, r3
 80195bc:	687b      	ldr	r3, [r7, #4]
 80195be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80195c0:	4313      	orrs	r3, r2
}
 80195c2:	4618      	mov	r0, r3
 80195c4:	3724      	adds	r7, #36	@ 0x24
 80195c6:	46bd      	mov	sp, r7
 80195c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195cc:	4770      	bx	lr

080195ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80195ce:	b580      	push	{r7, lr}
 80195d0:	b082      	sub	sp, #8
 80195d2:	af00      	add	r7, sp, #0
 80195d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80195d6:	6878      	ldr	r0, [r7, #4]
 80195d8:	f7ff ff28 	bl	801942c <__NVIC_SetPriorityGrouping>
}
 80195dc:	bf00      	nop
 80195de:	3708      	adds	r7, #8
 80195e0:	46bd      	mov	sp, r7
 80195e2:	bd80      	pop	{r7, pc}

080195e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80195e4:	b580      	push	{r7, lr}
 80195e6:	b086      	sub	sp, #24
 80195e8:	af00      	add	r7, sp, #0
 80195ea:	4603      	mov	r3, r0
 80195ec:	60b9      	str	r1, [r7, #8]
 80195ee:	607a      	str	r2, [r7, #4]
 80195f0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80195f2:	f7ff ff3f 	bl	8019474 <__NVIC_GetPriorityGrouping>
 80195f6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80195f8:	687a      	ldr	r2, [r7, #4]
 80195fa:	68b9      	ldr	r1, [r7, #8]
 80195fc:	6978      	ldr	r0, [r7, #20]
 80195fe:	f7ff ffb3 	bl	8019568 <NVIC_EncodePriority>
 8019602:	4602      	mov	r2, r0
 8019604:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8019608:	4611      	mov	r1, r2
 801960a:	4618      	mov	r0, r3
 801960c:	f7ff ff82 	bl	8019514 <__NVIC_SetPriority>
}
 8019610:	bf00      	nop
 8019612:	3718      	adds	r7, #24
 8019614:	46bd      	mov	sp, r7
 8019616:	bd80      	pop	{r7, pc}

08019618 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8019618:	b580      	push	{r7, lr}
 801961a:	b082      	sub	sp, #8
 801961c:	af00      	add	r7, sp, #0
 801961e:	4603      	mov	r3, r0
 8019620:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8019622:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019626:	4618      	mov	r0, r3
 8019628:	f7ff ff32 	bl	8019490 <__NVIC_EnableIRQ>
}
 801962c:	bf00      	nop
 801962e:	3708      	adds	r7, #8
 8019630:	46bd      	mov	sp, r7
 8019632:	bd80      	pop	{r7, pc}

08019634 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8019634:	b580      	push	{r7, lr}
 8019636:	b082      	sub	sp, #8
 8019638:	af00      	add	r7, sp, #0
 801963a:	4603      	mov	r3, r0
 801963c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 801963e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019642:	4618      	mov	r0, r3
 8019644:	f7ff ff42 	bl	80194cc <__NVIC_DisableIRQ>
}
 8019648:	bf00      	nop
 801964a:	3708      	adds	r7, #8
 801964c:	46bd      	mov	sp, r7
 801964e:	bd80      	pop	{r7, pc}

08019650 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8019650:	b480      	push	{r7}
 8019652:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8019654:	f3bf 8f5f 	dmb	sy
}
 8019658:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 801965a:	4b07      	ldr	r3, [pc, #28]	@ (8019678 <HAL_MPU_Disable+0x28>)
 801965c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801965e:	4a06      	ldr	r2, [pc, #24]	@ (8019678 <HAL_MPU_Disable+0x28>)
 8019660:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8019664:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8019666:	4b05      	ldr	r3, [pc, #20]	@ (801967c <HAL_MPU_Disable+0x2c>)
 8019668:	2200      	movs	r2, #0
 801966a:	605a      	str	r2, [r3, #4]
}
 801966c:	bf00      	nop
 801966e:	46bd      	mov	sp, r7
 8019670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019674:	4770      	bx	lr
 8019676:	bf00      	nop
 8019678:	e000ed00 	.word	0xe000ed00
 801967c:	e000ed90 	.word	0xe000ed90

08019680 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8019680:	b480      	push	{r7}
 8019682:	b083      	sub	sp, #12
 8019684:	af00      	add	r7, sp, #0
 8019686:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8019688:	4a0b      	ldr	r2, [pc, #44]	@ (80196b8 <HAL_MPU_Enable+0x38>)
 801968a:	687b      	ldr	r3, [r7, #4]
 801968c:	f043 0301 	orr.w	r3, r3, #1
 8019690:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8019692:	4b0a      	ldr	r3, [pc, #40]	@ (80196bc <HAL_MPU_Enable+0x3c>)
 8019694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019696:	4a09      	ldr	r2, [pc, #36]	@ (80196bc <HAL_MPU_Enable+0x3c>)
 8019698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801969c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 801969e:	f3bf 8f4f 	dsb	sy
}
 80196a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80196a4:	f3bf 8f6f 	isb	sy
}
 80196a8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80196aa:	bf00      	nop
 80196ac:	370c      	adds	r7, #12
 80196ae:	46bd      	mov	sp, r7
 80196b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196b4:	4770      	bx	lr
 80196b6:	bf00      	nop
 80196b8:	e000ed90 	.word	0xe000ed90
 80196bc:	e000ed00 	.word	0xe000ed00

080196c0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80196c0:	b480      	push	{r7}
 80196c2:	b083      	sub	sp, #12
 80196c4:	af00      	add	r7, sp, #0
 80196c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80196c8:	687b      	ldr	r3, [r7, #4]
 80196ca:	785a      	ldrb	r2, [r3, #1]
 80196cc:	4b1b      	ldr	r3, [pc, #108]	@ (801973c <HAL_MPU_ConfigRegion+0x7c>)
 80196ce:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80196d0:	4b1a      	ldr	r3, [pc, #104]	@ (801973c <HAL_MPU_ConfigRegion+0x7c>)
 80196d2:	691b      	ldr	r3, [r3, #16]
 80196d4:	4a19      	ldr	r2, [pc, #100]	@ (801973c <HAL_MPU_ConfigRegion+0x7c>)
 80196d6:	f023 0301 	bic.w	r3, r3, #1
 80196da:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80196dc:	4a17      	ldr	r2, [pc, #92]	@ (801973c <HAL_MPU_ConfigRegion+0x7c>)
 80196de:	687b      	ldr	r3, [r7, #4]
 80196e0:	685b      	ldr	r3, [r3, #4]
 80196e2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80196e4:	687b      	ldr	r3, [r7, #4]
 80196e6:	7b1b      	ldrb	r3, [r3, #12]
 80196e8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80196ea:	687b      	ldr	r3, [r7, #4]
 80196ec:	7adb      	ldrb	r3, [r3, #11]
 80196ee:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80196f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80196f2:	687b      	ldr	r3, [r7, #4]
 80196f4:	7a9b      	ldrb	r3, [r3, #10]
 80196f6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80196f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80196fa:	687b      	ldr	r3, [r7, #4]
 80196fc:	7b5b      	ldrb	r3, [r3, #13]
 80196fe:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8019700:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8019702:	687b      	ldr	r3, [r7, #4]
 8019704:	7b9b      	ldrb	r3, [r3, #14]
 8019706:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8019708:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 801970a:	687b      	ldr	r3, [r7, #4]
 801970c:	7bdb      	ldrb	r3, [r3, #15]
 801970e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8019710:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8019712:	687b      	ldr	r3, [r7, #4]
 8019714:	7a5b      	ldrb	r3, [r3, #9]
 8019716:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8019718:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 801971a:	687b      	ldr	r3, [r7, #4]
 801971c:	7a1b      	ldrb	r3, [r3, #8]
 801971e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8019720:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8019722:	687a      	ldr	r2, [r7, #4]
 8019724:	7812      	ldrb	r2, [r2, #0]
 8019726:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8019728:	4a04      	ldr	r2, [pc, #16]	@ (801973c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 801972a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 801972c:	6113      	str	r3, [r2, #16]
}
 801972e:	bf00      	nop
 8019730:	370c      	adds	r7, #12
 8019732:	46bd      	mov	sp, r7
 8019734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019738:	4770      	bx	lr
 801973a:	bf00      	nop
 801973c:	e000ed90 	.word	0xe000ed90

08019740 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8019740:	b480      	push	{r7}
 8019742:	b089      	sub	sp, #36	@ 0x24
 8019744:	af00      	add	r7, sp, #0
 8019746:	6078      	str	r0, [r7, #4]
 8019748:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 801974a:	2300      	movs	r3, #0
 801974c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 801974e:	4b89      	ldr	r3, [pc, #548]	@ (8019974 <HAL_GPIO_Init+0x234>)
 8019750:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8019752:	e194      	b.n	8019a7e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8019754:	683b      	ldr	r3, [r7, #0]
 8019756:	681a      	ldr	r2, [r3, #0]
 8019758:	2101      	movs	r1, #1
 801975a:	69fb      	ldr	r3, [r7, #28]
 801975c:	fa01 f303 	lsl.w	r3, r1, r3
 8019760:	4013      	ands	r3, r2
 8019762:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8019764:	693b      	ldr	r3, [r7, #16]
 8019766:	2b00      	cmp	r3, #0
 8019768:	f000 8186 	beq.w	8019a78 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 801976c:	683b      	ldr	r3, [r7, #0]
 801976e:	685b      	ldr	r3, [r3, #4]
 8019770:	f003 0303 	and.w	r3, r3, #3
 8019774:	2b01      	cmp	r3, #1
 8019776:	d005      	beq.n	8019784 <HAL_GPIO_Init+0x44>
 8019778:	683b      	ldr	r3, [r7, #0]
 801977a:	685b      	ldr	r3, [r3, #4]
 801977c:	f003 0303 	and.w	r3, r3, #3
 8019780:	2b02      	cmp	r3, #2
 8019782:	d130      	bne.n	80197e6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8019784:	687b      	ldr	r3, [r7, #4]
 8019786:	689b      	ldr	r3, [r3, #8]
 8019788:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 801978a:	69fb      	ldr	r3, [r7, #28]
 801978c:	005b      	lsls	r3, r3, #1
 801978e:	2203      	movs	r2, #3
 8019790:	fa02 f303 	lsl.w	r3, r2, r3
 8019794:	43db      	mvns	r3, r3
 8019796:	69ba      	ldr	r2, [r7, #24]
 8019798:	4013      	ands	r3, r2
 801979a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 801979c:	683b      	ldr	r3, [r7, #0]
 801979e:	68da      	ldr	r2, [r3, #12]
 80197a0:	69fb      	ldr	r3, [r7, #28]
 80197a2:	005b      	lsls	r3, r3, #1
 80197a4:	fa02 f303 	lsl.w	r3, r2, r3
 80197a8:	69ba      	ldr	r2, [r7, #24]
 80197aa:	4313      	orrs	r3, r2
 80197ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80197ae:	687b      	ldr	r3, [r7, #4]
 80197b0:	69ba      	ldr	r2, [r7, #24]
 80197b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80197b4:	687b      	ldr	r3, [r7, #4]
 80197b6:	685b      	ldr	r3, [r3, #4]
 80197b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80197ba:	2201      	movs	r2, #1
 80197bc:	69fb      	ldr	r3, [r7, #28]
 80197be:	fa02 f303 	lsl.w	r3, r2, r3
 80197c2:	43db      	mvns	r3, r3
 80197c4:	69ba      	ldr	r2, [r7, #24]
 80197c6:	4013      	ands	r3, r2
 80197c8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80197ca:	683b      	ldr	r3, [r7, #0]
 80197cc:	685b      	ldr	r3, [r3, #4]
 80197ce:	091b      	lsrs	r3, r3, #4
 80197d0:	f003 0201 	and.w	r2, r3, #1
 80197d4:	69fb      	ldr	r3, [r7, #28]
 80197d6:	fa02 f303 	lsl.w	r3, r2, r3
 80197da:	69ba      	ldr	r2, [r7, #24]
 80197dc:	4313      	orrs	r3, r2
 80197de:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80197e0:	687b      	ldr	r3, [r7, #4]
 80197e2:	69ba      	ldr	r2, [r7, #24]
 80197e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80197e6:	683b      	ldr	r3, [r7, #0]
 80197e8:	685b      	ldr	r3, [r3, #4]
 80197ea:	f003 0303 	and.w	r3, r3, #3
 80197ee:	2b03      	cmp	r3, #3
 80197f0:	d017      	beq.n	8019822 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80197f2:	687b      	ldr	r3, [r7, #4]
 80197f4:	68db      	ldr	r3, [r3, #12]
 80197f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80197f8:	69fb      	ldr	r3, [r7, #28]
 80197fa:	005b      	lsls	r3, r3, #1
 80197fc:	2203      	movs	r2, #3
 80197fe:	fa02 f303 	lsl.w	r3, r2, r3
 8019802:	43db      	mvns	r3, r3
 8019804:	69ba      	ldr	r2, [r7, #24]
 8019806:	4013      	ands	r3, r2
 8019808:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 801980a:	683b      	ldr	r3, [r7, #0]
 801980c:	689a      	ldr	r2, [r3, #8]
 801980e:	69fb      	ldr	r3, [r7, #28]
 8019810:	005b      	lsls	r3, r3, #1
 8019812:	fa02 f303 	lsl.w	r3, r2, r3
 8019816:	69ba      	ldr	r2, [r7, #24]
 8019818:	4313      	orrs	r3, r2
 801981a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 801981c:	687b      	ldr	r3, [r7, #4]
 801981e:	69ba      	ldr	r2, [r7, #24]
 8019820:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8019822:	683b      	ldr	r3, [r7, #0]
 8019824:	685b      	ldr	r3, [r3, #4]
 8019826:	f003 0303 	and.w	r3, r3, #3
 801982a:	2b02      	cmp	r3, #2
 801982c:	d123      	bne.n	8019876 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 801982e:	69fb      	ldr	r3, [r7, #28]
 8019830:	08da      	lsrs	r2, r3, #3
 8019832:	687b      	ldr	r3, [r7, #4]
 8019834:	3208      	adds	r2, #8
 8019836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801983a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 801983c:	69fb      	ldr	r3, [r7, #28]
 801983e:	f003 0307 	and.w	r3, r3, #7
 8019842:	009b      	lsls	r3, r3, #2
 8019844:	220f      	movs	r2, #15
 8019846:	fa02 f303 	lsl.w	r3, r2, r3
 801984a:	43db      	mvns	r3, r3
 801984c:	69ba      	ldr	r2, [r7, #24]
 801984e:	4013      	ands	r3, r2
 8019850:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8019852:	683b      	ldr	r3, [r7, #0]
 8019854:	691a      	ldr	r2, [r3, #16]
 8019856:	69fb      	ldr	r3, [r7, #28]
 8019858:	f003 0307 	and.w	r3, r3, #7
 801985c:	009b      	lsls	r3, r3, #2
 801985e:	fa02 f303 	lsl.w	r3, r2, r3
 8019862:	69ba      	ldr	r2, [r7, #24]
 8019864:	4313      	orrs	r3, r2
 8019866:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8019868:	69fb      	ldr	r3, [r7, #28]
 801986a:	08da      	lsrs	r2, r3, #3
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	3208      	adds	r2, #8
 8019870:	69b9      	ldr	r1, [r7, #24]
 8019872:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8019876:	687b      	ldr	r3, [r7, #4]
 8019878:	681b      	ldr	r3, [r3, #0]
 801987a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 801987c:	69fb      	ldr	r3, [r7, #28]
 801987e:	005b      	lsls	r3, r3, #1
 8019880:	2203      	movs	r2, #3
 8019882:	fa02 f303 	lsl.w	r3, r2, r3
 8019886:	43db      	mvns	r3, r3
 8019888:	69ba      	ldr	r2, [r7, #24]
 801988a:	4013      	ands	r3, r2
 801988c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 801988e:	683b      	ldr	r3, [r7, #0]
 8019890:	685b      	ldr	r3, [r3, #4]
 8019892:	f003 0203 	and.w	r2, r3, #3
 8019896:	69fb      	ldr	r3, [r7, #28]
 8019898:	005b      	lsls	r3, r3, #1
 801989a:	fa02 f303 	lsl.w	r3, r2, r3
 801989e:	69ba      	ldr	r2, [r7, #24]
 80198a0:	4313      	orrs	r3, r2
 80198a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80198a4:	687b      	ldr	r3, [r7, #4]
 80198a6:	69ba      	ldr	r2, [r7, #24]
 80198a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80198aa:	683b      	ldr	r3, [r7, #0]
 80198ac:	685b      	ldr	r3, [r3, #4]
 80198ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80198b2:	2b00      	cmp	r3, #0
 80198b4:	f000 80e0 	beq.w	8019a78 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80198b8:	4b2f      	ldr	r3, [pc, #188]	@ (8019978 <HAL_GPIO_Init+0x238>)
 80198ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80198be:	4a2e      	ldr	r2, [pc, #184]	@ (8019978 <HAL_GPIO_Init+0x238>)
 80198c0:	f043 0302 	orr.w	r3, r3, #2
 80198c4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80198c8:	4b2b      	ldr	r3, [pc, #172]	@ (8019978 <HAL_GPIO_Init+0x238>)
 80198ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80198ce:	f003 0302 	and.w	r3, r3, #2
 80198d2:	60fb      	str	r3, [r7, #12]
 80198d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80198d6:	4a29      	ldr	r2, [pc, #164]	@ (801997c <HAL_GPIO_Init+0x23c>)
 80198d8:	69fb      	ldr	r3, [r7, #28]
 80198da:	089b      	lsrs	r3, r3, #2
 80198dc:	3302      	adds	r3, #2
 80198de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80198e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80198e4:	69fb      	ldr	r3, [r7, #28]
 80198e6:	f003 0303 	and.w	r3, r3, #3
 80198ea:	009b      	lsls	r3, r3, #2
 80198ec:	220f      	movs	r2, #15
 80198ee:	fa02 f303 	lsl.w	r3, r2, r3
 80198f2:	43db      	mvns	r3, r3
 80198f4:	69ba      	ldr	r2, [r7, #24]
 80198f6:	4013      	ands	r3, r2
 80198f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80198fa:	687b      	ldr	r3, [r7, #4]
 80198fc:	4a20      	ldr	r2, [pc, #128]	@ (8019980 <HAL_GPIO_Init+0x240>)
 80198fe:	4293      	cmp	r3, r2
 8019900:	d052      	beq.n	80199a8 <HAL_GPIO_Init+0x268>
 8019902:	687b      	ldr	r3, [r7, #4]
 8019904:	4a1f      	ldr	r2, [pc, #124]	@ (8019984 <HAL_GPIO_Init+0x244>)
 8019906:	4293      	cmp	r3, r2
 8019908:	d031      	beq.n	801996e <HAL_GPIO_Init+0x22e>
 801990a:	687b      	ldr	r3, [r7, #4]
 801990c:	4a1e      	ldr	r2, [pc, #120]	@ (8019988 <HAL_GPIO_Init+0x248>)
 801990e:	4293      	cmp	r3, r2
 8019910:	d02b      	beq.n	801996a <HAL_GPIO_Init+0x22a>
 8019912:	687b      	ldr	r3, [r7, #4]
 8019914:	4a1d      	ldr	r2, [pc, #116]	@ (801998c <HAL_GPIO_Init+0x24c>)
 8019916:	4293      	cmp	r3, r2
 8019918:	d025      	beq.n	8019966 <HAL_GPIO_Init+0x226>
 801991a:	687b      	ldr	r3, [r7, #4]
 801991c:	4a1c      	ldr	r2, [pc, #112]	@ (8019990 <HAL_GPIO_Init+0x250>)
 801991e:	4293      	cmp	r3, r2
 8019920:	d01f      	beq.n	8019962 <HAL_GPIO_Init+0x222>
 8019922:	687b      	ldr	r3, [r7, #4]
 8019924:	4a1b      	ldr	r2, [pc, #108]	@ (8019994 <HAL_GPIO_Init+0x254>)
 8019926:	4293      	cmp	r3, r2
 8019928:	d019      	beq.n	801995e <HAL_GPIO_Init+0x21e>
 801992a:	687b      	ldr	r3, [r7, #4]
 801992c:	4a1a      	ldr	r2, [pc, #104]	@ (8019998 <HAL_GPIO_Init+0x258>)
 801992e:	4293      	cmp	r3, r2
 8019930:	d013      	beq.n	801995a <HAL_GPIO_Init+0x21a>
 8019932:	687b      	ldr	r3, [r7, #4]
 8019934:	4a19      	ldr	r2, [pc, #100]	@ (801999c <HAL_GPIO_Init+0x25c>)
 8019936:	4293      	cmp	r3, r2
 8019938:	d00d      	beq.n	8019956 <HAL_GPIO_Init+0x216>
 801993a:	687b      	ldr	r3, [r7, #4]
 801993c:	4a18      	ldr	r2, [pc, #96]	@ (80199a0 <HAL_GPIO_Init+0x260>)
 801993e:	4293      	cmp	r3, r2
 8019940:	d007      	beq.n	8019952 <HAL_GPIO_Init+0x212>
 8019942:	687b      	ldr	r3, [r7, #4]
 8019944:	4a17      	ldr	r2, [pc, #92]	@ (80199a4 <HAL_GPIO_Init+0x264>)
 8019946:	4293      	cmp	r3, r2
 8019948:	d101      	bne.n	801994e <HAL_GPIO_Init+0x20e>
 801994a:	2309      	movs	r3, #9
 801994c:	e02d      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 801994e:	230a      	movs	r3, #10
 8019950:	e02b      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 8019952:	2308      	movs	r3, #8
 8019954:	e029      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 8019956:	2307      	movs	r3, #7
 8019958:	e027      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 801995a:	2306      	movs	r3, #6
 801995c:	e025      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 801995e:	2305      	movs	r3, #5
 8019960:	e023      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 8019962:	2304      	movs	r3, #4
 8019964:	e021      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 8019966:	2303      	movs	r3, #3
 8019968:	e01f      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 801996a:	2302      	movs	r3, #2
 801996c:	e01d      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 801996e:	2301      	movs	r3, #1
 8019970:	e01b      	b.n	80199aa <HAL_GPIO_Init+0x26a>
 8019972:	bf00      	nop
 8019974:	58000080 	.word	0x58000080
 8019978:	58024400 	.word	0x58024400
 801997c:	58000400 	.word	0x58000400
 8019980:	58020000 	.word	0x58020000
 8019984:	58020400 	.word	0x58020400
 8019988:	58020800 	.word	0x58020800
 801998c:	58020c00 	.word	0x58020c00
 8019990:	58021000 	.word	0x58021000
 8019994:	58021400 	.word	0x58021400
 8019998:	58021800 	.word	0x58021800
 801999c:	58021c00 	.word	0x58021c00
 80199a0:	58022000 	.word	0x58022000
 80199a4:	58022400 	.word	0x58022400
 80199a8:	2300      	movs	r3, #0
 80199aa:	69fa      	ldr	r2, [r7, #28]
 80199ac:	f002 0203 	and.w	r2, r2, #3
 80199b0:	0092      	lsls	r2, r2, #2
 80199b2:	4093      	lsls	r3, r2
 80199b4:	69ba      	ldr	r2, [r7, #24]
 80199b6:	4313      	orrs	r3, r2
 80199b8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80199ba:	4938      	ldr	r1, [pc, #224]	@ (8019a9c <HAL_GPIO_Init+0x35c>)
 80199bc:	69fb      	ldr	r3, [r7, #28]
 80199be:	089b      	lsrs	r3, r3, #2
 80199c0:	3302      	adds	r3, #2
 80199c2:	69ba      	ldr	r2, [r7, #24]
 80199c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80199c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80199cc:	681b      	ldr	r3, [r3, #0]
 80199ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80199d0:	693b      	ldr	r3, [r7, #16]
 80199d2:	43db      	mvns	r3, r3
 80199d4:	69ba      	ldr	r2, [r7, #24]
 80199d6:	4013      	ands	r3, r2
 80199d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80199da:	683b      	ldr	r3, [r7, #0]
 80199dc:	685b      	ldr	r3, [r3, #4]
 80199de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80199e2:	2b00      	cmp	r3, #0
 80199e4:	d003      	beq.n	80199ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80199e6:	69ba      	ldr	r2, [r7, #24]
 80199e8:	693b      	ldr	r3, [r7, #16]
 80199ea:	4313      	orrs	r3, r2
 80199ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80199ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80199f2:	69bb      	ldr	r3, [r7, #24]
 80199f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80199f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80199fa:	685b      	ldr	r3, [r3, #4]
 80199fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80199fe:	693b      	ldr	r3, [r7, #16]
 8019a00:	43db      	mvns	r3, r3
 8019a02:	69ba      	ldr	r2, [r7, #24]
 8019a04:	4013      	ands	r3, r2
 8019a06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8019a08:	683b      	ldr	r3, [r7, #0]
 8019a0a:	685b      	ldr	r3, [r3, #4]
 8019a0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8019a10:	2b00      	cmp	r3, #0
 8019a12:	d003      	beq.n	8019a1c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8019a14:	69ba      	ldr	r2, [r7, #24]
 8019a16:	693b      	ldr	r3, [r7, #16]
 8019a18:	4313      	orrs	r3, r2
 8019a1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8019a1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8019a20:	69bb      	ldr	r3, [r7, #24]
 8019a22:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8019a24:	697b      	ldr	r3, [r7, #20]
 8019a26:	685b      	ldr	r3, [r3, #4]
 8019a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8019a2a:	693b      	ldr	r3, [r7, #16]
 8019a2c:	43db      	mvns	r3, r3
 8019a2e:	69ba      	ldr	r2, [r7, #24]
 8019a30:	4013      	ands	r3, r2
 8019a32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8019a34:	683b      	ldr	r3, [r7, #0]
 8019a36:	685b      	ldr	r3, [r3, #4]
 8019a38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8019a3c:	2b00      	cmp	r3, #0
 8019a3e:	d003      	beq.n	8019a48 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8019a40:	69ba      	ldr	r2, [r7, #24]
 8019a42:	693b      	ldr	r3, [r7, #16]
 8019a44:	4313      	orrs	r3, r2
 8019a46:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8019a48:	697b      	ldr	r3, [r7, #20]
 8019a4a:	69ba      	ldr	r2, [r7, #24]
 8019a4c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8019a4e:	697b      	ldr	r3, [r7, #20]
 8019a50:	681b      	ldr	r3, [r3, #0]
 8019a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8019a54:	693b      	ldr	r3, [r7, #16]
 8019a56:	43db      	mvns	r3, r3
 8019a58:	69ba      	ldr	r2, [r7, #24]
 8019a5a:	4013      	ands	r3, r2
 8019a5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8019a5e:	683b      	ldr	r3, [r7, #0]
 8019a60:	685b      	ldr	r3, [r3, #4]
 8019a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8019a66:	2b00      	cmp	r3, #0
 8019a68:	d003      	beq.n	8019a72 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8019a6a:	69ba      	ldr	r2, [r7, #24]
 8019a6c:	693b      	ldr	r3, [r7, #16]
 8019a6e:	4313      	orrs	r3, r2
 8019a70:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8019a72:	697b      	ldr	r3, [r7, #20]
 8019a74:	69ba      	ldr	r2, [r7, #24]
 8019a76:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8019a78:	69fb      	ldr	r3, [r7, #28]
 8019a7a:	3301      	adds	r3, #1
 8019a7c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8019a7e:	683b      	ldr	r3, [r7, #0]
 8019a80:	681a      	ldr	r2, [r3, #0]
 8019a82:	69fb      	ldr	r3, [r7, #28]
 8019a84:	fa22 f303 	lsr.w	r3, r2, r3
 8019a88:	2b00      	cmp	r3, #0
 8019a8a:	f47f ae63 	bne.w	8019754 <HAL_GPIO_Init+0x14>
  }
}
 8019a8e:	bf00      	nop
 8019a90:	bf00      	nop
 8019a92:	3724      	adds	r7, #36	@ 0x24
 8019a94:	46bd      	mov	sp, r7
 8019a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a9a:	4770      	bx	lr
 8019a9c:	58000400 	.word	0x58000400

08019aa0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8019aa0:	b480      	push	{r7}
 8019aa2:	b087      	sub	sp, #28
 8019aa4:	af00      	add	r7, sp, #0
 8019aa6:	6078      	str	r0, [r7, #4]
 8019aa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8019aaa:	2300      	movs	r3, #0
 8019aac:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8019aae:	4b75      	ldr	r3, [pc, #468]	@ (8019c84 <HAL_GPIO_DeInit+0x1e4>)
 8019ab0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8019ab2:	e0d9      	b.n	8019c68 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8019ab4:	2201      	movs	r2, #1
 8019ab6:	697b      	ldr	r3, [r7, #20]
 8019ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8019abc:	683a      	ldr	r2, [r7, #0]
 8019abe:	4013      	ands	r3, r2
 8019ac0:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8019ac2:	68fb      	ldr	r3, [r7, #12]
 8019ac4:	2b00      	cmp	r3, #0
 8019ac6:	f000 80cc 	beq.w	8019c62 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8019aca:	4a6f      	ldr	r2, [pc, #444]	@ (8019c88 <HAL_GPIO_DeInit+0x1e8>)
 8019acc:	697b      	ldr	r3, [r7, #20]
 8019ace:	089b      	lsrs	r3, r3, #2
 8019ad0:	3302      	adds	r3, #2
 8019ad2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019ad6:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8019ad8:	697b      	ldr	r3, [r7, #20]
 8019ada:	f003 0303 	and.w	r3, r3, #3
 8019ade:	009b      	lsls	r3, r3, #2
 8019ae0:	220f      	movs	r2, #15
 8019ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8019ae6:	68ba      	ldr	r2, [r7, #8]
 8019ae8:	4013      	ands	r3, r2
 8019aea:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8019aec:	687b      	ldr	r3, [r7, #4]
 8019aee:	4a67      	ldr	r2, [pc, #412]	@ (8019c8c <HAL_GPIO_DeInit+0x1ec>)
 8019af0:	4293      	cmp	r3, r2
 8019af2:	d037      	beq.n	8019b64 <HAL_GPIO_DeInit+0xc4>
 8019af4:	687b      	ldr	r3, [r7, #4]
 8019af6:	4a66      	ldr	r2, [pc, #408]	@ (8019c90 <HAL_GPIO_DeInit+0x1f0>)
 8019af8:	4293      	cmp	r3, r2
 8019afa:	d031      	beq.n	8019b60 <HAL_GPIO_DeInit+0xc0>
 8019afc:	687b      	ldr	r3, [r7, #4]
 8019afe:	4a65      	ldr	r2, [pc, #404]	@ (8019c94 <HAL_GPIO_DeInit+0x1f4>)
 8019b00:	4293      	cmp	r3, r2
 8019b02:	d02b      	beq.n	8019b5c <HAL_GPIO_DeInit+0xbc>
 8019b04:	687b      	ldr	r3, [r7, #4]
 8019b06:	4a64      	ldr	r2, [pc, #400]	@ (8019c98 <HAL_GPIO_DeInit+0x1f8>)
 8019b08:	4293      	cmp	r3, r2
 8019b0a:	d025      	beq.n	8019b58 <HAL_GPIO_DeInit+0xb8>
 8019b0c:	687b      	ldr	r3, [r7, #4]
 8019b0e:	4a63      	ldr	r2, [pc, #396]	@ (8019c9c <HAL_GPIO_DeInit+0x1fc>)
 8019b10:	4293      	cmp	r3, r2
 8019b12:	d01f      	beq.n	8019b54 <HAL_GPIO_DeInit+0xb4>
 8019b14:	687b      	ldr	r3, [r7, #4]
 8019b16:	4a62      	ldr	r2, [pc, #392]	@ (8019ca0 <HAL_GPIO_DeInit+0x200>)
 8019b18:	4293      	cmp	r3, r2
 8019b1a:	d019      	beq.n	8019b50 <HAL_GPIO_DeInit+0xb0>
 8019b1c:	687b      	ldr	r3, [r7, #4]
 8019b1e:	4a61      	ldr	r2, [pc, #388]	@ (8019ca4 <HAL_GPIO_DeInit+0x204>)
 8019b20:	4293      	cmp	r3, r2
 8019b22:	d013      	beq.n	8019b4c <HAL_GPIO_DeInit+0xac>
 8019b24:	687b      	ldr	r3, [r7, #4]
 8019b26:	4a60      	ldr	r2, [pc, #384]	@ (8019ca8 <HAL_GPIO_DeInit+0x208>)
 8019b28:	4293      	cmp	r3, r2
 8019b2a:	d00d      	beq.n	8019b48 <HAL_GPIO_DeInit+0xa8>
 8019b2c:	687b      	ldr	r3, [r7, #4]
 8019b2e:	4a5f      	ldr	r2, [pc, #380]	@ (8019cac <HAL_GPIO_DeInit+0x20c>)
 8019b30:	4293      	cmp	r3, r2
 8019b32:	d007      	beq.n	8019b44 <HAL_GPIO_DeInit+0xa4>
 8019b34:	687b      	ldr	r3, [r7, #4]
 8019b36:	4a5e      	ldr	r2, [pc, #376]	@ (8019cb0 <HAL_GPIO_DeInit+0x210>)
 8019b38:	4293      	cmp	r3, r2
 8019b3a:	d101      	bne.n	8019b40 <HAL_GPIO_DeInit+0xa0>
 8019b3c:	2309      	movs	r3, #9
 8019b3e:	e012      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b40:	230a      	movs	r3, #10
 8019b42:	e010      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b44:	2308      	movs	r3, #8
 8019b46:	e00e      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b48:	2307      	movs	r3, #7
 8019b4a:	e00c      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b4c:	2306      	movs	r3, #6
 8019b4e:	e00a      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b50:	2305      	movs	r3, #5
 8019b52:	e008      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b54:	2304      	movs	r3, #4
 8019b56:	e006      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b58:	2303      	movs	r3, #3
 8019b5a:	e004      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b5c:	2302      	movs	r3, #2
 8019b5e:	e002      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b60:	2301      	movs	r3, #1
 8019b62:	e000      	b.n	8019b66 <HAL_GPIO_DeInit+0xc6>
 8019b64:	2300      	movs	r3, #0
 8019b66:	697a      	ldr	r2, [r7, #20]
 8019b68:	f002 0203 	and.w	r2, r2, #3
 8019b6c:	0092      	lsls	r2, r2, #2
 8019b6e:	4093      	lsls	r3, r2
 8019b70:	68ba      	ldr	r2, [r7, #8]
 8019b72:	429a      	cmp	r2, r3
 8019b74:	d136      	bne.n	8019be4 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8019b76:	693b      	ldr	r3, [r7, #16]
 8019b78:	681a      	ldr	r2, [r3, #0]
 8019b7a:	68fb      	ldr	r3, [r7, #12]
 8019b7c:	43db      	mvns	r3, r3
 8019b7e:	401a      	ands	r2, r3
 8019b80:	693b      	ldr	r3, [r7, #16]
 8019b82:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8019b84:	693b      	ldr	r3, [r7, #16]
 8019b86:	685a      	ldr	r2, [r3, #4]
 8019b88:	68fb      	ldr	r3, [r7, #12]
 8019b8a:	43db      	mvns	r3, r3
 8019b8c:	401a      	ands	r2, r3
 8019b8e:	693b      	ldr	r3, [r7, #16]
 8019b90:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8019b92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8019b96:	685a      	ldr	r2, [r3, #4]
 8019b98:	68fb      	ldr	r3, [r7, #12]
 8019b9a:	43db      	mvns	r3, r3
 8019b9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8019ba0:	4013      	ands	r3, r2
 8019ba2:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8019ba4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8019ba8:	681a      	ldr	r2, [r3, #0]
 8019baa:	68fb      	ldr	r3, [r7, #12]
 8019bac:	43db      	mvns	r3, r3
 8019bae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8019bb2:	4013      	ands	r3, r2
 8019bb4:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8019bb6:	697b      	ldr	r3, [r7, #20]
 8019bb8:	f003 0303 	and.w	r3, r3, #3
 8019bbc:	009b      	lsls	r3, r3, #2
 8019bbe:	220f      	movs	r2, #15
 8019bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8019bc4:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8019bc6:	4a30      	ldr	r2, [pc, #192]	@ (8019c88 <HAL_GPIO_DeInit+0x1e8>)
 8019bc8:	697b      	ldr	r3, [r7, #20]
 8019bca:	089b      	lsrs	r3, r3, #2
 8019bcc:	3302      	adds	r3, #2
 8019bce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8019bd2:	68bb      	ldr	r3, [r7, #8]
 8019bd4:	43da      	mvns	r2, r3
 8019bd6:	482c      	ldr	r0, [pc, #176]	@ (8019c88 <HAL_GPIO_DeInit+0x1e8>)
 8019bd8:	697b      	ldr	r3, [r7, #20]
 8019bda:	089b      	lsrs	r3, r3, #2
 8019bdc:	400a      	ands	r2, r1
 8019bde:	3302      	adds	r3, #2
 8019be0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8019be4:	687b      	ldr	r3, [r7, #4]
 8019be6:	681a      	ldr	r2, [r3, #0]
 8019be8:	697b      	ldr	r3, [r7, #20]
 8019bea:	005b      	lsls	r3, r3, #1
 8019bec:	2103      	movs	r1, #3
 8019bee:	fa01 f303 	lsl.w	r3, r1, r3
 8019bf2:	431a      	orrs	r2, r3
 8019bf4:	687b      	ldr	r3, [r7, #4]
 8019bf6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8019bf8:	697b      	ldr	r3, [r7, #20]
 8019bfa:	08da      	lsrs	r2, r3, #3
 8019bfc:	687b      	ldr	r3, [r7, #4]
 8019bfe:	3208      	adds	r2, #8
 8019c00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019c04:	697b      	ldr	r3, [r7, #20]
 8019c06:	f003 0307 	and.w	r3, r3, #7
 8019c0a:	009b      	lsls	r3, r3, #2
 8019c0c:	220f      	movs	r2, #15
 8019c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8019c12:	43db      	mvns	r3, r3
 8019c14:	697a      	ldr	r2, [r7, #20]
 8019c16:	08d2      	lsrs	r2, r2, #3
 8019c18:	4019      	ands	r1, r3
 8019c1a:	687b      	ldr	r3, [r7, #4]
 8019c1c:	3208      	adds	r2, #8
 8019c1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8019c22:	687b      	ldr	r3, [r7, #4]
 8019c24:	68da      	ldr	r2, [r3, #12]
 8019c26:	697b      	ldr	r3, [r7, #20]
 8019c28:	005b      	lsls	r3, r3, #1
 8019c2a:	2103      	movs	r1, #3
 8019c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8019c30:	43db      	mvns	r3, r3
 8019c32:	401a      	ands	r2, r3
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8019c38:	687b      	ldr	r3, [r7, #4]
 8019c3a:	685a      	ldr	r2, [r3, #4]
 8019c3c:	2101      	movs	r1, #1
 8019c3e:	697b      	ldr	r3, [r7, #20]
 8019c40:	fa01 f303 	lsl.w	r3, r1, r3
 8019c44:	43db      	mvns	r3, r3
 8019c46:	401a      	ands	r2, r3
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8019c4c:	687b      	ldr	r3, [r7, #4]
 8019c4e:	689a      	ldr	r2, [r3, #8]
 8019c50:	697b      	ldr	r3, [r7, #20]
 8019c52:	005b      	lsls	r3, r3, #1
 8019c54:	2103      	movs	r1, #3
 8019c56:	fa01 f303 	lsl.w	r3, r1, r3
 8019c5a:	43db      	mvns	r3, r3
 8019c5c:	401a      	ands	r2, r3
 8019c5e:	687b      	ldr	r3, [r7, #4]
 8019c60:	609a      	str	r2, [r3, #8]
    }

    position++;
 8019c62:	697b      	ldr	r3, [r7, #20]
 8019c64:	3301      	adds	r3, #1
 8019c66:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8019c68:	683a      	ldr	r2, [r7, #0]
 8019c6a:	697b      	ldr	r3, [r7, #20]
 8019c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8019c70:	2b00      	cmp	r3, #0
 8019c72:	f47f af1f 	bne.w	8019ab4 <HAL_GPIO_DeInit+0x14>
  }
}
 8019c76:	bf00      	nop
 8019c78:	bf00      	nop
 8019c7a:	371c      	adds	r7, #28
 8019c7c:	46bd      	mov	sp, r7
 8019c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c82:	4770      	bx	lr
 8019c84:	58000080 	.word	0x58000080
 8019c88:	58000400 	.word	0x58000400
 8019c8c:	58020000 	.word	0x58020000
 8019c90:	58020400 	.word	0x58020400
 8019c94:	58020800 	.word	0x58020800
 8019c98:	58020c00 	.word	0x58020c00
 8019c9c:	58021000 	.word	0x58021000
 8019ca0:	58021400 	.word	0x58021400
 8019ca4:	58021800 	.word	0x58021800
 8019ca8:	58021c00 	.word	0x58021c00
 8019cac:	58022000 	.word	0x58022000
 8019cb0:	58022400 	.word	0x58022400

08019cb4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8019cb4:	b480      	push	{r7}
 8019cb6:	b083      	sub	sp, #12
 8019cb8:	af00      	add	r7, sp, #0
 8019cba:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8019cbc:	4a08      	ldr	r2, [pc, #32]	@ (8019ce0 <HAL_HSEM_FastTake+0x2c>)
 8019cbe:	687b      	ldr	r3, [r7, #4]
 8019cc0:	3320      	adds	r3, #32
 8019cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019cc6:	4a07      	ldr	r2, [pc, #28]	@ (8019ce4 <HAL_HSEM_FastTake+0x30>)
 8019cc8:	4293      	cmp	r3, r2
 8019cca:	d101      	bne.n	8019cd0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8019ccc:	2300      	movs	r3, #0
 8019cce:	e000      	b.n	8019cd2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8019cd0:	2301      	movs	r3, #1
}
 8019cd2:	4618      	mov	r0, r3
 8019cd4:	370c      	adds	r7, #12
 8019cd6:	46bd      	mov	sp, r7
 8019cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cdc:	4770      	bx	lr
 8019cde:	bf00      	nop
 8019ce0:	58026400 	.word	0x58026400
 8019ce4:	80000300 	.word	0x80000300

08019ce8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8019ce8:	b480      	push	{r7}
 8019cea:	b083      	sub	sp, #12
 8019cec:	af00      	add	r7, sp, #0
 8019cee:	6078      	str	r0, [r7, #4]
 8019cf0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8019cf2:	4906      	ldr	r1, [pc, #24]	@ (8019d0c <HAL_HSEM_Release+0x24>)
 8019cf4:	683b      	ldr	r3, [r7, #0]
 8019cf6:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8019cfa:	687b      	ldr	r3, [r7, #4]
 8019cfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8019d00:	bf00      	nop
 8019d02:	370c      	adds	r7, #12
 8019d04:	46bd      	mov	sp, r7
 8019d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d0a:	4770      	bx	lr
 8019d0c:	58026400 	.word	0x58026400

08019d10 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8019d10:	b580      	push	{r7, lr}
 8019d12:	b084      	sub	sp, #16
 8019d14:	af00      	add	r7, sp, #0
 8019d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8019d18:	f7ff fb4c 	bl	80193b4 <HAL_GetTick>
 8019d1c:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8019d1e:	687b      	ldr	r3, [r7, #4]
 8019d20:	2b00      	cmp	r3, #0
 8019d22:	d101      	bne.n	8019d28 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8019d24:	2301      	movs	r3, #1
 8019d26:	e03b      	b.n	8019da0 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8019d28:	687b      	ldr	r3, [r7, #4]
 8019d2a:	2200      	movs	r2, #0
 8019d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8019d30:	687b      	ldr	r3, [r7, #4]
 8019d32:	2202      	movs	r2, #2
 8019d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8019d38:	687b      	ldr	r3, [r7, #4]
 8019d3a:	681b      	ldr	r3, [r3, #0]
 8019d3c:	68da      	ldr	r2, [r3, #12]
 8019d3e:	687b      	ldr	r3, [r7, #4]
 8019d40:	681b      	ldr	r3, [r3, #0]
 8019d42:	f022 0201 	bic.w	r2, r2, #1
 8019d46:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8019d48:	e00f      	b.n	8019d6a <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8019d4a:	f7ff fb33 	bl	80193b4 <HAL_GetTick>
 8019d4e:	4602      	mov	r2, r0
 8019d50:	68fb      	ldr	r3, [r7, #12]
 8019d52:	1ad3      	subs	r3, r2, r3
 8019d54:	2b05      	cmp	r3, #5
 8019d56:	d908      	bls.n	8019d6a <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8019d58:	687b      	ldr	r3, [r7, #4]
 8019d5a:	2240      	movs	r2, #64	@ 0x40
 8019d5c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8019d5e:	687b      	ldr	r3, [r7, #4]
 8019d60:	2203      	movs	r2, #3
 8019d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8019d66:	2301      	movs	r3, #1
 8019d68:	e01a      	b.n	8019da0 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8019d6a:	687b      	ldr	r3, [r7, #4]
 8019d6c:	681b      	ldr	r3, [r3, #0]
 8019d6e:	68db      	ldr	r3, [r3, #12]
 8019d70:	f003 0301 	and.w	r3, r3, #1
 8019d74:	2b00      	cmp	r3, #0
 8019d76:	d1e8      	bne.n	8019d4a <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8019d78:	6878      	ldr	r0, [r7, #4]
 8019d7a:	f000 f9bb 	bl	801a0f4 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8019d7e:	687b      	ldr	r3, [r7, #4]
 8019d80:	2200      	movs	r2, #0
 8019d82:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8019d84:	687b      	ldr	r3, [r7, #4]
 8019d86:	2200      	movs	r2, #0
 8019d88:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8019d8a:	687b      	ldr	r3, [r7, #4]
 8019d8c:	2200      	movs	r2, #0
 8019d8e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8019d90:	687b      	ldr	r3, [r7, #4]
 8019d92:	2200      	movs	r2, #0
 8019d94:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 8019d96:	687b      	ldr	r3, [r7, #4]
 8019d98:	2201      	movs	r2, #1
 8019d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8019d9e:	2300      	movs	r3, #0
}
 8019da0:	4618      	mov	r0, r3
 8019da2:	3710      	adds	r7, #16
 8019da4:	46bd      	mov	sp, r7
 8019da6:	bd80      	pop	{r7, pc}

08019da8 <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 8019da8:	b480      	push	{r7}
 8019daa:	b087      	sub	sp, #28
 8019dac:	af00      	add	r7, sp, #0
 8019dae:	60f8      	str	r0, [r7, #12]
 8019db0:	60b9      	str	r1, [r7, #8]
 8019db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8019db4:	2300      	movs	r3, #0
 8019db6:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8019db8:	68fb      	ldr	r3, [r7, #12]
 8019dba:	2b00      	cmp	r3, #0
 8019dbc:	d101      	bne.n	8019dc2 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 8019dbe:	2301      	movs	r3, #1
 8019dc0:	e03e      	b.n	8019e40 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8019dc2:	68fb      	ldr	r3, [r7, #12]
 8019dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8019dc8:	2b01      	cmp	r3, #1
 8019dca:	d101      	bne.n	8019dd0 <HAL_MDMA_ConfigPostRequestMask+0x28>
 8019dcc:	2302      	movs	r3, #2
 8019dce:	e037      	b.n	8019e40 <HAL_MDMA_ConfigPostRequestMask+0x98>
 8019dd0:	68fb      	ldr	r3, [r7, #12]
 8019dd2:	2201      	movs	r2, #1
 8019dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8019dd8:	68fb      	ldr	r3, [r7, #12]
 8019dda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8019dde:	b2db      	uxtb	r3, r3
 8019de0:	2b01      	cmp	r3, #1
 8019de2:	d126      	bne.n	8019e32 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 8019de4:	68fb      	ldr	r3, [r7, #12]
 8019de6:	681b      	ldr	r3, [r3, #0]
 8019de8:	691b      	ldr	r3, [r3, #16]
 8019dea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8019dee:	2b00      	cmp	r3, #0
 8019df0:	d11c      	bne.n	8019e2c <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 8019df2:	68fb      	ldr	r3, [r7, #12]
 8019df4:	681b      	ldr	r3, [r3, #0]
 8019df6:	68ba      	ldr	r2, [r7, #8]
 8019df8:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 8019dfa:	68fb      	ldr	r3, [r7, #12]
 8019dfc:	681b      	ldr	r3, [r3, #0]
 8019dfe:	687a      	ldr	r2, [r7, #4]
 8019e00:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 8019e02:	68bb      	ldr	r3, [r7, #8]
 8019e04:	2b00      	cmp	r3, #0
 8019e06:	d108      	bne.n	8019e1a <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 8019e08:	68fb      	ldr	r3, [r7, #12]
 8019e0a:	681b      	ldr	r3, [r3, #0]
 8019e0c:	691a      	ldr	r2, [r3, #16]
 8019e0e:	68fb      	ldr	r3, [r7, #12]
 8019e10:	681b      	ldr	r3, [r3, #0]
 8019e12:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8019e16:	611a      	str	r2, [r3, #16]
 8019e18:	e00d      	b.n	8019e36 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 8019e1a:	68fb      	ldr	r3, [r7, #12]
 8019e1c:	681b      	ldr	r3, [r3, #0]
 8019e1e:	691a      	ldr	r2, [r3, #16]
 8019e20:	68fb      	ldr	r3, [r7, #12]
 8019e22:	681b      	ldr	r3, [r3, #0]
 8019e24:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8019e28:	611a      	str	r2, [r3, #16]
 8019e2a:	e004      	b.n	8019e36 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 8019e2c:	2301      	movs	r3, #1
 8019e2e:	75fb      	strb	r3, [r7, #23]
 8019e30:	e001      	b.n	8019e36 <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8019e32:	2301      	movs	r3, #1
 8019e34:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8019e36:	68fb      	ldr	r3, [r7, #12]
 8019e38:	2200      	movs	r2, #0
 8019e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8019e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8019e40:	4618      	mov	r0, r3
 8019e42:	371c      	adds	r7, #28
 8019e44:	46bd      	mov	sp, r7
 8019e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e4a:	4770      	bx	lr

08019e4c <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 8019e4c:	b580      	push	{r7, lr}
 8019e4e:	b086      	sub	sp, #24
 8019e50:	af00      	add	r7, sp, #0
 8019e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8019e54:	2300      	movs	r3, #0
 8019e56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8019e58:	4b91      	ldr	r3, [pc, #580]	@ (801a0a0 <HAL_MDMA_IRQHandler+0x254>)
 8019e5a:	681b      	ldr	r3, [r3, #0]
 8019e5c:	4a91      	ldr	r2, [pc, #580]	@ (801a0a4 <HAL_MDMA_IRQHandler+0x258>)
 8019e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8019e62:	0a9b      	lsrs	r3, r3, #10
 8019e64:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8019e66:	687b      	ldr	r3, [r7, #4]
 8019e68:	681b      	ldr	r3, [r3, #0]
 8019e6a:	461a      	mov	r2, r3
 8019e6c:	4b8e      	ldr	r3, [pc, #568]	@ (801a0a8 <HAL_MDMA_IRQHandler+0x25c>)
 8019e6e:	4413      	add	r3, r2
 8019e70:	099b      	lsrs	r3, r3, #6
 8019e72:	f003 031f 	and.w	r3, r3, #31
 8019e76:	2201      	movs	r2, #1
 8019e78:	fa02 f303 	lsl.w	r3, r2, r3
 8019e7c:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 8019e7e:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 8019e82:	681a      	ldr	r2, [r3, #0]
 8019e84:	693b      	ldr	r3, [r7, #16]
 8019e86:	4013      	ands	r3, r2
 8019e88:	2b00      	cmp	r3, #0
 8019e8a:	f000 812d 	beq.w	801a0e8 <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 8019e8e:	687b      	ldr	r3, [r7, #4]
 8019e90:	681b      	ldr	r3, [r3, #0]
 8019e92:	681b      	ldr	r3, [r3, #0]
 8019e94:	f003 0301 	and.w	r3, r3, #1
 8019e98:	2b00      	cmp	r3, #0
 8019e9a:	d054      	beq.n	8019f46 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 8019e9c:	687b      	ldr	r3, [r7, #4]
 8019e9e:	681b      	ldr	r3, [r3, #0]
 8019ea0:	68db      	ldr	r3, [r3, #12]
 8019ea2:	f003 0302 	and.w	r3, r3, #2
 8019ea6:	2b00      	cmp	r3, #0
 8019ea8:	d04d      	beq.n	8019f46 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	681b      	ldr	r3, [r3, #0]
 8019eae:	68da      	ldr	r2, [r3, #12]
 8019eb0:	687b      	ldr	r3, [r7, #4]
 8019eb2:	681b      	ldr	r3, [r3, #0]
 8019eb4:	f022 0202 	bic.w	r2, r2, #2
 8019eb8:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 8019eba:	687b      	ldr	r3, [r7, #4]
 8019ebc:	681b      	ldr	r3, [r3, #0]
 8019ebe:	689b      	ldr	r3, [r3, #8]
 8019ec0:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8019ec2:	68fb      	ldr	r3, [r7, #12]
 8019ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019ec8:	2b00      	cmp	r3, #0
 8019eca:	d106      	bne.n	8019eda <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8019ecc:	687b      	ldr	r3, [r7, #4]
 8019ece:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019ed0:	f043 0201 	orr.w	r2, r3, #1
 8019ed4:	687b      	ldr	r3, [r7, #4]
 8019ed6:	669a      	str	r2, [r3, #104]	@ 0x68
 8019ed8:	e005      	b.n	8019ee6 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8019eda:	687b      	ldr	r3, [r7, #4]
 8019edc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019ede:	f043 0202 	orr.w	r2, r3, #2
 8019ee2:	687b      	ldr	r3, [r7, #4]
 8019ee4:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8019ee6:	68fb      	ldr	r3, [r7, #12]
 8019ee8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8019eec:	2b00      	cmp	r3, #0
 8019eee:	d005      	beq.n	8019efc <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 8019ef0:	687b      	ldr	r3, [r7, #4]
 8019ef2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019ef4:	f043 0204 	orr.w	r2, r3, #4
 8019ef8:	687b      	ldr	r3, [r7, #4]
 8019efa:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8019efc:	68fb      	ldr	r3, [r7, #12]
 8019efe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019f02:	2b00      	cmp	r3, #0
 8019f04:	d005      	beq.n	8019f12 <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8019f06:	687b      	ldr	r3, [r7, #4]
 8019f08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019f0a:	f043 0208 	orr.w	r2, r3, #8
 8019f0e:	687b      	ldr	r3, [r7, #4]
 8019f10:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8019f12:	68fb      	ldr	r3, [r7, #12]
 8019f14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8019f18:	2b00      	cmp	r3, #0
 8019f1a:	d005      	beq.n	8019f28 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8019f1c:	687b      	ldr	r3, [r7, #4]
 8019f1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019f20:	f043 0210 	orr.w	r2, r3, #16
 8019f24:	687b      	ldr	r3, [r7, #4]
 8019f26:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8019f28:	68fb      	ldr	r3, [r7, #12]
 8019f2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8019f2e:	2b00      	cmp	r3, #0
 8019f30:	d005      	beq.n	8019f3e <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8019f32:	687b      	ldr	r3, [r7, #4]
 8019f34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019f36:	f043 0220 	orr.w	r2, r3, #32
 8019f3a:	687b      	ldr	r3, [r7, #4]
 8019f3c:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8019f3e:	687b      	ldr	r3, [r7, #4]
 8019f40:	681b      	ldr	r3, [r3, #0]
 8019f42:	2201      	movs	r2, #1
 8019f44:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8019f46:	687b      	ldr	r3, [r7, #4]
 8019f48:	681b      	ldr	r3, [r3, #0]
 8019f4a:	681b      	ldr	r3, [r3, #0]
 8019f4c:	f003 0310 	and.w	r3, r3, #16
 8019f50:	2b00      	cmp	r3, #0
 8019f52:	d012      	beq.n	8019f7a <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	681b      	ldr	r3, [r3, #0]
 8019f58:	68db      	ldr	r3, [r3, #12]
 8019f5a:	f003 0320 	and.w	r3, r3, #32
 8019f5e:	2b00      	cmp	r3, #0
 8019f60:	d00b      	beq.n	8019f7a <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8019f62:	687b      	ldr	r3, [r7, #4]
 8019f64:	681b      	ldr	r3, [r3, #0]
 8019f66:	2210      	movs	r2, #16
 8019f68:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 8019f6a:	687b      	ldr	r3, [r7, #4]
 8019f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019f6e:	2b00      	cmp	r3, #0
 8019f70:	d003      	beq.n	8019f7a <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 8019f72:	687b      	ldr	r3, [r7, #4]
 8019f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019f76:	6878      	ldr	r0, [r7, #4]
 8019f78:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8019f7a:	687b      	ldr	r3, [r7, #4]
 8019f7c:	681b      	ldr	r3, [r3, #0]
 8019f7e:	681b      	ldr	r3, [r3, #0]
 8019f80:	f003 0308 	and.w	r3, r3, #8
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	d012      	beq.n	8019fae <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8019f88:	687b      	ldr	r3, [r7, #4]
 8019f8a:	681b      	ldr	r3, [r3, #0]
 8019f8c:	68db      	ldr	r3, [r3, #12]
 8019f8e:	f003 0310 	and.w	r3, r3, #16
 8019f92:	2b00      	cmp	r3, #0
 8019f94:	d00b      	beq.n	8019fae <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	681b      	ldr	r3, [r3, #0]
 8019f9a:	2208      	movs	r2, #8
 8019f9c:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 8019f9e:	687b      	ldr	r3, [r7, #4]
 8019fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019fa2:	2b00      	cmp	r3, #0
 8019fa4:	d003      	beq.n	8019fae <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 8019fa6:	687b      	ldr	r3, [r7, #4]
 8019fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019faa:	6878      	ldr	r0, [r7, #4]
 8019fac:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 8019fae:	687b      	ldr	r3, [r7, #4]
 8019fb0:	681b      	ldr	r3, [r3, #0]
 8019fb2:	681b      	ldr	r3, [r3, #0]
 8019fb4:	f003 0304 	and.w	r3, r3, #4
 8019fb8:	2b00      	cmp	r3, #0
 8019fba:	d012      	beq.n	8019fe2 <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8019fbc:	687b      	ldr	r3, [r7, #4]
 8019fbe:	681b      	ldr	r3, [r3, #0]
 8019fc0:	68db      	ldr	r3, [r3, #12]
 8019fc2:	f003 0308 	and.w	r3, r3, #8
 8019fc6:	2b00      	cmp	r3, #0
 8019fc8:	d00b      	beq.n	8019fe2 <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	681b      	ldr	r3, [r3, #0]
 8019fce:	2204      	movs	r2, #4
 8019fd0:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8019fd2:	687b      	ldr	r3, [r7, #4]
 8019fd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019fd6:	2b00      	cmp	r3, #0
 8019fd8:	d003      	beq.n	8019fe2 <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 8019fda:	687b      	ldr	r3, [r7, #4]
 8019fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019fde:	6878      	ldr	r0, [r7, #4]
 8019fe0:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8019fe2:	687b      	ldr	r3, [r7, #4]
 8019fe4:	681b      	ldr	r3, [r3, #0]
 8019fe6:	681b      	ldr	r3, [r3, #0]
 8019fe8:	f003 0302 	and.w	r3, r3, #2
 8019fec:	2b00      	cmp	r3, #0
 8019fee:	d039      	beq.n	801a064 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8019ff0:	687b      	ldr	r3, [r7, #4]
 8019ff2:	681b      	ldr	r3, [r3, #0]
 8019ff4:	68db      	ldr	r3, [r3, #12]
 8019ff6:	f003 0304 	and.w	r3, r3, #4
 8019ffa:	2b00      	cmp	r3, #0
 8019ffc:	d032      	beq.n	801a064 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8019ffe:	687b      	ldr	r3, [r7, #4]
 801a000:	681b      	ldr	r3, [r3, #0]
 801a002:	68da      	ldr	r2, [r3, #12]
 801a004:	687b      	ldr	r3, [r7, #4]
 801a006:	681b      	ldr	r3, [r3, #0]
 801a008:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 801a00c:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 801a00e:	687b      	ldr	r3, [r7, #4]
 801a010:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801a014:	b2db      	uxtb	r3, r3
 801a016:	2b04      	cmp	r3, #4
 801a018:	d110      	bne.n	801a03c <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 801a01a:	687b      	ldr	r3, [r7, #4]
 801a01c:	2200      	movs	r2, #0
 801a01e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 801a022:	687b      	ldr	r3, [r7, #4]
 801a024:	2201      	movs	r2, #1
 801a026:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 801a02a:	687b      	ldr	r3, [r7, #4]
 801a02c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a02e:	2b00      	cmp	r3, #0
 801a030:	d05c      	beq.n	801a0ec <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 801a032:	687b      	ldr	r3, [r7, #4]
 801a034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a036:	6878      	ldr	r0, [r7, #4]
 801a038:	4798      	blx	r3
        }
        return;
 801a03a:	e057      	b.n	801a0ec <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 801a03c:	687b      	ldr	r3, [r7, #4]
 801a03e:	681b      	ldr	r3, [r3, #0]
 801a040:	2202      	movs	r2, #2
 801a042:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 801a044:	687b      	ldr	r3, [r7, #4]
 801a046:	2200      	movs	r2, #0
 801a048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 801a04c:	687b      	ldr	r3, [r7, #4]
 801a04e:	2201      	movs	r2, #1
 801a050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 801a054:	687b      	ldr	r3, [r7, #4]
 801a056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a058:	2b00      	cmp	r3, #0
 801a05a:	d003      	beq.n	801a064 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 801a05c:	687b      	ldr	r3, [r7, #4]
 801a05e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a060:	6878      	ldr	r0, [r7, #4]
 801a062:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 801a064:	687b      	ldr	r3, [r7, #4]
 801a066:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801a068:	2b00      	cmp	r3, #0
 801a06a:	d040      	beq.n	801a0ee <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 801a06c:	687b      	ldr	r3, [r7, #4]
 801a06e:	2204      	movs	r2, #4
 801a070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 801a074:	687b      	ldr	r3, [r7, #4]
 801a076:	681b      	ldr	r3, [r3, #0]
 801a078:	68da      	ldr	r2, [r3, #12]
 801a07a:	687b      	ldr	r3, [r7, #4]
 801a07c:	681b      	ldr	r3, [r3, #0]
 801a07e:	f022 0201 	bic.w	r2, r2, #1
 801a082:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 801a084:	68bb      	ldr	r3, [r7, #8]
 801a086:	3301      	adds	r3, #1
 801a088:	60bb      	str	r3, [r7, #8]
 801a08a:	697a      	ldr	r2, [r7, #20]
 801a08c:	429a      	cmp	r2, r3
 801a08e:	d30d      	bcc.n	801a0ac <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 801a090:	687b      	ldr	r3, [r7, #4]
 801a092:	681b      	ldr	r3, [r3, #0]
 801a094:	68db      	ldr	r3, [r3, #12]
 801a096:	f003 0301 	and.w	r3, r3, #1
 801a09a:	2b00      	cmp	r3, #0
 801a09c:	d1f2      	bne.n	801a084 <HAL_MDMA_IRQHandler+0x238>
 801a09e:	e006      	b.n	801a0ae <HAL_MDMA_IRQHandler+0x262>
 801a0a0:	240148d8 	.word	0x240148d8
 801a0a4:	1b4e81b5 	.word	0x1b4e81b5
 801a0a8:	adffffc0 	.word	0xadffffc0
        break;
 801a0ac:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 801a0ae:	687b      	ldr	r3, [r7, #4]
 801a0b0:	2200      	movs	r2, #0
 801a0b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 801a0b6:	687b      	ldr	r3, [r7, #4]
 801a0b8:	681b      	ldr	r3, [r3, #0]
 801a0ba:	68db      	ldr	r3, [r3, #12]
 801a0bc:	f003 0301 	and.w	r3, r3, #1
 801a0c0:	2b00      	cmp	r3, #0
 801a0c2:	d004      	beq.n	801a0ce <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 801a0c4:	687b      	ldr	r3, [r7, #4]
 801a0c6:	2203      	movs	r2, #3
 801a0c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 801a0cc:	e003      	b.n	801a0d6 <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 801a0ce:	687b      	ldr	r3, [r7, #4]
 801a0d0:	2201      	movs	r2, #1
 801a0d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 801a0d6:	687b      	ldr	r3, [r7, #4]
 801a0d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a0da:	2b00      	cmp	r3, #0
 801a0dc:	d007      	beq.n	801a0ee <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 801a0de:	687b      	ldr	r3, [r7, #4]
 801a0e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a0e2:	6878      	ldr	r0, [r7, #4]
 801a0e4:	4798      	blx	r3
 801a0e6:	e002      	b.n	801a0ee <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 801a0e8:	bf00      	nop
 801a0ea:	e000      	b.n	801a0ee <HAL_MDMA_IRQHandler+0x2a2>
        return;
 801a0ec:	bf00      	nop
    }
  }
}
 801a0ee:	3718      	adds	r7, #24
 801a0f0:	46bd      	mov	sp, r7
 801a0f2:	bd80      	pop	{r7, pc}

0801a0f4 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 801a0f4:	b480      	push	{r7}
 801a0f6:	b085      	sub	sp, #20
 801a0f8:	af00      	add	r7, sp, #0
 801a0fa:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 801a0fc:	687b      	ldr	r3, [r7, #4]
 801a0fe:	68d9      	ldr	r1, [r3, #12]
 801a100:	687b      	ldr	r3, [r7, #4]
 801a102:	691a      	ldr	r2, [r3, #16]
 801a104:	687b      	ldr	r3, [r7, #4]
 801a106:	681b      	ldr	r3, [r3, #0]
 801a108:	430a      	orrs	r2, r1
 801a10a:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 801a10c:	687b      	ldr	r3, [r7, #4]
 801a10e:	695a      	ldr	r2, [r3, #20]
 801a110:	687b      	ldr	r3, [r7, #4]
 801a112:	699b      	ldr	r3, [r3, #24]
 801a114:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 801a116:	687b      	ldr	r3, [r7, #4]
 801a118:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 801a11a:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 801a11c:	687b      	ldr	r3, [r7, #4]
 801a11e:	6a1b      	ldr	r3, [r3, #32]
 801a120:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 801a122:	687b      	ldr	r3, [r7, #4]
 801a124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 801a126:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 801a128:	687b      	ldr	r3, [r7, #4]
 801a12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a12c:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 801a12e:	687b      	ldr	r3, [r7, #4]
 801a130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 801a132:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 801a134:	687b      	ldr	r3, [r7, #4]
 801a136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a138:	3b01      	subs	r3, #1
 801a13a:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 801a13c:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 801a140:	687b      	ldr	r3, [r7, #4]
 801a142:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 801a144:	687b      	ldr	r3, [r7, #4]
 801a146:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 801a148:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 801a14a:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 801a14c:	687b      	ldr	r3, [r7, #4]
 801a14e:	685b      	ldr	r3, [r3, #4]
 801a150:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a154:	d107      	bne.n	801a166 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 801a156:	687b      	ldr	r3, [r7, #4]
 801a158:	681b      	ldr	r3, [r3, #0]
 801a15a:	691a      	ldr	r2, [r3, #16]
 801a15c:	687b      	ldr	r3, [r7, #4]
 801a15e:	681b      	ldr	r3, [r3, #0]
 801a160:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 801a164:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 801a166:	687b      	ldr	r3, [r7, #4]
 801a168:	681b      	ldr	r3, [r3, #0]
 801a16a:	2200      	movs	r2, #0
 801a16c:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 801a16e:	687b      	ldr	r3, [r7, #4]
 801a170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a172:	2b00      	cmp	r3, #0
 801a174:	da11      	bge.n	801a19a <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 801a176:	687b      	ldr	r3, [r7, #4]
 801a178:	681b      	ldr	r3, [r3, #0]
 801a17a:	695a      	ldr	r2, [r3, #20]
 801a17c:	687b      	ldr	r3, [r7, #4]
 801a17e:	681b      	ldr	r3, [r3, #0]
 801a180:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 801a184:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 801a186:	687b      	ldr	r3, [r7, #4]
 801a188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a18a:	425b      	negs	r3, r3
 801a18c:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 801a18e:	687b      	ldr	r3, [r7, #4]
 801a190:	681b      	ldr	r3, [r3, #0]
 801a192:	68fa      	ldr	r2, [r7, #12]
 801a194:	b292      	uxth	r2, r2
 801a196:	621a      	str	r2, [r3, #32]
 801a198:	e006      	b.n	801a1a8 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 801a19a:	687b      	ldr	r3, [r7, #4]
 801a19c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a19e:	461a      	mov	r2, r3
 801a1a0:	687b      	ldr	r3, [r7, #4]
 801a1a2:	681b      	ldr	r3, [r3, #0]
 801a1a4:	b292      	uxth	r2, r2
 801a1a6:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 801a1a8:	687b      	ldr	r3, [r7, #4]
 801a1aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a1ac:	2b00      	cmp	r3, #0
 801a1ae:	da15      	bge.n	801a1dc <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 801a1b0:	687b      	ldr	r3, [r7, #4]
 801a1b2:	681b      	ldr	r3, [r3, #0]
 801a1b4:	695a      	ldr	r2, [r3, #20]
 801a1b6:	687b      	ldr	r3, [r7, #4]
 801a1b8:	681b      	ldr	r3, [r3, #0]
 801a1ba:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 801a1be:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 801a1c0:	687b      	ldr	r3, [r7, #4]
 801a1c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a1c4:	425b      	negs	r3, r3
 801a1c6:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 801a1c8:	687b      	ldr	r3, [r7, #4]
 801a1ca:	681b      	ldr	r3, [r3, #0]
 801a1cc:	6a19      	ldr	r1, [r3, #32]
 801a1ce:	68fb      	ldr	r3, [r7, #12]
 801a1d0:	041a      	lsls	r2, r3, #16
 801a1d2:	687b      	ldr	r3, [r7, #4]
 801a1d4:	681b      	ldr	r3, [r3, #0]
 801a1d6:	430a      	orrs	r2, r1
 801a1d8:	621a      	str	r2, [r3, #32]
 801a1da:	e009      	b.n	801a1f0 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 801a1dc:	687b      	ldr	r3, [r7, #4]
 801a1de:	681b      	ldr	r3, [r3, #0]
 801a1e0:	6a19      	ldr	r1, [r3, #32]
 801a1e2:	687b      	ldr	r3, [r7, #4]
 801a1e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a1e6:	041a      	lsls	r2, r3, #16
 801a1e8:	687b      	ldr	r3, [r7, #4]
 801a1ea:	681b      	ldr	r3, [r3, #0]
 801a1ec:	430a      	orrs	r2, r1
 801a1ee:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 801a1f0:	687b      	ldr	r3, [r7, #4]
 801a1f2:	685b      	ldr	r3, [r3, #4]
 801a1f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a1f8:	d006      	beq.n	801a208 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 801a1fa:	687b      	ldr	r3, [r7, #4]
 801a1fc:	685a      	ldr	r2, [r3, #4]
 801a1fe:	687b      	ldr	r3, [r7, #4]
 801a200:	681b      	ldr	r3, [r3, #0]
 801a202:	b2d2      	uxtb	r2, r2
 801a204:	629a      	str	r2, [r3, #40]	@ 0x28
 801a206:	e003      	b.n	801a210 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 801a208:	687b      	ldr	r3, [r7, #4]
 801a20a:	681b      	ldr	r3, [r3, #0]
 801a20c:	2200      	movs	r2, #0
 801a20e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 801a210:	687b      	ldr	r3, [r7, #4]
 801a212:	681b      	ldr	r3, [r3, #0]
 801a214:	2200      	movs	r2, #0
 801a216:	625a      	str	r2, [r3, #36]	@ 0x24
}
 801a218:	bf00      	nop
 801a21a:	3714      	adds	r7, #20
 801a21c:	46bd      	mov	sp, r7
 801a21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a222:	4770      	bx	lr

0801a224 <HAL_MMC_Init>:
            MMC_HandleTypeDef and create the associated handle.
  * @param  hmmc: Pointer to the MMC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_Init(MMC_HandleTypeDef *hmmc)
{
 801a224:	b580      	push	{r7, lr}
 801a226:	b082      	sub	sp, #8
 801a228:	af00      	add	r7, sp, #0
 801a22a:	6078      	str	r0, [r7, #4]
  /* Check the MMC handle allocation */
  if (hmmc == NULL)
 801a22c:	687b      	ldr	r3, [r7, #4]
 801a22e:	2b00      	cmp	r3, #0
 801a230:	d101      	bne.n	801a236 <HAL_MMC_Init+0x12>
  {
    return HAL_ERROR;
 801a232:	2301      	movs	r3, #1
 801a234:	e031      	b.n	801a29a <HAL_MMC_Init+0x76>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hmmc->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hmmc->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hmmc->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hmmc->Init.ClockDiv));

  if (hmmc->State == HAL_MMC_STATE_RESET)
 801a236:	687b      	ldr	r3, [r7, #4]
 801a238:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a23c:	b2db      	uxtb	r3, r3
 801a23e:	2b00      	cmp	r3, #0
 801a240:	d105      	bne.n	801a24e <HAL_MMC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hmmc->Lock = HAL_UNLOCKED;
 801a242:	687b      	ldr	r3, [r7, #4]
 801a244:	2200      	movs	r2, #0
 801a246:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hmmc->MspInitCallback(hmmc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_MMC_MspInit(hmmc);
 801a248:	6878      	ldr	r0, [r7, #4]
 801a24a:	f7fe fac3 	bl	80187d4 <HAL_MMC_MspInit>
#endif /* USE_HAL_MMC_REGISTER_CALLBACKS */
  }

  hmmc->State = HAL_MMC_STATE_BUSY;
 801a24e:	687b      	ldr	r3, [r7, #4]
 801a250:	2203      	movs	r2, #3
 801a252:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_MMC_InitCard(hmmc) == HAL_ERROR)
 801a256:	6878      	ldr	r0, [r7, #4]
 801a258:	f000 f824 	bl	801a2a4 <HAL_MMC_InitCard>
 801a25c:	4603      	mov	r3, r0
 801a25e:	2b01      	cmp	r3, #1
 801a260:	d101      	bne.n	801a266 <HAL_MMC_Init+0x42>
  {
    return HAL_ERROR;
 801a262:	2301      	movs	r3, #1
 801a264:	e019      	b.n	801a29a <HAL_MMC_Init+0x76>
  }

  /* Initialize the error code */
  hmmc->ErrorCode = HAL_DMA_ERROR_NONE;
 801a266:	687b      	ldr	r3, [r7, #4]
 801a268:	2200      	movs	r2, #0
 801a26a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the MMC operation */
  hmmc->Context = MMC_CONTEXT_NONE;
 801a26c:	687b      	ldr	r3, [r7, #4]
 801a26e:	2200      	movs	r2, #0
 801a270:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the MMC state */
  hmmc->State = HAL_MMC_STATE_READY;
 801a272:	687b      	ldr	r3, [r7, #4]
 801a274:	2201      	movs	r2, #1
 801a276:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Configure bus width */
  if (hmmc->Init.BusWide != SDMMC_BUS_WIDE_1B)
 801a27a:	687b      	ldr	r3, [r7, #4]
 801a27c:	68db      	ldr	r3, [r3, #12]
 801a27e:	2b00      	cmp	r3, #0
 801a280:	d00a      	beq.n	801a298 <HAL_MMC_Init+0x74>
  {
    if (HAL_MMC_ConfigWideBusOperation(hmmc, hmmc->Init.BusWide) != HAL_OK)
 801a282:	687b      	ldr	r3, [r7, #4]
 801a284:	68db      	ldr	r3, [r3, #12]
 801a286:	4619      	mov	r1, r3
 801a288:	6878      	ldr	r0, [r7, #4]
 801a28a:	f000 fed3 	bl	801b034 <HAL_MMC_ConfigWideBusOperation>
 801a28e:	4603      	mov	r3, r0
 801a290:	2b00      	cmp	r3, #0
 801a292:	d001      	beq.n	801a298 <HAL_MMC_Init+0x74>
    {
      return HAL_ERROR;
 801a294:	2301      	movs	r3, #1
 801a296:	e000      	b.n	801a29a <HAL_MMC_Init+0x76>
    }
  }

  return HAL_OK;
 801a298:	2300      	movs	r3, #0
}
 801a29a:	4618      	mov	r0, r3
 801a29c:	3708      	adds	r7, #8
 801a29e:	46bd      	mov	sp, r7
 801a2a0:	bd80      	pop	{r7, pc}
	...

0801a2a4 <HAL_MMC_InitCard>:
  * @note   This function initializes the MMC card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 801a2a4:	b590      	push	{r4, r7, lr}
 801a2a6:	b08d      	sub	sp, #52	@ 0x34
 801a2a8:	af02      	add	r7, sp, #8
 801a2aa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  MMC_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for MMC card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 801a2ac:	2300      	movs	r3, #0
 801a2ae:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 801a2b0:	2300      	movs	r3, #0
 801a2b2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 801a2b4:	2300      	movs	r3, #0
 801a2b6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 801a2b8:	2300      	movs	r3, #0
 801a2ba:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 801a2bc:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 801a2c0:	f04f 0100 	mov.w	r1, #0
 801a2c4:	f003 fde8 	bl	801de98 <HAL_RCCEx_GetPeriphCLKFreq>
 801a2c8:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 801a2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2cc:	2b00      	cmp	r3, #0
 801a2ce:	d109      	bne.n	801a2e4 <HAL_MMC_InitCard+0x40>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 801a2d0:	687b      	ldr	r3, [r7, #4]
 801a2d2:	2201      	movs	r2, #1
 801a2d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 801a2d8:	687b      	ldr	r3, [r7, #4]
 801a2da:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 801a2de:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801a2e0:	2301      	movs	r3, #1
 801a2e2:	e070      	b.n	801a3c6 <HAL_MMC_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * MMC_INIT_FREQ);
 801a2e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2e6:	0a1b      	lsrs	r3, r3, #8
 801a2e8:	4a39      	ldr	r2, [pc, #228]	@ (801a3d0 <HAL_MMC_InitCard+0x12c>)
 801a2ea:	fba2 2303 	umull	r2, r3, r2, r3
 801a2ee:	091b      	lsrs	r3, r3, #4
 801a2f0:	61fb      	str	r3, [r7, #28]
#if (USE_SD_TRANSCEIVER != 0U)
  Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
#endif /* USE_SD_TRANSCEIVER */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hmmc->Instance, Init);
 801a2f2:	687b      	ldr	r3, [r7, #4]
 801a2f4:	681c      	ldr	r4, [r3, #0]
 801a2f6:	466a      	mov	r2, sp
 801a2f8:	f107 0318 	add.w	r3, r7, #24
 801a2fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a300:	e882 0003 	stmia.w	r2, {r0, r1}
 801a304:	f107 030c 	add.w	r3, r7, #12
 801a308:	cb0e      	ldmia	r3, {r1, r2, r3}
 801a30a:	4620      	mov	r0, r4
 801a30c:	f006 fc4a 	bl	8020ba4 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hmmc->Instance);
 801a310:	687b      	ldr	r3, [r7, #4]
 801a312:	681b      	ldr	r3, [r3, #0]
 801a314:	4618      	mov	r0, r3
 801a316:	f006 fc8d 	bl	8020c34 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the MMC initialization sequence */
  if (Init.ClockDiv != 0U)
 801a31a:	69fb      	ldr	r3, [r7, #28]
 801a31c:	2b00      	cmp	r3, #0
 801a31e:	d005      	beq.n	801a32c <HAL_MMC_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 801a320:	69fb      	ldr	r3, [r7, #28]
 801a322:	005b      	lsls	r3, r3, #1
 801a324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a326:	fbb2 f3f3 	udiv	r3, r2, r3
 801a32a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 801a32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a32e:	2b00      	cmp	r3, #0
 801a330:	d007      	beq.n	801a342 <HAL_MMC_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 801a332:	4a28      	ldr	r2, [pc, #160]	@ (801a3d4 <HAL_MMC_InitCard+0x130>)
 801a334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a336:	fbb2 f3f3 	udiv	r3, r2, r3
 801a33a:	3301      	adds	r3, #1
 801a33c:	4618      	mov	r0, r3
 801a33e:	f7ff f845 	bl	80193cc <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = MMC_PowerON(hmmc);
 801a342:	6878      	ldr	r0, [r7, #4]
 801a344:	f001 f860 	bl	801b408 <MMC_PowerON>
 801a348:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 801a34a:	6a3b      	ldr	r3, [r7, #32]
 801a34c:	2b00      	cmp	r3, #0
 801a34e:	d00b      	beq.n	801a368 <HAL_MMC_InitCard+0xc4>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 801a350:	687b      	ldr	r3, [r7, #4]
 801a352:	2201      	movs	r2, #1
 801a354:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode |= errorstate;
 801a358:	687b      	ldr	r3, [r7, #4]
 801a35a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a35c:	6a3b      	ldr	r3, [r7, #32]
 801a35e:	431a      	orrs	r2, r3
 801a360:	687b      	ldr	r3, [r7, #4]
 801a362:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801a364:	2301      	movs	r3, #1
 801a366:	e02e      	b.n	801a3c6 <HAL_MMC_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = MMC_InitCard(hmmc);
 801a368:	6878      	ldr	r0, [r7, #4]
 801a36a:	f000 ff4f 	bl	801b20c <MMC_InitCard>
 801a36e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 801a370:	6a3b      	ldr	r3, [r7, #32]
 801a372:	2b00      	cmp	r3, #0
 801a374:	d00b      	beq.n	801a38e <HAL_MMC_InitCard+0xea>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 801a376:	687b      	ldr	r3, [r7, #4]
 801a378:	2201      	movs	r2, #1
 801a37a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode |= errorstate;
 801a37e:	687b      	ldr	r3, [r7, #4]
 801a380:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a382:	6a3b      	ldr	r3, [r7, #32]
 801a384:	431a      	orrs	r2, r3
 801a386:	687b      	ldr	r3, [r7, #4]
 801a388:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801a38a:	2301      	movs	r3, #1
 801a38c:	e01b      	b.n	801a3c6 <HAL_MMC_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hmmc->Instance, MMC_BLOCKSIZE);
 801a38e:	687b      	ldr	r3, [r7, #4]
 801a390:	681b      	ldr	r3, [r3, #0]
 801a392:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801a396:	4618      	mov	r0, r3
 801a398:	f006 fcf2 	bl	8020d80 <SDMMC_CmdBlockLength>
 801a39c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 801a39e:	6a3b      	ldr	r3, [r7, #32]
 801a3a0:	2b00      	cmp	r3, #0
 801a3a2:	d00f      	beq.n	801a3c4 <HAL_MMC_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801a3a4:	687b      	ldr	r3, [r7, #4]
 801a3a6:	681b      	ldr	r3, [r3, #0]
 801a3a8:	4a0b      	ldr	r2, [pc, #44]	@ (801a3d8 <HAL_MMC_InitCard+0x134>)
 801a3aa:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 801a3ac:	687b      	ldr	r3, [r7, #4]
 801a3ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a3b0:	6a3b      	ldr	r3, [r7, #32]
 801a3b2:	431a      	orrs	r2, r3
 801a3b4:	687b      	ldr	r3, [r7, #4]
 801a3b6:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 801a3b8:	687b      	ldr	r3, [r7, #4]
 801a3ba:	2201      	movs	r2, #1
 801a3bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801a3c0:	2301      	movs	r3, #1
 801a3c2:	e000      	b.n	801a3c6 <HAL_MMC_InitCard+0x122>
  }

  return HAL_OK;
 801a3c4:	2300      	movs	r3, #0
}
 801a3c6:	4618      	mov	r0, r3
 801a3c8:	372c      	adds	r7, #44	@ 0x2c
 801a3ca:	46bd      	mov	sp, r7
 801a3cc:	bd90      	pop	{r4, r7, pc}
 801a3ce:	bf00      	nop
 801a3d0:	014f8b59 	.word	0x014f8b59
 801a3d4:	00012110 	.word	0x00012110
 801a3d8:	1fe00fff 	.word	0x1fe00fff

0801a3dc <HAL_MMC_DeInit>:
  * @brief  De-Initializes the MMC card.
  * @param  hmmc: Pointer to MMC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_DeInit(MMC_HandleTypeDef *hmmc)
{
 801a3dc:	b580      	push	{r7, lr}
 801a3de:	b082      	sub	sp, #8
 801a3e0:	af00      	add	r7, sp, #0
 801a3e2:	6078      	str	r0, [r7, #4]
  /* Check the MMC handle allocation */
  if (hmmc == NULL)
 801a3e4:	687b      	ldr	r3, [r7, #4]
 801a3e6:	2b00      	cmp	r3, #0
 801a3e8:	d101      	bne.n	801a3ee <HAL_MMC_DeInit+0x12>
  {
    return HAL_ERROR;
 801a3ea:	2301      	movs	r3, #1
 801a3ec:	e011      	b.n	801a412 <HAL_MMC_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDMMC_ALL_INSTANCE(hmmc->Instance));

  hmmc->State = HAL_MMC_STATE_BUSY;
 801a3ee:	687b      	ldr	r3, [r7, #4]
 801a3f0:	2203      	movs	r2, #3
 801a3f2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Set MMC power state to off */
  MMC_PowerOFF(hmmc);
 801a3f6:	6878      	ldr	r0, [r7, #4]
 801a3f8:	f001 f856 	bl	801b4a8 <MMC_PowerOFF>

  /* DeInit the low level hardware */
  hmmc->MspDeInitCallback(hmmc);
#else
  /* De-Initialize the MSP layer */
  HAL_MMC_MspDeInit(hmmc);
 801a3fc:	6878      	ldr	r0, [r7, #4]
 801a3fe:	f7fe faa7 	bl	8018950 <HAL_MMC_MspDeInit>
#endif /* USE_HAL_MMC_REGISTER_CALLBACKS */

  hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 801a402:	687b      	ldr	r3, [r7, #4]
 801a404:	2200      	movs	r2, #0
 801a406:	635a      	str	r2, [r3, #52]	@ 0x34
  hmmc->State = HAL_MMC_STATE_RESET;
 801a408:	687b      	ldr	r3, [r7, #4]
 801a40a:	2200      	movs	r2, #0
 801a40c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 801a410:	2300      	movs	r3, #0
}
 801a412:	4618      	mov	r0, r3
 801a414:	3708      	adds	r7, #8
 801a416:	46bd      	mov	sp, r7
 801a418:	bd80      	pop	{r7, pc}
	...

0801a41c <HAL_MMC_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ReadBlocks_DMA(MMC_HandleTypeDef *hmmc, uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 801a41c:	b580      	push	{r7, lr}
 801a41e:	b08c      	sub	sp, #48	@ 0x30
 801a420:	af00      	add	r7, sp, #0
 801a422:	60f8      	str	r0, [r7, #12]
 801a424:	60b9      	str	r1, [r7, #8]
 801a426:	607a      	str	r2, [r7, #4]
 801a428:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 801a42a:	687b      	ldr	r3, [r7, #4]
 801a42c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 801a42e:	68bb      	ldr	r3, [r7, #8]
 801a430:	2b00      	cmp	r3, #0
 801a432:	d107      	bne.n	801a444 <HAL_MMC_ReadBlocks_DMA+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 801a434:	68fb      	ldr	r3, [r7, #12]
 801a436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a438:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 801a43c:	68fb      	ldr	r3, [r7, #12]
 801a43e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801a440:	2301      	movs	r3, #1
 801a442:	e0a8      	b.n	801a596 <HAL_MMC_ReadBlocks_DMA+0x17a>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 801a444:	68fb      	ldr	r3, [r7, #12]
 801a446:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a44a:	b2db      	uxtb	r3, r3
 801a44c:	2b01      	cmp	r3, #1
 801a44e:	f040 80a1 	bne.w	801a594 <HAL_MMC_ReadBlocks_DMA+0x178>
  {
    hmmc->ErrorCode = HAL_DMA_ERROR_NONE;
 801a452:	68fb      	ldr	r3, [r7, #12]
 801a454:	2200      	movs	r2, #0
 801a456:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((BlockAdd + NumberOfBlocks) > (hmmc->MmcCard.LogBlockNbr))
 801a458:	687a      	ldr	r2, [r7, #4]
 801a45a:	683b      	ldr	r3, [r7, #0]
 801a45c:	441a      	add	r2, r3
 801a45e:	68fb      	ldr	r3, [r7, #12]
 801a460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a462:	429a      	cmp	r2, r3
 801a464:	d907      	bls.n	801a476 <HAL_MMC_ReadBlocks_DMA+0x5a>
    {
      hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_OUT_OF_RANGE;
 801a466:	68fb      	ldr	r3, [r7, #12]
 801a468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a46a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 801a46e:	68fb      	ldr	r3, [r7, #12]
 801a470:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 801a472:	2301      	movs	r3, #1
 801a474:	e08f      	b.n	801a596 <HAL_MMC_ReadBlocks_DMA+0x17a>
    }

    /* Check the case of 4kB blocks (field DATA SECTOR SIZE of extended CSD register) */
    if (((hmmc->Ext_CSD[(MMC_EXT_CSD_DATA_SEC_SIZE_INDEX / 4)] >> MMC_EXT_CSD_DATA_SEC_SIZE_POS) & 0x000000FFU) != 0x0U)
 801a476:	68fb      	ldr	r3, [r7, #12]
 801a478:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801a47c:	0a1b      	lsrs	r3, r3, #8
 801a47e:	b2db      	uxtb	r3, r3
 801a480:	2b00      	cmp	r3, #0
 801a482:	d019      	beq.n	801a4b8 <HAL_MMC_ReadBlocks_DMA+0x9c>
    {
      if ((NumberOfBlocks % 8U) != 0U)
 801a484:	683b      	ldr	r3, [r7, #0]
 801a486:	f003 0307 	and.w	r3, r3, #7
 801a48a:	2b00      	cmp	r3, #0
 801a48c:	d007      	beq.n	801a49e <HAL_MMC_ReadBlocks_DMA+0x82>
      {
        /* The number of blocks should be a multiple of 8 sectors of 512 bytes = 4 KBytes */
        hmmc->ErrorCode |= HAL_MMC_ERROR_BLOCK_LEN_ERR;
 801a48e:	68fb      	ldr	r3, [r7, #12]
 801a490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a492:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801a496:	68fb      	ldr	r3, [r7, #12]
 801a498:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 801a49a:	2301      	movs	r3, #1
 801a49c:	e07b      	b.n	801a596 <HAL_MMC_ReadBlocks_DMA+0x17a>
      }

      if ((BlockAdd % 8U) != 0U)
 801a49e:	687b      	ldr	r3, [r7, #4]
 801a4a0:	f003 0307 	and.w	r3, r3, #7
 801a4a4:	2b00      	cmp	r3, #0
 801a4a6:	d007      	beq.n	801a4b8 <HAL_MMC_ReadBlocks_DMA+0x9c>
      {
        /* The address should be aligned to 8 (corresponding to 4 KBytes blocks) */
        hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_MISALIGNED;
 801a4a8:	68fb      	ldr	r3, [r7, #12]
 801a4aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a4ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801a4b0:	68fb      	ldr	r3, [r7, #12]
 801a4b2:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 801a4b4:	2301      	movs	r3, #1
 801a4b6:	e06e      	b.n	801a596 <HAL_MMC_ReadBlocks_DMA+0x17a>
      }
    }

    hmmc->State = HAL_MMC_STATE_BUSY;
 801a4b8:	68fb      	ldr	r3, [r7, #12]
 801a4ba:	2203      	movs	r2, #3
 801a4bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0U;
 801a4c0:	68fb      	ldr	r3, [r7, #12]
 801a4c2:	681b      	ldr	r3, [r3, #0]
 801a4c4:	2200      	movs	r2, #0
 801a4c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    hmmc->pRxBuffPtr = pData;
 801a4c8:	68fb      	ldr	r3, [r7, #12]
 801a4ca:	68ba      	ldr	r2, [r7, #8]
 801a4cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hmmc->RxXferSize = MMC_BLOCKSIZE * NumberOfBlocks;
 801a4ce:	683b      	ldr	r3, [r7, #0]
 801a4d0:	025a      	lsls	r2, r3, #9
 801a4d2:	68fb      	ldr	r3, [r7, #12]
 801a4d4:	629a      	str	r2, [r3, #40]	@ 0x28

    if ((hmmc->MmcCard.CardType) != MMC_HIGH_CAPACITY_CARD)
 801a4d6:	68fb      	ldr	r3, [r7, #12]
 801a4d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a4da:	2b01      	cmp	r3, #1
 801a4dc:	d002      	beq.n	801a4e4 <HAL_MMC_ReadBlocks_DMA+0xc8>
    {
      add *= MMC_BLOCKSIZE;
 801a4de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a4e0:	025b      	lsls	r3, r3, #9
 801a4e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801a4e4:	f04f 33ff 	mov.w	r3, #4294967295
 801a4e8:	613b      	str	r3, [r7, #16]
    config.DataLength    = MMC_BLOCKSIZE * NumberOfBlocks;
 801a4ea:	683b      	ldr	r3, [r7, #0]
 801a4ec:	025b      	lsls	r3, r3, #9
 801a4ee:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 801a4f0:	2390      	movs	r3, #144	@ 0x90
 801a4f2:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 801a4f4:	2302      	movs	r3, #2
 801a4f6:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 801a4f8:	2300      	movs	r3, #0
 801a4fa:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 801a4fc:	2300      	movs	r3, #0
 801a4fe:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 801a500:	68fb      	ldr	r3, [r7, #12]
 801a502:	681b      	ldr	r3, [r3, #0]
 801a504:	f107 0210 	add.w	r2, r7, #16
 801a508:	4611      	mov	r1, r2
 801a50a:	4618      	mov	r0, r3
 801a50c:	f006 fc0c 	bl	8020d28 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 801a510:	68fb      	ldr	r3, [r7, #12]
 801a512:	681b      	ldr	r3, [r3, #0]
 801a514:	68da      	ldr	r2, [r3, #12]
 801a516:	68fb      	ldr	r3, [r7, #12]
 801a518:	681b      	ldr	r3, [r3, #0]
 801a51a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801a51e:	60da      	str	r2, [r3, #12]
    hmmc->Instance->IDMABASE0 = (uint32_t) pData ;
 801a520:	68fb      	ldr	r3, [r7, #12]
 801a522:	681b      	ldr	r3, [r3, #0]
 801a524:	68ba      	ldr	r2, [r7, #8]
 801a526:	659a      	str	r2, [r3, #88]	@ 0x58
    hmmc->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 801a528:	68fb      	ldr	r3, [r7, #12]
 801a52a:	681b      	ldr	r3, [r3, #0]
 801a52c:	2201      	movs	r2, #1
 801a52e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 801a530:	683b      	ldr	r3, [r7, #0]
 801a532:	2b01      	cmp	r3, #1
 801a534:	d90a      	bls.n	801a54c <HAL_MMC_ReadBlocks_DMA+0x130>
    {
      hmmc->Context = (MMC_CONTEXT_READ_MULTIPLE_BLOCK | MMC_CONTEXT_DMA);
 801a536:	68fb      	ldr	r3, [r7, #12]
 801a538:	2282      	movs	r2, #130	@ 0x82
 801a53a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hmmc->Instance, add);
 801a53c:	68fb      	ldr	r3, [r7, #12]
 801a53e:	681b      	ldr	r3, [r3, #0]
 801a540:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a542:	4618      	mov	r0, r3
 801a544:	f006 fc62 	bl	8020e0c <SDMMC_CmdReadMultiBlock>
 801a548:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801a54a:	e009      	b.n	801a560 <HAL_MMC_ReadBlocks_DMA+0x144>
    }
    else
    {
      hmmc->Context = (MMC_CONTEXT_READ_SINGLE_BLOCK | MMC_CONTEXT_DMA);
 801a54c:	68fb      	ldr	r3, [r7, #12]
 801a54e:	2281      	movs	r2, #129	@ 0x81
 801a550:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hmmc->Instance, add);
 801a552:	68fb      	ldr	r3, [r7, #12]
 801a554:	681b      	ldr	r3, [r3, #0]
 801a556:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a558:	4618      	mov	r0, r3
 801a55a:	f006 fc34 	bl	8020dc6 <SDMMC_CmdReadSingleBlock>
 801a55e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_MMC_ERROR_NONE)
 801a560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a562:	2b00      	cmp	r3, #0
 801a564:	d00c      	beq.n	801a580 <HAL_MMC_ReadBlocks_DMA+0x164>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801a566:	68fb      	ldr	r3, [r7, #12]
 801a568:	681b      	ldr	r3, [r3, #0]
 801a56a:	4a0d      	ldr	r2, [pc, #52]	@ (801a5a0 <HAL_MMC_ReadBlocks_DMA+0x184>)
 801a56c:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode = errorstate;
 801a56e:	68fb      	ldr	r3, [r7, #12]
 801a570:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a572:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801a574:	68fb      	ldr	r3, [r7, #12]
 801a576:	2201      	movs	r2, #1
 801a578:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 801a57c:	2301      	movs	r3, #1
 801a57e:	e00a      	b.n	801a596 <HAL_MMC_ReadBlocks_DMA+0x17a>
    }

    /* Enable transfer interrupts */
    __HAL_MMC_ENABLE_IT(hmmc, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 801a580:	68fb      	ldr	r3, [r7, #12]
 801a582:	681b      	ldr	r3, [r3, #0]
 801a584:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801a586:	68fb      	ldr	r3, [r7, #12]
 801a588:	681b      	ldr	r3, [r3, #0]
 801a58a:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 801a58e:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 801a590:	2300      	movs	r3, #0
 801a592:	e000      	b.n	801a596 <HAL_MMC_ReadBlocks_DMA+0x17a>
  }
  else
  {
    return HAL_BUSY;
 801a594:	2302      	movs	r3, #2
  }
}
 801a596:	4618      	mov	r0, r3
 801a598:	3730      	adds	r7, #48	@ 0x30
 801a59a:	46bd      	mov	sp, r7
 801a59c:	bd80      	pop	{r7, pc}
 801a59e:	bf00      	nop
 801a5a0:	1fe00fff 	.word	0x1fe00fff

0801a5a4 <HAL_MMC_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_WriteBlocks_DMA(MMC_HandleTypeDef *hmmc, const uint8_t *pData,
                                          uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 801a5a4:	b580      	push	{r7, lr}
 801a5a6:	b08c      	sub	sp, #48	@ 0x30
 801a5a8:	af00      	add	r7, sp, #0
 801a5aa:	60f8      	str	r0, [r7, #12]
 801a5ac:	60b9      	str	r1, [r7, #8]
 801a5ae:	607a      	str	r2, [r7, #4]
 801a5b0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 801a5b2:	687b      	ldr	r3, [r7, #4]
 801a5b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 801a5b6:	68bb      	ldr	r3, [r7, #8]
 801a5b8:	2b00      	cmp	r3, #0
 801a5ba:	d107      	bne.n	801a5cc <HAL_MMC_WriteBlocks_DMA+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 801a5bc:	68fb      	ldr	r3, [r7, #12]
 801a5be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a5c0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 801a5c4:	68fb      	ldr	r3, [r7, #12]
 801a5c6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801a5c8:	2301      	movs	r3, #1
 801a5ca:	e0ab      	b.n	801a724 <HAL_MMC_WriteBlocks_DMA+0x180>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 801a5cc:	68fb      	ldr	r3, [r7, #12]
 801a5ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a5d2:	b2db      	uxtb	r3, r3
 801a5d4:	2b01      	cmp	r3, #1
 801a5d6:	f040 80a4 	bne.w	801a722 <HAL_MMC_WriteBlocks_DMA+0x17e>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 801a5da:	68fb      	ldr	r3, [r7, #12]
 801a5dc:	2200      	movs	r2, #0
 801a5de:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((BlockAdd + NumberOfBlocks) > (hmmc->MmcCard.LogBlockNbr))
 801a5e0:	687a      	ldr	r2, [r7, #4]
 801a5e2:	683b      	ldr	r3, [r7, #0]
 801a5e4:	441a      	add	r2, r3
 801a5e6:	68fb      	ldr	r3, [r7, #12]
 801a5e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a5ea:	429a      	cmp	r2, r3
 801a5ec:	d907      	bls.n	801a5fe <HAL_MMC_WriteBlocks_DMA+0x5a>
    {
      hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_OUT_OF_RANGE;
 801a5ee:	68fb      	ldr	r3, [r7, #12]
 801a5f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a5f2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 801a5f6:	68fb      	ldr	r3, [r7, #12]
 801a5f8:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 801a5fa:	2301      	movs	r3, #1
 801a5fc:	e092      	b.n	801a724 <HAL_MMC_WriteBlocks_DMA+0x180>
    }

    /* Check the case of 4kB blocks (field DATA SECTOR SIZE of extended CSD register) */
    if (((hmmc->Ext_CSD[(MMC_EXT_CSD_DATA_SEC_SIZE_INDEX / 4)] >> MMC_EXT_CSD_DATA_SEC_SIZE_POS) & 0x000000FFU) != 0x0U)
 801a5fe:	68fb      	ldr	r3, [r7, #12]
 801a600:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801a604:	0a1b      	lsrs	r3, r3, #8
 801a606:	b2db      	uxtb	r3, r3
 801a608:	2b00      	cmp	r3, #0
 801a60a:	d019      	beq.n	801a640 <HAL_MMC_WriteBlocks_DMA+0x9c>
    {
      if ((NumberOfBlocks % 8U) != 0U)
 801a60c:	683b      	ldr	r3, [r7, #0]
 801a60e:	f003 0307 	and.w	r3, r3, #7
 801a612:	2b00      	cmp	r3, #0
 801a614:	d007      	beq.n	801a626 <HAL_MMC_WriteBlocks_DMA+0x82>
      {
        /* The number of blocks should be a multiple of 8 sectors of 512 bytes = 4 KBytes */
        hmmc->ErrorCode |= HAL_MMC_ERROR_BLOCK_LEN_ERR;
 801a616:	68fb      	ldr	r3, [r7, #12]
 801a618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a61a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801a61e:	68fb      	ldr	r3, [r7, #12]
 801a620:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 801a622:	2301      	movs	r3, #1
 801a624:	e07e      	b.n	801a724 <HAL_MMC_WriteBlocks_DMA+0x180>
      }

      if ((BlockAdd % 8U) != 0U)
 801a626:	687b      	ldr	r3, [r7, #4]
 801a628:	f003 0307 	and.w	r3, r3, #7
 801a62c:	2b00      	cmp	r3, #0
 801a62e:	d007      	beq.n	801a640 <HAL_MMC_WriteBlocks_DMA+0x9c>
      {
        /* The address should be aligned to 8 (corresponding to 4 KBytes blocks) */
        hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_MISALIGNED;
 801a630:	68fb      	ldr	r3, [r7, #12]
 801a632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a634:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801a638:	68fb      	ldr	r3, [r7, #12]
 801a63a:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 801a63c:	2301      	movs	r3, #1
 801a63e:	e071      	b.n	801a724 <HAL_MMC_WriteBlocks_DMA+0x180>
      }
    }

    hmmc->State = HAL_MMC_STATE_BUSY;
 801a640:	68fb      	ldr	r3, [r7, #12]
 801a642:	2203      	movs	r2, #3
 801a644:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0U;
 801a648:	68fb      	ldr	r3, [r7, #12]
 801a64a:	681b      	ldr	r3, [r3, #0]
 801a64c:	2200      	movs	r2, #0
 801a64e:	62da      	str	r2, [r3, #44]	@ 0x2c

    hmmc->pTxBuffPtr = pData;
 801a650:	68fb      	ldr	r3, [r7, #12]
 801a652:	68ba      	ldr	r2, [r7, #8]
 801a654:	61da      	str	r2, [r3, #28]
    hmmc->TxXferSize = MMC_BLOCKSIZE * NumberOfBlocks;
 801a656:	683b      	ldr	r3, [r7, #0]
 801a658:	025a      	lsls	r2, r3, #9
 801a65a:	68fb      	ldr	r3, [r7, #12]
 801a65c:	621a      	str	r2, [r3, #32]

    if ((hmmc->MmcCard.CardType) != MMC_HIGH_CAPACITY_CARD)
 801a65e:	68fb      	ldr	r3, [r7, #12]
 801a660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a662:	2b01      	cmp	r3, #1
 801a664:	d002      	beq.n	801a66c <HAL_MMC_WriteBlocks_DMA+0xc8>
    {
      add *= MMC_BLOCKSIZE;
 801a666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a668:	025b      	lsls	r3, r3, #9
 801a66a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801a66c:	f04f 33ff 	mov.w	r3, #4294967295
 801a670:	613b      	str	r3, [r7, #16]
    config.DataLength    = MMC_BLOCKSIZE * NumberOfBlocks;
 801a672:	683b      	ldr	r3, [r7, #0]
 801a674:	025b      	lsls	r3, r3, #9
 801a676:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 801a678:	2390      	movs	r3, #144	@ 0x90
 801a67a:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 801a67c:	2300      	movs	r3, #0
 801a67e:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 801a680:	2300      	movs	r3, #0
 801a682:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 801a684:	2300      	movs	r3, #0
 801a686:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 801a688:	68fb      	ldr	r3, [r7, #12]
 801a68a:	681b      	ldr	r3, [r3, #0]
 801a68c:	f107 0210 	add.w	r2, r7, #16
 801a690:	4611      	mov	r1, r2
 801a692:	4618      	mov	r0, r3
 801a694:	f006 fb48 	bl	8020d28 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 801a698:	68fb      	ldr	r3, [r7, #12]
 801a69a:	681b      	ldr	r3, [r3, #0]
 801a69c:	68da      	ldr	r2, [r3, #12]
 801a69e:	68fb      	ldr	r3, [r7, #12]
 801a6a0:	681b      	ldr	r3, [r3, #0]
 801a6a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801a6a6:	60da      	str	r2, [r3, #12]

    hmmc->Instance->IDMABASE0 = (uint32_t) pData ;
 801a6a8:	68fb      	ldr	r3, [r7, #12]
 801a6aa:	681b      	ldr	r3, [r3, #0]
 801a6ac:	68ba      	ldr	r2, [r7, #8]
 801a6ae:	659a      	str	r2, [r3, #88]	@ 0x58
    hmmc->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 801a6b0:	68fb      	ldr	r3, [r7, #12]
 801a6b2:	681b      	ldr	r3, [r3, #0]
 801a6b4:	2201      	movs	r2, #1
 801a6b6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 801a6b8:	683b      	ldr	r3, [r7, #0]
 801a6ba:	2b01      	cmp	r3, #1
 801a6bc:	d90a      	bls.n	801a6d4 <HAL_MMC_WriteBlocks_DMA+0x130>
    {
      hmmc->Context = (MMC_CONTEXT_WRITE_MULTIPLE_BLOCK | MMC_CONTEXT_DMA);
 801a6be:	68fb      	ldr	r3, [r7, #12]
 801a6c0:	22a0      	movs	r2, #160	@ 0xa0
 801a6c2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hmmc->Instance, add);
 801a6c4:	68fb      	ldr	r3, [r7, #12]
 801a6c6:	681b      	ldr	r3, [r3, #0]
 801a6c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a6ca:	4618      	mov	r0, r3
 801a6cc:	f006 fbe4 	bl	8020e98 <SDMMC_CmdWriteMultiBlock>
 801a6d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801a6d2:	e009      	b.n	801a6e8 <HAL_MMC_WriteBlocks_DMA+0x144>
    }
    else
    {
      hmmc->Context = (MMC_CONTEXT_WRITE_SINGLE_BLOCK | MMC_CONTEXT_DMA);
 801a6d4:	68fb      	ldr	r3, [r7, #12]
 801a6d6:	2290      	movs	r2, #144	@ 0x90
 801a6d8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hmmc->Instance, add);
 801a6da:	68fb      	ldr	r3, [r7, #12]
 801a6dc:	681b      	ldr	r3, [r3, #0]
 801a6de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a6e0:	4618      	mov	r0, r3
 801a6e2:	f006 fbb6 	bl	8020e52 <SDMMC_CmdWriteSingleBlock>
 801a6e6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_MMC_ERROR_NONE)
 801a6e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a6ea:	2b00      	cmp	r3, #0
 801a6ec:	d00f      	beq.n	801a70e <HAL_MMC_WriteBlocks_DMA+0x16a>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801a6ee:	68fb      	ldr	r3, [r7, #12]
 801a6f0:	681b      	ldr	r3, [r3, #0]
 801a6f2:	4a0e      	ldr	r2, [pc, #56]	@ (801a72c <HAL_MMC_WriteBlocks_DMA+0x188>)
 801a6f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 801a6f6:	68fb      	ldr	r3, [r7, #12]
 801a6f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a6fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a6fc:	431a      	orrs	r2, r3
 801a6fe:	68fb      	ldr	r3, [r7, #12]
 801a700:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801a702:	68fb      	ldr	r3, [r7, #12]
 801a704:	2201      	movs	r2, #1
 801a706:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 801a70a:	2301      	movs	r3, #1
 801a70c:	e00a      	b.n	801a724 <HAL_MMC_WriteBlocks_DMA+0x180>
    }

    /* Enable transfer interrupts */
    __HAL_MMC_ENABLE_IT(hmmc, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 801a70e:	68fb      	ldr	r3, [r7, #12]
 801a710:	681b      	ldr	r3, [r3, #0]
 801a712:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801a714:	68fb      	ldr	r3, [r7, #12]
 801a716:	681b      	ldr	r3, [r3, #0]
 801a718:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 801a71c:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 801a71e:	2300      	movs	r3, #0
 801a720:	e000      	b.n	801a724 <HAL_MMC_WriteBlocks_DMA+0x180>
  }
  else
  {
    return HAL_BUSY;
 801a722:	2302      	movs	r3, #2
  }
}
 801a724:	4618      	mov	r0, r3
 801a726:	3730      	adds	r7, #48	@ 0x30
 801a728:	46bd      	mov	sp, r7
 801a72a:	bd80      	pop	{r7, pc}
 801a72c:	1fe00fff 	.word	0x1fe00fff

0801a730 <HAL_MMC_IRQHandler>:
  * @brief  This function handles MMC card interrupt request.
  * @param  hmmc: Pointer to MMC handle
  * @retval None
  */
void HAL_MMC_IRQHandler(MMC_HandleTypeDef *hmmc)
{
 801a730:	b580      	push	{r7, lr}
 801a732:	b084      	sub	sp, #16
 801a734:	af00      	add	r7, sp, #0
 801a736:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hmmc->Context;
 801a738:	687b      	ldr	r3, [r7, #4]
 801a73a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a73c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & MMC_CONTEXT_IT) != 0U))
 801a73e:	687b      	ldr	r3, [r7, #4]
 801a740:	681b      	ldr	r3, [r3, #0]
 801a742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a744:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801a748:	2b00      	cmp	r3, #0
 801a74a:	d008      	beq.n	801a75e <HAL_MMC_IRQHandler+0x2e>
 801a74c:	68fb      	ldr	r3, [r7, #12]
 801a74e:	f003 0308 	and.w	r3, r3, #8
 801a752:	2b00      	cmp	r3, #0
 801a754:	d003      	beq.n	801a75e <HAL_MMC_IRQHandler+0x2e>
  {
    MMC_Read_IT(hmmc);
 801a756:	6878      	ldr	r0, [r7, #4]
 801a758:	f000 ffd0 	bl	801b6fc <MMC_Read_IT>
 801a75c:	e194      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
  }

  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DATAEND) != RESET)
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	681b      	ldr	r3, [r3, #0]
 801a762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a768:	2b00      	cmp	r3, #0
 801a76a:	f000 80aa 	beq.w	801a8c2 <HAL_MMC_IRQHandler+0x192>
  {
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_FLAG_DATAEND);
 801a76e:	687b      	ldr	r3, [r7, #4]
 801a770:	681b      	ldr	r3, [r3, #0]
 801a772:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801a776:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_MMC_DISABLE_IT(hmmc, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 801a778:	687b      	ldr	r3, [r7, #4]
 801a77a:	681b      	ldr	r3, [r3, #0]
 801a77c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 801a77e:	687b      	ldr	r3, [r7, #4]
 801a780:	681a      	ldr	r2, [r3, #0]
 801a782:	4b9a      	ldr	r3, [pc, #616]	@ (801a9ec <HAL_MMC_IRQHandler+0x2bc>)
 801a784:	400b      	ands	r3, r1
 801a786:	63d3      	str	r3, [r2, #60]	@ 0x3c
                         SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                         SDMMC_IT_RXFIFOHF);

    __HAL_MMC_DISABLE_IT(hmmc, SDMMC_IT_IDMABTC);
 801a788:	687b      	ldr	r3, [r7, #4]
 801a78a:	681b      	ldr	r3, [r3, #0]
 801a78c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801a78e:	687b      	ldr	r3, [r7, #4]
 801a790:	681b      	ldr	r3, [r3, #0]
 801a792:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 801a796:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 801a798:	687b      	ldr	r3, [r7, #4]
 801a79a:	681b      	ldr	r3, [r3, #0]
 801a79c:	68da      	ldr	r2, [r3, #12]
 801a79e:	687b      	ldr	r3, [r7, #4]
 801a7a0:	681b      	ldr	r3, [r3, #0]
 801a7a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801a7a6:	60da      	str	r2, [r3, #12]

    if ((context & MMC_CONTEXT_DMA) != 0U)
 801a7a8:	68fb      	ldr	r3, [r7, #12]
 801a7aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a7ae:	2b00      	cmp	r3, #0
 801a7b0:	d04b      	beq.n	801a84a <HAL_MMC_IRQHandler+0x11a>
    {
      hmmc->Instance->DLEN = 0;
 801a7b2:	687b      	ldr	r3, [r7, #4]
 801a7b4:	681b      	ldr	r3, [r3, #0]
 801a7b6:	2200      	movs	r2, #0
 801a7b8:	629a      	str	r2, [r3, #40]	@ 0x28
      hmmc->Instance->DCTRL = 0;
 801a7ba:	687b      	ldr	r3, [r7, #4]
 801a7bc:	681b      	ldr	r3, [r3, #0]
 801a7be:	2200      	movs	r2, #0
 801a7c0:	62da      	str	r2, [r3, #44]	@ 0x2c
      hmmc->Instance->IDMACTRL = SDMMC_DISABLE_IDMA ;
 801a7c2:	687b      	ldr	r3, [r7, #4]
 801a7c4:	681b      	ldr	r3, [r3, #0]
 801a7c6:	2200      	movs	r2, #0
 801a7c8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Stop Transfer for Write Multi blocks or Read Multi blocks */
      if (((context & MMC_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & MMC_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801a7ca:	68fb      	ldr	r3, [r7, #12]
 801a7cc:	f003 0302 	and.w	r3, r3, #2
 801a7d0:	2b00      	cmp	r3, #0
 801a7d2:	d104      	bne.n	801a7de <HAL_MMC_IRQHandler+0xae>
 801a7d4:	68fb      	ldr	r3, [r7, #12]
 801a7d6:	f003 0320 	and.w	r3, r3, #32
 801a7da:	2b00      	cmp	r3, #0
 801a7dc:	d011      	beq.n	801a802 <HAL_MMC_IRQHandler+0xd2>
      {
        errorstate = SDMMC_CmdStopTransfer(hmmc->Instance);
 801a7de:	687b      	ldr	r3, [r7, #4]
 801a7e0:	681b      	ldr	r3, [r3, #0]
 801a7e2:	4618      	mov	r0, r3
 801a7e4:	f006 fb7c 	bl	8020ee0 <SDMMC_CmdStopTransfer>
 801a7e8:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_MMC_ERROR_NONE)
 801a7ea:	68bb      	ldr	r3, [r7, #8]
 801a7ec:	2b00      	cmp	r3, #0
 801a7ee:	d008      	beq.n	801a802 <HAL_MMC_IRQHandler+0xd2>
        {
          hmmc->ErrorCode |= errorstate;
 801a7f0:	687b      	ldr	r3, [r7, #4]
 801a7f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a7f4:	68bb      	ldr	r3, [r7, #8]
 801a7f6:	431a      	orrs	r2, r3
 801a7f8:	687b      	ldr	r3, [r7, #4]
 801a7fa:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
          hmmc->ErrorCallback(hmmc);
#else
          HAL_MMC_ErrorCallback(hmmc);
 801a7fc:	6878      	ldr	r0, [r7, #4]
 801a7fe:	f000 f947 	bl	801aa90 <HAL_MMC_ErrorCallback>
#endif /* USE_HAL_MMC_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 801a802:	687b      	ldr	r3, [r7, #4]
 801a804:	681b      	ldr	r3, [r3, #0]
 801a806:	4a7a      	ldr	r2, [pc, #488]	@ (801a9f0 <HAL_MMC_IRQHandler+0x2c0>)
 801a808:	639a      	str	r2, [r3, #56]	@ 0x38

      hmmc->State = HAL_MMC_STATE_READY;
 801a80a:	687b      	ldr	r3, [r7, #4]
 801a80c:	2201      	movs	r2, #1
 801a80e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      if (((context & MMC_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & MMC_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801a812:	68fb      	ldr	r3, [r7, #12]
 801a814:	f003 0310 	and.w	r3, r3, #16
 801a818:	2b00      	cmp	r3, #0
 801a81a:	d104      	bne.n	801a826 <HAL_MMC_IRQHandler+0xf6>
 801a81c:	68fb      	ldr	r3, [r7, #12]
 801a81e:	f003 0320 	and.w	r3, r3, #32
 801a822:	2b00      	cmp	r3, #0
 801a824:	d002      	beq.n	801a82c <HAL_MMC_IRQHandler+0xfc>
      {
#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
        hmmc->TxCpltCallback(hmmc);
#else
        HAL_MMC_TxCpltCallback(hmmc);
 801a826:	6878      	ldr	r0, [r7, #4]
 801a828:	f7e7 fa2e 	bl	8001c88 <HAL_MMC_TxCpltCallback>
#endif /* USE_HAL_MMC_REGISTER_CALLBACKS */
      }
      if (((context & MMC_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & MMC_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 801a82c:	68fb      	ldr	r3, [r7, #12]
 801a82e:	f003 0301 	and.w	r3, r3, #1
 801a832:	2b00      	cmp	r3, #0
 801a834:	d105      	bne.n	801a842 <HAL_MMC_IRQHandler+0x112>
 801a836:	68fb      	ldr	r3, [r7, #12]
 801a838:	f003 0302 	and.w	r3, r3, #2
 801a83c:	2b00      	cmp	r3, #0
 801a83e:	f000 8123 	beq.w	801aa88 <HAL_MMC_IRQHandler+0x358>
      {
#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
        hmmc->RxCpltCallback(hmmc);
#else
        HAL_MMC_RxCpltCallback(hmmc);
 801a842:	6878      	ldr	r0, [r7, #4]
 801a844:	f7e7 fa2b 	bl	8001c9e <HAL_MMC_RxCpltCallback>

  else
  {
    /* Nothing to do */
  }
}
 801a848:	e11e      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
    else if ((context & MMC_CONTEXT_IT) != 0U)
 801a84a:	68fb      	ldr	r3, [r7, #12]
 801a84c:	f003 0308 	and.w	r3, r3, #8
 801a850:	2b00      	cmp	r3, #0
 801a852:	f000 8119 	beq.w	801aa88 <HAL_MMC_IRQHandler+0x358>
      if (((context & MMC_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & MMC_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801a856:	68fb      	ldr	r3, [r7, #12]
 801a858:	f003 0302 	and.w	r3, r3, #2
 801a85c:	2b00      	cmp	r3, #0
 801a85e:	d104      	bne.n	801a86a <HAL_MMC_IRQHandler+0x13a>
 801a860:	68fb      	ldr	r3, [r7, #12]
 801a862:	f003 0320 	and.w	r3, r3, #32
 801a866:	2b00      	cmp	r3, #0
 801a868:	d011      	beq.n	801a88e <HAL_MMC_IRQHandler+0x15e>
        errorstate = SDMMC_CmdStopTransfer(hmmc->Instance);
 801a86a:	687b      	ldr	r3, [r7, #4]
 801a86c:	681b      	ldr	r3, [r3, #0]
 801a86e:	4618      	mov	r0, r3
 801a870:	f006 fb36 	bl	8020ee0 <SDMMC_CmdStopTransfer>
 801a874:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_MMC_ERROR_NONE)
 801a876:	68bb      	ldr	r3, [r7, #8]
 801a878:	2b00      	cmp	r3, #0
 801a87a:	d008      	beq.n	801a88e <HAL_MMC_IRQHandler+0x15e>
          hmmc->ErrorCode |= errorstate;
 801a87c:	687b      	ldr	r3, [r7, #4]
 801a87e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a880:	68bb      	ldr	r3, [r7, #8]
 801a882:	431a      	orrs	r2, r3
 801a884:	687b      	ldr	r3, [r7, #4]
 801a886:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_MMC_ErrorCallback(hmmc);
 801a888:	6878      	ldr	r0, [r7, #4]
 801a88a:	f000 f901 	bl	801aa90 <HAL_MMC_ErrorCallback>
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 801a88e:	687b      	ldr	r3, [r7, #4]
 801a890:	681b      	ldr	r3, [r3, #0]
 801a892:	4a57      	ldr	r2, [pc, #348]	@ (801a9f0 <HAL_MMC_IRQHandler+0x2c0>)
 801a894:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State = HAL_MMC_STATE_READY;
 801a896:	687b      	ldr	r3, [r7, #4]
 801a898:	2201      	movs	r2, #1
 801a89a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      if (((context & MMC_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & MMC_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 801a89e:	68fb      	ldr	r3, [r7, #12]
 801a8a0:	f003 0301 	and.w	r3, r3, #1
 801a8a4:	2b00      	cmp	r3, #0
 801a8a6:	d104      	bne.n	801a8b2 <HAL_MMC_IRQHandler+0x182>
 801a8a8:	68fb      	ldr	r3, [r7, #12]
 801a8aa:	f003 0302 	and.w	r3, r3, #2
 801a8ae:	2b00      	cmp	r3, #0
 801a8b0:	d003      	beq.n	801a8ba <HAL_MMC_IRQHandler+0x18a>
        HAL_MMC_RxCpltCallback(hmmc);
 801a8b2:	6878      	ldr	r0, [r7, #4]
 801a8b4:	f7e7 f9f3 	bl	8001c9e <HAL_MMC_RxCpltCallback>
 801a8b8:	e0e6      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
        HAL_MMC_TxCpltCallback(hmmc);
 801a8ba:	6878      	ldr	r0, [r7, #4]
 801a8bc:	f7e7 f9e4 	bl	8001c88 <HAL_MMC_TxCpltCallback>
}
 801a8c0:	e0e2      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
  else if ((__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & MMC_CONTEXT_IT) != 0U))
 801a8c2:	687b      	ldr	r3, [r7, #4]
 801a8c4:	681b      	ldr	r3, [r3, #0]
 801a8c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a8c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801a8cc:	2b00      	cmp	r3, #0
 801a8ce:	d008      	beq.n	801a8e2 <HAL_MMC_IRQHandler+0x1b2>
 801a8d0:	68fb      	ldr	r3, [r7, #12]
 801a8d2:	f003 0308 	and.w	r3, r3, #8
 801a8d6:	2b00      	cmp	r3, #0
 801a8d8:	d003      	beq.n	801a8e2 <HAL_MMC_IRQHandler+0x1b2>
    MMC_Write_IT(hmmc);
 801a8da:	6878      	ldr	r0, [r7, #4]
 801a8dc:	f000 ff54 	bl	801b788 <MMC_Write_IT>
 801a8e0:	e0d2      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL |
 801a8e2:	687b      	ldr	r3, [r7, #4]
 801a8e4:	681b      	ldr	r3, [r3, #0]
 801a8e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a8e8:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	f000 809e 	beq.w	801aa2e <HAL_MMC_IRQHandler+0x2fe>
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_IT_DCRCFAIL) != RESET)
 801a8f2:	687b      	ldr	r3, [r7, #4]
 801a8f4:	681b      	ldr	r3, [r3, #0]
 801a8f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a8f8:	f003 0302 	and.w	r3, r3, #2
 801a8fc:	2b00      	cmp	r3, #0
 801a8fe:	d005      	beq.n	801a90c <HAL_MMC_IRQHandler+0x1dc>
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 801a900:	687b      	ldr	r3, [r7, #4]
 801a902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a904:	f043 0202 	orr.w	r2, r3, #2
 801a908:	687b      	ldr	r3, [r7, #4]
 801a90a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_IT_DTIMEOUT) != RESET)
 801a90c:	687b      	ldr	r3, [r7, #4]
 801a90e:	681b      	ldr	r3, [r3, #0]
 801a910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a912:	f003 0308 	and.w	r3, r3, #8
 801a916:	2b00      	cmp	r3, #0
 801a918:	d005      	beq.n	801a926 <HAL_MMC_IRQHandler+0x1f6>
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 801a91a:	687b      	ldr	r3, [r7, #4]
 801a91c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a91e:	f043 0208 	orr.w	r2, r3, #8
 801a922:	687b      	ldr	r3, [r7, #4]
 801a924:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_IT_RXOVERR) != RESET)
 801a926:	687b      	ldr	r3, [r7, #4]
 801a928:	681b      	ldr	r3, [r3, #0]
 801a92a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a92c:	f003 0320 	and.w	r3, r3, #32
 801a930:	2b00      	cmp	r3, #0
 801a932:	d005      	beq.n	801a940 <HAL_MMC_IRQHandler+0x210>
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 801a934:	687b      	ldr	r3, [r7, #4]
 801a936:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a938:	f043 0220 	orr.w	r2, r3, #32
 801a93c:	687b      	ldr	r3, [r7, #4]
 801a93e:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_IT_TXUNDERR) != RESET)
 801a940:	687b      	ldr	r3, [r7, #4]
 801a942:	681b      	ldr	r3, [r3, #0]
 801a944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a946:	f003 0310 	and.w	r3, r3, #16
 801a94a:	2b00      	cmp	r3, #0
 801a94c:	d005      	beq.n	801a95a <HAL_MMC_IRQHandler+0x22a>
      hmmc->ErrorCode |= HAL_MMC_ERROR_TX_UNDERRUN;
 801a94e:	687b      	ldr	r3, [r7, #4]
 801a950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a952:	f043 0210 	orr.w	r2, r3, #16
 801a956:	687b      	ldr	r3, [r7, #4]
 801a958:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 801a95a:	687b      	ldr	r3, [r7, #4]
 801a95c:	681b      	ldr	r3, [r3, #0]
 801a95e:	4a24      	ldr	r2, [pc, #144]	@ (801a9f0 <HAL_MMC_IRQHandler+0x2c0>)
 801a960:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_MMC_DISABLE_IT(hmmc, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 801a962:	687b      	ldr	r3, [r7, #4]
 801a964:	681b      	ldr	r3, [r3, #0]
 801a966:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801a968:	687b      	ldr	r3, [r7, #4]
 801a96a:	681b      	ldr	r3, [r3, #0]
 801a96c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 801a970:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 801a972:	687b      	ldr	r3, [r7, #4]
 801a974:	681b      	ldr	r3, [r3, #0]
 801a976:	68da      	ldr	r2, [r3, #12]
 801a978:	687b      	ldr	r3, [r7, #4]
 801a97a:	681b      	ldr	r3, [r3, #0]
 801a97c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801a980:	60da      	str	r2, [r3, #12]
    hmmc->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 801a982:	687b      	ldr	r3, [r7, #4]
 801a984:	681b      	ldr	r3, [r3, #0]
 801a986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a988:	687b      	ldr	r3, [r7, #4]
 801a98a:	681b      	ldr	r3, [r3, #0]
 801a98c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801a990:	62da      	str	r2, [r3, #44]	@ 0x2c
    hmmc->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 801a992:	687b      	ldr	r3, [r7, #4]
 801a994:	681b      	ldr	r3, [r3, #0]
 801a996:	68da      	ldr	r2, [r3, #12]
 801a998:	687b      	ldr	r3, [r7, #4]
 801a99a:	681b      	ldr	r3, [r3, #0]
 801a99c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 801a9a0:	60da      	str	r2, [r3, #12]
    hmmc->ErrorCode |= SDMMC_CmdStopTransfer(hmmc->Instance);
 801a9a2:	687b      	ldr	r3, [r7, #4]
 801a9a4:	681b      	ldr	r3, [r3, #0]
 801a9a6:	4618      	mov	r0, r3
 801a9a8:	f006 fa9a 	bl	8020ee0 <SDMMC_CmdStopTransfer>
 801a9ac:	4602      	mov	r2, r0
 801a9ae:	687b      	ldr	r3, [r7, #4]
 801a9b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a9b2:	431a      	orrs	r2, r3
 801a9b4:	687b      	ldr	r3, [r7, #4]
 801a9b6:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 801a9b8:	687b      	ldr	r3, [r7, #4]
 801a9ba:	681b      	ldr	r3, [r3, #0]
 801a9bc:	68da      	ldr	r2, [r3, #12]
 801a9be:	687b      	ldr	r3, [r7, #4]
 801a9c0:	681b      	ldr	r3, [r3, #0]
 801a9c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801a9c6:	60da      	str	r2, [r3, #12]
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_FLAG_DABORT);
 801a9c8:	687b      	ldr	r3, [r7, #4]
 801a9ca:	681b      	ldr	r3, [r3, #0]
 801a9cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801a9d0:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & MMC_CONTEXT_IT) != 0U)
 801a9d2:	68fb      	ldr	r3, [r7, #12]
 801a9d4:	f003 0308 	and.w	r3, r3, #8
 801a9d8:	2b00      	cmp	r3, #0
 801a9da:	d00b      	beq.n	801a9f4 <HAL_MMC_IRQHandler+0x2c4>
      hmmc->State = HAL_MMC_STATE_READY;
 801a9dc:	687b      	ldr	r3, [r7, #4]
 801a9de:	2201      	movs	r2, #1
 801a9e0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      HAL_MMC_ErrorCallback(hmmc);
 801a9e4:	6878      	ldr	r0, [r7, #4]
 801a9e6:	f000 f853 	bl	801aa90 <HAL_MMC_ErrorCallback>
}
 801a9ea:	e04d      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
 801a9ec:	ffff3ec5 	.word	0xffff3ec5
 801a9f0:	18000f3a 	.word	0x18000f3a
    else if ((context & MMC_CONTEXT_DMA) != 0U)
 801a9f4:	68fb      	ldr	r3, [r7, #12]
 801a9f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a9fa:	2b00      	cmp	r3, #0
 801a9fc:	d044      	beq.n	801aa88 <HAL_MMC_IRQHandler+0x358>
      if (hmmc->ErrorCode != HAL_MMC_ERROR_NONE)
 801a9fe:	687b      	ldr	r3, [r7, #4]
 801aa00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801aa02:	2b00      	cmp	r3, #0
 801aa04:	d040      	beq.n	801aa88 <HAL_MMC_IRQHandler+0x358>
        __HAL_MMC_DISABLE_IT(hmmc, SDMMC_IT_IDMABTC);
 801aa06:	687b      	ldr	r3, [r7, #4]
 801aa08:	681b      	ldr	r3, [r3, #0]
 801aa0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801aa0c:	687b      	ldr	r3, [r7, #4]
 801aa0e:	681b      	ldr	r3, [r3, #0]
 801aa10:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 801aa14:	63da      	str	r2, [r3, #60]	@ 0x3c
        hmmc->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 801aa16:	687b      	ldr	r3, [r7, #4]
 801aa18:	681b      	ldr	r3, [r3, #0]
 801aa1a:	2200      	movs	r2, #0
 801aa1c:	651a      	str	r2, [r3, #80]	@ 0x50
        hmmc->State = HAL_MMC_STATE_READY;
 801aa1e:	687b      	ldr	r3, [r7, #4]
 801aa20:	2201      	movs	r2, #1
 801aa22:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_MMC_ErrorCallback(hmmc);
 801aa26:	6878      	ldr	r0, [r7, #4]
 801aa28:	f000 f832 	bl	801aa90 <HAL_MMC_ErrorCallback>
}
 801aa2c:	e02c      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_IDMABTC) != RESET)
 801aa2e:	687b      	ldr	r3, [r7, #4]
 801aa30:	681b      	ldr	r3, [r3, #0]
 801aa32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801aa34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801aa38:	2b00      	cmp	r3, #0
 801aa3a:	d025      	beq.n	801aa88 <HAL_MMC_IRQHandler+0x358>
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_IT_IDMABTC);
 801aa3c:	687b      	ldr	r3, [r7, #4]
 801aa3e:	681b      	ldr	r3, [r3, #0]
 801aa40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801aa44:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hmmc->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 801aa46:	687b      	ldr	r3, [r7, #4]
 801aa48:	681b      	ldr	r3, [r3, #0]
 801aa4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801aa4c:	f003 0304 	and.w	r3, r3, #4
 801aa50:	2b00      	cmp	r3, #0
 801aa52:	d10c      	bne.n	801aa6e <HAL_MMC_IRQHandler+0x33e>
      if ((context & MMC_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 801aa54:	68fb      	ldr	r3, [r7, #12]
 801aa56:	f003 0320 	and.w	r3, r3, #32
 801aa5a:	2b00      	cmp	r3, #0
 801aa5c:	d003      	beq.n	801aa66 <HAL_MMC_IRQHandler+0x336>
        HAL_MMCEx_Write_DMADoubleBuf1CpltCallback(hmmc);
 801aa5e:	6878      	ldr	r0, [r7, #4]
 801aa60:	f000 ff9a 	bl	801b998 <HAL_MMCEx_Write_DMADoubleBuf1CpltCallback>
}
 801aa64:	e010      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
        HAL_MMCEx_Read_DMADoubleBuf1CpltCallback(hmmc);
 801aa66:	6878      	ldr	r0, [r7, #4]
 801aa68:	f000 ff82 	bl	801b970 <HAL_MMCEx_Read_DMADoubleBuf1CpltCallback>
}
 801aa6c:	e00c      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
      if ((context & MMC_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 801aa6e:	68fb      	ldr	r3, [r7, #12]
 801aa70:	f003 0320 	and.w	r3, r3, #32
 801aa74:	2b00      	cmp	r3, #0
 801aa76:	d003      	beq.n	801aa80 <HAL_MMC_IRQHandler+0x350>
        HAL_MMCEx_Write_DMADoubleBuf0CpltCallback(hmmc);
 801aa78:	6878      	ldr	r0, [r7, #4]
 801aa7a:	f000 ff83 	bl	801b984 <HAL_MMCEx_Write_DMADoubleBuf0CpltCallback>
}
 801aa7e:	e003      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
        HAL_MMCEx_Read_DMADoubleBuf0CpltCallback(hmmc);
 801aa80:	6878      	ldr	r0, [r7, #4]
 801aa82:	f000 ff6b 	bl	801b95c <HAL_MMCEx_Read_DMADoubleBuf0CpltCallback>
}
 801aa86:	e7ff      	b.n	801aa88 <HAL_MMC_IRQHandler+0x358>
 801aa88:	bf00      	nop
 801aa8a:	3710      	adds	r7, #16
 801aa8c:	46bd      	mov	sp, r7
 801aa8e:	bd80      	pop	{r7, pc}

0801aa90 <HAL_MMC_ErrorCallback>:
  * @brief MMC error callbacks
  * @param hmmc: Pointer MMC handle
  * @retval None
  */
__weak void HAL_MMC_ErrorCallback(MMC_HandleTypeDef *hmmc)
{
 801aa90:	b480      	push	{r7}
 801aa92:	b083      	sub	sp, #12
 801aa94:	af00      	add	r7, sp, #0
 801aa96:	6078      	str	r0, [r7, #4]
  UNUSED(hmmc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MMC_ErrorCallback can be implemented in the user file
   */
}
 801aa98:	bf00      	nop
 801aa9a:	370c      	adds	r7, #12
 801aa9c:	46bd      	mov	sp, r7
 801aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aaa2:	4770      	bx	lr

0801aaa4 <HAL_MMC_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_MMC_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardCSD(MMC_HandleTypeDef *hmmc, HAL_MMC_CardCSDTypeDef *pCSD)
{
 801aaa4:	b580      	push	{r7, lr}
 801aaa6:	b084      	sub	sp, #16
 801aaa8:	af00      	add	r7, sp, #0
 801aaaa:	6078      	str	r0, [r7, #4]
 801aaac:	6039      	str	r1, [r7, #0]
  uint32_t block_nbr = 0;
 801aaae:	2300      	movs	r3, #0
 801aab0:	60fb      	str	r3, [r7, #12]

  pCSD->CSDStruct = (uint8_t)((hmmc->CSD[0] & 0xC0000000U) >> 30U);
 801aab2:	687b      	ldr	r3, [r7, #4]
 801aab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aab6:	0f9b      	lsrs	r3, r3, #30
 801aab8:	b2da      	uxtb	r2, r3
 801aaba:	683b      	ldr	r3, [r7, #0]
 801aabc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hmmc->CSD[0] & 0x3C000000U) >> 26U);
 801aabe:	687b      	ldr	r3, [r7, #4]
 801aac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aac2:	0e9b      	lsrs	r3, r3, #26
 801aac4:	b2db      	uxtb	r3, r3
 801aac6:	f003 030f 	and.w	r3, r3, #15
 801aaca:	b2da      	uxtb	r2, r3
 801aacc:	683b      	ldr	r3, [r7, #0]
 801aace:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hmmc->CSD[0] & 0x03000000U) >> 24U);
 801aad0:	687b      	ldr	r3, [r7, #4]
 801aad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aad4:	0e1b      	lsrs	r3, r3, #24
 801aad6:	b2db      	uxtb	r3, r3
 801aad8:	f003 0303 	and.w	r3, r3, #3
 801aadc:	b2da      	uxtb	r2, r3
 801aade:	683b      	ldr	r3, [r7, #0]
 801aae0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hmmc->CSD[0] & 0x00FF0000U) >> 16U);
 801aae2:	687b      	ldr	r3, [r7, #4]
 801aae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aae6:	0c1b      	lsrs	r3, r3, #16
 801aae8:	b2da      	uxtb	r2, r3
 801aaea:	683b      	ldr	r3, [r7, #0]
 801aaec:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hmmc->CSD[0] & 0x0000FF00U) >> 8U);
 801aaee:	687b      	ldr	r3, [r7, #4]
 801aaf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aaf2:	0a1b      	lsrs	r3, r3, #8
 801aaf4:	b2da      	uxtb	r2, r3
 801aaf6:	683b      	ldr	r3, [r7, #0]
 801aaf8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hmmc->CSD[0] & 0x000000FFU);
 801aafa:	687b      	ldr	r3, [r7, #4]
 801aafc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aafe:	b2da      	uxtb	r2, r3
 801ab00:	683b      	ldr	r3, [r7, #0]
 801ab02:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hmmc->CSD[1] & 0xFFF00000U) >> 20U);
 801ab04:	687b      	ldr	r3, [r7, #4]
 801ab06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ab08:	0d1b      	lsrs	r3, r3, #20
 801ab0a:	b29a      	uxth	r2, r3
 801ab0c:	683b      	ldr	r3, [r7, #0]
 801ab0e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hmmc->CSD[1] & 0x000F0000U) >> 16U);
 801ab10:	687b      	ldr	r3, [r7, #4]
 801ab12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ab14:	0c1b      	lsrs	r3, r3, #16
 801ab16:	b2db      	uxtb	r3, r3
 801ab18:	f003 030f 	and.w	r3, r3, #15
 801ab1c:	b2da      	uxtb	r2, r3
 801ab1e:	683b      	ldr	r3, [r7, #0]
 801ab20:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hmmc->CSD[1] & 0x00008000U) >> 15U);
 801ab22:	687b      	ldr	r3, [r7, #4]
 801ab24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ab26:	0bdb      	lsrs	r3, r3, #15
 801ab28:	b2db      	uxtb	r3, r3
 801ab2a:	f003 0301 	and.w	r3, r3, #1
 801ab2e:	b2da      	uxtb	r2, r3
 801ab30:	683b      	ldr	r3, [r7, #0]
 801ab32:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00004000U) >> 14U);
 801ab34:	687b      	ldr	r3, [r7, #4]
 801ab36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ab38:	0b9b      	lsrs	r3, r3, #14
 801ab3a:	b2db      	uxtb	r3, r3
 801ab3c:	f003 0301 	and.w	r3, r3, #1
 801ab40:	b2da      	uxtb	r2, r3
 801ab42:	683b      	ldr	r3, [r7, #0]
 801ab44:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00002000U) >> 13U);
 801ab46:	687b      	ldr	r3, [r7, #4]
 801ab48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ab4a:	0b5b      	lsrs	r3, r3, #13
 801ab4c:	b2db      	uxtb	r3, r3
 801ab4e:	f003 0301 	and.w	r3, r3, #1
 801ab52:	b2da      	uxtb	r2, r3
 801ab54:	683b      	ldr	r3, [r7, #0]
 801ab56:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hmmc->CSD[1] & 0x00001000U) >> 12U);
 801ab58:	687b      	ldr	r3, [r7, #4]
 801ab5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ab5c:	0b1b      	lsrs	r3, r3, #12
 801ab5e:	b2db      	uxtb	r3, r3
 801ab60:	f003 0301 	and.w	r3, r3, #1
 801ab64:	b2da      	uxtb	r2, r3
 801ab66:	683b      	ldr	r3, [r7, #0]
 801ab68:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 801ab6a:	683b      	ldr	r3, [r7, #0]
 801ab6c:	2200      	movs	r2, #0
 801ab6e:	735a      	strb	r2, [r3, #13]

  if (MMC_ReadExtCSD(hmmc, &block_nbr, 212, 0x0FFFFFFFU) != HAL_OK) /* Field SEC_COUNT [215:212] */
 801ab70:	f107 010c 	add.w	r1, r7, #12
 801ab74:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 801ab78:	22d4      	movs	r2, #212	@ 0xd4
 801ab7a:	6878      	ldr	r0, [r7, #4]
 801ab7c:	f000 fcca 	bl	801b514 <MMC_ReadExtCSD>
 801ab80:	4603      	mov	r3, r0
 801ab82:	2b00      	cmp	r3, #0
 801ab84:	d001      	beq.n	801ab8a <HAL_MMC_GetCardCSD+0xe6>
  {
    return HAL_ERROR;
 801ab86:	2301      	movs	r3, #1
 801ab88:	e129      	b.n	801adde <HAL_MMC_GetCardCSD+0x33a>
  }

  if (hmmc->MmcCard.CardType == MMC_LOW_CAPACITY_CARD)
 801ab8a:	687b      	ldr	r3, [r7, #4]
 801ab8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ab8e:	2b00      	cmp	r3, #0
 801ab90:	d163      	bne.n	801ac5a <HAL_MMC_GetCardCSD+0x1b6>
  {
    pCSD->DeviceSize = (((hmmc->CSD[1] & 0x000003FFU) << 2U) | ((hmmc->CSD[2] & 0xC0000000U) >> 30U));
 801ab92:	687b      	ldr	r3, [r7, #4]
 801ab94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ab96:	009a      	lsls	r2, r3, #2
 801ab98:	f640 73fc 	movw	r3, #4092	@ 0xffc
 801ab9c:	4013      	ands	r3, r2
 801ab9e:	687a      	ldr	r2, [r7, #4]
 801aba0:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 801aba2:	0f92      	lsrs	r2, r2, #30
 801aba4:	431a      	orrs	r2, r3
 801aba6:	683b      	ldr	r3, [r7, #0]
 801aba8:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x38000000U) >> 27U);
 801abaa:	687b      	ldr	r3, [r7, #4]
 801abac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801abae:	0edb      	lsrs	r3, r3, #27
 801abb0:	b2db      	uxtb	r3, r3
 801abb2:	f003 0307 	and.w	r3, r3, #7
 801abb6:	b2da      	uxtb	r2, r3
 801abb8:	683b      	ldr	r3, [r7, #0]
 801abba:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x07000000U) >> 24U);
 801abbc:	687b      	ldr	r3, [r7, #4]
 801abbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801abc0:	0e1b      	lsrs	r3, r3, #24
 801abc2:	b2db      	uxtb	r3, r3
 801abc4:	f003 0307 	and.w	r3, r3, #7
 801abc8:	b2da      	uxtb	r2, r3
 801abca:	683b      	ldr	r3, [r7, #0]
 801abcc:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x00E00000U) >> 21U);
 801abce:	687b      	ldr	r3, [r7, #4]
 801abd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801abd2:	0d5b      	lsrs	r3, r3, #21
 801abd4:	b2db      	uxtb	r3, r3
 801abd6:	f003 0307 	and.w	r3, r3, #7
 801abda:	b2da      	uxtb	r2, r3
 801abdc:	683b      	ldr	r3, [r7, #0]
 801abde:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x001C0000U) >> 18U);
 801abe0:	687b      	ldr	r3, [r7, #4]
 801abe2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801abe4:	0c9b      	lsrs	r3, r3, #18
 801abe6:	b2db      	uxtb	r3, r3
 801abe8:	f003 0307 	and.w	r3, r3, #7
 801abec:	b2da      	uxtb	r2, r3
 801abee:	683b      	ldr	r3, [r7, #0]
 801abf0:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hmmc->CSD[2] & 0x00038000U) >> 15U);
 801abf2:	687b      	ldr	r3, [r7, #4]
 801abf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801abf6:	0bdb      	lsrs	r3, r3, #15
 801abf8:	b2db      	uxtb	r3, r3
 801abfa:	f003 0307 	and.w	r3, r3, #7
 801abfe:	b2da      	uxtb	r2, r3
 801ac00:	683b      	ldr	r3, [r7, #0]
 801ac02:	761a      	strb	r2, [r3, #24]

    hmmc->MmcCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 801ac04:	683b      	ldr	r3, [r7, #0]
 801ac06:	691b      	ldr	r3, [r3, #16]
 801ac08:	1c5a      	adds	r2, r3, #1
 801ac0a:	687b      	ldr	r3, [r7, #4]
 801ac0c:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 801ac0e:	683b      	ldr	r3, [r7, #0]
 801ac10:	7e1b      	ldrb	r3, [r3, #24]
 801ac12:	b2db      	uxtb	r3, r3
 801ac14:	f003 0307 	and.w	r3, r3, #7
 801ac18:	3302      	adds	r3, #2
 801ac1a:	2201      	movs	r2, #1
 801ac1c:	fa02 f303 	lsl.w	r3, r2, r3
 801ac20:	687a      	ldr	r2, [r7, #4]
 801ac22:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801ac24:	fb03 f202 	mul.w	r2, r3, r2
 801ac28:	687b      	ldr	r3, [r7, #4]
 801ac2a:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 801ac2c:	683b      	ldr	r3, [r7, #0]
 801ac2e:	7a1b      	ldrb	r3, [r3, #8]
 801ac30:	b2db      	uxtb	r3, r3
 801ac32:	f003 030f 	and.w	r3, r3, #15
 801ac36:	2201      	movs	r2, #1
 801ac38:	409a      	lsls	r2, r3
 801ac3a:	687b      	ldr	r3, [r7, #4]
 801ac3c:	64da      	str	r2, [r3, #76]	@ 0x4c

    hmmc->MmcCard.LogBlockNbr = (hmmc->MmcCard.BlockNbr) * ((hmmc->MmcCard.BlockSize) / MMC_BLOCKSIZE);
 801ac3e:	687b      	ldr	r3, [r7, #4]
 801ac40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801ac42:	687a      	ldr	r2, [r7, #4]
 801ac44:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 801ac46:	0a52      	lsrs	r2, r2, #9
 801ac48:	fb03 f202 	mul.w	r2, r3, r2
 801ac4c:	687b      	ldr	r3, [r7, #4]
 801ac4e:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.LogBlockSize = MMC_BLOCKSIZE;
 801ac50:	687b      	ldr	r3, [r7, #4]
 801ac52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801ac56:	655a      	str	r2, [r3, #84]	@ 0x54
 801ac58:	e023      	b.n	801aca2 <HAL_MMC_GetCardCSD+0x1fe>
  }
  else if (hmmc->MmcCard.CardType == MMC_HIGH_CAPACITY_CARD)
 801ac5a:	687b      	ldr	r3, [r7, #4]
 801ac5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ac5e:	2b01      	cmp	r3, #1
 801ac60:	d10f      	bne.n	801ac82 <HAL_MMC_GetCardCSD+0x1de>
  {
    hmmc->MmcCard.BlockNbr = block_nbr;
 801ac62:	68fa      	ldr	r2, [r7, #12]
 801ac64:	687b      	ldr	r3, [r7, #4]
 801ac66:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.LogBlockNbr = hmmc->MmcCard.BlockNbr;
 801ac68:	687b      	ldr	r3, [r7, #4]
 801ac6a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801ac6c:	687b      	ldr	r3, [r7, #4]
 801ac6e:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.BlockSize = MMC_BLOCKSIZE;
 801ac70:	687b      	ldr	r3, [r7, #4]
 801ac72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801ac76:	64da      	str	r2, [r3, #76]	@ 0x4c
    hmmc->MmcCard.LogBlockSize = hmmc->MmcCard.BlockSize;
 801ac78:	687b      	ldr	r3, [r7, #4]
 801ac7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801ac7c:	687b      	ldr	r3, [r7, #4]
 801ac7e:	655a      	str	r2, [r3, #84]	@ 0x54
 801ac80:	e00f      	b.n	801aca2 <HAL_MMC_GetCardCSD+0x1fe>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801ac82:	687b      	ldr	r3, [r7, #4]
 801ac84:	681b      	ldr	r3, [r3, #0]
 801ac86:	4a58      	ldr	r2, [pc, #352]	@ (801ade8 <HAL_MMC_GetCardCSD+0x344>)
 801ac88:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 801ac8a:	687b      	ldr	r3, [r7, #4]
 801ac8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801ac8e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 801ac92:	687b      	ldr	r3, [r7, #4]
 801ac94:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 801ac96:	687b      	ldr	r3, [r7, #4]
 801ac98:	2201      	movs	r2, #1
 801ac9a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801ac9e:	2301      	movs	r3, #1
 801aca0:	e09d      	b.n	801adde <HAL_MMC_GetCardCSD+0x33a>
  }

  pCSD->EraseGrSize = (uint8_t)((hmmc->CSD[2] & 0x00004000U) >> 14U);
 801aca2:	687b      	ldr	r3, [r7, #4]
 801aca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801aca6:	0b9b      	lsrs	r3, r3, #14
 801aca8:	b2db      	uxtb	r3, r3
 801acaa:	f003 0301 	and.w	r3, r3, #1
 801acae:	b2da      	uxtb	r2, r3
 801acb0:	683b      	ldr	r3, [r7, #0]
 801acb2:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hmmc->CSD[2] & 0x00003F80U) >> 7U);
 801acb4:	687b      	ldr	r3, [r7, #4]
 801acb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801acb8:	09db      	lsrs	r3, r3, #7
 801acba:	b2db      	uxtb	r3, r3
 801acbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801acc0:	b2da      	uxtb	r2, r3
 801acc2:	683b      	ldr	r3, [r7, #0]
 801acc4:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hmmc->CSD[2] & 0x0000007FU);
 801acc6:	687b      	ldr	r3, [r7, #4]
 801acc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801acca:	b2db      	uxtb	r3, r3
 801accc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801acd0:	b2da      	uxtb	r2, r3
 801acd2:	683b      	ldr	r3, [r7, #0]
 801acd4:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hmmc->CSD[3] & 0x80000000U) >> 31U);
 801acd6:	687b      	ldr	r3, [r7, #4]
 801acd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801acda:	0fdb      	lsrs	r3, r3, #31
 801acdc:	b2da      	uxtb	r2, r3
 801acde:	683b      	ldr	r3, [r7, #0]
 801ace0:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hmmc->CSD[3] & 0x60000000U) >> 29U);
 801ace2:	687b      	ldr	r3, [r7, #4]
 801ace4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ace6:	0f5b      	lsrs	r3, r3, #29
 801ace8:	b2db      	uxtb	r3, r3
 801acea:	f003 0303 	and.w	r3, r3, #3
 801acee:	b2da      	uxtb	r2, r3
 801acf0:	683b      	ldr	r3, [r7, #0]
 801acf2:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hmmc->CSD[3] & 0x1C000000U) >> 26U);
 801acf4:	687b      	ldr	r3, [r7, #4]
 801acf6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801acf8:	0e9b      	lsrs	r3, r3, #26
 801acfa:	b2db      	uxtb	r3, r3
 801acfc:	f003 0307 	and.w	r3, r3, #7
 801ad00:	b2da      	uxtb	r2, r3
 801ad02:	683b      	ldr	r3, [r7, #0]
 801ad04:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hmmc->CSD[3] & 0x03C00000U) >> 22U);
 801ad06:	687b      	ldr	r3, [r7, #4]
 801ad08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad0a:	0d9b      	lsrs	r3, r3, #22
 801ad0c:	b2db      	uxtb	r3, r3
 801ad0e:	f003 030f 	and.w	r3, r3, #15
 801ad12:	b2da      	uxtb	r2, r3
 801ad14:	683b      	ldr	r3, [r7, #0]
 801ad16:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hmmc->CSD[3] & 0x00200000U) >> 21U);
 801ad18:	687b      	ldr	r3, [r7, #4]
 801ad1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad1c:	0d5b      	lsrs	r3, r3, #21
 801ad1e:	b2db      	uxtb	r3, r3
 801ad20:	f003 0301 	and.w	r3, r3, #1
 801ad24:	b2da      	uxtb	r2, r3
 801ad26:	683b      	ldr	r3, [r7, #0]
 801ad28:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 801ad2c:	683b      	ldr	r3, [r7, #0]
 801ad2e:	2200      	movs	r2, #0
 801ad30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hmmc->CSD[3] & 0x00010000U) >> 16U);
 801ad34:	687b      	ldr	r3, [r7, #4]
 801ad36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad38:	0c1b      	lsrs	r3, r3, #16
 801ad3a:	b2db      	uxtb	r3, r3
 801ad3c:	f003 0301 	and.w	r3, r3, #1
 801ad40:	b2da      	uxtb	r2, r3
 801ad42:	683b      	ldr	r3, [r7, #0]
 801ad44:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hmmc->CSD[3] & 0x00008000U) >> 15U);
 801ad48:	687b      	ldr	r3, [r7, #4]
 801ad4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad4c:	0bdb      	lsrs	r3, r3, #15
 801ad4e:	b2db      	uxtb	r3, r3
 801ad50:	f003 0301 	and.w	r3, r3, #1
 801ad54:	b2da      	uxtb	r2, r3
 801ad56:	683b      	ldr	r3, [r7, #0]
 801ad58:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hmmc->CSD[3] & 0x00004000U) >> 14U);
 801ad5c:	687b      	ldr	r3, [r7, #4]
 801ad5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad60:	0b9b      	lsrs	r3, r3, #14
 801ad62:	b2db      	uxtb	r3, r3
 801ad64:	f003 0301 	and.w	r3, r3, #1
 801ad68:	b2da      	uxtb	r2, r3
 801ad6a:	683b      	ldr	r3, [r7, #0]
 801ad6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00002000U) >> 13U);
 801ad70:	687b      	ldr	r3, [r7, #4]
 801ad72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad74:	0b5b      	lsrs	r3, r3, #13
 801ad76:	b2db      	uxtb	r3, r3
 801ad78:	f003 0301 	and.w	r3, r3, #1
 801ad7c:	b2da      	uxtb	r2, r3
 801ad7e:	683b      	ldr	r3, [r7, #0]
 801ad80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00001000U) >> 12U);
 801ad84:	687b      	ldr	r3, [r7, #4]
 801ad86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad88:	0b1b      	lsrs	r3, r3, #12
 801ad8a:	b2db      	uxtb	r3, r3
 801ad8c:	f003 0301 	and.w	r3, r3, #1
 801ad90:	b2da      	uxtb	r2, r3
 801ad92:	683b      	ldr	r3, [r7, #0]
 801ad94:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hmmc->CSD[3] & 0x00000C00U) >> 10U);
 801ad98:	687b      	ldr	r3, [r7, #4]
 801ad9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad9c:	0a9b      	lsrs	r3, r3, #10
 801ad9e:	b2db      	uxtb	r3, r3
 801ada0:	f003 0303 	and.w	r3, r3, #3
 801ada4:	b2da      	uxtb	r2, r3
 801ada6:	683b      	ldr	r3, [r7, #0]
 801ada8:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hmmc->CSD[3] & 0x00000300U) >> 8U);
 801adac:	687b      	ldr	r3, [r7, #4]
 801adae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801adb0:	0a1b      	lsrs	r3, r3, #8
 801adb2:	b2db      	uxtb	r3, r3
 801adb4:	f003 0303 	and.w	r3, r3, #3
 801adb8:	b2da      	uxtb	r2, r3
 801adba:	683b      	ldr	r3, [r7, #0]
 801adbc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hmmc->CSD[3] & 0x000000FEU) >> 1U);
 801adc0:	687b      	ldr	r3, [r7, #4]
 801adc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801adc4:	085b      	lsrs	r3, r3, #1
 801adc6:	b2db      	uxtb	r3, r3
 801adc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801adcc:	b2da      	uxtb	r2, r3
 801adce:	683b      	ldr	r3, [r7, #0]
 801add0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 801add4:	683b      	ldr	r3, [r7, #0]
 801add6:	2201      	movs	r2, #1
 801add8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 801addc:	2300      	movs	r3, #0
}
 801adde:	4618      	mov	r0, r3
 801ade0:	3710      	adds	r7, #16
 801ade2:	46bd      	mov	sp, r7
 801ade4:	bd80      	pop	{r7, pc}
 801ade6:	bf00      	nop
 801ade8:	1fe00fff 	.word	0x1fe00fff

0801adec <HAL_MMC_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_MMC_CardInfoTypeDef structure that
  *         will contain the MMC card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardInfo(const MMC_HandleTypeDef *hmmc, HAL_MMC_CardInfoTypeDef *pCardInfo)
{
 801adec:	b480      	push	{r7}
 801adee:	b083      	sub	sp, #12
 801adf0:	af00      	add	r7, sp, #0
 801adf2:	6078      	str	r0, [r7, #4]
 801adf4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hmmc->MmcCard.CardType);
 801adf6:	687b      	ldr	r3, [r7, #4]
 801adf8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801adfa:	683b      	ldr	r3, [r7, #0]
 801adfc:	601a      	str	r2, [r3, #0]
  pCardInfo->Class        = (uint32_t)(hmmc->MmcCard.Class);
 801adfe:	687b      	ldr	r3, [r7, #4]
 801ae00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801ae02:	683b      	ldr	r3, [r7, #0]
 801ae04:	605a      	str	r2, [r3, #4]
  pCardInfo->RelCardAdd   = (uint32_t)(hmmc->MmcCard.RelCardAdd);
 801ae06:	687b      	ldr	r3, [r7, #4]
 801ae08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801ae0a:	683b      	ldr	r3, [r7, #0]
 801ae0c:	609a      	str	r2, [r3, #8]
  pCardInfo->BlockNbr     = (uint32_t)(hmmc->MmcCard.BlockNbr);
 801ae0e:	687b      	ldr	r3, [r7, #4]
 801ae10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801ae12:	683b      	ldr	r3, [r7, #0]
 801ae14:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockSize    = (uint32_t)(hmmc->MmcCard.BlockSize);
 801ae16:	687b      	ldr	r3, [r7, #4]
 801ae18:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801ae1a:	683b      	ldr	r3, [r7, #0]
 801ae1c:	611a      	str	r2, [r3, #16]
  pCardInfo->LogBlockNbr  = (uint32_t)(hmmc->MmcCard.LogBlockNbr);
 801ae1e:	687b      	ldr	r3, [r7, #4]
 801ae20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801ae22:	683b      	ldr	r3, [r7, #0]
 801ae24:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockSize = (uint32_t)(hmmc->MmcCard.LogBlockSize);
 801ae26:	687b      	ldr	r3, [r7, #4]
 801ae28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801ae2a:	683b      	ldr	r3, [r7, #0]
 801ae2c:	619a      	str	r2, [r3, #24]

  return HAL_OK;
 801ae2e:	2300      	movs	r3, #0
}
 801ae30:	4618      	mov	r0, r3
 801ae32:	370c      	adds	r7, #12
 801ae34:	46bd      	mov	sp, r7
 801ae36:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae3a:	4770      	bx	lr

0801ae3c <HAL_MMC_GetCardExtCSD>:
  *         Extended CSD register parameters
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pExtCSD, uint32_t Timeout)
{
 801ae3c:	b580      	push	{r7, lr}
 801ae3e:	b08e      	sub	sp, #56	@ 0x38
 801ae40:	af00      	add	r7, sp, #0
 801ae42:	60f8      	str	r0, [r7, #12]
 801ae44:	60b9      	str	r1, [r7, #8]
 801ae46:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 801ae48:	f7fe fab4 	bl	80193b4 <HAL_GetTick>
 801ae4c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t count;
  uint32_t *tmp_buf;

  if (NULL == pExtCSD)
 801ae4e:	68bb      	ldr	r3, [r7, #8]
 801ae50:	2b00      	cmp	r3, #0
 801ae52:	d107      	bne.n	801ae64 <HAL_MMC_GetCardExtCSD+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 801ae54:	68fb      	ldr	r3, [r7, #12]
 801ae56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801ae58:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 801ae5c:	68fb      	ldr	r3, [r7, #12]
 801ae5e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801ae60:	2301      	movs	r3, #1
 801ae62:	e0de      	b.n	801b022 <HAL_MMC_GetCardExtCSD+0x1e6>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 801ae64:	68fb      	ldr	r3, [r7, #12]
 801ae66:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801ae6a:	b2db      	uxtb	r3, r3
 801ae6c:	2b01      	cmp	r3, #1
 801ae6e:	f040 80d7 	bne.w	801b020 <HAL_MMC_GetCardExtCSD+0x1e4>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 801ae72:	68fb      	ldr	r3, [r7, #12]
 801ae74:	2200      	movs	r2, #0
 801ae76:	635a      	str	r2, [r3, #52]	@ 0x34

    hmmc->State = HAL_MMC_STATE_BUSY;
 801ae78:	68fb      	ldr	r3, [r7, #12]
 801ae7a:	2203      	movs	r2, #3
 801ae7c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0;
 801ae80:	68fb      	ldr	r3, [r7, #12]
 801ae82:	681b      	ldr	r3, [r3, #0]
 801ae84:	2200      	movs	r2, #0
 801ae86:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Initiaize the destination pointer */
    tmp_buf = pExtCSD;
 801ae88:	68bb      	ldr	r3, [r7, #8]
 801ae8a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801ae8c:	f04f 33ff 	mov.w	r3, #4294967295
 801ae90:	613b      	str	r3, [r7, #16]
    config.DataLength    = MMC_BLOCKSIZE;
 801ae92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801ae96:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 801ae98:	2390      	movs	r3, #144	@ 0x90
 801ae9a:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 801ae9c:	2302      	movs	r3, #2
 801ae9e:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 801aea0:	2300      	movs	r3, #0
 801aea2:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 801aea4:	2300      	movs	r3, #0
 801aea6:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 801aea8:	68fb      	ldr	r3, [r7, #12]
 801aeaa:	681b      	ldr	r3, [r3, #0]
 801aeac:	f107 0210 	add.w	r2, r7, #16
 801aeb0:	4611      	mov	r1, r2
 801aeb2:	4618      	mov	r0, r3
 801aeb4:	f005 ff38 	bl	8020d28 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 801aeb8:	68fb      	ldr	r3, [r7, #12]
 801aeba:	681b      	ldr	r3, [r3, #0]
 801aebc:	68da      	ldr	r2, [r3, #12]
 801aebe:	68fb      	ldr	r3, [r7, #12]
 801aec0:	681b      	ldr	r3, [r3, #0]
 801aec2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801aec6:	60da      	str	r2, [r3, #12]

    /* Send ExtCSD Read command to Card */
    errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 801aec8:	68fb      	ldr	r3, [r7, #12]
 801aeca:	681b      	ldr	r3, [r3, #0]
 801aecc:	2100      	movs	r1, #0
 801aece:	4618      	mov	r0, r3
 801aed0:	f006 f94d 	bl	802116e <SDMMC_CmdSendEXTCSD>
 801aed4:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_MMC_ERROR_NONE)
 801aed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aed8:	2b00      	cmp	r3, #0
 801aeda:	d045      	beq.n	801af68 <HAL_MMC_GetCardExtCSD+0x12c>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801aedc:	68fb      	ldr	r3, [r7, #12]
 801aede:	681b      	ldr	r3, [r3, #0]
 801aee0:	4a52      	ldr	r2, [pc, #328]	@ (801b02c <HAL_MMC_GetCardExtCSD+0x1f0>)
 801aee2:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 801aee4:	68fb      	ldr	r3, [r7, #12]
 801aee6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801aee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aeea:	431a      	orrs	r2, r3
 801aeec:	68fb      	ldr	r3, [r7, #12]
 801aeee:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801aef0:	68fb      	ldr	r3, [r7, #12]
 801aef2:	2201      	movs	r2, #1
 801aef4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 801aef8:	2301      	movs	r3, #1
 801aefa:	e092      	b.n	801b022 <HAL_MMC_GetCardExtCSD+0x1e6>

    /* Poll on SDMMC flags */
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
                               SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 801aefc:	68fb      	ldr	r3, [r7, #12]
 801aefe:	681b      	ldr	r3, [r3, #0]
 801af00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801af02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801af06:	2b00      	cmp	r3, #0
 801af08:	d013      	beq.n	801af32 <HAL_MMC_GetCardExtCSD+0xf6>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801af0a:	2300      	movs	r3, #0
 801af0c:	637b      	str	r3, [r7, #52]	@ 0x34
 801af0e:	e00d      	b.n	801af2c <HAL_MMC_GetCardExtCSD+0xf0>
        {
          *tmp_buf = SDMMC_ReadFIFO(hmmc->Instance);
 801af10:	68fb      	ldr	r3, [r7, #12]
 801af12:	681b      	ldr	r3, [r3, #0]
 801af14:	4618      	mov	r0, r3
 801af16:	f005 fe6f 	bl	8020bf8 <SDMMC_ReadFIFO>
 801af1a:	4602      	mov	r2, r0
 801af1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801af1e:	601a      	str	r2, [r3, #0]
          tmp_buf++;
 801af20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801af22:	3304      	adds	r3, #4
 801af24:	633b      	str	r3, [r7, #48]	@ 0x30
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801af26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801af28:	3301      	adds	r3, #1
 801af2a:	637b      	str	r3, [r7, #52]	@ 0x34
 801af2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801af2e:	2b07      	cmp	r3, #7
 801af30:	d9ee      	bls.n	801af10 <HAL_MMC_GetCardExtCSD+0xd4>
        }
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 801af32:	f7fe fa3f 	bl	80193b4 <HAL_GetTick>
 801af36:	4602      	mov	r2, r0
 801af38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af3a:	1ad3      	subs	r3, r2, r3
 801af3c:	687a      	ldr	r2, [r7, #4]
 801af3e:	429a      	cmp	r2, r3
 801af40:	d902      	bls.n	801af48 <HAL_MMC_GetCardExtCSD+0x10c>
 801af42:	687b      	ldr	r3, [r7, #4]
 801af44:	2b00      	cmp	r3, #0
 801af46:	d10f      	bne.n	801af68 <HAL_MMC_GetCardExtCSD+0x12c>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801af48:	68fb      	ldr	r3, [r7, #12]
 801af4a:	681b      	ldr	r3, [r3, #0]
 801af4c:	4a37      	ldr	r2, [pc, #220]	@ (801b02c <HAL_MMC_GetCardExtCSD+0x1f0>)
 801af4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 801af50:	68fb      	ldr	r3, [r7, #12]
 801af52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801af54:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 801af58:	68fb      	ldr	r3, [r7, #12]
 801af5a:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 801af5c:	68fb      	ldr	r3, [r7, #12]
 801af5e:	2201      	movs	r2, #1
 801af60:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 801af64:	2303      	movs	r3, #3
 801af66:	e05c      	b.n	801b022 <HAL_MMC_GetCardExtCSD+0x1e6>
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
 801af68:	68fb      	ldr	r3, [r7, #12]
 801af6a:	681b      	ldr	r3, [r3, #0]
 801af6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801af6e:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 801af72:	2b00      	cmp	r3, #0
 801af74:	d0c2      	beq.n	801aefc <HAL_MMC_GetCardExtCSD+0xc0>
      }
    }

    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 801af76:	68fb      	ldr	r3, [r7, #12]
 801af78:	681b      	ldr	r3, [r3, #0]
 801af7a:	68da      	ldr	r2, [r3, #12]
 801af7c:	68fb      	ldr	r3, [r7, #12]
 801af7e:	681b      	ldr	r3, [r3, #0]
 801af80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801af84:	60da      	str	r2, [r3, #12]

    /* Get error state */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 801af86:	68fb      	ldr	r3, [r7, #12]
 801af88:	681b      	ldr	r3, [r3, #0]
 801af8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801af8c:	f003 0308 	and.w	r3, r3, #8
 801af90:	2b00      	cmp	r3, #0
 801af92:	d00f      	beq.n	801afb4 <HAL_MMC_GetCardExtCSD+0x178>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801af94:	68fb      	ldr	r3, [r7, #12]
 801af96:	681b      	ldr	r3, [r3, #0]
 801af98:	4a24      	ldr	r2, [pc, #144]	@ (801b02c <HAL_MMC_GetCardExtCSD+0x1f0>)
 801af9a:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 801af9c:	68fb      	ldr	r3, [r7, #12]
 801af9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801afa0:	f043 0208 	orr.w	r2, r3, #8
 801afa4:	68fb      	ldr	r3, [r7, #12]
 801afa6:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801afa8:	68fb      	ldr	r3, [r7, #12]
 801afaa:	2201      	movs	r2, #1
 801afac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 801afb0:	2301      	movs	r3, #1
 801afb2:	e036      	b.n	801b022 <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 801afb4:	68fb      	ldr	r3, [r7, #12]
 801afb6:	681b      	ldr	r3, [r3, #0]
 801afb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801afba:	f003 0302 	and.w	r3, r3, #2
 801afbe:	2b00      	cmp	r3, #0
 801afc0:	d00f      	beq.n	801afe2 <HAL_MMC_GetCardExtCSD+0x1a6>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801afc2:	68fb      	ldr	r3, [r7, #12]
 801afc4:	681b      	ldr	r3, [r3, #0]
 801afc6:	4a19      	ldr	r2, [pc, #100]	@ (801b02c <HAL_MMC_GetCardExtCSD+0x1f0>)
 801afc8:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 801afca:	68fb      	ldr	r3, [r7, #12]
 801afcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801afce:	f043 0202 	orr.w	r2, r3, #2
 801afd2:	68fb      	ldr	r3, [r7, #12]
 801afd4:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801afd6:	68fb      	ldr	r3, [r7, #12]
 801afd8:	2201      	movs	r2, #1
 801afda:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 801afde:	2301      	movs	r3, #1
 801afe0:	e01f      	b.n	801b022 <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 801afe2:	68fb      	ldr	r3, [r7, #12]
 801afe4:	681b      	ldr	r3, [r3, #0]
 801afe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801afe8:	f003 0320 	and.w	r3, r3, #32
 801afec:	2b00      	cmp	r3, #0
 801afee:	d00f      	beq.n	801b010 <HAL_MMC_GetCardExtCSD+0x1d4>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801aff0:	68fb      	ldr	r3, [r7, #12]
 801aff2:	681b      	ldr	r3, [r3, #0]
 801aff4:	4a0d      	ldr	r2, [pc, #52]	@ (801b02c <HAL_MMC_GetCardExtCSD+0x1f0>)
 801aff6:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 801aff8:	68fb      	ldr	r3, [r7, #12]
 801affa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801affc:	f043 0220 	orr.w	r2, r3, #32
 801b000:	68fb      	ldr	r3, [r7, #12]
 801b002:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801b004:	68fb      	ldr	r3, [r7, #12]
 801b006:	2201      	movs	r2, #1
 801b008:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 801b00c:	2301      	movs	r3, #1
 801b00e:	e008      	b.n	801b022 <HAL_MMC_GetCardExtCSD+0x1e6>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 801b010:	68fb      	ldr	r3, [r7, #12]
 801b012:	681b      	ldr	r3, [r3, #0]
 801b014:	4a06      	ldr	r2, [pc, #24]	@ (801b030 <HAL_MMC_GetCardExtCSD+0x1f4>)
 801b016:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 801b018:	68fb      	ldr	r3, [r7, #12]
 801b01a:	2201      	movs	r2, #1
 801b01c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  }

  return HAL_OK;
 801b020:	2300      	movs	r3, #0
}
 801b022:	4618      	mov	r0, r3
 801b024:	3738      	adds	r7, #56	@ 0x38
 801b026:	46bd      	mov	sp, r7
 801b028:	bd80      	pop	{r7, pc}
 801b02a:	bf00      	nop
 801b02c:	1fe00fff 	.word	0x1fe00fff
 801b030:	18000f3a 	.word	0x18000f3a

0801b034 <HAL_MMC_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ConfigWideBusOperation(MMC_HandleTypeDef *hmmc, uint32_t WideMode)
{
 801b034:	b5b0      	push	{r4, r5, r7, lr}
 801b036:	b08c      	sub	sp, #48	@ 0x30
 801b038:	af02      	add	r7, sp, #8
 801b03a:	6078      	str	r0, [r7, #4]
 801b03c:	6039      	str	r1, [r7, #0]
  uint32_t count;
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t response = 0U;
 801b03e:	2300      	movs	r3, #0
 801b040:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hmmc->State = HAL_MMC_STATE_BUSY;
 801b042:	687b      	ldr	r3, [r7, #4]
 801b044:	2203      	movs	r2, #3
 801b046:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Check and update the power class if needed */
  if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_BUSSPEED) != 0U)
 801b04a:	687b      	ldr	r3, [r7, #4]
 801b04c:	681b      	ldr	r3, [r3, #0]
 801b04e:	685b      	ldr	r3, [r3, #4]
 801b050:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801b054:	2b00      	cmp	r3, #0
 801b056:	d014      	beq.n	801b082 <HAL_MMC_ConfigWideBusOperation+0x4e>
  {
    if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_DDR) != 0U)
 801b058:	687b      	ldr	r3, [r7, #4]
 801b05a:	681b      	ldr	r3, [r3, #0]
 801b05c:	685b      	ldr	r3, [r3, #4]
 801b05e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801b062:	2b00      	cmp	r3, #0
 801b064:	d006      	beq.n	801b074 <HAL_MMC_ConfigWideBusOperation+0x40>
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DDR);
 801b066:	2204      	movs	r2, #4
 801b068:	6839      	ldr	r1, [r7, #0]
 801b06a:	6878      	ldr	r0, [r7, #4]
 801b06c:	f000 fbd6 	bl	801b81c <MMC_PwrClassUpdate>
 801b070:	6238      	str	r0, [r7, #32]
 801b072:	e00c      	b.n	801b08e <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
    else
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_HIGH);
 801b074:	2202      	movs	r2, #2
 801b076:	6839      	ldr	r1, [r7, #0]
 801b078:	6878      	ldr	r0, [r7, #4]
 801b07a:	f000 fbcf 	bl	801b81c <MMC_PwrClassUpdate>
 801b07e:	6238      	str	r0, [r7, #32]
 801b080:	e005      	b.n	801b08e <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
  }
  else
  {
    errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DEFAULT);
 801b082:	2201      	movs	r2, #1
 801b084:	6839      	ldr	r1, [r7, #0]
 801b086:	6878      	ldr	r0, [r7, #4]
 801b088:	f000 fbc8 	bl	801b81c <MMC_PwrClassUpdate>
 801b08c:	6238      	str	r0, [r7, #32]
  }

  if (errorstate == HAL_MMC_ERROR_NONE)
 801b08e:	6a3b      	ldr	r3, [r7, #32]
 801b090:	2b00      	cmp	r3, #0
 801b092:	d17b      	bne.n	801b18c <HAL_MMC_ConfigWideBusOperation+0x158>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 801b094:	683b      	ldr	r3, [r7, #0]
 801b096:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801b09a:	d107      	bne.n	801b0ac <HAL_MMC_ConfigWideBusOperation+0x78>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70200U);
 801b09c:	687b      	ldr	r3, [r7, #4]
 801b09e:	681b      	ldr	r3, [r3, #0]
 801b0a0:	4946      	ldr	r1, [pc, #280]	@ (801b1bc <HAL_MMC_ConfigWideBusOperation+0x188>)
 801b0a2:	4618      	mov	r0, r3
 801b0a4:	f006 f840 	bl	8021128 <SDMMC_CmdSwitch>
 801b0a8:	6238      	str	r0, [r7, #32]
 801b0aa:	e019      	b.n	801b0e0 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 801b0ac:	683b      	ldr	r3, [r7, #0]
 801b0ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801b0b2:	d107      	bne.n	801b0c4 <HAL_MMC_ConfigWideBusOperation+0x90>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70100U);
 801b0b4:	687b      	ldr	r3, [r7, #4]
 801b0b6:	681b      	ldr	r3, [r3, #0]
 801b0b8:	4941      	ldr	r1, [pc, #260]	@ (801b1c0 <HAL_MMC_ConfigWideBusOperation+0x18c>)
 801b0ba:	4618      	mov	r0, r3
 801b0bc:	f006 f834 	bl	8021128 <SDMMC_CmdSwitch>
 801b0c0:	6238      	str	r0, [r7, #32]
 801b0c2:	e00d      	b.n	801b0e0 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 801b0c4:	683b      	ldr	r3, [r7, #0]
 801b0c6:	2b00      	cmp	r3, #0
 801b0c8:	d107      	bne.n	801b0da <HAL_MMC_ConfigWideBusOperation+0xa6>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70000U);
 801b0ca:	687b      	ldr	r3, [r7, #4]
 801b0cc:	681b      	ldr	r3, [r3, #0]
 801b0ce:	493d      	ldr	r1, [pc, #244]	@ (801b1c4 <HAL_MMC_ConfigWideBusOperation+0x190>)
 801b0d0:	4618      	mov	r0, r3
 801b0d2:	f006 f829 	bl	8021128 <SDMMC_CmdSwitch>
 801b0d6:	6238      	str	r0, [r7, #32]
 801b0d8:	e002      	b.n	801b0e0 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else
    {
      /* WideMode is not a valid argument*/
      errorstate = HAL_MMC_ERROR_PARAM;
 801b0da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801b0de:	623b      	str	r3, [r7, #32]
    }

    /* Check for switch error and violation of the trial number of sending CMD 13 */
    if (errorstate == HAL_MMC_ERROR_NONE)
 801b0e0:	6a3b      	ldr	r3, [r7, #32]
 801b0e2:	2b00      	cmp	r3, #0
 801b0e4:	d152      	bne.n	801b18c <HAL_MMC_ConfigWideBusOperation+0x158>
    {
      /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
      count = SDMMC_MAX_TRIAL;
 801b0e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801b0ea:	627b      	str	r3, [r7, #36]	@ 0x24
      do
      {
        errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 801b0ec:	687b      	ldr	r3, [r7, #4]
 801b0ee:	681a      	ldr	r2, [r3, #0]
 801b0f0:	687b      	ldr	r3, [r7, #4]
 801b0f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b0f4:	041b      	lsls	r3, r3, #16
 801b0f6:	4619      	mov	r1, r3
 801b0f8:	4610      	mov	r0, r2
 801b0fa:	f005 ffd2 	bl	80210a2 <SDMMC_CmdSendStatus>
 801b0fe:	6238      	str	r0, [r7, #32]
        if (errorstate != HAL_MMC_ERROR_NONE)
 801b100:	6a3b      	ldr	r3, [r7, #32]
 801b102:	2b00      	cmp	r3, #0
 801b104:	d112      	bne.n	801b12c <HAL_MMC_ConfigWideBusOperation+0xf8>
        {
          break;
        }

        /* Get command response */
        response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 801b106:	687b      	ldr	r3, [r7, #4]
 801b108:	681b      	ldr	r3, [r3, #0]
 801b10a:	2100      	movs	r1, #0
 801b10c:	4618      	mov	r0, r3
 801b10e:	f005 fdf8 	bl	8020d02 <SDMMC_GetResponse>
 801b112:	61f8      	str	r0, [r7, #28]
        count--;
 801b114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b116:	3b01      	subs	r3, #1
 801b118:	627b      	str	r3, [r7, #36]	@ 0x24
      } while (((response & 0x100U) == 0U) && (count != 0U));
 801b11a:	69fb      	ldr	r3, [r7, #28]
 801b11c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801b120:	2b00      	cmp	r3, #0
 801b122:	d104      	bne.n	801b12e <HAL_MMC_ConfigWideBusOperation+0xfa>
 801b124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b126:	2b00      	cmp	r3, #0
 801b128:	d1e0      	bne.n	801b0ec <HAL_MMC_ConfigWideBusOperation+0xb8>
 801b12a:	e000      	b.n	801b12e <HAL_MMC_ConfigWideBusOperation+0xfa>
          break;
 801b12c:	bf00      	nop

      /* Check the status after the switch command execution */
      if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 801b12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b130:	2b00      	cmp	r3, #0
 801b132:	d025      	beq.n	801b180 <HAL_MMC_ConfigWideBusOperation+0x14c>
 801b134:	6a3b      	ldr	r3, [r7, #32]
 801b136:	2b00      	cmp	r3, #0
 801b138:	d122      	bne.n	801b180 <HAL_MMC_ConfigWideBusOperation+0x14c>
      {
        /* Check the bit SWITCH_ERROR of the device status */
        if ((response & 0x80U) != 0U)
 801b13a:	69fb      	ldr	r3, [r7, #28]
 801b13c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801b140:	2b00      	cmp	r3, #0
 801b142:	d003      	beq.n	801b14c <HAL_MMC_ConfigWideBusOperation+0x118>
        {
          errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801b144:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801b148:	623b      	str	r3, [r7, #32]
        if ((response & 0x80U) != 0U)
 801b14a:	e01f      	b.n	801b18c <HAL_MMC_ConfigWideBusOperation+0x158>
        }
        else
        {
          /* Configure the SDMMC peripheral */
          Init = hmmc->Init;
 801b14c:	687b      	ldr	r3, [r7, #4]
 801b14e:	f107 0408 	add.w	r4, r7, #8
 801b152:	1d1d      	adds	r5, r3, #4
 801b154:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b156:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801b158:	682b      	ldr	r3, [r5, #0]
 801b15a:	6023      	str	r3, [r4, #0]
          Init.BusWide = WideMode;
 801b15c:	683b      	ldr	r3, [r7, #0]
 801b15e:	613b      	str	r3, [r7, #16]
          (void)SDMMC_Init(hmmc->Instance, Init);
 801b160:	687b      	ldr	r3, [r7, #4]
 801b162:	681c      	ldr	r4, [r3, #0]
 801b164:	466a      	mov	r2, sp
 801b166:	f107 0314 	add.w	r3, r7, #20
 801b16a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b16e:	e882 0003 	stmia.w	r2, {r0, r1}
 801b172:	f107 0308 	add.w	r3, r7, #8
 801b176:	cb0e      	ldmia	r3, {r1, r2, r3}
 801b178:	4620      	mov	r0, r4
 801b17a:	f005 fd13 	bl	8020ba4 <SDMMC_Init>
        if ((response & 0x80U) != 0U)
 801b17e:	e005      	b.n	801b18c <HAL_MMC_ConfigWideBusOperation+0x158>
        }
      }
      else if (count == 0U)
 801b180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b182:	2b00      	cmp	r3, #0
 801b184:	d102      	bne.n	801b18c <HAL_MMC_ConfigWideBusOperation+0x158>
      {
        errorstate = SDMMC_ERROR_TIMEOUT;
 801b186:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801b18a:	623b      	str	r3, [r7, #32]
      }
    }
  }

  /* Change State */
  hmmc->State = HAL_MMC_STATE_READY;
 801b18c:	687b      	ldr	r3, [r7, #4]
 801b18e:	2201      	movs	r2, #1
 801b190:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (errorstate != HAL_MMC_ERROR_NONE)
 801b194:	6a3b      	ldr	r3, [r7, #32]
 801b196:	2b00      	cmp	r3, #0
 801b198:	d00b      	beq.n	801b1b2 <HAL_MMC_ConfigWideBusOperation+0x17e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801b19a:	687b      	ldr	r3, [r7, #4]
 801b19c:	681b      	ldr	r3, [r3, #0]
 801b19e:	4a0a      	ldr	r2, [pc, #40]	@ (801b1c8 <HAL_MMC_ConfigWideBusOperation+0x194>)
 801b1a0:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 801b1a2:	687b      	ldr	r3, [r7, #4]
 801b1a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801b1a6:	6a3b      	ldr	r3, [r7, #32]
 801b1a8:	431a      	orrs	r2, r3
 801b1aa:	687b      	ldr	r3, [r7, #4]
 801b1ac:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801b1ae:	2301      	movs	r3, #1
 801b1b0:	e000      	b.n	801b1b4 <HAL_MMC_ConfigWideBusOperation+0x180>
  }

  return HAL_OK;
 801b1b2:	2300      	movs	r3, #0
}
 801b1b4:	4618      	mov	r0, r3
 801b1b6:	3728      	adds	r7, #40	@ 0x28
 801b1b8:	46bd      	mov	sp, r7
 801b1ba:	bdb0      	pop	{r4, r5, r7, pc}
 801b1bc:	03b70200 	.word	0x03b70200
 801b1c0:	03b70100 	.word	0x03b70100
 801b1c4:	03b70000 	.word	0x03b70000
 801b1c8:	1fe00fff 	.word	0x1fe00fff

0801b1cc <HAL_MMC_GetCardState>:
  * @brief  Gets the current mmc card data state.
  * @param  hmmc: pointer to MMC handle
  * @retval Card state
  */
HAL_MMC_CardStateTypeDef HAL_MMC_GetCardState(MMC_HandleTypeDef *hmmc)
{
 801b1cc:	b580      	push	{r7, lr}
 801b1ce:	b086      	sub	sp, #24
 801b1d0:	af00      	add	r7, sp, #0
 801b1d2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0U;
 801b1d4:	2300      	movs	r3, #0
 801b1d6:	60fb      	str	r3, [r7, #12]

  errorstate = MMC_SendStatus(hmmc, &resp1);
 801b1d8:	f107 030c 	add.w	r3, r7, #12
 801b1dc:	4619      	mov	r1, r3
 801b1de:	6878      	ldr	r0, [r7, #4]
 801b1e0:	f000 f96f 	bl	801b4c2 <MMC_SendStatus>
 801b1e4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b1e6:	697b      	ldr	r3, [r7, #20]
 801b1e8:	2b00      	cmp	r3, #0
 801b1ea:	d005      	beq.n	801b1f8 <HAL_MMC_GetCardState+0x2c>
  {
    hmmc->ErrorCode |= errorstate;
 801b1ec:	687b      	ldr	r3, [r7, #4]
 801b1ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801b1f0:	697b      	ldr	r3, [r7, #20]
 801b1f2:	431a      	orrs	r2, r3
 801b1f4:	687b      	ldr	r3, [r7, #4]
 801b1f6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 801b1f8:	68fb      	ldr	r3, [r7, #12]
 801b1fa:	0a5b      	lsrs	r3, r3, #9
 801b1fc:	f003 030f 	and.w	r3, r3, #15
 801b200:	613b      	str	r3, [r7, #16]

  return (HAL_MMC_CardStateTypeDef)cardstate;
 801b202:	693b      	ldr	r3, [r7, #16]
}
 801b204:	4618      	mov	r0, r3
 801b206:	3718      	adds	r7, #24
 801b208:	46bd      	mov	sp, r7
 801b20a:	bd80      	pop	{r7, pc}

0801b20c <MMC_InitCard>:
  * @brief  Initializes the mmc card.
  * @param  hmmc: Pointer to MMC handle
  * @retval MMC Card error state
  */
static uint32_t MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 801b20c:	b5b0      	push	{r4, r5, r7, lr}
 801b20e:	b096      	sub	sp, #88	@ 0x58
 801b210:	af02      	add	r7, sp, #8
 801b212:	6078      	str	r0, [r7, #4]
  HAL_MMC_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t mmc_rca = 2U;
 801b214:	2302      	movs	r3, #2
 801b216:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  MMC_InitTypeDef Init;

  /* Check the power State */
  if (SDMMC_GetPowerState(hmmc->Instance) == 0U)
 801b21a:	687b      	ldr	r3, [r7, #4]
 801b21c:	681b      	ldr	r3, [r3, #0]
 801b21e:	4618      	mov	r0, r3
 801b220:	f005 fd2a 	bl	8020c78 <SDMMC_GetPowerState>
 801b224:	4603      	mov	r3, r0
 801b226:	2b00      	cmp	r3, #0
 801b228:	d102      	bne.n	801b230 <MMC_InitCard+0x24>
  {
    /* Power off */
    return HAL_MMC_ERROR_REQUEST_NOT_APPLICABLE;
 801b22a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 801b22e:	e0e6      	b.n	801b3fe <MMC_InitCard+0x1f2>
  }

  /* Send CMD2 ALL_SEND_CID */
  errorstate = SDMMC_CmdSendCID(hmmc->Instance);
 801b230:	687b      	ldr	r3, [r7, #4]
 801b232:	681b      	ldr	r3, [r3, #0]
 801b234:	4618      	mov	r0, r3
 801b236:	f005 fed0 	bl	8020fda <SDMMC_CmdSendCID>
 801b23a:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b23c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b23e:	2b00      	cmp	r3, #0
 801b240:	d001      	beq.n	801b246 <MMC_InitCard+0x3a>
  {
    return errorstate;
 801b242:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b244:	e0db      	b.n	801b3fe <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card identification number data */
    hmmc->CID[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 801b246:	687b      	ldr	r3, [r7, #4]
 801b248:	681b      	ldr	r3, [r3, #0]
 801b24a:	2100      	movs	r1, #0
 801b24c:	4618      	mov	r0, r3
 801b24e:	f005 fd58 	bl	8020d02 <SDMMC_GetResponse>
 801b252:	4602      	mov	r2, r0
 801b254:	687b      	ldr	r3, [r7, #4]
 801b256:	669a      	str	r2, [r3, #104]	@ 0x68
    hmmc->CID[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 801b258:	687b      	ldr	r3, [r7, #4]
 801b25a:	681b      	ldr	r3, [r3, #0]
 801b25c:	2104      	movs	r1, #4
 801b25e:	4618      	mov	r0, r3
 801b260:	f005 fd4f 	bl	8020d02 <SDMMC_GetResponse>
 801b264:	4602      	mov	r2, r0
 801b266:	687b      	ldr	r3, [r7, #4]
 801b268:	66da      	str	r2, [r3, #108]	@ 0x6c
    hmmc->CID[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 801b26a:	687b      	ldr	r3, [r7, #4]
 801b26c:	681b      	ldr	r3, [r3, #0]
 801b26e:	2108      	movs	r1, #8
 801b270:	4618      	mov	r0, r3
 801b272:	f005 fd46 	bl	8020d02 <SDMMC_GetResponse>
 801b276:	4602      	mov	r2, r0
 801b278:	687b      	ldr	r3, [r7, #4]
 801b27a:	671a      	str	r2, [r3, #112]	@ 0x70
    hmmc->CID[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 801b27c:	687b      	ldr	r3, [r7, #4]
 801b27e:	681b      	ldr	r3, [r3, #0]
 801b280:	210c      	movs	r1, #12
 801b282:	4618      	mov	r0, r3
 801b284:	f005 fd3d 	bl	8020d02 <SDMMC_GetResponse>
 801b288:	4602      	mov	r2, r0
 801b28a:	687b      	ldr	r3, [r7, #4]
 801b28c:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Send CMD3 SET_REL_ADDR with RCA = 2 (should be greater than 1) */
  /* MMC Card publishes its RCA. */
  errorstate = SDMMC_CmdSetRelAddMmc(hmmc->Instance, mmc_rca);
 801b28e:	687b      	ldr	r3, [r7, #4]
 801b290:	681b      	ldr	r3, [r3, #0]
 801b292:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801b296:	4611      	mov	r1, r2
 801b298:	4618      	mov	r0, r3
 801b29a:	f005 fedd 	bl	8021058 <SDMMC_CmdSetRelAddMmc>
 801b29e:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b2a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b2a2:	2b00      	cmp	r3, #0
 801b2a4:	d001      	beq.n	801b2aa <MMC_InitCard+0x9e>
  {
    return errorstate;
 801b2a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b2a8:	e0a9      	b.n	801b3fe <MMC_InitCard+0x1f2>
  }

  /* Get the MMC card RCA */
  hmmc->MmcCard.RelCardAdd = mmc_rca;
 801b2aa:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801b2ae:	687b      	ldr	r3, [r7, #4]
 801b2b0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Send CMD9 SEND_CSD with argument as card's RCA */
  errorstate = SDMMC_CmdSendCSD(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 801b2b2:	687b      	ldr	r3, [r7, #4]
 801b2b4:	681a      	ldr	r2, [r3, #0]
 801b2b6:	687b      	ldr	r3, [r7, #4]
 801b2b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b2ba:	041b      	lsls	r3, r3, #16
 801b2bc:	4619      	mov	r1, r3
 801b2be:	4610      	mov	r0, r2
 801b2c0:	f005 feaa 	bl	8021018 <SDMMC_CmdSendCSD>
 801b2c4:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b2c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b2c8:	2b00      	cmp	r3, #0
 801b2ca:	d001      	beq.n	801b2d0 <MMC_InitCard+0xc4>
  {
    return errorstate;
 801b2cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b2ce:	e096      	b.n	801b3fe <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card Specific Data */
    hmmc->CSD[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 801b2d0:	687b      	ldr	r3, [r7, #4]
 801b2d2:	681b      	ldr	r3, [r3, #0]
 801b2d4:	2100      	movs	r1, #0
 801b2d6:	4618      	mov	r0, r3
 801b2d8:	f005 fd13 	bl	8020d02 <SDMMC_GetResponse>
 801b2dc:	4602      	mov	r2, r0
 801b2de:	687b      	ldr	r3, [r7, #4]
 801b2e0:	659a      	str	r2, [r3, #88]	@ 0x58
    hmmc->CSD[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 801b2e2:	687b      	ldr	r3, [r7, #4]
 801b2e4:	681b      	ldr	r3, [r3, #0]
 801b2e6:	2104      	movs	r1, #4
 801b2e8:	4618      	mov	r0, r3
 801b2ea:	f005 fd0a 	bl	8020d02 <SDMMC_GetResponse>
 801b2ee:	4602      	mov	r2, r0
 801b2f0:	687b      	ldr	r3, [r7, #4]
 801b2f2:	65da      	str	r2, [r3, #92]	@ 0x5c
    hmmc->CSD[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 801b2f4:	687b      	ldr	r3, [r7, #4]
 801b2f6:	681b      	ldr	r3, [r3, #0]
 801b2f8:	2108      	movs	r1, #8
 801b2fa:	4618      	mov	r0, r3
 801b2fc:	f005 fd01 	bl	8020d02 <SDMMC_GetResponse>
 801b300:	4602      	mov	r2, r0
 801b302:	687b      	ldr	r3, [r7, #4]
 801b304:	661a      	str	r2, [r3, #96]	@ 0x60
    hmmc->CSD[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 801b306:	687b      	ldr	r3, [r7, #4]
 801b308:	681b      	ldr	r3, [r3, #0]
 801b30a:	210c      	movs	r1, #12
 801b30c:	4618      	mov	r0, r3
 801b30e:	f005 fcf8 	bl	8020d02 <SDMMC_GetResponse>
 801b312:	4602      	mov	r2, r0
 801b314:	687b      	ldr	r3, [r7, #4]
 801b316:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Get the Card Class */
  hmmc->MmcCard.Class = (SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2) >> 20U);
 801b318:	687b      	ldr	r3, [r7, #4]
 801b31a:	681b      	ldr	r3, [r3, #0]
 801b31c:	2104      	movs	r1, #4
 801b31e:	4618      	mov	r0, r3
 801b320:	f005 fcef 	bl	8020d02 <SDMMC_GetResponse>
 801b324:	4603      	mov	r3, r0
 801b326:	0d1a      	lsrs	r2, r3, #20
 801b328:	687b      	ldr	r3, [r7, #4]
 801b32a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 801b32c:	687b      	ldr	r3, [r7, #4]
 801b32e:	681a      	ldr	r2, [r3, #0]
 801b330:	687b      	ldr	r3, [r7, #4]
 801b332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b334:	041b      	lsls	r3, r3, #16
 801b336:	4619      	mov	r1, r3
 801b338:	4610      	mov	r0, r2
 801b33a:	f005 fe0d 	bl	8020f58 <SDMMC_CmdSelDesel>
 801b33e:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b340:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b342:	2b00      	cmp	r3, #0
 801b344:	d001      	beq.n	801b34a <MMC_InitCard+0x13e>
  {
    return errorstate;
 801b346:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b348:	e059      	b.n	801b3fe <MMC_InitCard+0x1f2>
  }

  /* Get CSD parameters */
  if (HAL_MMC_GetCardCSD(hmmc, &CSD) != HAL_OK)
 801b34a:	f107 031c 	add.w	r3, r7, #28
 801b34e:	4619      	mov	r1, r3
 801b350:	6878      	ldr	r0, [r7, #4]
 801b352:	f7ff fba7 	bl	801aaa4 <HAL_MMC_GetCardCSD>
 801b356:	4603      	mov	r3, r0
 801b358:	2b00      	cmp	r3, #0
 801b35a:	d002      	beq.n	801b362 <MMC_InitCard+0x156>
  {
    return hmmc->ErrorCode;
 801b35c:	687b      	ldr	r3, [r7, #4]
 801b35e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b360:	e04d      	b.n	801b3fe <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 801b362:	687b      	ldr	r3, [r7, #4]
 801b364:	681a      	ldr	r2, [r3, #0]
 801b366:	687b      	ldr	r3, [r7, #4]
 801b368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b36a:	041b      	lsls	r3, r3, #16
 801b36c:	4619      	mov	r1, r3
 801b36e:	4610      	mov	r0, r2
 801b370:	f005 fe97 	bl	80210a2 <SDMMC_CmdSendStatus>
 801b374:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b378:	2b00      	cmp	r3, #0
 801b37a:	d005      	beq.n	801b388 <MMC_InitCard+0x17c>
  {
    hmmc->ErrorCode |= errorstate;
 801b37c:	687b      	ldr	r3, [r7, #4]
 801b37e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801b380:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b382:	431a      	orrs	r2, r3
 801b384:	687b      	ldr	r3, [r7, #4]
 801b386:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Get Extended CSD parameters */
  if (HAL_MMC_GetCardExtCSD(hmmc, hmmc->Ext_CSD, SDMMC_DATATIMEOUT) != HAL_OK)
 801b388:	687b      	ldr	r3, [r7, #4]
 801b38a:	3378      	adds	r3, #120	@ 0x78
 801b38c:	f04f 32ff 	mov.w	r2, #4294967295
 801b390:	4619      	mov	r1, r3
 801b392:	6878      	ldr	r0, [r7, #4]
 801b394:	f7ff fd52 	bl	801ae3c <HAL_MMC_GetCardExtCSD>
 801b398:	4603      	mov	r3, r0
 801b39a:	2b00      	cmp	r3, #0
 801b39c:	d002      	beq.n	801b3a4 <MMC_InitCard+0x198>
  {
    return hmmc->ErrorCode;
 801b39e:	687b      	ldr	r3, [r7, #4]
 801b3a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b3a2:	e02c      	b.n	801b3fe <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 801b3a4:	687b      	ldr	r3, [r7, #4]
 801b3a6:	681a      	ldr	r2, [r3, #0]
 801b3a8:	687b      	ldr	r3, [r7, #4]
 801b3aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b3ac:	041b      	lsls	r3, r3, #16
 801b3ae:	4619      	mov	r1, r3
 801b3b0:	4610      	mov	r0, r2
 801b3b2:	f005 fe76 	bl	80210a2 <SDMMC_CmdSendStatus>
 801b3b6:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b3b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b3ba:	2b00      	cmp	r3, #0
 801b3bc:	d005      	beq.n	801b3ca <MMC_InitCard+0x1be>
  {
    hmmc->ErrorCode |= errorstate;
 801b3be:	687b      	ldr	r3, [r7, #4]
 801b3c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801b3c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b3c4:	431a      	orrs	r2, r3
 801b3c6:	687b      	ldr	r3, [r7, #4]
 801b3c8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Configure the SDMMC peripheral */
  Init = hmmc->Init;
 801b3ca:	687b      	ldr	r3, [r7, #4]
 801b3cc:	f107 0408 	add.w	r4, r7, #8
 801b3d0:	1d1d      	adds	r5, r3, #4
 801b3d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b3d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801b3d6:	682b      	ldr	r3, [r5, #0]
 801b3d8:	6023      	str	r3, [r4, #0]
  Init.BusWide = SDMMC_BUS_WIDE_1B;
 801b3da:	2300      	movs	r3, #0
 801b3dc:	613b      	str	r3, [r7, #16]
  (void)SDMMC_Init(hmmc->Instance, Init);
 801b3de:	687b      	ldr	r3, [r7, #4]
 801b3e0:	681c      	ldr	r4, [r3, #0]
 801b3e2:	466a      	mov	r2, sp
 801b3e4:	f107 0314 	add.w	r3, r7, #20
 801b3e8:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b3ec:	e882 0003 	stmia.w	r2, {r0, r1}
 801b3f0:	f107 0308 	add.w	r3, r7, #8
 801b3f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 801b3f6:	4620      	mov	r0, r4
 801b3f8:	f005 fbd4 	bl	8020ba4 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_MMC_ERROR_NONE;
 801b3fc:	2300      	movs	r3, #0
}
 801b3fe:	4618      	mov	r0, r3
 801b400:	3750      	adds	r7, #80	@ 0x50
 801b402:	46bd      	mov	sp, r7
 801b404:	bdb0      	pop	{r4, r5, r7, pc}
	...

0801b408 <MMC_PowerON>:
  *         in the MMC handle.
  * @param  hmmc: Pointer to MMC handle
  * @retval error state
  */
static uint32_t MMC_PowerON(MMC_HandleTypeDef *hmmc)
{
 801b408:	b580      	push	{r7, lr}
 801b40a:	b086      	sub	sp, #24
 801b40c:	af00      	add	r7, sp, #0
 801b40e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801b410:	2300      	movs	r3, #0
 801b412:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 801b414:	2300      	movs	r3, #0
 801b416:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 801b418:	2300      	movs	r3, #0
 801b41a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hmmc->Instance);
 801b41c:	687b      	ldr	r3, [r7, #4]
 801b41e:	681b      	ldr	r3, [r3, #0]
 801b420:	4618      	mov	r0, r3
 801b422:	f005 fdbc 	bl	8020f9e <SDMMC_CmdGoIdleState>
 801b426:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b428:	68fb      	ldr	r3, [r7, #12]
 801b42a:	2b00      	cmp	r3, #0
 801b42c:	d027      	beq.n	801b47e <MMC_PowerON+0x76>
  {
    return errorstate;
 801b42e:	68fb      	ldr	r3, [r7, #12]
 801b430:	e034      	b.n	801b49c <MMC_PowerON+0x94>
  }

  while (validvoltage == 0U)
  {
    if (count++ == SDMMC_MAX_VOLT_TRIAL)
 801b432:	68bb      	ldr	r3, [r7, #8]
 801b434:	1c5a      	adds	r2, r3, #1
 801b436:	60ba      	str	r2, [r7, #8]
 801b438:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801b43c:	4293      	cmp	r3, r2
 801b43e:	d102      	bne.n	801b446 <MMC_PowerON+0x3e>
    {
      return HAL_MMC_ERROR_INVALID_VOLTRANGE;
 801b440:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 801b444:	e02a      	b.n	801b49c <MMC_PowerON+0x94>
    }

    /* SEND CMD1 APP_CMD with voltage range as argument */
    errorstate = SDMMC_CmdOpCondition(hmmc->Instance, MMC_VOLTAGE_RANGE);
 801b446:	687b      	ldr	r3, [r7, #4]
 801b448:	681b      	ldr	r3, [r3, #0]
 801b44a:	4916      	ldr	r1, [pc, #88]	@ (801b4a4 <MMC_PowerON+0x9c>)
 801b44c:	4618      	mov	r0, r3
 801b44e:	f005 fe4b 	bl	80210e8 <SDMMC_CmdOpCondition>
 801b452:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_MMC_ERROR_NONE)
 801b454:	68fb      	ldr	r3, [r7, #12]
 801b456:	2b00      	cmp	r3, #0
 801b458:	d002      	beq.n	801b460 <MMC_PowerON+0x58>
    {
      return HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 801b45a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 801b45e:	e01d      	b.n	801b49c <MMC_PowerON+0x94>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 801b460:	687b      	ldr	r3, [r7, #4]
 801b462:	681b      	ldr	r3, [r3, #0]
 801b464:	2100      	movs	r1, #0
 801b466:	4618      	mov	r0, r3
 801b468:	f005 fc4b 	bl	8020d02 <SDMMC_GetResponse>
 801b46c:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 801b46e:	697b      	ldr	r3, [r7, #20]
 801b470:	0fdb      	lsrs	r3, r3, #31
 801b472:	2b01      	cmp	r3, #1
 801b474:	d101      	bne.n	801b47a <MMC_PowerON+0x72>
 801b476:	2301      	movs	r3, #1
 801b478:	e000      	b.n	801b47c <MMC_PowerON+0x74>
 801b47a:	2300      	movs	r3, #0
 801b47c:	613b      	str	r3, [r7, #16]
  while (validvoltage == 0U)
 801b47e:	693b      	ldr	r3, [r7, #16]
 801b480:	2b00      	cmp	r3, #0
 801b482:	d0d6      	beq.n	801b432 <MMC_PowerON+0x2a>
  }

  /* When power routine is finished and command returns valid voltage */
  if (((response & (0xFF000000U)) >> 24) == 0xC0U)
 801b484:	697b      	ldr	r3, [r7, #20]
 801b486:	0e1b      	lsrs	r3, r3, #24
 801b488:	2bc0      	cmp	r3, #192	@ 0xc0
 801b48a:	d103      	bne.n	801b494 <MMC_PowerON+0x8c>
  {
    hmmc->MmcCard.CardType = MMC_HIGH_CAPACITY_CARD;
 801b48c:	687b      	ldr	r3, [r7, #4]
 801b48e:	2201      	movs	r2, #1
 801b490:	63da      	str	r2, [r3, #60]	@ 0x3c
 801b492:	e002      	b.n	801b49a <MMC_PowerON+0x92>
  }
  else
  {
    hmmc->MmcCard.CardType = MMC_LOW_CAPACITY_CARD;
 801b494:	687b      	ldr	r3, [r7, #4]
 801b496:	2200      	movs	r2, #0
 801b498:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  return HAL_MMC_ERROR_NONE;
 801b49a:	2300      	movs	r3, #0
}
 801b49c:	4618      	mov	r0, r3
 801b49e:	3718      	adds	r7, #24
 801b4a0:	46bd      	mov	sp, r7
 801b4a2:	bd80      	pop	{r7, pc}
 801b4a4:	c0ff8000 	.word	0xc0ff8000

0801b4a8 <MMC_PowerOFF>:
  * @brief  Turns the SDMMC output signals off.
  * @param  hmmc: Pointer to MMC handle
  * @retval None
  */
static void MMC_PowerOFF(MMC_HandleTypeDef *hmmc)
{
 801b4a8:	b580      	push	{r7, lr}
 801b4aa:	b082      	sub	sp, #8
 801b4ac:	af00      	add	r7, sp, #0
 801b4ae:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDMMC_PowerState_OFF(hmmc->Instance);
 801b4b0:	687b      	ldr	r3, [r7, #4]
 801b4b2:	681b      	ldr	r3, [r3, #0]
 801b4b4:	4618      	mov	r0, r3
 801b4b6:	f005 fbce 	bl	8020c56 <SDMMC_PowerState_OFF>
}
 801b4ba:	bf00      	nop
 801b4bc:	3708      	adds	r7, #8
 801b4be:	46bd      	mov	sp, r7
 801b4c0:	bd80      	pop	{r7, pc}

0801b4c2 <MMC_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the MMC card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t MMC_SendStatus(MMC_HandleTypeDef *hmmc, uint32_t *pCardStatus)
{
 801b4c2:	b580      	push	{r7, lr}
 801b4c4:	b084      	sub	sp, #16
 801b4c6:	af00      	add	r7, sp, #0
 801b4c8:	6078      	str	r0, [r7, #4]
 801b4ca:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 801b4cc:	683b      	ldr	r3, [r7, #0]
 801b4ce:	2b00      	cmp	r3, #0
 801b4d0:	d102      	bne.n	801b4d8 <MMC_SendStatus+0x16>
  {
    return HAL_MMC_ERROR_PARAM;
 801b4d2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801b4d6:	e018      	b.n	801b50a <MMC_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 801b4d8:	687b      	ldr	r3, [r7, #4]
 801b4da:	681a      	ldr	r2, [r3, #0]
 801b4dc:	687b      	ldr	r3, [r7, #4]
 801b4de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b4e0:	041b      	lsls	r3, r3, #16
 801b4e2:	4619      	mov	r1, r3
 801b4e4:	4610      	mov	r0, r2
 801b4e6:	f005 fddc 	bl	80210a2 <SDMMC_CmdSendStatus>
 801b4ea:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b4ec:	68fb      	ldr	r3, [r7, #12]
 801b4ee:	2b00      	cmp	r3, #0
 801b4f0:	d001      	beq.n	801b4f6 <MMC_SendStatus+0x34>
  {
    return errorstate;
 801b4f2:	68fb      	ldr	r3, [r7, #12]
 801b4f4:	e009      	b.n	801b50a <MMC_SendStatus+0x48>
  }

  /* Get MMC card status */
  *pCardStatus = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 801b4f6:	687b      	ldr	r3, [r7, #4]
 801b4f8:	681b      	ldr	r3, [r3, #0]
 801b4fa:	2100      	movs	r1, #0
 801b4fc:	4618      	mov	r0, r3
 801b4fe:	f005 fc00 	bl	8020d02 <SDMMC_GetResponse>
 801b502:	4602      	mov	r2, r0
 801b504:	683b      	ldr	r3, [r7, #0]
 801b506:	601a      	str	r2, [r3, #0]

  return HAL_MMC_ERROR_NONE;
 801b508:	2300      	movs	r3, #0
}
 801b50a:	4618      	mov	r0, r3
 801b50c:	3710      	adds	r7, #16
 801b50e:	46bd      	mov	sp, r7
 801b510:	bd80      	pop	{r7, pc}
	...

0801b514 <MMC_ReadExtCSD>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef MMC_ReadExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pFieldData,
                                        uint16_t FieldIndex, uint32_t Timeout)
{
 801b514:	b580      	push	{r7, lr}
 801b516:	b090      	sub	sp, #64	@ 0x40
 801b518:	af00      	add	r7, sp, #0
 801b51a:	60f8      	str	r0, [r7, #12]
 801b51c:	60b9      	str	r1, [r7, #8]
 801b51e:	603b      	str	r3, [r7, #0]
 801b520:	4613      	mov	r3, r2
 801b522:	80fb      	strh	r3, [r7, #6]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 801b524:	f7fd ff46 	bl	80193b4 <HAL_GetTick>
 801b528:	6378      	str	r0, [r7, #52]	@ 0x34
  uint32_t count;
  uint32_t i = 0;
 801b52a:	2300      	movs	r3, #0
 801b52c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t tmp_data;

  hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 801b52e:	68fb      	ldr	r3, [r7, #12]
 801b530:	2200      	movs	r2, #0
 801b532:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize data control register */
  hmmc->Instance->DCTRL = 0;
 801b534:	68fb      	ldr	r3, [r7, #12]
 801b536:	681b      	ldr	r3, [r3, #0]
 801b538:	2200      	movs	r2, #0
 801b53a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Configure the MMC DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801b53c:	f04f 33ff 	mov.w	r3, #4294967295
 801b540:	617b      	str	r3, [r7, #20]
  config.DataLength    = MMC_BLOCKSIZE;
 801b542:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801b546:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 801b548:	2390      	movs	r3, #144	@ 0x90
 801b54a:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 801b54c:	2302      	movs	r3, #2
 801b54e:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 801b550:	2300      	movs	r3, #0
 801b552:	627b      	str	r3, [r7, #36]	@ 0x24
  config.DPSM          = SDMMC_DPSM_ENABLE;
 801b554:	2301      	movs	r3, #1
 801b556:	62bb      	str	r3, [r7, #40]	@ 0x28
  (void)SDMMC_ConfigData(hmmc->Instance, &config);
 801b558:	68fb      	ldr	r3, [r7, #12]
 801b55a:	681b      	ldr	r3, [r3, #0]
 801b55c:	f107 0214 	add.w	r2, r7, #20
 801b560:	4611      	mov	r1, r2
 801b562:	4618      	mov	r0, r3
 801b564:	f005 fbe0 	bl	8020d28 <SDMMC_ConfigData>

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 801b568:	68fb      	ldr	r3, [r7, #12]
 801b56a:	681b      	ldr	r3, [r3, #0]
 801b56c:	2100      	movs	r1, #0
 801b56e:	4618      	mov	r0, r3
 801b570:	f005 fdfd 	bl	802116e <SDMMC_CmdSendEXTCSD>
 801b574:	6338      	str	r0, [r7, #48]	@ 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b578:	2b00      	cmp	r3, #0
 801b57a:	d04e      	beq.n	801b61a <MMC_ReadExtCSD+0x106>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801b57c:	68fb      	ldr	r3, [r7, #12]
 801b57e:	681b      	ldr	r3, [r3, #0]
 801b580:	4a5c      	ldr	r2, [pc, #368]	@ (801b6f4 <MMC_ReadExtCSD+0x1e0>)
 801b582:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 801b584:	68fb      	ldr	r3, [r7, #12]
 801b586:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801b588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b58a:	431a      	orrs	r2, r3
 801b58c:	68fb      	ldr	r3, [r7, #12]
 801b58e:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 801b590:	68fb      	ldr	r3, [r7, #12]
 801b592:	2201      	movs	r2, #1
 801b594:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801b598:	2301      	movs	r3, #1
 801b59a:	e0a6      	b.n	801b6ea <MMC_ReadExtCSD+0x1d6>

  /* Poll on SDMMC flags */
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
                             SDMMC_FLAG_DATAEND))
  {
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 801b59c:	68fb      	ldr	r3, [r7, #12]
 801b59e:	681b      	ldr	r3, [r3, #0]
 801b5a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b5a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b5a6:	2b00      	cmp	r3, #0
 801b5a8:	d01c      	beq.n	801b5e4 <MMC_ReadExtCSD+0xd0>
    {
      /* Read data from SDMMC Rx FIFO */
      for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801b5aa:	2300      	movs	r3, #0
 801b5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801b5ae:	e013      	b.n	801b5d8 <MMC_ReadExtCSD+0xc4>
      {
        tmp_data = SDMMC_ReadFIFO(hmmc->Instance);
 801b5b0:	68fb      	ldr	r3, [r7, #12]
 801b5b2:	681b      	ldr	r3, [r3, #0]
 801b5b4:	4618      	mov	r0, r3
 801b5b6:	f005 fb1f 	bl	8020bf8 <SDMMC_ReadFIFO>
 801b5ba:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* eg : SEC_COUNT   : FieldIndex = 212 => i+count = 53 */
        /*      DEVICE_TYPE : FieldIndex = 196 => i+count = 49 */
        if ((i + count) == ((uint32_t)FieldIndex / 4U))
 801b5bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801b5be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b5c0:	4413      	add	r3, r2
 801b5c2:	88fa      	ldrh	r2, [r7, #6]
 801b5c4:	0892      	lsrs	r2, r2, #2
 801b5c6:	b292      	uxth	r2, r2
 801b5c8:	4293      	cmp	r3, r2
 801b5ca:	d102      	bne.n	801b5d2 <MMC_ReadExtCSD+0xbe>
        {
          *pFieldData = tmp_data;
 801b5cc:	68bb      	ldr	r3, [r7, #8]
 801b5ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b5d0:	601a      	str	r2, [r3, #0]
      for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801b5d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b5d4:	3301      	adds	r3, #1
 801b5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801b5d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b5da:	2b07      	cmp	r3, #7
 801b5dc:	d9e8      	bls.n	801b5b0 <MMC_ReadExtCSD+0x9c>
        }
      }
      i += 8U;
 801b5de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b5e0:	3308      	adds	r3, #8
 801b5e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 801b5e4:	f7fd fee6 	bl	80193b4 <HAL_GetTick>
 801b5e8:	4602      	mov	r2, r0
 801b5ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b5ec:	1ad3      	subs	r3, r2, r3
 801b5ee:	683a      	ldr	r2, [r7, #0]
 801b5f0:	429a      	cmp	r2, r3
 801b5f2:	d902      	bls.n	801b5fa <MMC_ReadExtCSD+0xe6>
 801b5f4:	683b      	ldr	r3, [r7, #0]
 801b5f6:	2b00      	cmp	r3, #0
 801b5f8:	d10f      	bne.n	801b61a <MMC_ReadExtCSD+0x106>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801b5fa:	68fb      	ldr	r3, [r7, #12]
 801b5fc:	681b      	ldr	r3, [r3, #0]
 801b5fe:	4a3d      	ldr	r2, [pc, #244]	@ (801b6f4 <MMC_ReadExtCSD+0x1e0>)
 801b600:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 801b602:	68fb      	ldr	r3, [r7, #12]
 801b604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b606:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 801b60a:	68fb      	ldr	r3, [r7, #12]
 801b60c:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 801b60e:	68fb      	ldr	r3, [r7, #12]
 801b610:	2201      	movs	r2, #1
 801b612:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 801b616:	2303      	movs	r3, #3
 801b618:	e067      	b.n	801b6ea <MMC_ReadExtCSD+0x1d6>
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 801b61a:	68fb      	ldr	r3, [r7, #12]
 801b61c:	681b      	ldr	r3, [r3, #0]
 801b61e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b620:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 801b624:	2b00      	cmp	r3, #0
 801b626:	d0b9      	beq.n	801b59c <MMC_ReadExtCSD+0x88>
    }
  }

  /* Get error state */
  if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 801b628:	68fb      	ldr	r3, [r7, #12]
 801b62a:	681b      	ldr	r3, [r3, #0]
 801b62c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b62e:	f003 0308 	and.w	r3, r3, #8
 801b632:	2b00      	cmp	r3, #0
 801b634:	d00f      	beq.n	801b656 <MMC_ReadExtCSD+0x142>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801b636:	68fb      	ldr	r3, [r7, #12]
 801b638:	681b      	ldr	r3, [r3, #0]
 801b63a:	4a2e      	ldr	r2, [pc, #184]	@ (801b6f4 <MMC_ReadExtCSD+0x1e0>)
 801b63c:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 801b63e:	68fb      	ldr	r3, [r7, #12]
 801b640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b642:	f043 0208 	orr.w	r2, r3, #8
 801b646:	68fb      	ldr	r3, [r7, #12]
 801b648:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 801b64a:	68fb      	ldr	r3, [r7, #12]
 801b64c:	2201      	movs	r2, #1
 801b64e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801b652:	2301      	movs	r3, #1
 801b654:	e049      	b.n	801b6ea <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 801b656:	68fb      	ldr	r3, [r7, #12]
 801b658:	681b      	ldr	r3, [r3, #0]
 801b65a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b65c:	f003 0302 	and.w	r3, r3, #2
 801b660:	2b00      	cmp	r3, #0
 801b662:	d00f      	beq.n	801b684 <MMC_ReadExtCSD+0x170>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801b664:	68fb      	ldr	r3, [r7, #12]
 801b666:	681b      	ldr	r3, [r3, #0]
 801b668:	4a22      	ldr	r2, [pc, #136]	@ (801b6f4 <MMC_ReadExtCSD+0x1e0>)
 801b66a:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 801b66c:	68fb      	ldr	r3, [r7, #12]
 801b66e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b670:	f043 0202 	orr.w	r2, r3, #2
 801b674:	68fb      	ldr	r3, [r7, #12]
 801b676:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 801b678:	68fb      	ldr	r3, [r7, #12]
 801b67a:	2201      	movs	r2, #1
 801b67c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801b680:	2301      	movs	r3, #1
 801b682:	e032      	b.n	801b6ea <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 801b684:	68fb      	ldr	r3, [r7, #12]
 801b686:	681b      	ldr	r3, [r3, #0]
 801b688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b68a:	f003 0320 	and.w	r3, r3, #32
 801b68e:	2b00      	cmp	r3, #0
 801b690:	d00f      	beq.n	801b6b2 <MMC_ReadExtCSD+0x19e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801b692:	68fb      	ldr	r3, [r7, #12]
 801b694:	681b      	ldr	r3, [r3, #0]
 801b696:	4a17      	ldr	r2, [pc, #92]	@ (801b6f4 <MMC_ReadExtCSD+0x1e0>)
 801b698:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 801b69a:	68fb      	ldr	r3, [r7, #12]
 801b69c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b69e:	f043 0220 	orr.w	r2, r3, #32
 801b6a2:	68fb      	ldr	r3, [r7, #12]
 801b6a4:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 801b6a6:	68fb      	ldr	r3, [r7, #12]
 801b6a8:	2201      	movs	r2, #1
 801b6aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801b6ae:	2301      	movs	r3, #1
 801b6b0:	e01b      	b.n	801b6ea <MMC_ReadExtCSD+0x1d6>
  {
    /* Nothing to do */
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16));
 801b6b2:	68fb      	ldr	r3, [r7, #12]
 801b6b4:	681a      	ldr	r2, [r3, #0]
 801b6b6:	68fb      	ldr	r3, [r7, #12]
 801b6b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b6ba:	041b      	lsls	r3, r3, #16
 801b6bc:	4619      	mov	r1, r3
 801b6be:	4610      	mov	r0, r2
 801b6c0:	f005 fcef 	bl	80210a2 <SDMMC_CmdSendStatus>
 801b6c4:	6338      	str	r0, [r7, #48]	@ 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 801b6c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b6c8:	2b00      	cmp	r3, #0
 801b6ca:	d005      	beq.n	801b6d8 <MMC_ReadExtCSD+0x1c4>
  {
    hmmc->ErrorCode |= errorstate;
 801b6cc:	68fb      	ldr	r3, [r7, #12]
 801b6ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801b6d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b6d2:	431a      	orrs	r2, r3
 801b6d4:	68fb      	ldr	r3, [r7, #12]
 801b6d6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Clear all the static flags */
  __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 801b6d8:	68fb      	ldr	r3, [r7, #12]
 801b6da:	681b      	ldr	r3, [r3, #0]
 801b6dc:	4a06      	ldr	r2, [pc, #24]	@ (801b6f8 <MMC_ReadExtCSD+0x1e4>)
 801b6de:	639a      	str	r2, [r3, #56]	@ 0x38

  hmmc->State = HAL_MMC_STATE_READY;
 801b6e0:	68fb      	ldr	r3, [r7, #12]
 801b6e2:	2201      	movs	r2, #1
 801b6e4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 801b6e8:	2300      	movs	r3, #0
}
 801b6ea:	4618      	mov	r0, r3
 801b6ec:	3740      	adds	r7, #64	@ 0x40
 801b6ee:	46bd      	mov	sp, r7
 801b6f0:	bd80      	pop	{r7, pc}
 801b6f2:	bf00      	nop
 801b6f4:	1fe00fff 	.word	0x1fe00fff
 801b6f8:	18000f3a 	.word	0x18000f3a

0801b6fc <MMC_Read_IT>:
  * @param  hmmc: pointer to a MMC_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void MMC_Read_IT(MMC_HandleTypeDef *hmmc)
{
 801b6fc:	b580      	push	{r7, lr}
 801b6fe:	b086      	sub	sp, #24
 801b700:	af00      	add	r7, sp, #0
 801b702:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hmmc->pRxBuffPtr;
 801b704:	687b      	ldr	r3, [r7, #4]
 801b706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b708:	613b      	str	r3, [r7, #16]

  if (hmmc->RxXferSize >= SDMMC_FIFO_SIZE)
 801b70a:	687b      	ldr	r3, [r7, #4]
 801b70c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b70e:	2b1f      	cmp	r3, #31
 801b710:	d936      	bls.n	801b780 <MMC_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801b712:	2300      	movs	r3, #0
 801b714:	617b      	str	r3, [r7, #20]
 801b716:	e027      	b.n	801b768 <MMC_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hmmc->Instance);
 801b718:	687b      	ldr	r3, [r7, #4]
 801b71a:	681b      	ldr	r3, [r3, #0]
 801b71c:	4618      	mov	r0, r3
 801b71e:	f005 fa6b 	bl	8020bf8 <SDMMC_ReadFIFO>
 801b722:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 801b724:	68fb      	ldr	r3, [r7, #12]
 801b726:	b2da      	uxtb	r2, r3
 801b728:	693b      	ldr	r3, [r7, #16]
 801b72a:	701a      	strb	r2, [r3, #0]
      tmp++;
 801b72c:	693b      	ldr	r3, [r7, #16]
 801b72e:	3301      	adds	r3, #1
 801b730:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 801b732:	68fb      	ldr	r3, [r7, #12]
 801b734:	0a1b      	lsrs	r3, r3, #8
 801b736:	b2da      	uxtb	r2, r3
 801b738:	693b      	ldr	r3, [r7, #16]
 801b73a:	701a      	strb	r2, [r3, #0]
      tmp++;
 801b73c:	693b      	ldr	r3, [r7, #16]
 801b73e:	3301      	adds	r3, #1
 801b740:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 801b742:	68fb      	ldr	r3, [r7, #12]
 801b744:	0c1b      	lsrs	r3, r3, #16
 801b746:	b2da      	uxtb	r2, r3
 801b748:	693b      	ldr	r3, [r7, #16]
 801b74a:	701a      	strb	r2, [r3, #0]
      tmp++;
 801b74c:	693b      	ldr	r3, [r7, #16]
 801b74e:	3301      	adds	r3, #1
 801b750:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 801b752:	68fb      	ldr	r3, [r7, #12]
 801b754:	0e1b      	lsrs	r3, r3, #24
 801b756:	b2da      	uxtb	r2, r3
 801b758:	693b      	ldr	r3, [r7, #16]
 801b75a:	701a      	strb	r2, [r3, #0]
      tmp++;
 801b75c:	693b      	ldr	r3, [r7, #16]
 801b75e:	3301      	adds	r3, #1
 801b760:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801b762:	697b      	ldr	r3, [r7, #20]
 801b764:	3301      	adds	r3, #1
 801b766:	617b      	str	r3, [r7, #20]
 801b768:	697b      	ldr	r3, [r7, #20]
 801b76a:	2b07      	cmp	r3, #7
 801b76c:	d9d4      	bls.n	801b718 <MMC_Read_IT+0x1c>
    }

    hmmc->pRxBuffPtr = tmp;
 801b76e:	687b      	ldr	r3, [r7, #4]
 801b770:	693a      	ldr	r2, [r7, #16]
 801b772:	625a      	str	r2, [r3, #36]	@ 0x24
    hmmc->RxXferSize -= SDMMC_FIFO_SIZE;
 801b774:	687b      	ldr	r3, [r7, #4]
 801b776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b778:	f1a3 0220 	sub.w	r2, r3, #32
 801b77c:	687b      	ldr	r3, [r7, #4]
 801b77e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 801b780:	bf00      	nop
 801b782:	3718      	adds	r7, #24
 801b784:	46bd      	mov	sp, r7
 801b786:	bd80      	pop	{r7, pc}

0801b788 <MMC_Write_IT>:
  * @param  hmmc: pointer to a MMC_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void MMC_Write_IT(MMC_HandleTypeDef *hmmc)
{
 801b788:	b580      	push	{r7, lr}
 801b78a:	b086      	sub	sp, #24
 801b78c:	af00      	add	r7, sp, #0
 801b78e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hmmc->pTxBuffPtr;
 801b790:	687b      	ldr	r3, [r7, #4]
 801b792:	69db      	ldr	r3, [r3, #28]
 801b794:	613b      	str	r3, [r7, #16]

  if (hmmc->TxXferSize >= SDMMC_FIFO_SIZE)
 801b796:	687b      	ldr	r3, [r7, #4]
 801b798:	6a1b      	ldr	r3, [r3, #32]
 801b79a:	2b1f      	cmp	r3, #31
 801b79c:	d93a      	bls.n	801b814 <MMC_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801b79e:	2300      	movs	r3, #0
 801b7a0:	617b      	str	r3, [r7, #20]
 801b7a2:	e02b      	b.n	801b7fc <MMC_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 801b7a4:	693b      	ldr	r3, [r7, #16]
 801b7a6:	781b      	ldrb	r3, [r3, #0]
 801b7a8:	60fb      	str	r3, [r7, #12]
      tmp++;
 801b7aa:	693b      	ldr	r3, [r7, #16]
 801b7ac:	3301      	adds	r3, #1
 801b7ae:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 801b7b0:	693b      	ldr	r3, [r7, #16]
 801b7b2:	781b      	ldrb	r3, [r3, #0]
 801b7b4:	021a      	lsls	r2, r3, #8
 801b7b6:	68fb      	ldr	r3, [r7, #12]
 801b7b8:	4313      	orrs	r3, r2
 801b7ba:	60fb      	str	r3, [r7, #12]
      tmp++;
 801b7bc:	693b      	ldr	r3, [r7, #16]
 801b7be:	3301      	adds	r3, #1
 801b7c0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 801b7c2:	693b      	ldr	r3, [r7, #16]
 801b7c4:	781b      	ldrb	r3, [r3, #0]
 801b7c6:	041a      	lsls	r2, r3, #16
 801b7c8:	68fb      	ldr	r3, [r7, #12]
 801b7ca:	4313      	orrs	r3, r2
 801b7cc:	60fb      	str	r3, [r7, #12]
      tmp++;
 801b7ce:	693b      	ldr	r3, [r7, #16]
 801b7d0:	3301      	adds	r3, #1
 801b7d2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 801b7d4:	693b      	ldr	r3, [r7, #16]
 801b7d6:	781b      	ldrb	r3, [r3, #0]
 801b7d8:	061a      	lsls	r2, r3, #24
 801b7da:	68fb      	ldr	r3, [r7, #12]
 801b7dc:	4313      	orrs	r3, r2
 801b7de:	60fb      	str	r3, [r7, #12]
      tmp++;
 801b7e0:	693b      	ldr	r3, [r7, #16]
 801b7e2:	3301      	adds	r3, #1
 801b7e4:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hmmc->Instance, &data);
 801b7e6:	687b      	ldr	r3, [r7, #4]
 801b7e8:	681b      	ldr	r3, [r3, #0]
 801b7ea:	f107 020c 	add.w	r2, r7, #12
 801b7ee:	4611      	mov	r1, r2
 801b7f0:	4618      	mov	r0, r3
 801b7f2:	f005 fa0e 	bl	8020c12 <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801b7f6:	697b      	ldr	r3, [r7, #20]
 801b7f8:	3301      	adds	r3, #1
 801b7fa:	617b      	str	r3, [r7, #20]
 801b7fc:	697b      	ldr	r3, [r7, #20]
 801b7fe:	2b07      	cmp	r3, #7
 801b800:	d9d0      	bls.n	801b7a4 <MMC_Write_IT+0x1c>
    }

    hmmc->pTxBuffPtr = tmp;
 801b802:	687b      	ldr	r3, [r7, #4]
 801b804:	693a      	ldr	r2, [r7, #16]
 801b806:	61da      	str	r2, [r3, #28]
    hmmc->TxXferSize -= SDMMC_FIFO_SIZE;
 801b808:	687b      	ldr	r3, [r7, #4]
 801b80a:	6a1b      	ldr	r3, [r3, #32]
 801b80c:	f1a3 0220 	sub.w	r2, r3, #32
 801b810:	687b      	ldr	r3, [r7, #4]
 801b812:	621a      	str	r2, [r3, #32]
  }
}
 801b814:	bf00      	nop
 801b816:	3718      	adds	r7, #24
 801b818:	46bd      	mov	sp, r7
 801b81a:	bd80      	pop	{r7, pc}

0801b81c <MMC_PwrClassUpdate>:
  * @param  Wide Wide of MMC bus
  * @param  Speed Speed of the MMC bus
  * @retval MMC Card error state
  */
static uint32_t MMC_PwrClassUpdate(MMC_HandleTypeDef *hmmc, uint32_t Wide, uint32_t Speed)
{
 801b81c:	b580      	push	{r7, lr}
 801b81e:	b08a      	sub	sp, #40	@ 0x28
 801b820:	af00      	add	r7, sp, #0
 801b822:	60f8      	str	r0, [r7, #12]
 801b824:	60b9      	str	r1, [r7, #8]
 801b826:	607a      	str	r2, [r7, #4]
  uint32_t count;
  uint32_t response = 0U;
 801b828:	2300      	movs	r3, #0
 801b82a:	623b      	str	r3, [r7, #32]
  uint32_t errorstate = HAL_MMC_ERROR_NONE;
 801b82c:	2300      	movs	r3, #0
 801b82e:	61fb      	str	r3, [r7, #28]
  uint32_t power_class;
  uint32_t supported_pwr_class;

  if ((Wide == SDMMC_BUS_WIDE_8B) || (Wide == SDMMC_BUS_WIDE_4B))
 801b830:	68bb      	ldr	r3, [r7, #8]
 801b832:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801b836:	d004      	beq.n	801b842 <MMC_PwrClassUpdate+0x26>
 801b838:	68bb      	ldr	r3, [r7, #8]
 801b83a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801b83e:	f040 8085 	bne.w	801b94c <MMC_PwrClassUpdate+0x130>
  {
    power_class = 0U; /* Default value after power-on or software reset */
 801b842:	2300      	movs	r3, #0
 801b844:	617b      	str	r3, [r7, #20]

    /* Read the PowerClass field of the Extended CSD register */
    if (MMC_ReadExtCSD(hmmc, &power_class, 187, SDMMC_DATATIMEOUT) != HAL_OK) /* Field POWER_CLASS [187] */
 801b846:	f107 0114 	add.w	r1, r7, #20
 801b84a:	f04f 33ff 	mov.w	r3, #4294967295
 801b84e:	22bb      	movs	r2, #187	@ 0xbb
 801b850:	68f8      	ldr	r0, [r7, #12]
 801b852:	f7ff fe5f 	bl	801b514 <MMC_ReadExtCSD>
 801b856:	4603      	mov	r3, r0
 801b858:	2b00      	cmp	r3, #0
 801b85a:	d003      	beq.n	801b864 <MMC_PwrClassUpdate+0x48>
    {
      errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801b85c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801b860:	61fb      	str	r3, [r7, #28]
 801b862:	e002      	b.n	801b86a <MMC_PwrClassUpdate+0x4e>
    }
    else
    {
      power_class = ((power_class >> 24U) & 0x000000FFU);
 801b864:	697b      	ldr	r3, [r7, #20]
 801b866:	0e1b      	lsrs	r3, r3, #24
 801b868:	617b      	str	r3, [r7, #20]
    }

    /* Get the supported PowerClass field of the Extended CSD register */
    if (Speed == SDMMC_SPEED_MODE_DDR)
 801b86a:	687b      	ldr	r3, [r7, #4]
 801b86c:	2b04      	cmp	r3, #4
 801b86e:	d105      	bne.n	801b87c <MMC_PwrClassUpdate+0x60>
    {
      /* Field PWR_CL_DDR_52_xxx [238 or 239] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_DDR_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_DDR_52_POS) &
 801b870:	68fb      	ldr	r3, [r7, #12]
 801b872:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 801b876:	0e1b      	lsrs	r3, r3, #24
 801b878:	61bb      	str	r3, [r7, #24]
 801b87a:	e00e      	b.n	801b89a <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else if (Speed == SDMMC_SPEED_MODE_HIGH)
 801b87c:	687b      	ldr	r3, [r7, #4]
 801b87e:	2b02      	cmp	r3, #2
 801b880:	d106      	bne.n	801b890 <MMC_PwrClassUpdate+0x74>
    {
      /* Field PWR_CL_52_xxx [200 or 202] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_52_POS) &
 801b882:	68fb      	ldr	r3, [r7, #12]
 801b884:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 801b888:	0c1b      	lsrs	r3, r3, #16
 801b88a:	b2db      	uxtb	r3, r3
 801b88c:	61bb      	str	r3, [r7, #24]
 801b88e:	e004      	b.n	801b89a <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else
    {
      /* Field PWR_CL_26_xxx [201 or 203] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_26_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_26_POS) &
 801b890:	68fb      	ldr	r3, [r7, #12]
 801b892:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 801b896:	0e1b      	lsrs	r3, r3, #24
 801b898:	61bb      	str	r3, [r7, #24]
                             0x000000FFU);
    }

    if (errorstate == HAL_MMC_ERROR_NONE)
 801b89a:	69fb      	ldr	r3, [r7, #28]
 801b89c:	2b00      	cmp	r3, #0
 801b89e:	d155      	bne.n	801b94c <MMC_PwrClassUpdate+0x130>
    {
      if (Wide == SDMMC_BUS_WIDE_8B)
 801b8a0:	68bb      	ldr	r3, [r7, #8]
 801b8a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801b8a6:	d102      	bne.n	801b8ae <MMC_PwrClassUpdate+0x92>
      {
        /* Bit [7:4]: power class for 8-bits bus configuration - Bit [3:0]: power class for 4-bits bus configuration */
        supported_pwr_class = (supported_pwr_class >> 4U);
 801b8a8:	69bb      	ldr	r3, [r7, #24]
 801b8aa:	091b      	lsrs	r3, r3, #4
 801b8ac:	61bb      	str	r3, [r7, #24]
      }

      if ((power_class & 0x0FU) != (supported_pwr_class & 0x0FU))
 801b8ae:	697a      	ldr	r2, [r7, #20]
 801b8b0:	69bb      	ldr	r3, [r7, #24]
 801b8b2:	4053      	eors	r3, r2
 801b8b4:	f003 030f 	and.w	r3, r3, #15
 801b8b8:	2b00      	cmp	r3, #0
 801b8ba:	d047      	beq.n	801b94c <MMC_PwrClassUpdate+0x130>
      {
        /* Need to change current power class */
        errorstate = SDMMC_CmdSwitch(hmmc->Instance, (0x03BB0000U | ((supported_pwr_class & 0x0FU) << 8U)));
 801b8bc:	68fb      	ldr	r3, [r7, #12]
 801b8be:	6818      	ldr	r0, [r3, #0]
 801b8c0:	69bb      	ldr	r3, [r7, #24]
 801b8c2:	021b      	lsls	r3, r3, #8
 801b8c4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 801b8c8:	4b23      	ldr	r3, [pc, #140]	@ (801b958 <MMC_PwrClassUpdate+0x13c>)
 801b8ca:	4313      	orrs	r3, r2
 801b8cc:	4619      	mov	r1, r3
 801b8ce:	f005 fc2b 	bl	8021128 <SDMMC_CmdSwitch>
 801b8d2:	61f8      	str	r0, [r7, #28]

        if (errorstate == HAL_MMC_ERROR_NONE)
 801b8d4:	69fb      	ldr	r3, [r7, #28]
 801b8d6:	2b00      	cmp	r3, #0
 801b8d8:	d138      	bne.n	801b94c <MMC_PwrClassUpdate+0x130>
        {
          /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
          count = SDMMC_MAX_TRIAL;
 801b8da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801b8de:	627b      	str	r3, [r7, #36]	@ 0x24
          do
          {
            errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 801b8e0:	68fb      	ldr	r3, [r7, #12]
 801b8e2:	681a      	ldr	r2, [r3, #0]
 801b8e4:	68fb      	ldr	r3, [r7, #12]
 801b8e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b8e8:	041b      	lsls	r3, r3, #16
 801b8ea:	4619      	mov	r1, r3
 801b8ec:	4610      	mov	r0, r2
 801b8ee:	f005 fbd8 	bl	80210a2 <SDMMC_CmdSendStatus>
 801b8f2:	61f8      	str	r0, [r7, #28]
            if (errorstate != HAL_MMC_ERROR_NONE)
 801b8f4:	69fb      	ldr	r3, [r7, #28]
 801b8f6:	2b00      	cmp	r3, #0
 801b8f8:	d112      	bne.n	801b920 <MMC_PwrClassUpdate+0x104>
            {
              break;
            }

            /* Get command response */
            response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 801b8fa:	68fb      	ldr	r3, [r7, #12]
 801b8fc:	681b      	ldr	r3, [r3, #0]
 801b8fe:	2100      	movs	r1, #0
 801b900:	4618      	mov	r0, r3
 801b902:	f005 f9fe 	bl	8020d02 <SDMMC_GetResponse>
 801b906:	6238      	str	r0, [r7, #32]
            count--;
 801b908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b90a:	3b01      	subs	r3, #1
 801b90c:	627b      	str	r3, [r7, #36]	@ 0x24
          } while (((response & 0x100U) == 0U) && (count != 0U));
 801b90e:	6a3b      	ldr	r3, [r7, #32]
 801b910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801b914:	2b00      	cmp	r3, #0
 801b916:	d104      	bne.n	801b922 <MMC_PwrClassUpdate+0x106>
 801b918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b91a:	2b00      	cmp	r3, #0
 801b91c:	d1e0      	bne.n	801b8e0 <MMC_PwrClassUpdate+0xc4>
 801b91e:	e000      	b.n	801b922 <MMC_PwrClassUpdate+0x106>
              break;
 801b920:	bf00      	nop

          /* Check the status after the switch command execution */
          if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 801b922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b924:	2b00      	cmp	r3, #0
 801b926:	d00b      	beq.n	801b940 <MMC_PwrClassUpdate+0x124>
 801b928:	69fb      	ldr	r3, [r7, #28]
 801b92a:	2b00      	cmp	r3, #0
 801b92c:	d108      	bne.n	801b940 <MMC_PwrClassUpdate+0x124>
          {
            /* Check the bit SWITCH_ERROR of the device status */
            if ((response & 0x80U) != 0U)
 801b92e:	6a3b      	ldr	r3, [r7, #32]
 801b930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801b934:	2b00      	cmp	r3, #0
 801b936:	d009      	beq.n	801b94c <MMC_PwrClassUpdate+0x130>
            {
              errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
 801b938:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 801b93c:	61fb      	str	r3, [r7, #28]
            if ((response & 0x80U) != 0U)
 801b93e:	e005      	b.n	801b94c <MMC_PwrClassUpdate+0x130>
            }
          }
          else if (count == 0U)
 801b940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b942:	2b00      	cmp	r3, #0
 801b944:	d102      	bne.n	801b94c <MMC_PwrClassUpdate+0x130>
          {
            errorstate = SDMMC_ERROR_TIMEOUT;
 801b946:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801b94a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return errorstate;
 801b94c:	69fb      	ldr	r3, [r7, #28]
}
 801b94e:	4618      	mov	r0, r3
 801b950:	3728      	adds	r7, #40	@ 0x28
 801b952:	46bd      	mov	sp, r7
 801b954:	bd80      	pop	{r7, pc}
 801b956:	bf00      	nop
 801b958:	03bb0000 	.word	0x03bb0000

0801b95c <HAL_MMCEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hmmc: MMC handle
  * @retval None
  */
__weak void HAL_MMCEx_Read_DMADoubleBuf0CpltCallback(MMC_HandleTypeDef *hmmc)
{
 801b95c:	b480      	push	{r7}
 801b95e:	b083      	sub	sp, #12
 801b960:	af00      	add	r7, sp, #0
 801b962:	6078      	str	r0, [r7, #4]
  UNUSED(hmmc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MMCEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 801b964:	bf00      	nop
 801b966:	370c      	adds	r7, #12
 801b968:	46bd      	mov	sp, r7
 801b96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b96e:	4770      	bx	lr

0801b970 <HAL_MMCEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hmmc: MMC handle
  * @retval None
  */
__weak void HAL_MMCEx_Read_DMADoubleBuf1CpltCallback(MMC_HandleTypeDef *hmmc)
{
 801b970:	b480      	push	{r7}
 801b972:	b083      	sub	sp, #12
 801b974:	af00      	add	r7, sp, #0
 801b976:	6078      	str	r0, [r7, #4]
  UNUSED(hmmc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MMCEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 801b978:	bf00      	nop
 801b97a:	370c      	adds	r7, #12
 801b97c:	46bd      	mov	sp, r7
 801b97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b982:	4770      	bx	lr

0801b984 <HAL_MMCEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hmmc: MMC handle
  * @retval None
  */
__weak void HAL_MMCEx_Write_DMADoubleBuf0CpltCallback(MMC_HandleTypeDef *hmmc)
{
 801b984:	b480      	push	{r7}
 801b986:	b083      	sub	sp, #12
 801b988:	af00      	add	r7, sp, #0
 801b98a:	6078      	str	r0, [r7, #4]
  UNUSED(hmmc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MMCEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 801b98c:	bf00      	nop
 801b98e:	370c      	adds	r7, #12
 801b990:	46bd      	mov	sp, r7
 801b992:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b996:	4770      	bx	lr

0801b998 <HAL_MMCEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hmmc: MMC handle
  * @retval None
  */
__weak void HAL_MMCEx_Write_DMADoubleBuf1CpltCallback(MMC_HandleTypeDef *hmmc)
{
 801b998:	b480      	push	{r7}
 801b99a:	b083      	sub	sp, #12
 801b99c:	af00      	add	r7, sp, #0
 801b99e:	6078      	str	r0, [r7, #4]
  UNUSED(hmmc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MMCEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 801b9a0:	bf00      	nop
 801b9a2:	370c      	adds	r7, #12
 801b9a4:	46bd      	mov	sp, r7
 801b9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b9aa:	4770      	bx	lr

0801b9ac <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 801b9ac:	b580      	push	{r7, lr}
 801b9ae:	b084      	sub	sp, #16
 801b9b0:	af00      	add	r7, sp, #0
 801b9b2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 801b9b4:	4b29      	ldr	r3, [pc, #164]	@ (801ba5c <HAL_PWREx_ConfigSupply+0xb0>)
 801b9b6:	68db      	ldr	r3, [r3, #12]
 801b9b8:	f003 0307 	and.w	r3, r3, #7
 801b9bc:	2b06      	cmp	r3, #6
 801b9be:	d00a      	beq.n	801b9d6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 801b9c0:	4b26      	ldr	r3, [pc, #152]	@ (801ba5c <HAL_PWREx_ConfigSupply+0xb0>)
 801b9c2:	68db      	ldr	r3, [r3, #12]
 801b9c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801b9c8:	687a      	ldr	r2, [r7, #4]
 801b9ca:	429a      	cmp	r2, r3
 801b9cc:	d001      	beq.n	801b9d2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 801b9ce:	2301      	movs	r3, #1
 801b9d0:	e040      	b.n	801ba54 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 801b9d2:	2300      	movs	r3, #0
 801b9d4:	e03e      	b.n	801ba54 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 801b9d6:	4b21      	ldr	r3, [pc, #132]	@ (801ba5c <HAL_PWREx_ConfigSupply+0xb0>)
 801b9d8:	68db      	ldr	r3, [r3, #12]
 801b9da:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 801b9de:	491f      	ldr	r1, [pc, #124]	@ (801ba5c <HAL_PWREx_ConfigSupply+0xb0>)
 801b9e0:	687b      	ldr	r3, [r7, #4]
 801b9e2:	4313      	orrs	r3, r2
 801b9e4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 801b9e6:	f7fd fce5 	bl	80193b4 <HAL_GetTick>
 801b9ea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 801b9ec:	e009      	b.n	801ba02 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 801b9ee:	f7fd fce1 	bl	80193b4 <HAL_GetTick>
 801b9f2:	4602      	mov	r2, r0
 801b9f4:	68fb      	ldr	r3, [r7, #12]
 801b9f6:	1ad3      	subs	r3, r2, r3
 801b9f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801b9fc:	d901      	bls.n	801ba02 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 801b9fe:	2301      	movs	r3, #1
 801ba00:	e028      	b.n	801ba54 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 801ba02:	4b16      	ldr	r3, [pc, #88]	@ (801ba5c <HAL_PWREx_ConfigSupply+0xb0>)
 801ba04:	685b      	ldr	r3, [r3, #4]
 801ba06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801ba0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801ba0e:	d1ee      	bne.n	801b9ee <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 801ba10:	687b      	ldr	r3, [r7, #4]
 801ba12:	2b1e      	cmp	r3, #30
 801ba14:	d008      	beq.n	801ba28 <HAL_PWREx_ConfigSupply+0x7c>
 801ba16:	687b      	ldr	r3, [r7, #4]
 801ba18:	2b2e      	cmp	r3, #46	@ 0x2e
 801ba1a:	d005      	beq.n	801ba28 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 801ba1c:	687b      	ldr	r3, [r7, #4]
 801ba1e:	2b1d      	cmp	r3, #29
 801ba20:	d002      	beq.n	801ba28 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 801ba22:	687b      	ldr	r3, [r7, #4]
 801ba24:	2b2d      	cmp	r3, #45	@ 0x2d
 801ba26:	d114      	bne.n	801ba52 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 801ba28:	f7fd fcc4 	bl	80193b4 <HAL_GetTick>
 801ba2c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 801ba2e:	e009      	b.n	801ba44 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 801ba30:	f7fd fcc0 	bl	80193b4 <HAL_GetTick>
 801ba34:	4602      	mov	r2, r0
 801ba36:	68fb      	ldr	r3, [r7, #12]
 801ba38:	1ad3      	subs	r3, r2, r3
 801ba3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801ba3e:	d901      	bls.n	801ba44 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 801ba40:	2301      	movs	r3, #1
 801ba42:	e007      	b.n	801ba54 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 801ba44:	4b05      	ldr	r3, [pc, #20]	@ (801ba5c <HAL_PWREx_ConfigSupply+0xb0>)
 801ba46:	68db      	ldr	r3, [r3, #12]
 801ba48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801ba4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ba50:	d1ee      	bne.n	801ba30 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 801ba52:	2300      	movs	r3, #0
}
 801ba54:	4618      	mov	r0, r3
 801ba56:	3710      	adds	r7, #16
 801ba58:	46bd      	mov	sp, r7
 801ba5a:	bd80      	pop	{r7, pc}
 801ba5c:	58024800 	.word	0x58024800

0801ba60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801ba60:	b580      	push	{r7, lr}
 801ba62:	b08c      	sub	sp, #48	@ 0x30
 801ba64:	af00      	add	r7, sp, #0
 801ba66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 801ba68:	687b      	ldr	r3, [r7, #4]
 801ba6a:	2b00      	cmp	r3, #0
 801ba6c:	d102      	bne.n	801ba74 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 801ba6e:	2301      	movs	r3, #1
 801ba70:	f000 bc48 	b.w	801c304 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801ba74:	687b      	ldr	r3, [r7, #4]
 801ba76:	681b      	ldr	r3, [r3, #0]
 801ba78:	f003 0301 	and.w	r3, r3, #1
 801ba7c:	2b00      	cmp	r3, #0
 801ba7e:	f000 8088 	beq.w	801bb92 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801ba82:	4b99      	ldr	r3, [pc, #612]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801ba84:	691b      	ldr	r3, [r3, #16]
 801ba86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801ba8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 801ba8c:	4b96      	ldr	r3, [pc, #600]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801ba8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ba90:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 801ba92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba94:	2b10      	cmp	r3, #16
 801ba96:	d007      	beq.n	801baa8 <HAL_RCC_OscConfig+0x48>
 801ba98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba9a:	2b18      	cmp	r3, #24
 801ba9c:	d111      	bne.n	801bac2 <HAL_RCC_OscConfig+0x62>
 801ba9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801baa0:	f003 0303 	and.w	r3, r3, #3
 801baa4:	2b02      	cmp	r3, #2
 801baa6:	d10c      	bne.n	801bac2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801baa8:	4b8f      	ldr	r3, [pc, #572]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801baaa:	681b      	ldr	r3, [r3, #0]
 801baac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801bab0:	2b00      	cmp	r3, #0
 801bab2:	d06d      	beq.n	801bb90 <HAL_RCC_OscConfig+0x130>
 801bab4:	687b      	ldr	r3, [r7, #4]
 801bab6:	685b      	ldr	r3, [r3, #4]
 801bab8:	2b00      	cmp	r3, #0
 801baba:	d169      	bne.n	801bb90 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 801babc:	2301      	movs	r3, #1
 801babe:	f000 bc21 	b.w	801c304 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801bac2:	687b      	ldr	r3, [r7, #4]
 801bac4:	685b      	ldr	r3, [r3, #4]
 801bac6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801baca:	d106      	bne.n	801bada <HAL_RCC_OscConfig+0x7a>
 801bacc:	4b86      	ldr	r3, [pc, #536]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bace:	681b      	ldr	r3, [r3, #0]
 801bad0:	4a85      	ldr	r2, [pc, #532]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bad2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801bad6:	6013      	str	r3, [r2, #0]
 801bad8:	e02e      	b.n	801bb38 <HAL_RCC_OscConfig+0xd8>
 801bada:	687b      	ldr	r3, [r7, #4]
 801badc:	685b      	ldr	r3, [r3, #4]
 801bade:	2b00      	cmp	r3, #0
 801bae0:	d10c      	bne.n	801bafc <HAL_RCC_OscConfig+0x9c>
 801bae2:	4b81      	ldr	r3, [pc, #516]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bae4:	681b      	ldr	r3, [r3, #0]
 801bae6:	4a80      	ldr	r2, [pc, #512]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bae8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801baec:	6013      	str	r3, [r2, #0]
 801baee:	4b7e      	ldr	r3, [pc, #504]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801baf0:	681b      	ldr	r3, [r3, #0]
 801baf2:	4a7d      	ldr	r2, [pc, #500]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801baf4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801baf8:	6013      	str	r3, [r2, #0]
 801bafa:	e01d      	b.n	801bb38 <HAL_RCC_OscConfig+0xd8>
 801bafc:	687b      	ldr	r3, [r7, #4]
 801bafe:	685b      	ldr	r3, [r3, #4]
 801bb00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801bb04:	d10c      	bne.n	801bb20 <HAL_RCC_OscConfig+0xc0>
 801bb06:	4b78      	ldr	r3, [pc, #480]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb08:	681b      	ldr	r3, [r3, #0]
 801bb0a:	4a77      	ldr	r2, [pc, #476]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801bb10:	6013      	str	r3, [r2, #0]
 801bb12:	4b75      	ldr	r3, [pc, #468]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb14:	681b      	ldr	r3, [r3, #0]
 801bb16:	4a74      	ldr	r2, [pc, #464]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801bb1c:	6013      	str	r3, [r2, #0]
 801bb1e:	e00b      	b.n	801bb38 <HAL_RCC_OscConfig+0xd8>
 801bb20:	4b71      	ldr	r3, [pc, #452]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb22:	681b      	ldr	r3, [r3, #0]
 801bb24:	4a70      	ldr	r2, [pc, #448]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801bb2a:	6013      	str	r3, [r2, #0]
 801bb2c:	4b6e      	ldr	r3, [pc, #440]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb2e:	681b      	ldr	r3, [r3, #0]
 801bb30:	4a6d      	ldr	r2, [pc, #436]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801bb36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 801bb38:	687b      	ldr	r3, [r7, #4]
 801bb3a:	685b      	ldr	r3, [r3, #4]
 801bb3c:	2b00      	cmp	r3, #0
 801bb3e:	d013      	beq.n	801bb68 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801bb40:	f7fd fc38 	bl	80193b4 <HAL_GetTick>
 801bb44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 801bb46:	e008      	b.n	801bb5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801bb48:	f7fd fc34 	bl	80193b4 <HAL_GetTick>
 801bb4c:	4602      	mov	r2, r0
 801bb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb50:	1ad3      	subs	r3, r2, r3
 801bb52:	2b64      	cmp	r3, #100	@ 0x64
 801bb54:	d901      	bls.n	801bb5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 801bb56:	2303      	movs	r3, #3
 801bb58:	e3d4      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 801bb5a:	4b63      	ldr	r3, [pc, #396]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb5c:	681b      	ldr	r3, [r3, #0]
 801bb5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801bb62:	2b00      	cmp	r3, #0
 801bb64:	d0f0      	beq.n	801bb48 <HAL_RCC_OscConfig+0xe8>
 801bb66:	e014      	b.n	801bb92 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801bb68:	f7fd fc24 	bl	80193b4 <HAL_GetTick>
 801bb6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 801bb6e:	e008      	b.n	801bb82 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801bb70:	f7fd fc20 	bl	80193b4 <HAL_GetTick>
 801bb74:	4602      	mov	r2, r0
 801bb76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb78:	1ad3      	subs	r3, r2, r3
 801bb7a:	2b64      	cmp	r3, #100	@ 0x64
 801bb7c:	d901      	bls.n	801bb82 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 801bb7e:	2303      	movs	r3, #3
 801bb80:	e3c0      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 801bb82:	4b59      	ldr	r3, [pc, #356]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bb84:	681b      	ldr	r3, [r3, #0]
 801bb86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801bb8a:	2b00      	cmp	r3, #0
 801bb8c:	d1f0      	bne.n	801bb70 <HAL_RCC_OscConfig+0x110>
 801bb8e:	e000      	b.n	801bb92 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801bb90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801bb92:	687b      	ldr	r3, [r7, #4]
 801bb94:	681b      	ldr	r3, [r3, #0]
 801bb96:	f003 0302 	and.w	r3, r3, #2
 801bb9a:	2b00      	cmp	r3, #0
 801bb9c:	f000 80ca 	beq.w	801bd34 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801bba0:	4b51      	ldr	r3, [pc, #324]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bba2:	691b      	ldr	r3, [r3, #16]
 801bba4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801bba8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 801bbaa:	4b4f      	ldr	r3, [pc, #316]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bbac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bbae:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 801bbb0:	6a3b      	ldr	r3, [r7, #32]
 801bbb2:	2b00      	cmp	r3, #0
 801bbb4:	d007      	beq.n	801bbc6 <HAL_RCC_OscConfig+0x166>
 801bbb6:	6a3b      	ldr	r3, [r7, #32]
 801bbb8:	2b18      	cmp	r3, #24
 801bbba:	d156      	bne.n	801bc6a <HAL_RCC_OscConfig+0x20a>
 801bbbc:	69fb      	ldr	r3, [r7, #28]
 801bbbe:	f003 0303 	and.w	r3, r3, #3
 801bbc2:	2b00      	cmp	r3, #0
 801bbc4:	d151      	bne.n	801bc6a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801bbc6:	4b48      	ldr	r3, [pc, #288]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bbc8:	681b      	ldr	r3, [r3, #0]
 801bbca:	f003 0304 	and.w	r3, r3, #4
 801bbce:	2b00      	cmp	r3, #0
 801bbd0:	d005      	beq.n	801bbde <HAL_RCC_OscConfig+0x17e>
 801bbd2:	687b      	ldr	r3, [r7, #4]
 801bbd4:	68db      	ldr	r3, [r3, #12]
 801bbd6:	2b00      	cmp	r3, #0
 801bbd8:	d101      	bne.n	801bbde <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 801bbda:	2301      	movs	r3, #1
 801bbdc:	e392      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 801bbde:	4b42      	ldr	r3, [pc, #264]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bbe0:	681b      	ldr	r3, [r3, #0]
 801bbe2:	f023 0219 	bic.w	r2, r3, #25
 801bbe6:	687b      	ldr	r3, [r7, #4]
 801bbe8:	68db      	ldr	r3, [r3, #12]
 801bbea:	493f      	ldr	r1, [pc, #252]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bbec:	4313      	orrs	r3, r2
 801bbee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801bbf0:	f7fd fbe0 	bl	80193b4 <HAL_GetTick>
 801bbf4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801bbf6:	e008      	b.n	801bc0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801bbf8:	f7fd fbdc 	bl	80193b4 <HAL_GetTick>
 801bbfc:	4602      	mov	r2, r0
 801bbfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc00:	1ad3      	subs	r3, r2, r3
 801bc02:	2b02      	cmp	r3, #2
 801bc04:	d901      	bls.n	801bc0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 801bc06:	2303      	movs	r3, #3
 801bc08:	e37c      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801bc0a:	4b37      	ldr	r3, [pc, #220]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bc0c:	681b      	ldr	r3, [r3, #0]
 801bc0e:	f003 0304 	and.w	r3, r3, #4
 801bc12:	2b00      	cmp	r3, #0
 801bc14:	d0f0      	beq.n	801bbf8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801bc16:	f7fd fbfd 	bl	8019414 <HAL_GetREVID>
 801bc1a:	4603      	mov	r3, r0
 801bc1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 801bc20:	4293      	cmp	r3, r2
 801bc22:	d817      	bhi.n	801bc54 <HAL_RCC_OscConfig+0x1f4>
 801bc24:	687b      	ldr	r3, [r7, #4]
 801bc26:	691b      	ldr	r3, [r3, #16]
 801bc28:	2b40      	cmp	r3, #64	@ 0x40
 801bc2a:	d108      	bne.n	801bc3e <HAL_RCC_OscConfig+0x1de>
 801bc2c:	4b2e      	ldr	r3, [pc, #184]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bc2e:	685b      	ldr	r3, [r3, #4]
 801bc30:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 801bc34:	4a2c      	ldr	r2, [pc, #176]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bc36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801bc3a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801bc3c:	e07a      	b.n	801bd34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801bc3e:	4b2a      	ldr	r3, [pc, #168]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bc40:	685b      	ldr	r3, [r3, #4]
 801bc42:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 801bc46:	687b      	ldr	r3, [r7, #4]
 801bc48:	691b      	ldr	r3, [r3, #16]
 801bc4a:	031b      	lsls	r3, r3, #12
 801bc4c:	4926      	ldr	r1, [pc, #152]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bc4e:	4313      	orrs	r3, r2
 801bc50:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801bc52:	e06f      	b.n	801bd34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801bc54:	4b24      	ldr	r3, [pc, #144]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bc56:	685b      	ldr	r3, [r3, #4]
 801bc58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 801bc5c:	687b      	ldr	r3, [r7, #4]
 801bc5e:	691b      	ldr	r3, [r3, #16]
 801bc60:	061b      	lsls	r3, r3, #24
 801bc62:	4921      	ldr	r1, [pc, #132]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bc64:	4313      	orrs	r3, r2
 801bc66:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801bc68:	e064      	b.n	801bd34 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 801bc6a:	687b      	ldr	r3, [r7, #4]
 801bc6c:	68db      	ldr	r3, [r3, #12]
 801bc6e:	2b00      	cmp	r3, #0
 801bc70:	d047      	beq.n	801bd02 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 801bc72:	4b1d      	ldr	r3, [pc, #116]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bc74:	681b      	ldr	r3, [r3, #0]
 801bc76:	f023 0219 	bic.w	r2, r3, #25
 801bc7a:	687b      	ldr	r3, [r7, #4]
 801bc7c:	68db      	ldr	r3, [r3, #12]
 801bc7e:	491a      	ldr	r1, [pc, #104]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bc80:	4313      	orrs	r3, r2
 801bc82:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801bc84:	f7fd fb96 	bl	80193b4 <HAL_GetTick>
 801bc88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801bc8a:	e008      	b.n	801bc9e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801bc8c:	f7fd fb92 	bl	80193b4 <HAL_GetTick>
 801bc90:	4602      	mov	r2, r0
 801bc92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc94:	1ad3      	subs	r3, r2, r3
 801bc96:	2b02      	cmp	r3, #2
 801bc98:	d901      	bls.n	801bc9e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 801bc9a:	2303      	movs	r3, #3
 801bc9c:	e332      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801bc9e:	4b12      	ldr	r3, [pc, #72]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bca0:	681b      	ldr	r3, [r3, #0]
 801bca2:	f003 0304 	and.w	r3, r3, #4
 801bca6:	2b00      	cmp	r3, #0
 801bca8:	d0f0      	beq.n	801bc8c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801bcaa:	f7fd fbb3 	bl	8019414 <HAL_GetREVID>
 801bcae:	4603      	mov	r3, r0
 801bcb0:	f241 0203 	movw	r2, #4099	@ 0x1003
 801bcb4:	4293      	cmp	r3, r2
 801bcb6:	d819      	bhi.n	801bcec <HAL_RCC_OscConfig+0x28c>
 801bcb8:	687b      	ldr	r3, [r7, #4]
 801bcba:	691b      	ldr	r3, [r3, #16]
 801bcbc:	2b40      	cmp	r3, #64	@ 0x40
 801bcbe:	d108      	bne.n	801bcd2 <HAL_RCC_OscConfig+0x272>
 801bcc0:	4b09      	ldr	r3, [pc, #36]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bcc2:	685b      	ldr	r3, [r3, #4]
 801bcc4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 801bcc8:	4a07      	ldr	r2, [pc, #28]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bcca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801bcce:	6053      	str	r3, [r2, #4]
 801bcd0:	e030      	b.n	801bd34 <HAL_RCC_OscConfig+0x2d4>
 801bcd2:	4b05      	ldr	r3, [pc, #20]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bcd4:	685b      	ldr	r3, [r3, #4]
 801bcd6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 801bcda:	687b      	ldr	r3, [r7, #4]
 801bcdc:	691b      	ldr	r3, [r3, #16]
 801bcde:	031b      	lsls	r3, r3, #12
 801bce0:	4901      	ldr	r1, [pc, #4]	@ (801bce8 <HAL_RCC_OscConfig+0x288>)
 801bce2:	4313      	orrs	r3, r2
 801bce4:	604b      	str	r3, [r1, #4]
 801bce6:	e025      	b.n	801bd34 <HAL_RCC_OscConfig+0x2d4>
 801bce8:	58024400 	.word	0x58024400
 801bcec:	4b9a      	ldr	r3, [pc, #616]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bcee:	685b      	ldr	r3, [r3, #4]
 801bcf0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 801bcf4:	687b      	ldr	r3, [r7, #4]
 801bcf6:	691b      	ldr	r3, [r3, #16]
 801bcf8:	061b      	lsls	r3, r3, #24
 801bcfa:	4997      	ldr	r1, [pc, #604]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bcfc:	4313      	orrs	r3, r2
 801bcfe:	604b      	str	r3, [r1, #4]
 801bd00:	e018      	b.n	801bd34 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801bd02:	4b95      	ldr	r3, [pc, #596]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bd04:	681b      	ldr	r3, [r3, #0]
 801bd06:	4a94      	ldr	r2, [pc, #592]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bd08:	f023 0301 	bic.w	r3, r3, #1
 801bd0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801bd0e:	f7fd fb51 	bl	80193b4 <HAL_GetTick>
 801bd12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 801bd14:	e008      	b.n	801bd28 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801bd16:	f7fd fb4d 	bl	80193b4 <HAL_GetTick>
 801bd1a:	4602      	mov	r2, r0
 801bd1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd1e:	1ad3      	subs	r3, r2, r3
 801bd20:	2b02      	cmp	r3, #2
 801bd22:	d901      	bls.n	801bd28 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 801bd24:	2303      	movs	r3, #3
 801bd26:	e2ed      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 801bd28:	4b8b      	ldr	r3, [pc, #556]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bd2a:	681b      	ldr	r3, [r3, #0]
 801bd2c:	f003 0304 	and.w	r3, r3, #4
 801bd30:	2b00      	cmp	r3, #0
 801bd32:	d1f0      	bne.n	801bd16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 801bd34:	687b      	ldr	r3, [r7, #4]
 801bd36:	681b      	ldr	r3, [r3, #0]
 801bd38:	f003 0310 	and.w	r3, r3, #16
 801bd3c:	2b00      	cmp	r3, #0
 801bd3e:	f000 80a9 	beq.w	801be94 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801bd42:	4b85      	ldr	r3, [pc, #532]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bd44:	691b      	ldr	r3, [r3, #16]
 801bd46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801bd4a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 801bd4c:	4b82      	ldr	r3, [pc, #520]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bd4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bd50:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 801bd52:	69bb      	ldr	r3, [r7, #24]
 801bd54:	2b08      	cmp	r3, #8
 801bd56:	d007      	beq.n	801bd68 <HAL_RCC_OscConfig+0x308>
 801bd58:	69bb      	ldr	r3, [r7, #24]
 801bd5a:	2b18      	cmp	r3, #24
 801bd5c:	d13a      	bne.n	801bdd4 <HAL_RCC_OscConfig+0x374>
 801bd5e:	697b      	ldr	r3, [r7, #20]
 801bd60:	f003 0303 	and.w	r3, r3, #3
 801bd64:	2b01      	cmp	r3, #1
 801bd66:	d135      	bne.n	801bdd4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 801bd68:	4b7b      	ldr	r3, [pc, #492]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bd6a:	681b      	ldr	r3, [r3, #0]
 801bd6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801bd70:	2b00      	cmp	r3, #0
 801bd72:	d005      	beq.n	801bd80 <HAL_RCC_OscConfig+0x320>
 801bd74:	687b      	ldr	r3, [r7, #4]
 801bd76:	69db      	ldr	r3, [r3, #28]
 801bd78:	2b80      	cmp	r3, #128	@ 0x80
 801bd7a:	d001      	beq.n	801bd80 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 801bd7c:	2301      	movs	r3, #1
 801bd7e:	e2c1      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 801bd80:	f7fd fb48 	bl	8019414 <HAL_GetREVID>
 801bd84:	4603      	mov	r3, r0
 801bd86:	f241 0203 	movw	r2, #4099	@ 0x1003
 801bd8a:	4293      	cmp	r3, r2
 801bd8c:	d817      	bhi.n	801bdbe <HAL_RCC_OscConfig+0x35e>
 801bd8e:	687b      	ldr	r3, [r7, #4]
 801bd90:	6a1b      	ldr	r3, [r3, #32]
 801bd92:	2b20      	cmp	r3, #32
 801bd94:	d108      	bne.n	801bda8 <HAL_RCC_OscConfig+0x348>
 801bd96:	4b70      	ldr	r3, [pc, #448]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bd98:	685b      	ldr	r3, [r3, #4]
 801bd9a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 801bd9e:	4a6e      	ldr	r2, [pc, #440]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bda0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801bda4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 801bda6:	e075      	b.n	801be94 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 801bda8:	4b6b      	ldr	r3, [pc, #428]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bdaa:	685b      	ldr	r3, [r3, #4]
 801bdac:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 801bdb0:	687b      	ldr	r3, [r7, #4]
 801bdb2:	6a1b      	ldr	r3, [r3, #32]
 801bdb4:	069b      	lsls	r3, r3, #26
 801bdb6:	4968      	ldr	r1, [pc, #416]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bdb8:	4313      	orrs	r3, r2
 801bdba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 801bdbc:	e06a      	b.n	801be94 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 801bdbe:	4b66      	ldr	r3, [pc, #408]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bdc0:	68db      	ldr	r3, [r3, #12]
 801bdc2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 801bdc6:	687b      	ldr	r3, [r7, #4]
 801bdc8:	6a1b      	ldr	r3, [r3, #32]
 801bdca:	061b      	lsls	r3, r3, #24
 801bdcc:	4962      	ldr	r1, [pc, #392]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bdce:	4313      	orrs	r3, r2
 801bdd0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 801bdd2:	e05f      	b.n	801be94 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 801bdd4:	687b      	ldr	r3, [r7, #4]
 801bdd6:	69db      	ldr	r3, [r3, #28]
 801bdd8:	2b00      	cmp	r3, #0
 801bdda:	d042      	beq.n	801be62 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 801bddc:	4b5e      	ldr	r3, [pc, #376]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bdde:	681b      	ldr	r3, [r3, #0]
 801bde0:	4a5d      	ldr	r2, [pc, #372]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bde2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bde6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801bde8:	f7fd fae4 	bl	80193b4 <HAL_GetTick>
 801bdec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 801bdee:	e008      	b.n	801be02 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 801bdf0:	f7fd fae0 	bl	80193b4 <HAL_GetTick>
 801bdf4:	4602      	mov	r2, r0
 801bdf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdf8:	1ad3      	subs	r3, r2, r3
 801bdfa:	2b02      	cmp	r3, #2
 801bdfc:	d901      	bls.n	801be02 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 801bdfe:	2303      	movs	r3, #3
 801be00:	e280      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 801be02:	4b55      	ldr	r3, [pc, #340]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be04:	681b      	ldr	r3, [r3, #0]
 801be06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801be0a:	2b00      	cmp	r3, #0
 801be0c:	d0f0      	beq.n	801bdf0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 801be0e:	f7fd fb01 	bl	8019414 <HAL_GetREVID>
 801be12:	4603      	mov	r3, r0
 801be14:	f241 0203 	movw	r2, #4099	@ 0x1003
 801be18:	4293      	cmp	r3, r2
 801be1a:	d817      	bhi.n	801be4c <HAL_RCC_OscConfig+0x3ec>
 801be1c:	687b      	ldr	r3, [r7, #4]
 801be1e:	6a1b      	ldr	r3, [r3, #32]
 801be20:	2b20      	cmp	r3, #32
 801be22:	d108      	bne.n	801be36 <HAL_RCC_OscConfig+0x3d6>
 801be24:	4b4c      	ldr	r3, [pc, #304]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be26:	685b      	ldr	r3, [r3, #4]
 801be28:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 801be2c:	4a4a      	ldr	r2, [pc, #296]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801be32:	6053      	str	r3, [r2, #4]
 801be34:	e02e      	b.n	801be94 <HAL_RCC_OscConfig+0x434>
 801be36:	4b48      	ldr	r3, [pc, #288]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be38:	685b      	ldr	r3, [r3, #4]
 801be3a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 801be3e:	687b      	ldr	r3, [r7, #4]
 801be40:	6a1b      	ldr	r3, [r3, #32]
 801be42:	069b      	lsls	r3, r3, #26
 801be44:	4944      	ldr	r1, [pc, #272]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be46:	4313      	orrs	r3, r2
 801be48:	604b      	str	r3, [r1, #4]
 801be4a:	e023      	b.n	801be94 <HAL_RCC_OscConfig+0x434>
 801be4c:	4b42      	ldr	r3, [pc, #264]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be4e:	68db      	ldr	r3, [r3, #12]
 801be50:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 801be54:	687b      	ldr	r3, [r7, #4]
 801be56:	6a1b      	ldr	r3, [r3, #32]
 801be58:	061b      	lsls	r3, r3, #24
 801be5a:	493f      	ldr	r1, [pc, #252]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be5c:	4313      	orrs	r3, r2
 801be5e:	60cb      	str	r3, [r1, #12]
 801be60:	e018      	b.n	801be94 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 801be62:	4b3d      	ldr	r3, [pc, #244]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be64:	681b      	ldr	r3, [r3, #0]
 801be66:	4a3c      	ldr	r2, [pc, #240]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801be6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801be6e:	f7fd faa1 	bl	80193b4 <HAL_GetTick>
 801be72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 801be74:	e008      	b.n	801be88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 801be76:	f7fd fa9d 	bl	80193b4 <HAL_GetTick>
 801be7a:	4602      	mov	r2, r0
 801be7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801be7e:	1ad3      	subs	r3, r2, r3
 801be80:	2b02      	cmp	r3, #2
 801be82:	d901      	bls.n	801be88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 801be84:	2303      	movs	r3, #3
 801be86:	e23d      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 801be88:	4b33      	ldr	r3, [pc, #204]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801be8a:	681b      	ldr	r3, [r3, #0]
 801be8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801be90:	2b00      	cmp	r3, #0
 801be92:	d1f0      	bne.n	801be76 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801be94:	687b      	ldr	r3, [r7, #4]
 801be96:	681b      	ldr	r3, [r3, #0]
 801be98:	f003 0308 	and.w	r3, r3, #8
 801be9c:	2b00      	cmp	r3, #0
 801be9e:	d036      	beq.n	801bf0e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801bea0:	687b      	ldr	r3, [r7, #4]
 801bea2:	695b      	ldr	r3, [r3, #20]
 801bea4:	2b00      	cmp	r3, #0
 801bea6:	d019      	beq.n	801bedc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801bea8:	4b2b      	ldr	r3, [pc, #172]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801beaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801beac:	4a2a      	ldr	r2, [pc, #168]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801beae:	f043 0301 	orr.w	r3, r3, #1
 801beb2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801beb4:	f7fd fa7e 	bl	80193b4 <HAL_GetTick>
 801beb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801beba:	e008      	b.n	801bece <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801bebc:	f7fd fa7a 	bl	80193b4 <HAL_GetTick>
 801bec0:	4602      	mov	r2, r0
 801bec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bec4:	1ad3      	subs	r3, r2, r3
 801bec6:	2b02      	cmp	r3, #2
 801bec8:	d901      	bls.n	801bece <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 801beca:	2303      	movs	r3, #3
 801becc:	e21a      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801bece:	4b22      	ldr	r3, [pc, #136]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801bed2:	f003 0302 	and.w	r3, r3, #2
 801bed6:	2b00      	cmp	r3, #0
 801bed8:	d0f0      	beq.n	801bebc <HAL_RCC_OscConfig+0x45c>
 801beda:	e018      	b.n	801bf0e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801bedc:	4b1e      	ldr	r3, [pc, #120]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bede:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801bee0:	4a1d      	ldr	r2, [pc, #116]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bee2:	f023 0301 	bic.w	r3, r3, #1
 801bee6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801bee8:	f7fd fa64 	bl	80193b4 <HAL_GetTick>
 801beec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 801beee:	e008      	b.n	801bf02 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801bef0:	f7fd fa60 	bl	80193b4 <HAL_GetTick>
 801bef4:	4602      	mov	r2, r0
 801bef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bef8:	1ad3      	subs	r3, r2, r3
 801befa:	2b02      	cmp	r3, #2
 801befc:	d901      	bls.n	801bf02 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 801befe:	2303      	movs	r3, #3
 801bf00:	e200      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 801bf02:	4b15      	ldr	r3, [pc, #84]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bf04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801bf06:	f003 0302 	and.w	r3, r3, #2
 801bf0a:	2b00      	cmp	r3, #0
 801bf0c:	d1f0      	bne.n	801bef0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 801bf0e:	687b      	ldr	r3, [r7, #4]
 801bf10:	681b      	ldr	r3, [r3, #0]
 801bf12:	f003 0320 	and.w	r3, r3, #32
 801bf16:	2b00      	cmp	r3, #0
 801bf18:	d039      	beq.n	801bf8e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 801bf1a:	687b      	ldr	r3, [r7, #4]
 801bf1c:	699b      	ldr	r3, [r3, #24]
 801bf1e:	2b00      	cmp	r3, #0
 801bf20:	d01c      	beq.n	801bf5c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 801bf22:	4b0d      	ldr	r3, [pc, #52]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bf24:	681b      	ldr	r3, [r3, #0]
 801bf26:	4a0c      	ldr	r2, [pc, #48]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bf28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801bf2c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 801bf2e:	f7fd fa41 	bl	80193b4 <HAL_GetTick>
 801bf32:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 801bf34:	e008      	b.n	801bf48 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801bf36:	f7fd fa3d 	bl	80193b4 <HAL_GetTick>
 801bf3a:	4602      	mov	r2, r0
 801bf3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf3e:	1ad3      	subs	r3, r2, r3
 801bf40:	2b02      	cmp	r3, #2
 801bf42:	d901      	bls.n	801bf48 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 801bf44:	2303      	movs	r3, #3
 801bf46:	e1dd      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 801bf48:	4b03      	ldr	r3, [pc, #12]	@ (801bf58 <HAL_RCC_OscConfig+0x4f8>)
 801bf4a:	681b      	ldr	r3, [r3, #0]
 801bf4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801bf50:	2b00      	cmp	r3, #0
 801bf52:	d0f0      	beq.n	801bf36 <HAL_RCC_OscConfig+0x4d6>
 801bf54:	e01b      	b.n	801bf8e <HAL_RCC_OscConfig+0x52e>
 801bf56:	bf00      	nop
 801bf58:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 801bf5c:	4b9b      	ldr	r3, [pc, #620]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801bf5e:	681b      	ldr	r3, [r3, #0]
 801bf60:	4a9a      	ldr	r2, [pc, #616]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801bf62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801bf66:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 801bf68:	f7fd fa24 	bl	80193b4 <HAL_GetTick>
 801bf6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 801bf6e:	e008      	b.n	801bf82 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801bf70:	f7fd fa20 	bl	80193b4 <HAL_GetTick>
 801bf74:	4602      	mov	r2, r0
 801bf76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf78:	1ad3      	subs	r3, r2, r3
 801bf7a:	2b02      	cmp	r3, #2
 801bf7c:	d901      	bls.n	801bf82 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 801bf7e:	2303      	movs	r3, #3
 801bf80:	e1c0      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 801bf82:	4b92      	ldr	r3, [pc, #584]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801bf84:	681b      	ldr	r3, [r3, #0]
 801bf86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801bf8a:	2b00      	cmp	r3, #0
 801bf8c:	d1f0      	bne.n	801bf70 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801bf8e:	687b      	ldr	r3, [r7, #4]
 801bf90:	681b      	ldr	r3, [r3, #0]
 801bf92:	f003 0304 	and.w	r3, r3, #4
 801bf96:	2b00      	cmp	r3, #0
 801bf98:	f000 8081 	beq.w	801c09e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 801bf9c:	4b8c      	ldr	r3, [pc, #560]	@ (801c1d0 <HAL_RCC_OscConfig+0x770>)
 801bf9e:	681b      	ldr	r3, [r3, #0]
 801bfa0:	4a8b      	ldr	r2, [pc, #556]	@ (801c1d0 <HAL_RCC_OscConfig+0x770>)
 801bfa2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801bfa6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801bfa8:	f7fd fa04 	bl	80193b4 <HAL_GetTick>
 801bfac:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801bfae:	e008      	b.n	801bfc2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801bfb0:	f7fd fa00 	bl	80193b4 <HAL_GetTick>
 801bfb4:	4602      	mov	r2, r0
 801bfb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bfb8:	1ad3      	subs	r3, r2, r3
 801bfba:	2b64      	cmp	r3, #100	@ 0x64
 801bfbc:	d901      	bls.n	801bfc2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 801bfbe:	2303      	movs	r3, #3
 801bfc0:	e1a0      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801bfc2:	4b83      	ldr	r3, [pc, #524]	@ (801c1d0 <HAL_RCC_OscConfig+0x770>)
 801bfc4:	681b      	ldr	r3, [r3, #0]
 801bfc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801bfca:	2b00      	cmp	r3, #0
 801bfcc:	d0f0      	beq.n	801bfb0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801bfce:	687b      	ldr	r3, [r7, #4]
 801bfd0:	689b      	ldr	r3, [r3, #8]
 801bfd2:	2b01      	cmp	r3, #1
 801bfd4:	d106      	bne.n	801bfe4 <HAL_RCC_OscConfig+0x584>
 801bfd6:	4b7d      	ldr	r3, [pc, #500]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801bfd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bfda:	4a7c      	ldr	r2, [pc, #496]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801bfdc:	f043 0301 	orr.w	r3, r3, #1
 801bfe0:	6713      	str	r3, [r2, #112]	@ 0x70
 801bfe2:	e02d      	b.n	801c040 <HAL_RCC_OscConfig+0x5e0>
 801bfe4:	687b      	ldr	r3, [r7, #4]
 801bfe6:	689b      	ldr	r3, [r3, #8]
 801bfe8:	2b00      	cmp	r3, #0
 801bfea:	d10c      	bne.n	801c006 <HAL_RCC_OscConfig+0x5a6>
 801bfec:	4b77      	ldr	r3, [pc, #476]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801bfee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bff0:	4a76      	ldr	r2, [pc, #472]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801bff2:	f023 0301 	bic.w	r3, r3, #1
 801bff6:	6713      	str	r3, [r2, #112]	@ 0x70
 801bff8:	4b74      	ldr	r3, [pc, #464]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801bffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bffc:	4a73      	ldr	r2, [pc, #460]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801bffe:	f023 0304 	bic.w	r3, r3, #4
 801c002:	6713      	str	r3, [r2, #112]	@ 0x70
 801c004:	e01c      	b.n	801c040 <HAL_RCC_OscConfig+0x5e0>
 801c006:	687b      	ldr	r3, [r7, #4]
 801c008:	689b      	ldr	r3, [r3, #8]
 801c00a:	2b05      	cmp	r3, #5
 801c00c:	d10c      	bne.n	801c028 <HAL_RCC_OscConfig+0x5c8>
 801c00e:	4b6f      	ldr	r3, [pc, #444]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c012:	4a6e      	ldr	r2, [pc, #440]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c014:	f043 0304 	orr.w	r3, r3, #4
 801c018:	6713      	str	r3, [r2, #112]	@ 0x70
 801c01a:	4b6c      	ldr	r3, [pc, #432]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c01c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c01e:	4a6b      	ldr	r2, [pc, #428]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c020:	f043 0301 	orr.w	r3, r3, #1
 801c024:	6713      	str	r3, [r2, #112]	@ 0x70
 801c026:	e00b      	b.n	801c040 <HAL_RCC_OscConfig+0x5e0>
 801c028:	4b68      	ldr	r3, [pc, #416]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c02a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c02c:	4a67      	ldr	r2, [pc, #412]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c02e:	f023 0301 	bic.w	r3, r3, #1
 801c032:	6713      	str	r3, [r2, #112]	@ 0x70
 801c034:	4b65      	ldr	r3, [pc, #404]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c036:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c038:	4a64      	ldr	r2, [pc, #400]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c03a:	f023 0304 	bic.w	r3, r3, #4
 801c03e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 801c040:	687b      	ldr	r3, [r7, #4]
 801c042:	689b      	ldr	r3, [r3, #8]
 801c044:	2b00      	cmp	r3, #0
 801c046:	d015      	beq.n	801c074 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801c048:	f7fd f9b4 	bl	80193b4 <HAL_GetTick>
 801c04c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 801c04e:	e00a      	b.n	801c066 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801c050:	f7fd f9b0 	bl	80193b4 <HAL_GetTick>
 801c054:	4602      	mov	r2, r0
 801c056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c058:	1ad3      	subs	r3, r2, r3
 801c05a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801c05e:	4293      	cmp	r3, r2
 801c060:	d901      	bls.n	801c066 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 801c062:	2303      	movs	r3, #3
 801c064:	e14e      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 801c066:	4b59      	ldr	r3, [pc, #356]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c06a:	f003 0302 	and.w	r3, r3, #2
 801c06e:	2b00      	cmp	r3, #0
 801c070:	d0ee      	beq.n	801c050 <HAL_RCC_OscConfig+0x5f0>
 801c072:	e014      	b.n	801c09e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801c074:	f7fd f99e 	bl	80193b4 <HAL_GetTick>
 801c078:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 801c07a:	e00a      	b.n	801c092 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801c07c:	f7fd f99a 	bl	80193b4 <HAL_GetTick>
 801c080:	4602      	mov	r2, r0
 801c082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c084:	1ad3      	subs	r3, r2, r3
 801c086:	f241 3288 	movw	r2, #5000	@ 0x1388
 801c08a:	4293      	cmp	r3, r2
 801c08c:	d901      	bls.n	801c092 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 801c08e:	2303      	movs	r3, #3
 801c090:	e138      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 801c092:	4b4e      	ldr	r3, [pc, #312]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801c096:	f003 0302 	and.w	r3, r3, #2
 801c09a:	2b00      	cmp	r3, #0
 801c09c:	d1ee      	bne.n	801c07c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801c09e:	687b      	ldr	r3, [r7, #4]
 801c0a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c0a2:	2b00      	cmp	r3, #0
 801c0a4:	f000 812d 	beq.w	801c302 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 801c0a8:	4b48      	ldr	r3, [pc, #288]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c0aa:	691b      	ldr	r3, [r3, #16]
 801c0ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801c0b0:	2b18      	cmp	r3, #24
 801c0b2:	f000 80bd 	beq.w	801c230 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801c0b6:	687b      	ldr	r3, [r7, #4]
 801c0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c0ba:	2b02      	cmp	r3, #2
 801c0bc:	f040 809e 	bne.w	801c1fc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801c0c0:	4b42      	ldr	r3, [pc, #264]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c0c2:	681b      	ldr	r3, [r3, #0]
 801c0c4:	4a41      	ldr	r2, [pc, #260]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c0c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801c0ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801c0cc:	f7fd f972 	bl	80193b4 <HAL_GetTick>
 801c0d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 801c0d2:	e008      	b.n	801c0e6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801c0d4:	f7fd f96e 	bl	80193b4 <HAL_GetTick>
 801c0d8:	4602      	mov	r2, r0
 801c0da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c0dc:	1ad3      	subs	r3, r2, r3
 801c0de:	2b02      	cmp	r3, #2
 801c0e0:	d901      	bls.n	801c0e6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 801c0e2:	2303      	movs	r3, #3
 801c0e4:	e10e      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 801c0e6:	4b39      	ldr	r3, [pc, #228]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c0e8:	681b      	ldr	r3, [r3, #0]
 801c0ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801c0ee:	2b00      	cmp	r3, #0
 801c0f0:	d1f0      	bne.n	801c0d4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801c0f2:	4b36      	ldr	r3, [pc, #216]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c0f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801c0f6:	4b37      	ldr	r3, [pc, #220]	@ (801c1d4 <HAL_RCC_OscConfig+0x774>)
 801c0f8:	4013      	ands	r3, r2
 801c0fa:	687a      	ldr	r2, [r7, #4]
 801c0fc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 801c0fe:	687a      	ldr	r2, [r7, #4]
 801c100:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 801c102:	0112      	lsls	r2, r2, #4
 801c104:	430a      	orrs	r2, r1
 801c106:	4931      	ldr	r1, [pc, #196]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c108:	4313      	orrs	r3, r2
 801c10a:	628b      	str	r3, [r1, #40]	@ 0x28
 801c10c:	687b      	ldr	r3, [r7, #4]
 801c10e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c110:	3b01      	subs	r3, #1
 801c112:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801c116:	687b      	ldr	r3, [r7, #4]
 801c118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c11a:	3b01      	subs	r3, #1
 801c11c:	025b      	lsls	r3, r3, #9
 801c11e:	b29b      	uxth	r3, r3
 801c120:	431a      	orrs	r2, r3
 801c122:	687b      	ldr	r3, [r7, #4]
 801c124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c126:	3b01      	subs	r3, #1
 801c128:	041b      	lsls	r3, r3, #16
 801c12a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801c12e:	431a      	orrs	r2, r3
 801c130:	687b      	ldr	r3, [r7, #4]
 801c132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c134:	3b01      	subs	r3, #1
 801c136:	061b      	lsls	r3, r3, #24
 801c138:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801c13c:	4923      	ldr	r1, [pc, #140]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c13e:	4313      	orrs	r3, r2
 801c140:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 801c142:	4b22      	ldr	r3, [pc, #136]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c146:	4a21      	ldr	r2, [pc, #132]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c148:	f023 0301 	bic.w	r3, r3, #1
 801c14c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 801c14e:	4b1f      	ldr	r3, [pc, #124]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c150:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801c152:	4b21      	ldr	r3, [pc, #132]	@ (801c1d8 <HAL_RCC_OscConfig+0x778>)
 801c154:	4013      	ands	r3, r2
 801c156:	687a      	ldr	r2, [r7, #4]
 801c158:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801c15a:	00d2      	lsls	r2, r2, #3
 801c15c:	491b      	ldr	r1, [pc, #108]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c15e:	4313      	orrs	r3, r2
 801c160:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 801c162:	4b1a      	ldr	r3, [pc, #104]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c166:	f023 020c 	bic.w	r2, r3, #12
 801c16a:	687b      	ldr	r3, [r7, #4]
 801c16c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801c16e:	4917      	ldr	r1, [pc, #92]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c170:	4313      	orrs	r3, r2
 801c172:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 801c174:	4b15      	ldr	r3, [pc, #84]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c178:	f023 0202 	bic.w	r2, r3, #2
 801c17c:	687b      	ldr	r3, [r7, #4]
 801c17e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c180:	4912      	ldr	r1, [pc, #72]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c182:	4313      	orrs	r3, r2
 801c184:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 801c186:	4b11      	ldr	r3, [pc, #68]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c18a:	4a10      	ldr	r2, [pc, #64]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c18c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801c190:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801c192:	4b0e      	ldr	r3, [pc, #56]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c196:	4a0d      	ldr	r2, [pc, #52]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c198:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801c19c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 801c19e:	4b0b      	ldr	r3, [pc, #44]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c1a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c1a2:	4a0a      	ldr	r2, [pc, #40]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c1a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801c1a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 801c1aa:	4b08      	ldr	r3, [pc, #32]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c1ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c1ae:	4a07      	ldr	r2, [pc, #28]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c1b0:	f043 0301 	orr.w	r3, r3, #1
 801c1b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801c1b6:	4b05      	ldr	r3, [pc, #20]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c1b8:	681b      	ldr	r3, [r3, #0]
 801c1ba:	4a04      	ldr	r2, [pc, #16]	@ (801c1cc <HAL_RCC_OscConfig+0x76c>)
 801c1bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801c1c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801c1c2:	f7fd f8f7 	bl	80193b4 <HAL_GetTick>
 801c1c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 801c1c8:	e011      	b.n	801c1ee <HAL_RCC_OscConfig+0x78e>
 801c1ca:	bf00      	nop
 801c1cc:	58024400 	.word	0x58024400
 801c1d0:	58024800 	.word	0x58024800
 801c1d4:	fffffc0c 	.word	0xfffffc0c
 801c1d8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801c1dc:	f7fd f8ea 	bl	80193b4 <HAL_GetTick>
 801c1e0:	4602      	mov	r2, r0
 801c1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c1e4:	1ad3      	subs	r3, r2, r3
 801c1e6:	2b02      	cmp	r3, #2
 801c1e8:	d901      	bls.n	801c1ee <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 801c1ea:	2303      	movs	r3, #3
 801c1ec:	e08a      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 801c1ee:	4b47      	ldr	r3, [pc, #284]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c1f0:	681b      	ldr	r3, [r3, #0]
 801c1f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801c1f6:	2b00      	cmp	r3, #0
 801c1f8:	d0f0      	beq.n	801c1dc <HAL_RCC_OscConfig+0x77c>
 801c1fa:	e082      	b.n	801c302 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801c1fc:	4b43      	ldr	r3, [pc, #268]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c1fe:	681b      	ldr	r3, [r3, #0]
 801c200:	4a42      	ldr	r2, [pc, #264]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c202:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801c206:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801c208:	f7fd f8d4 	bl	80193b4 <HAL_GetTick>
 801c20c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 801c20e:	e008      	b.n	801c222 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801c210:	f7fd f8d0 	bl	80193b4 <HAL_GetTick>
 801c214:	4602      	mov	r2, r0
 801c216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c218:	1ad3      	subs	r3, r2, r3
 801c21a:	2b02      	cmp	r3, #2
 801c21c:	d901      	bls.n	801c222 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 801c21e:	2303      	movs	r3, #3
 801c220:	e070      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 801c222:	4b3a      	ldr	r3, [pc, #232]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c224:	681b      	ldr	r3, [r3, #0]
 801c226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801c22a:	2b00      	cmp	r3, #0
 801c22c:	d1f0      	bne.n	801c210 <HAL_RCC_OscConfig+0x7b0>
 801c22e:	e068      	b.n	801c302 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 801c230:	4b36      	ldr	r3, [pc, #216]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c234:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 801c236:	4b35      	ldr	r3, [pc, #212]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c23a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801c23c:	687b      	ldr	r3, [r7, #4]
 801c23e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c240:	2b01      	cmp	r3, #1
 801c242:	d031      	beq.n	801c2a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801c244:	693b      	ldr	r3, [r7, #16]
 801c246:	f003 0203 	and.w	r2, r3, #3
 801c24a:	687b      	ldr	r3, [r7, #4]
 801c24c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801c24e:	429a      	cmp	r2, r3
 801c250:	d12a      	bne.n	801c2a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 801c252:	693b      	ldr	r3, [r7, #16]
 801c254:	091b      	lsrs	r3, r3, #4
 801c256:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 801c25a:	687b      	ldr	r3, [r7, #4]
 801c25c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801c25e:	429a      	cmp	r2, r3
 801c260:	d122      	bne.n	801c2a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 801c262:	68fb      	ldr	r3, [r7, #12]
 801c264:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801c268:	687b      	ldr	r3, [r7, #4]
 801c26a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c26c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 801c26e:	429a      	cmp	r2, r3
 801c270:	d11a      	bne.n	801c2a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801c272:	68fb      	ldr	r3, [r7, #12]
 801c274:	0a5b      	lsrs	r3, r3, #9
 801c276:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801c27a:	687b      	ldr	r3, [r7, #4]
 801c27c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c27e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 801c280:	429a      	cmp	r2, r3
 801c282:	d111      	bne.n	801c2a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 801c284:	68fb      	ldr	r3, [r7, #12]
 801c286:	0c1b      	lsrs	r3, r3, #16
 801c288:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801c28c:	687b      	ldr	r3, [r7, #4]
 801c28e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c290:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801c292:	429a      	cmp	r2, r3
 801c294:	d108      	bne.n	801c2a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 801c296:	68fb      	ldr	r3, [r7, #12]
 801c298:	0e1b      	lsrs	r3, r3, #24
 801c29a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801c29e:	687b      	ldr	r3, [r7, #4]
 801c2a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c2a2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 801c2a4:	429a      	cmp	r2, r3
 801c2a6:	d001      	beq.n	801c2ac <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 801c2a8:	2301      	movs	r3, #1
 801c2aa:	e02b      	b.n	801c304 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 801c2ac:	4b17      	ldr	r3, [pc, #92]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c2ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c2b0:	08db      	lsrs	r3, r3, #3
 801c2b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c2b6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 801c2b8:	687b      	ldr	r3, [r7, #4]
 801c2ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c2bc:	693a      	ldr	r2, [r7, #16]
 801c2be:	429a      	cmp	r2, r3
 801c2c0:	d01f      	beq.n	801c302 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 801c2c2:	4b12      	ldr	r3, [pc, #72]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c2c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c2c6:	4a11      	ldr	r2, [pc, #68]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c2c8:	f023 0301 	bic.w	r3, r3, #1
 801c2cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 801c2ce:	f7fd f871 	bl	80193b4 <HAL_GetTick>
 801c2d2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 801c2d4:	bf00      	nop
 801c2d6:	f7fd f86d 	bl	80193b4 <HAL_GetTick>
 801c2da:	4602      	mov	r2, r0
 801c2dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c2de:	4293      	cmp	r3, r2
 801c2e0:	d0f9      	beq.n	801c2d6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 801c2e2:	4b0a      	ldr	r3, [pc, #40]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c2e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801c2e6:	4b0a      	ldr	r3, [pc, #40]	@ (801c310 <HAL_RCC_OscConfig+0x8b0>)
 801c2e8:	4013      	ands	r3, r2
 801c2ea:	687a      	ldr	r2, [r7, #4]
 801c2ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801c2ee:	00d2      	lsls	r2, r2, #3
 801c2f0:	4906      	ldr	r1, [pc, #24]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c2f2:	4313      	orrs	r3, r2
 801c2f4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 801c2f6:	4b05      	ldr	r3, [pc, #20]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c2f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c2fa:	4a04      	ldr	r2, [pc, #16]	@ (801c30c <HAL_RCC_OscConfig+0x8ac>)
 801c2fc:	f043 0301 	orr.w	r3, r3, #1
 801c300:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 801c302:	2300      	movs	r3, #0
}
 801c304:	4618      	mov	r0, r3
 801c306:	3730      	adds	r7, #48	@ 0x30
 801c308:	46bd      	mov	sp, r7
 801c30a:	bd80      	pop	{r7, pc}
 801c30c:	58024400 	.word	0x58024400
 801c310:	ffff0007 	.word	0xffff0007

0801c314 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801c314:	b580      	push	{r7, lr}
 801c316:	b086      	sub	sp, #24
 801c318:	af00      	add	r7, sp, #0
 801c31a:	6078      	str	r0, [r7, #4]
 801c31c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 801c31e:	687b      	ldr	r3, [r7, #4]
 801c320:	2b00      	cmp	r3, #0
 801c322:	d101      	bne.n	801c328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801c324:	2301      	movs	r3, #1
 801c326:	e19c      	b.n	801c662 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 801c328:	4b8a      	ldr	r3, [pc, #552]	@ (801c554 <HAL_RCC_ClockConfig+0x240>)
 801c32a:	681b      	ldr	r3, [r3, #0]
 801c32c:	f003 030f 	and.w	r3, r3, #15
 801c330:	683a      	ldr	r2, [r7, #0]
 801c332:	429a      	cmp	r2, r3
 801c334:	d910      	bls.n	801c358 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801c336:	4b87      	ldr	r3, [pc, #540]	@ (801c554 <HAL_RCC_ClockConfig+0x240>)
 801c338:	681b      	ldr	r3, [r3, #0]
 801c33a:	f023 020f 	bic.w	r2, r3, #15
 801c33e:	4985      	ldr	r1, [pc, #532]	@ (801c554 <HAL_RCC_ClockConfig+0x240>)
 801c340:	683b      	ldr	r3, [r7, #0]
 801c342:	4313      	orrs	r3, r2
 801c344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801c346:	4b83      	ldr	r3, [pc, #524]	@ (801c554 <HAL_RCC_ClockConfig+0x240>)
 801c348:	681b      	ldr	r3, [r3, #0]
 801c34a:	f003 030f 	and.w	r3, r3, #15
 801c34e:	683a      	ldr	r2, [r7, #0]
 801c350:	429a      	cmp	r2, r3
 801c352:	d001      	beq.n	801c358 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 801c354:	2301      	movs	r3, #1
 801c356:	e184      	b.n	801c662 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 801c358:	687b      	ldr	r3, [r7, #4]
 801c35a:	681b      	ldr	r3, [r3, #0]
 801c35c:	f003 0304 	and.w	r3, r3, #4
 801c360:	2b00      	cmp	r3, #0
 801c362:	d010      	beq.n	801c386 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 801c364:	687b      	ldr	r3, [r7, #4]
 801c366:	691a      	ldr	r2, [r3, #16]
 801c368:	4b7b      	ldr	r3, [pc, #492]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c36a:	699b      	ldr	r3, [r3, #24]
 801c36c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c370:	429a      	cmp	r2, r3
 801c372:	d908      	bls.n	801c386 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 801c374:	4b78      	ldr	r3, [pc, #480]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c376:	699b      	ldr	r3, [r3, #24]
 801c378:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c37c:	687b      	ldr	r3, [r7, #4]
 801c37e:	691b      	ldr	r3, [r3, #16]
 801c380:	4975      	ldr	r1, [pc, #468]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c382:	4313      	orrs	r3, r2
 801c384:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801c386:	687b      	ldr	r3, [r7, #4]
 801c388:	681b      	ldr	r3, [r3, #0]
 801c38a:	f003 0308 	and.w	r3, r3, #8
 801c38e:	2b00      	cmp	r3, #0
 801c390:	d010      	beq.n	801c3b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 801c392:	687b      	ldr	r3, [r7, #4]
 801c394:	695a      	ldr	r2, [r3, #20]
 801c396:	4b70      	ldr	r3, [pc, #448]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c398:	69db      	ldr	r3, [r3, #28]
 801c39a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c39e:	429a      	cmp	r2, r3
 801c3a0:	d908      	bls.n	801c3b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 801c3a2:	4b6d      	ldr	r3, [pc, #436]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c3a4:	69db      	ldr	r3, [r3, #28]
 801c3a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c3aa:	687b      	ldr	r3, [r7, #4]
 801c3ac:	695b      	ldr	r3, [r3, #20]
 801c3ae:	496a      	ldr	r1, [pc, #424]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c3b0:	4313      	orrs	r3, r2
 801c3b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801c3b4:	687b      	ldr	r3, [r7, #4]
 801c3b6:	681b      	ldr	r3, [r3, #0]
 801c3b8:	f003 0310 	and.w	r3, r3, #16
 801c3bc:	2b00      	cmp	r3, #0
 801c3be:	d010      	beq.n	801c3e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 801c3c0:	687b      	ldr	r3, [r7, #4]
 801c3c2:	699a      	ldr	r2, [r3, #24]
 801c3c4:	4b64      	ldr	r3, [pc, #400]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c3c6:	69db      	ldr	r3, [r3, #28]
 801c3c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 801c3cc:	429a      	cmp	r2, r3
 801c3ce:	d908      	bls.n	801c3e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 801c3d0:	4b61      	ldr	r3, [pc, #388]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c3d2:	69db      	ldr	r3, [r3, #28]
 801c3d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 801c3d8:	687b      	ldr	r3, [r7, #4]
 801c3da:	699b      	ldr	r3, [r3, #24]
 801c3dc:	495e      	ldr	r1, [pc, #376]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c3de:	4313      	orrs	r3, r2
 801c3e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 801c3e2:	687b      	ldr	r3, [r7, #4]
 801c3e4:	681b      	ldr	r3, [r3, #0]
 801c3e6:	f003 0320 	and.w	r3, r3, #32
 801c3ea:	2b00      	cmp	r3, #0
 801c3ec:	d010      	beq.n	801c410 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 801c3ee:	687b      	ldr	r3, [r7, #4]
 801c3f0:	69da      	ldr	r2, [r3, #28]
 801c3f2:	4b59      	ldr	r3, [pc, #356]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c3f4:	6a1b      	ldr	r3, [r3, #32]
 801c3f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c3fa:	429a      	cmp	r2, r3
 801c3fc:	d908      	bls.n	801c410 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 801c3fe:	4b56      	ldr	r3, [pc, #344]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c400:	6a1b      	ldr	r3, [r3, #32]
 801c402:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c406:	687b      	ldr	r3, [r7, #4]
 801c408:	69db      	ldr	r3, [r3, #28]
 801c40a:	4953      	ldr	r1, [pc, #332]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c40c:	4313      	orrs	r3, r2
 801c40e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801c410:	687b      	ldr	r3, [r7, #4]
 801c412:	681b      	ldr	r3, [r3, #0]
 801c414:	f003 0302 	and.w	r3, r3, #2
 801c418:	2b00      	cmp	r3, #0
 801c41a:	d010      	beq.n	801c43e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 801c41c:	687b      	ldr	r3, [r7, #4]
 801c41e:	68da      	ldr	r2, [r3, #12]
 801c420:	4b4d      	ldr	r3, [pc, #308]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c422:	699b      	ldr	r3, [r3, #24]
 801c424:	f003 030f 	and.w	r3, r3, #15
 801c428:	429a      	cmp	r2, r3
 801c42a:	d908      	bls.n	801c43e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801c42c:	4b4a      	ldr	r3, [pc, #296]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c42e:	699b      	ldr	r3, [r3, #24]
 801c430:	f023 020f 	bic.w	r2, r3, #15
 801c434:	687b      	ldr	r3, [r7, #4]
 801c436:	68db      	ldr	r3, [r3, #12]
 801c438:	4947      	ldr	r1, [pc, #284]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c43a:	4313      	orrs	r3, r2
 801c43c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801c43e:	687b      	ldr	r3, [r7, #4]
 801c440:	681b      	ldr	r3, [r3, #0]
 801c442:	f003 0301 	and.w	r3, r3, #1
 801c446:	2b00      	cmp	r3, #0
 801c448:	d055      	beq.n	801c4f6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 801c44a:	4b43      	ldr	r3, [pc, #268]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c44c:	699b      	ldr	r3, [r3, #24]
 801c44e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 801c452:	687b      	ldr	r3, [r7, #4]
 801c454:	689b      	ldr	r3, [r3, #8]
 801c456:	4940      	ldr	r1, [pc, #256]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c458:	4313      	orrs	r3, r2
 801c45a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801c45c:	687b      	ldr	r3, [r7, #4]
 801c45e:	685b      	ldr	r3, [r3, #4]
 801c460:	2b02      	cmp	r3, #2
 801c462:	d107      	bne.n	801c474 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 801c464:	4b3c      	ldr	r3, [pc, #240]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c466:	681b      	ldr	r3, [r3, #0]
 801c468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801c46c:	2b00      	cmp	r3, #0
 801c46e:	d121      	bne.n	801c4b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 801c470:	2301      	movs	r3, #1
 801c472:	e0f6      	b.n	801c662 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801c474:	687b      	ldr	r3, [r7, #4]
 801c476:	685b      	ldr	r3, [r3, #4]
 801c478:	2b03      	cmp	r3, #3
 801c47a:	d107      	bne.n	801c48c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 801c47c:	4b36      	ldr	r3, [pc, #216]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c47e:	681b      	ldr	r3, [r3, #0]
 801c480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801c484:	2b00      	cmp	r3, #0
 801c486:	d115      	bne.n	801c4b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 801c488:	2301      	movs	r3, #1
 801c48a:	e0ea      	b.n	801c662 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 801c48c:	687b      	ldr	r3, [r7, #4]
 801c48e:	685b      	ldr	r3, [r3, #4]
 801c490:	2b01      	cmp	r3, #1
 801c492:	d107      	bne.n	801c4a4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 801c494:	4b30      	ldr	r3, [pc, #192]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c496:	681b      	ldr	r3, [r3, #0]
 801c498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801c49c:	2b00      	cmp	r3, #0
 801c49e:	d109      	bne.n	801c4b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 801c4a0:	2301      	movs	r3, #1
 801c4a2:	e0de      	b.n	801c662 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801c4a4:	4b2c      	ldr	r3, [pc, #176]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c4a6:	681b      	ldr	r3, [r3, #0]
 801c4a8:	f003 0304 	and.w	r3, r3, #4
 801c4ac:	2b00      	cmp	r3, #0
 801c4ae:	d101      	bne.n	801c4b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 801c4b0:	2301      	movs	r3, #1
 801c4b2:	e0d6      	b.n	801c662 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 801c4b4:	4b28      	ldr	r3, [pc, #160]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c4b6:	691b      	ldr	r3, [r3, #16]
 801c4b8:	f023 0207 	bic.w	r2, r3, #7
 801c4bc:	687b      	ldr	r3, [r7, #4]
 801c4be:	685b      	ldr	r3, [r3, #4]
 801c4c0:	4925      	ldr	r1, [pc, #148]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c4c2:	4313      	orrs	r3, r2
 801c4c4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801c4c6:	f7fc ff75 	bl	80193b4 <HAL_GetTick>
 801c4ca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801c4cc:	e00a      	b.n	801c4e4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801c4ce:	f7fc ff71 	bl	80193b4 <HAL_GetTick>
 801c4d2:	4602      	mov	r2, r0
 801c4d4:	697b      	ldr	r3, [r7, #20]
 801c4d6:	1ad3      	subs	r3, r2, r3
 801c4d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 801c4dc:	4293      	cmp	r3, r2
 801c4de:	d901      	bls.n	801c4e4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 801c4e0:	2303      	movs	r3, #3
 801c4e2:	e0be      	b.n	801c662 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801c4e4:	4b1c      	ldr	r3, [pc, #112]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c4e6:	691b      	ldr	r3, [r3, #16]
 801c4e8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 801c4ec:	687b      	ldr	r3, [r7, #4]
 801c4ee:	685b      	ldr	r3, [r3, #4]
 801c4f0:	00db      	lsls	r3, r3, #3
 801c4f2:	429a      	cmp	r2, r3
 801c4f4:	d1eb      	bne.n	801c4ce <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801c4f6:	687b      	ldr	r3, [r7, #4]
 801c4f8:	681b      	ldr	r3, [r3, #0]
 801c4fa:	f003 0302 	and.w	r3, r3, #2
 801c4fe:	2b00      	cmp	r3, #0
 801c500:	d010      	beq.n	801c524 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 801c502:	687b      	ldr	r3, [r7, #4]
 801c504:	68da      	ldr	r2, [r3, #12]
 801c506:	4b14      	ldr	r3, [pc, #80]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c508:	699b      	ldr	r3, [r3, #24]
 801c50a:	f003 030f 	and.w	r3, r3, #15
 801c50e:	429a      	cmp	r2, r3
 801c510:	d208      	bcs.n	801c524 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801c512:	4b11      	ldr	r3, [pc, #68]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c514:	699b      	ldr	r3, [r3, #24]
 801c516:	f023 020f 	bic.w	r2, r3, #15
 801c51a:	687b      	ldr	r3, [r7, #4]
 801c51c:	68db      	ldr	r3, [r3, #12]
 801c51e:	490e      	ldr	r1, [pc, #56]	@ (801c558 <HAL_RCC_ClockConfig+0x244>)
 801c520:	4313      	orrs	r3, r2
 801c522:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 801c524:	4b0b      	ldr	r3, [pc, #44]	@ (801c554 <HAL_RCC_ClockConfig+0x240>)
 801c526:	681b      	ldr	r3, [r3, #0]
 801c528:	f003 030f 	and.w	r3, r3, #15
 801c52c:	683a      	ldr	r2, [r7, #0]
 801c52e:	429a      	cmp	r2, r3
 801c530:	d214      	bcs.n	801c55c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801c532:	4b08      	ldr	r3, [pc, #32]	@ (801c554 <HAL_RCC_ClockConfig+0x240>)
 801c534:	681b      	ldr	r3, [r3, #0]
 801c536:	f023 020f 	bic.w	r2, r3, #15
 801c53a:	4906      	ldr	r1, [pc, #24]	@ (801c554 <HAL_RCC_ClockConfig+0x240>)
 801c53c:	683b      	ldr	r3, [r7, #0]
 801c53e:	4313      	orrs	r3, r2
 801c540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801c542:	4b04      	ldr	r3, [pc, #16]	@ (801c554 <HAL_RCC_ClockConfig+0x240>)
 801c544:	681b      	ldr	r3, [r3, #0]
 801c546:	f003 030f 	and.w	r3, r3, #15
 801c54a:	683a      	ldr	r2, [r7, #0]
 801c54c:	429a      	cmp	r2, r3
 801c54e:	d005      	beq.n	801c55c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 801c550:	2301      	movs	r3, #1
 801c552:	e086      	b.n	801c662 <HAL_RCC_ClockConfig+0x34e>
 801c554:	52002000 	.word	0x52002000
 801c558:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 801c55c:	687b      	ldr	r3, [r7, #4]
 801c55e:	681b      	ldr	r3, [r3, #0]
 801c560:	f003 0304 	and.w	r3, r3, #4
 801c564:	2b00      	cmp	r3, #0
 801c566:	d010      	beq.n	801c58a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 801c568:	687b      	ldr	r3, [r7, #4]
 801c56a:	691a      	ldr	r2, [r3, #16]
 801c56c:	4b3f      	ldr	r3, [pc, #252]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c56e:	699b      	ldr	r3, [r3, #24]
 801c570:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c574:	429a      	cmp	r2, r3
 801c576:	d208      	bcs.n	801c58a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 801c578:	4b3c      	ldr	r3, [pc, #240]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c57a:	699b      	ldr	r3, [r3, #24]
 801c57c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c580:	687b      	ldr	r3, [r7, #4]
 801c582:	691b      	ldr	r3, [r3, #16]
 801c584:	4939      	ldr	r1, [pc, #228]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c586:	4313      	orrs	r3, r2
 801c588:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801c58a:	687b      	ldr	r3, [r7, #4]
 801c58c:	681b      	ldr	r3, [r3, #0]
 801c58e:	f003 0308 	and.w	r3, r3, #8
 801c592:	2b00      	cmp	r3, #0
 801c594:	d010      	beq.n	801c5b8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 801c596:	687b      	ldr	r3, [r7, #4]
 801c598:	695a      	ldr	r2, [r3, #20]
 801c59a:	4b34      	ldr	r3, [pc, #208]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c59c:	69db      	ldr	r3, [r3, #28]
 801c59e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c5a2:	429a      	cmp	r2, r3
 801c5a4:	d208      	bcs.n	801c5b8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 801c5a6:	4b31      	ldr	r3, [pc, #196]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c5a8:	69db      	ldr	r3, [r3, #28]
 801c5aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c5ae:	687b      	ldr	r3, [r7, #4]
 801c5b0:	695b      	ldr	r3, [r3, #20]
 801c5b2:	492e      	ldr	r1, [pc, #184]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c5b4:	4313      	orrs	r3, r2
 801c5b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801c5b8:	687b      	ldr	r3, [r7, #4]
 801c5ba:	681b      	ldr	r3, [r3, #0]
 801c5bc:	f003 0310 	and.w	r3, r3, #16
 801c5c0:	2b00      	cmp	r3, #0
 801c5c2:	d010      	beq.n	801c5e6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 801c5c4:	687b      	ldr	r3, [r7, #4]
 801c5c6:	699a      	ldr	r2, [r3, #24]
 801c5c8:	4b28      	ldr	r3, [pc, #160]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c5ca:	69db      	ldr	r3, [r3, #28]
 801c5cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 801c5d0:	429a      	cmp	r2, r3
 801c5d2:	d208      	bcs.n	801c5e6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 801c5d4:	4b25      	ldr	r3, [pc, #148]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c5d6:	69db      	ldr	r3, [r3, #28]
 801c5d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 801c5dc:	687b      	ldr	r3, [r7, #4]
 801c5de:	699b      	ldr	r3, [r3, #24]
 801c5e0:	4922      	ldr	r1, [pc, #136]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c5e2:	4313      	orrs	r3, r2
 801c5e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 801c5e6:	687b      	ldr	r3, [r7, #4]
 801c5e8:	681b      	ldr	r3, [r3, #0]
 801c5ea:	f003 0320 	and.w	r3, r3, #32
 801c5ee:	2b00      	cmp	r3, #0
 801c5f0:	d010      	beq.n	801c614 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 801c5f2:	687b      	ldr	r3, [r7, #4]
 801c5f4:	69da      	ldr	r2, [r3, #28]
 801c5f6:	4b1d      	ldr	r3, [pc, #116]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c5f8:	6a1b      	ldr	r3, [r3, #32]
 801c5fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c5fe:	429a      	cmp	r2, r3
 801c600:	d208      	bcs.n	801c614 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 801c602:	4b1a      	ldr	r3, [pc, #104]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c604:	6a1b      	ldr	r3, [r3, #32]
 801c606:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c60a:	687b      	ldr	r3, [r7, #4]
 801c60c:	69db      	ldr	r3, [r3, #28]
 801c60e:	4917      	ldr	r1, [pc, #92]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c610:	4313      	orrs	r3, r2
 801c612:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 801c614:	f000 f834 	bl	801c680 <HAL_RCC_GetSysClockFreq>
 801c618:	4602      	mov	r2, r0
 801c61a:	4b14      	ldr	r3, [pc, #80]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c61c:	699b      	ldr	r3, [r3, #24]
 801c61e:	0a1b      	lsrs	r3, r3, #8
 801c620:	f003 030f 	and.w	r3, r3, #15
 801c624:	4912      	ldr	r1, [pc, #72]	@ (801c670 <HAL_RCC_ClockConfig+0x35c>)
 801c626:	5ccb      	ldrb	r3, [r1, r3]
 801c628:	f003 031f 	and.w	r3, r3, #31
 801c62c:	fa22 f303 	lsr.w	r3, r2, r3
 801c630:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 801c632:	4b0e      	ldr	r3, [pc, #56]	@ (801c66c <HAL_RCC_ClockConfig+0x358>)
 801c634:	699b      	ldr	r3, [r3, #24]
 801c636:	f003 030f 	and.w	r3, r3, #15
 801c63a:	4a0d      	ldr	r2, [pc, #52]	@ (801c670 <HAL_RCC_ClockConfig+0x35c>)
 801c63c:	5cd3      	ldrb	r3, [r2, r3]
 801c63e:	f003 031f 	and.w	r3, r3, #31
 801c642:	693a      	ldr	r2, [r7, #16]
 801c644:	fa22 f303 	lsr.w	r3, r2, r3
 801c648:	4a0a      	ldr	r2, [pc, #40]	@ (801c674 <HAL_RCC_ClockConfig+0x360>)
 801c64a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 801c64c:	4a0a      	ldr	r2, [pc, #40]	@ (801c678 <HAL_RCC_ClockConfig+0x364>)
 801c64e:	693b      	ldr	r3, [r7, #16]
 801c650:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 801c652:	4b0a      	ldr	r3, [pc, #40]	@ (801c67c <HAL_RCC_ClockConfig+0x368>)
 801c654:	681b      	ldr	r3, [r3, #0]
 801c656:	4618      	mov	r0, r3
 801c658:	f7fc f9aa 	bl	80189b0 <HAL_InitTick>
 801c65c:	4603      	mov	r3, r0
 801c65e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 801c660:	7bfb      	ldrb	r3, [r7, #15]
}
 801c662:	4618      	mov	r0, r3
 801c664:	3718      	adds	r7, #24
 801c666:	46bd      	mov	sp, r7
 801c668:	bd80      	pop	{r7, pc}
 801c66a:	bf00      	nop
 801c66c:	58024400 	.word	0x58024400
 801c670:	080263e4 	.word	0x080263e4
 801c674:	240148dc 	.word	0x240148dc
 801c678:	240148d8 	.word	0x240148d8
 801c67c:	240149e4 	.word	0x240149e4

0801c680 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801c680:	b480      	push	{r7}
 801c682:	b089      	sub	sp, #36	@ 0x24
 801c684:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 801c686:	4bb3      	ldr	r3, [pc, #716]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c688:	691b      	ldr	r3, [r3, #16]
 801c68a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801c68e:	2b18      	cmp	r3, #24
 801c690:	f200 8155 	bhi.w	801c93e <HAL_RCC_GetSysClockFreq+0x2be>
 801c694:	a201      	add	r2, pc, #4	@ (adr r2, 801c69c <HAL_RCC_GetSysClockFreq+0x1c>)
 801c696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c69a:	bf00      	nop
 801c69c:	0801c701 	.word	0x0801c701
 801c6a0:	0801c93f 	.word	0x0801c93f
 801c6a4:	0801c93f 	.word	0x0801c93f
 801c6a8:	0801c93f 	.word	0x0801c93f
 801c6ac:	0801c93f 	.word	0x0801c93f
 801c6b0:	0801c93f 	.word	0x0801c93f
 801c6b4:	0801c93f 	.word	0x0801c93f
 801c6b8:	0801c93f 	.word	0x0801c93f
 801c6bc:	0801c727 	.word	0x0801c727
 801c6c0:	0801c93f 	.word	0x0801c93f
 801c6c4:	0801c93f 	.word	0x0801c93f
 801c6c8:	0801c93f 	.word	0x0801c93f
 801c6cc:	0801c93f 	.word	0x0801c93f
 801c6d0:	0801c93f 	.word	0x0801c93f
 801c6d4:	0801c93f 	.word	0x0801c93f
 801c6d8:	0801c93f 	.word	0x0801c93f
 801c6dc:	0801c72d 	.word	0x0801c72d
 801c6e0:	0801c93f 	.word	0x0801c93f
 801c6e4:	0801c93f 	.word	0x0801c93f
 801c6e8:	0801c93f 	.word	0x0801c93f
 801c6ec:	0801c93f 	.word	0x0801c93f
 801c6f0:	0801c93f 	.word	0x0801c93f
 801c6f4:	0801c93f 	.word	0x0801c93f
 801c6f8:	0801c93f 	.word	0x0801c93f
 801c6fc:	0801c733 	.word	0x0801c733
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801c700:	4b94      	ldr	r3, [pc, #592]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c702:	681b      	ldr	r3, [r3, #0]
 801c704:	f003 0320 	and.w	r3, r3, #32
 801c708:	2b00      	cmp	r3, #0
 801c70a:	d009      	beq.n	801c720 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801c70c:	4b91      	ldr	r3, [pc, #580]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c70e:	681b      	ldr	r3, [r3, #0]
 801c710:	08db      	lsrs	r3, r3, #3
 801c712:	f003 0303 	and.w	r3, r3, #3
 801c716:	4a90      	ldr	r2, [pc, #576]	@ (801c958 <HAL_RCC_GetSysClockFreq+0x2d8>)
 801c718:	fa22 f303 	lsr.w	r3, r2, r3
 801c71c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 801c71e:	e111      	b.n	801c944 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 801c720:	4b8d      	ldr	r3, [pc, #564]	@ (801c958 <HAL_RCC_GetSysClockFreq+0x2d8>)
 801c722:	61bb      	str	r3, [r7, #24]
      break;
 801c724:	e10e      	b.n	801c944 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 801c726:	4b8d      	ldr	r3, [pc, #564]	@ (801c95c <HAL_RCC_GetSysClockFreq+0x2dc>)
 801c728:	61bb      	str	r3, [r7, #24]
      break;
 801c72a:	e10b      	b.n	801c944 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 801c72c:	4b8c      	ldr	r3, [pc, #560]	@ (801c960 <HAL_RCC_GetSysClockFreq+0x2e0>)
 801c72e:	61bb      	str	r3, [r7, #24]
      break;
 801c730:	e108      	b.n	801c944 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801c732:	4b88      	ldr	r3, [pc, #544]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c736:	f003 0303 	and.w	r3, r3, #3
 801c73a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 801c73c:	4b85      	ldr	r3, [pc, #532]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c73e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c740:	091b      	lsrs	r3, r3, #4
 801c742:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801c746:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 801c748:	4b82      	ldr	r3, [pc, #520]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c74a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c74c:	f003 0301 	and.w	r3, r3, #1
 801c750:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 801c752:	4b80      	ldr	r3, [pc, #512]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c756:	08db      	lsrs	r3, r3, #3
 801c758:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c75c:	68fa      	ldr	r2, [r7, #12]
 801c75e:	fb02 f303 	mul.w	r3, r2, r3
 801c762:	ee07 3a90 	vmov	s15, r3
 801c766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c76a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 801c76e:	693b      	ldr	r3, [r7, #16]
 801c770:	2b00      	cmp	r3, #0
 801c772:	f000 80e1 	beq.w	801c938 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 801c776:	697b      	ldr	r3, [r7, #20]
 801c778:	2b02      	cmp	r3, #2
 801c77a:	f000 8083 	beq.w	801c884 <HAL_RCC_GetSysClockFreq+0x204>
 801c77e:	697b      	ldr	r3, [r7, #20]
 801c780:	2b02      	cmp	r3, #2
 801c782:	f200 80a1 	bhi.w	801c8c8 <HAL_RCC_GetSysClockFreq+0x248>
 801c786:	697b      	ldr	r3, [r7, #20]
 801c788:	2b00      	cmp	r3, #0
 801c78a:	d003      	beq.n	801c794 <HAL_RCC_GetSysClockFreq+0x114>
 801c78c:	697b      	ldr	r3, [r7, #20]
 801c78e:	2b01      	cmp	r3, #1
 801c790:	d056      	beq.n	801c840 <HAL_RCC_GetSysClockFreq+0x1c0>
 801c792:	e099      	b.n	801c8c8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801c794:	4b6f      	ldr	r3, [pc, #444]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c796:	681b      	ldr	r3, [r3, #0]
 801c798:	f003 0320 	and.w	r3, r3, #32
 801c79c:	2b00      	cmp	r3, #0
 801c79e:	d02d      	beq.n	801c7fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801c7a0:	4b6c      	ldr	r3, [pc, #432]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c7a2:	681b      	ldr	r3, [r3, #0]
 801c7a4:	08db      	lsrs	r3, r3, #3
 801c7a6:	f003 0303 	and.w	r3, r3, #3
 801c7aa:	4a6b      	ldr	r2, [pc, #428]	@ (801c958 <HAL_RCC_GetSysClockFreq+0x2d8>)
 801c7ac:	fa22 f303 	lsr.w	r3, r2, r3
 801c7b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801c7b2:	687b      	ldr	r3, [r7, #4]
 801c7b4:	ee07 3a90 	vmov	s15, r3
 801c7b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801c7bc:	693b      	ldr	r3, [r7, #16]
 801c7be:	ee07 3a90 	vmov	s15, r3
 801c7c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c7c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801c7ca:	4b62      	ldr	r3, [pc, #392]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c7cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c7ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801c7d2:	ee07 3a90 	vmov	s15, r3
 801c7d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801c7da:	ed97 6a02 	vldr	s12, [r7, #8]
 801c7de:	eddf 5a61 	vldr	s11, [pc, #388]	@ 801c964 <HAL_RCC_GetSysClockFreq+0x2e4>
 801c7e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801c7e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801c7ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c7ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c7f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c7f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 801c7fa:	e087      	b.n	801c90c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801c7fc:	693b      	ldr	r3, [r7, #16]
 801c7fe:	ee07 3a90 	vmov	s15, r3
 801c802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c806:	eddf 6a58 	vldr	s13, [pc, #352]	@ 801c968 <HAL_RCC_GetSysClockFreq+0x2e8>
 801c80a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801c80e:	4b51      	ldr	r3, [pc, #324]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801c816:	ee07 3a90 	vmov	s15, r3
 801c81a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801c81e:	ed97 6a02 	vldr	s12, [r7, #8]
 801c822:	eddf 5a50 	vldr	s11, [pc, #320]	@ 801c964 <HAL_RCC_GetSysClockFreq+0x2e4>
 801c826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801c82a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801c82e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c836:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c83a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 801c83e:	e065      	b.n	801c90c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801c840:	693b      	ldr	r3, [r7, #16]
 801c842:	ee07 3a90 	vmov	s15, r3
 801c846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c84a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 801c96c <HAL_RCC_GetSysClockFreq+0x2ec>
 801c84e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801c852:	4b40      	ldr	r3, [pc, #256]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801c85a:	ee07 3a90 	vmov	s15, r3
 801c85e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801c862:	ed97 6a02 	vldr	s12, [r7, #8]
 801c866:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 801c964 <HAL_RCC_GetSysClockFreq+0x2e4>
 801c86a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801c86e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801c872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c87a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c87e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 801c882:	e043      	b.n	801c90c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801c884:	693b      	ldr	r3, [r7, #16]
 801c886:	ee07 3a90 	vmov	s15, r3
 801c88a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c88e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 801c970 <HAL_RCC_GetSysClockFreq+0x2f0>
 801c892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801c896:	4b2f      	ldr	r3, [pc, #188]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c89a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801c89e:	ee07 3a90 	vmov	s15, r3
 801c8a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801c8a6:	ed97 6a02 	vldr	s12, [r7, #8]
 801c8aa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 801c964 <HAL_RCC_GetSysClockFreq+0x2e4>
 801c8ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801c8b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801c8b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c8ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c8be:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c8c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 801c8c6:	e021      	b.n	801c90c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801c8c8:	693b      	ldr	r3, [r7, #16]
 801c8ca:	ee07 3a90 	vmov	s15, r3
 801c8ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c8d2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801c96c <HAL_RCC_GetSysClockFreq+0x2ec>
 801c8d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801c8da:	4b1e      	ldr	r3, [pc, #120]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c8dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c8de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801c8e2:	ee07 3a90 	vmov	s15, r3
 801c8e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801c8ea:	ed97 6a02 	vldr	s12, [r7, #8]
 801c8ee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 801c964 <HAL_RCC_GetSysClockFreq+0x2e4>
 801c8f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801c8f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801c8fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c8fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c902:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c906:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 801c90a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 801c90c:	4b11      	ldr	r3, [pc, #68]	@ (801c954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801c90e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c910:	0a5b      	lsrs	r3, r3, #9
 801c912:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801c916:	3301      	adds	r3, #1
 801c918:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 801c91a:	683b      	ldr	r3, [r7, #0]
 801c91c:	ee07 3a90 	vmov	s15, r3
 801c920:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801c924:	edd7 6a07 	vldr	s13, [r7, #28]
 801c928:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801c92c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801c930:	ee17 3a90 	vmov	r3, s15
 801c934:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 801c936:	e005      	b.n	801c944 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 801c938:	2300      	movs	r3, #0
 801c93a:	61bb      	str	r3, [r7, #24]
      break;
 801c93c:	e002      	b.n	801c944 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 801c93e:	4b07      	ldr	r3, [pc, #28]	@ (801c95c <HAL_RCC_GetSysClockFreq+0x2dc>)
 801c940:	61bb      	str	r3, [r7, #24]
      break;
 801c942:	bf00      	nop
  }

  return sysclockfreq;
 801c944:	69bb      	ldr	r3, [r7, #24]
}
 801c946:	4618      	mov	r0, r3
 801c948:	3724      	adds	r7, #36	@ 0x24
 801c94a:	46bd      	mov	sp, r7
 801c94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c950:	4770      	bx	lr
 801c952:	bf00      	nop
 801c954:	58024400 	.word	0x58024400
 801c958:	03d09000 	.word	0x03d09000
 801c95c:	003d0900 	.word	0x003d0900
 801c960:	017d7840 	.word	0x017d7840
 801c964:	46000000 	.word	0x46000000
 801c968:	4c742400 	.word	0x4c742400
 801c96c:	4a742400 	.word	0x4a742400
 801c970:	4bbebc20 	.word	0x4bbebc20

0801c974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801c974:	b580      	push	{r7, lr}
 801c976:	b082      	sub	sp, #8
 801c978:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 801c97a:	f7ff fe81 	bl	801c680 <HAL_RCC_GetSysClockFreq>
 801c97e:	4602      	mov	r2, r0
 801c980:	4b10      	ldr	r3, [pc, #64]	@ (801c9c4 <HAL_RCC_GetHCLKFreq+0x50>)
 801c982:	699b      	ldr	r3, [r3, #24]
 801c984:	0a1b      	lsrs	r3, r3, #8
 801c986:	f003 030f 	and.w	r3, r3, #15
 801c98a:	490f      	ldr	r1, [pc, #60]	@ (801c9c8 <HAL_RCC_GetHCLKFreq+0x54>)
 801c98c:	5ccb      	ldrb	r3, [r1, r3]
 801c98e:	f003 031f 	and.w	r3, r3, #31
 801c992:	fa22 f303 	lsr.w	r3, r2, r3
 801c996:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 801c998:	4b0a      	ldr	r3, [pc, #40]	@ (801c9c4 <HAL_RCC_GetHCLKFreq+0x50>)
 801c99a:	699b      	ldr	r3, [r3, #24]
 801c99c:	f003 030f 	and.w	r3, r3, #15
 801c9a0:	4a09      	ldr	r2, [pc, #36]	@ (801c9c8 <HAL_RCC_GetHCLKFreq+0x54>)
 801c9a2:	5cd3      	ldrb	r3, [r2, r3]
 801c9a4:	f003 031f 	and.w	r3, r3, #31
 801c9a8:	687a      	ldr	r2, [r7, #4]
 801c9aa:	fa22 f303 	lsr.w	r3, r2, r3
 801c9ae:	4a07      	ldr	r2, [pc, #28]	@ (801c9cc <HAL_RCC_GetHCLKFreq+0x58>)
 801c9b0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 801c9b2:	4a07      	ldr	r2, [pc, #28]	@ (801c9d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 801c9b4:	687b      	ldr	r3, [r7, #4]
 801c9b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 801c9b8:	4b04      	ldr	r3, [pc, #16]	@ (801c9cc <HAL_RCC_GetHCLKFreq+0x58>)
 801c9ba:	681b      	ldr	r3, [r3, #0]
}
 801c9bc:	4618      	mov	r0, r3
 801c9be:	3708      	adds	r7, #8
 801c9c0:	46bd      	mov	sp, r7
 801c9c2:	bd80      	pop	{r7, pc}
 801c9c4:	58024400 	.word	0x58024400
 801c9c8:	080263e4 	.word	0x080263e4
 801c9cc:	240148dc 	.word	0x240148dc
 801c9d0:	240148d8 	.word	0x240148d8

0801c9d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801c9d4:	b580      	push	{r7, lr}
 801c9d6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 801c9d8:	f7ff ffcc 	bl	801c974 <HAL_RCC_GetHCLKFreq>
 801c9dc:	4602      	mov	r2, r0
 801c9de:	4b06      	ldr	r3, [pc, #24]	@ (801c9f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 801c9e0:	69db      	ldr	r3, [r3, #28]
 801c9e2:	091b      	lsrs	r3, r3, #4
 801c9e4:	f003 0307 	and.w	r3, r3, #7
 801c9e8:	4904      	ldr	r1, [pc, #16]	@ (801c9fc <HAL_RCC_GetPCLK1Freq+0x28>)
 801c9ea:	5ccb      	ldrb	r3, [r1, r3]
 801c9ec:	f003 031f 	and.w	r3, r3, #31
 801c9f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 801c9f4:	4618      	mov	r0, r3
 801c9f6:	bd80      	pop	{r7, pc}
 801c9f8:	58024400 	.word	0x58024400
 801c9fc:	080263e4 	.word	0x080263e4

0801ca00 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 801ca00:	b480      	push	{r7}
 801ca02:	b083      	sub	sp, #12
 801ca04:	af00      	add	r7, sp, #0
 801ca06:	6078      	str	r0, [r7, #4]
 801ca08:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 801ca0a:	687b      	ldr	r3, [r7, #4]
 801ca0c:	223f      	movs	r2, #63	@ 0x3f
 801ca0e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 801ca10:	4b1a      	ldr	r3, [pc, #104]	@ (801ca7c <HAL_RCC_GetClockConfig+0x7c>)
 801ca12:	691b      	ldr	r3, [r3, #16]
 801ca14:	f003 0207 	and.w	r2, r3, #7
 801ca18:	687b      	ldr	r3, [r7, #4]
 801ca1a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 801ca1c:	4b17      	ldr	r3, [pc, #92]	@ (801ca7c <HAL_RCC_GetClockConfig+0x7c>)
 801ca1e:	699b      	ldr	r3, [r3, #24]
 801ca20:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 801ca24:	687b      	ldr	r3, [r7, #4]
 801ca26:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 801ca28:	4b14      	ldr	r3, [pc, #80]	@ (801ca7c <HAL_RCC_GetClockConfig+0x7c>)
 801ca2a:	699b      	ldr	r3, [r3, #24]
 801ca2c:	f003 020f 	and.w	r2, r3, #15
 801ca30:	687b      	ldr	r3, [r7, #4]
 801ca32:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 801ca34:	4b11      	ldr	r3, [pc, #68]	@ (801ca7c <HAL_RCC_GetClockConfig+0x7c>)
 801ca36:	699b      	ldr	r3, [r3, #24]
 801ca38:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 801ca3c:	687b      	ldr	r3, [r7, #4]
 801ca3e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 801ca40:	4b0e      	ldr	r3, [pc, #56]	@ (801ca7c <HAL_RCC_GetClockConfig+0x7c>)
 801ca42:	69db      	ldr	r3, [r3, #28]
 801ca44:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 801ca48:	687b      	ldr	r3, [r7, #4]
 801ca4a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 801ca4c:	4b0b      	ldr	r3, [pc, #44]	@ (801ca7c <HAL_RCC_GetClockConfig+0x7c>)
 801ca4e:	69db      	ldr	r3, [r3, #28]
 801ca50:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801ca54:	687b      	ldr	r3, [r7, #4]
 801ca56:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 801ca58:	4b08      	ldr	r3, [pc, #32]	@ (801ca7c <HAL_RCC_GetClockConfig+0x7c>)
 801ca5a:	6a1b      	ldr	r3, [r3, #32]
 801ca5c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 801ca60:	687b      	ldr	r3, [r7, #4]
 801ca62:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 801ca64:	4b06      	ldr	r3, [pc, #24]	@ (801ca80 <HAL_RCC_GetClockConfig+0x80>)
 801ca66:	681b      	ldr	r3, [r3, #0]
 801ca68:	f003 020f 	and.w	r2, r3, #15
 801ca6c:	683b      	ldr	r3, [r7, #0]
 801ca6e:	601a      	str	r2, [r3, #0]
}
 801ca70:	bf00      	nop
 801ca72:	370c      	adds	r7, #12
 801ca74:	46bd      	mov	sp, r7
 801ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ca7a:	4770      	bx	lr
 801ca7c:	58024400 	.word	0x58024400
 801ca80:	52002000 	.word	0x52002000

0801ca84 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 801ca84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801ca88:	b0ca      	sub	sp, #296	@ 0x128
 801ca8a:	af00      	add	r7, sp, #0
 801ca8c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 801ca90:	2300      	movs	r3, #0
 801ca92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801ca96:	2300      	movs	r3, #0
 801ca98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 801ca9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801caa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caa4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 801caa8:	2500      	movs	r5, #0
 801caaa:	ea54 0305 	orrs.w	r3, r4, r5
 801caae:	d049      	beq.n	801cb44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 801cab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cab4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801cab6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801caba:	d02f      	beq.n	801cb1c <HAL_RCCEx_PeriphCLKConfig+0x98>
 801cabc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801cac0:	d828      	bhi.n	801cb14 <HAL_RCCEx_PeriphCLKConfig+0x90>
 801cac2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801cac6:	d01a      	beq.n	801cafe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 801cac8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801cacc:	d822      	bhi.n	801cb14 <HAL_RCCEx_PeriphCLKConfig+0x90>
 801cace:	2b00      	cmp	r3, #0
 801cad0:	d003      	beq.n	801cada <HAL_RCCEx_PeriphCLKConfig+0x56>
 801cad2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801cad6:	d007      	beq.n	801cae8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 801cad8:	e01c      	b.n	801cb14 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801cada:	4bb8      	ldr	r3, [pc, #736]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cadc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801cade:	4ab7      	ldr	r2, [pc, #732]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801cae4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 801cae6:	e01a      	b.n	801cb1e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801cae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801caec:	3308      	adds	r3, #8
 801caee:	2102      	movs	r1, #2
 801caf0:	4618      	mov	r0, r3
 801caf2:	f002 fb61 	bl	801f1b8 <RCCEx_PLL2_Config>
 801caf6:	4603      	mov	r3, r0
 801caf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 801cafc:	e00f      	b.n	801cb1e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801cafe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cb02:	3328      	adds	r3, #40	@ 0x28
 801cb04:	2102      	movs	r1, #2
 801cb06:	4618      	mov	r0, r3
 801cb08:	f002 fc08 	bl	801f31c <RCCEx_PLL3_Config>
 801cb0c:	4603      	mov	r3, r0
 801cb0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 801cb12:	e004      	b.n	801cb1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801cb14:	2301      	movs	r3, #1
 801cb16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801cb1a:	e000      	b.n	801cb1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 801cb1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801cb1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cb22:	2b00      	cmp	r3, #0
 801cb24:	d10a      	bne.n	801cb3c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 801cb26:	4ba5      	ldr	r3, [pc, #660]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cb28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801cb2a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 801cb2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cb32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801cb34:	4aa1      	ldr	r2, [pc, #644]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cb36:	430b      	orrs	r3, r1
 801cb38:	6513      	str	r3, [r2, #80]	@ 0x50
 801cb3a:	e003      	b.n	801cb44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801cb3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cb40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 801cb44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb4c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 801cb50:	f04f 0900 	mov.w	r9, #0
 801cb54:	ea58 0309 	orrs.w	r3, r8, r9
 801cb58:	d047      	beq.n	801cbea <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 801cb5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cb5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801cb60:	2b04      	cmp	r3, #4
 801cb62:	d82a      	bhi.n	801cbba <HAL_RCCEx_PeriphCLKConfig+0x136>
 801cb64:	a201      	add	r2, pc, #4	@ (adr r2, 801cb6c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 801cb66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cb6a:	bf00      	nop
 801cb6c:	0801cb81 	.word	0x0801cb81
 801cb70:	0801cb8f 	.word	0x0801cb8f
 801cb74:	0801cba5 	.word	0x0801cba5
 801cb78:	0801cbc3 	.word	0x0801cbc3
 801cb7c:	0801cbc3 	.word	0x0801cbc3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801cb80:	4b8e      	ldr	r3, [pc, #568]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cb82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801cb84:	4a8d      	ldr	r2, [pc, #564]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cb86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801cb8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801cb8c:	e01a      	b.n	801cbc4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801cb8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cb92:	3308      	adds	r3, #8
 801cb94:	2100      	movs	r1, #0
 801cb96:	4618      	mov	r0, r3
 801cb98:	f002 fb0e 	bl	801f1b8 <RCCEx_PLL2_Config>
 801cb9c:	4603      	mov	r3, r0
 801cb9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801cba2:	e00f      	b.n	801cbc4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801cba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cba8:	3328      	adds	r3, #40	@ 0x28
 801cbaa:	2100      	movs	r1, #0
 801cbac:	4618      	mov	r0, r3
 801cbae:	f002 fbb5 	bl	801f31c <RCCEx_PLL3_Config>
 801cbb2:	4603      	mov	r3, r0
 801cbb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801cbb8:	e004      	b.n	801cbc4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801cbba:	2301      	movs	r3, #1
 801cbbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801cbc0:	e000      	b.n	801cbc4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 801cbc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 801cbc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cbc8:	2b00      	cmp	r3, #0
 801cbca:	d10a      	bne.n	801cbe2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 801cbcc:	4b7b      	ldr	r3, [pc, #492]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cbce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801cbd0:	f023 0107 	bic.w	r1, r3, #7
 801cbd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cbd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801cbda:	4a78      	ldr	r2, [pc, #480]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cbdc:	430b      	orrs	r3, r1
 801cbde:	6513      	str	r3, [r2, #80]	@ 0x50
 801cbe0:	e003      	b.n	801cbea <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801cbe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cbe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 801cbea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cbee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbf2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 801cbf6:	f04f 0b00 	mov.w	fp, #0
 801cbfa:	ea5a 030b 	orrs.w	r3, sl, fp
 801cbfe:	d04c      	beq.n	801cc9a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 801cc00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cc04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801cc06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801cc0a:	d030      	beq.n	801cc6e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 801cc0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801cc10:	d829      	bhi.n	801cc66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 801cc12:	2bc0      	cmp	r3, #192	@ 0xc0
 801cc14:	d02d      	beq.n	801cc72 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 801cc16:	2bc0      	cmp	r3, #192	@ 0xc0
 801cc18:	d825      	bhi.n	801cc66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 801cc1a:	2b80      	cmp	r3, #128	@ 0x80
 801cc1c:	d018      	beq.n	801cc50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 801cc1e:	2b80      	cmp	r3, #128	@ 0x80
 801cc20:	d821      	bhi.n	801cc66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 801cc22:	2b00      	cmp	r3, #0
 801cc24:	d002      	beq.n	801cc2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 801cc26:	2b40      	cmp	r3, #64	@ 0x40
 801cc28:	d007      	beq.n	801cc3a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 801cc2a:	e01c      	b.n	801cc66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801cc2c:	4b63      	ldr	r3, [pc, #396]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cc2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801cc30:	4a62      	ldr	r2, [pc, #392]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cc32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801cc36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 801cc38:	e01c      	b.n	801cc74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801cc3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cc3e:	3308      	adds	r3, #8
 801cc40:	2100      	movs	r1, #0
 801cc42:	4618      	mov	r0, r3
 801cc44:	f002 fab8 	bl	801f1b8 <RCCEx_PLL2_Config>
 801cc48:	4603      	mov	r3, r0
 801cc4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 801cc4e:	e011      	b.n	801cc74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801cc50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cc54:	3328      	adds	r3, #40	@ 0x28
 801cc56:	2100      	movs	r1, #0
 801cc58:	4618      	mov	r0, r3
 801cc5a:	f002 fb5f 	bl	801f31c <RCCEx_PLL3_Config>
 801cc5e:	4603      	mov	r3, r0
 801cc60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 801cc64:	e006      	b.n	801cc74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801cc66:	2301      	movs	r3, #1
 801cc68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801cc6c:	e002      	b.n	801cc74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 801cc6e:	bf00      	nop
 801cc70:	e000      	b.n	801cc74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 801cc72:	bf00      	nop
    }

    if (ret == HAL_OK)
 801cc74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cc78:	2b00      	cmp	r3, #0
 801cc7a:	d10a      	bne.n	801cc92 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 801cc7c:	4b4f      	ldr	r3, [pc, #316]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cc7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801cc80:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 801cc84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cc88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801cc8a:	4a4c      	ldr	r2, [pc, #304]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cc8c:	430b      	orrs	r3, r1
 801cc8e:	6513      	str	r3, [r2, #80]	@ 0x50
 801cc90:	e003      	b.n	801cc9a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801cc92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cc96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 801cc9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cc9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cca2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 801cca6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 801ccaa:	2300      	movs	r3, #0
 801ccac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 801ccb0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 801ccb4:	460b      	mov	r3, r1
 801ccb6:	4313      	orrs	r3, r2
 801ccb8:	d053      	beq.n	801cd62 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 801ccba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ccbe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801ccc2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801ccc6:	d035      	beq.n	801cd34 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 801ccc8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801cccc:	d82e      	bhi.n	801cd2c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 801ccce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801ccd2:	d031      	beq.n	801cd38 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 801ccd4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801ccd8:	d828      	bhi.n	801cd2c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 801ccda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801ccde:	d01a      	beq.n	801cd16 <HAL_RCCEx_PeriphCLKConfig+0x292>
 801cce0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801cce4:	d822      	bhi.n	801cd2c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 801cce6:	2b00      	cmp	r3, #0
 801cce8:	d003      	beq.n	801ccf2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 801ccea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801ccee:	d007      	beq.n	801cd00 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 801ccf0:	e01c      	b.n	801cd2c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801ccf2:	4b32      	ldr	r3, [pc, #200]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801ccf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ccf6:	4a31      	ldr	r2, [pc, #196]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801ccf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801ccfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801ccfe:	e01c      	b.n	801cd3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801cd00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cd04:	3308      	adds	r3, #8
 801cd06:	2100      	movs	r1, #0
 801cd08:	4618      	mov	r0, r3
 801cd0a:	f002 fa55 	bl	801f1b8 <RCCEx_PLL2_Config>
 801cd0e:	4603      	mov	r3, r0
 801cd10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 801cd14:	e011      	b.n	801cd3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801cd16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cd1a:	3328      	adds	r3, #40	@ 0x28
 801cd1c:	2100      	movs	r1, #0
 801cd1e:	4618      	mov	r0, r3
 801cd20:	f002 fafc 	bl	801f31c <RCCEx_PLL3_Config>
 801cd24:	4603      	mov	r3, r0
 801cd26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801cd2a:	e006      	b.n	801cd3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 801cd2c:	2301      	movs	r3, #1
 801cd2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801cd32:	e002      	b.n	801cd3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 801cd34:	bf00      	nop
 801cd36:	e000      	b.n	801cd3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 801cd38:	bf00      	nop
    }

    if (ret == HAL_OK)
 801cd3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cd3e:	2b00      	cmp	r3, #0
 801cd40:	d10b      	bne.n	801cd5a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 801cd42:	4b1e      	ldr	r3, [pc, #120]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cd44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801cd46:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 801cd4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cd4e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801cd52:	4a1a      	ldr	r2, [pc, #104]	@ (801cdbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801cd54:	430b      	orrs	r3, r1
 801cd56:	6593      	str	r3, [r2, #88]	@ 0x58
 801cd58:	e003      	b.n	801cd62 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801cd5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cd5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 801cd62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cd66:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd6a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 801cd6e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 801cd72:	2300      	movs	r3, #0
 801cd74:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 801cd78:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 801cd7c:	460b      	mov	r3, r1
 801cd7e:	4313      	orrs	r3, r2
 801cd80:	d056      	beq.n	801ce30 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 801cd82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cd86:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801cd8a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801cd8e:	d038      	beq.n	801ce02 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 801cd90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801cd94:	d831      	bhi.n	801cdfa <HAL_RCCEx_PeriphCLKConfig+0x376>
 801cd96:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 801cd9a:	d034      	beq.n	801ce06 <HAL_RCCEx_PeriphCLKConfig+0x382>
 801cd9c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 801cda0:	d82b      	bhi.n	801cdfa <HAL_RCCEx_PeriphCLKConfig+0x376>
 801cda2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801cda6:	d01d      	beq.n	801cde4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 801cda8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801cdac:	d825      	bhi.n	801cdfa <HAL_RCCEx_PeriphCLKConfig+0x376>
 801cdae:	2b00      	cmp	r3, #0
 801cdb0:	d006      	beq.n	801cdc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 801cdb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801cdb6:	d00a      	beq.n	801cdce <HAL_RCCEx_PeriphCLKConfig+0x34a>
 801cdb8:	e01f      	b.n	801cdfa <HAL_RCCEx_PeriphCLKConfig+0x376>
 801cdba:	bf00      	nop
 801cdbc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801cdc0:	4ba2      	ldr	r3, [pc, #648]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801cdc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801cdc4:	4aa1      	ldr	r2, [pc, #644]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801cdc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801cdca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801cdcc:	e01c      	b.n	801ce08 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801cdce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cdd2:	3308      	adds	r3, #8
 801cdd4:	2100      	movs	r1, #0
 801cdd6:	4618      	mov	r0, r3
 801cdd8:	f002 f9ee 	bl	801f1b8 <RCCEx_PLL2_Config>
 801cddc:	4603      	mov	r3, r0
 801cdde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 801cde2:	e011      	b.n	801ce08 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801cde4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cde8:	3328      	adds	r3, #40	@ 0x28
 801cdea:	2100      	movs	r1, #0
 801cdec:	4618      	mov	r0, r3
 801cdee:	f002 fa95 	bl	801f31c <RCCEx_PLL3_Config>
 801cdf2:	4603      	mov	r3, r0
 801cdf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801cdf8:	e006      	b.n	801ce08 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 801cdfa:	2301      	movs	r3, #1
 801cdfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801ce00:	e002      	b.n	801ce08 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 801ce02:	bf00      	nop
 801ce04:	e000      	b.n	801ce08 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 801ce06:	bf00      	nop
    }

    if (ret == HAL_OK)
 801ce08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801ce0c:	2b00      	cmp	r3, #0
 801ce0e:	d10b      	bne.n	801ce28 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 801ce10:	4b8e      	ldr	r3, [pc, #568]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801ce12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ce14:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 801ce18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ce1c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801ce20:	4a8a      	ldr	r2, [pc, #552]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801ce22:	430b      	orrs	r3, r1
 801ce24:	6593      	str	r3, [r2, #88]	@ 0x58
 801ce26:	e003      	b.n	801ce30 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801ce28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801ce2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 801ce30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ce34:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce38:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 801ce3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 801ce40:	2300      	movs	r3, #0
 801ce42:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 801ce46:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 801ce4a:	460b      	mov	r3, r1
 801ce4c:	4313      	orrs	r3, r2
 801ce4e:	d03a      	beq.n	801cec6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 801ce50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ce54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801ce56:	2b30      	cmp	r3, #48	@ 0x30
 801ce58:	d01f      	beq.n	801ce9a <HAL_RCCEx_PeriphCLKConfig+0x416>
 801ce5a:	2b30      	cmp	r3, #48	@ 0x30
 801ce5c:	d819      	bhi.n	801ce92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 801ce5e:	2b20      	cmp	r3, #32
 801ce60:	d00c      	beq.n	801ce7c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 801ce62:	2b20      	cmp	r3, #32
 801ce64:	d815      	bhi.n	801ce92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 801ce66:	2b00      	cmp	r3, #0
 801ce68:	d019      	beq.n	801ce9e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 801ce6a:	2b10      	cmp	r3, #16
 801ce6c:	d111      	bne.n	801ce92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801ce6e:	4b77      	ldr	r3, [pc, #476]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801ce70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ce72:	4a76      	ldr	r2, [pc, #472]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801ce74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801ce78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 801ce7a:	e011      	b.n	801cea0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801ce7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ce80:	3308      	adds	r3, #8
 801ce82:	2102      	movs	r1, #2
 801ce84:	4618      	mov	r0, r3
 801ce86:	f002 f997 	bl	801f1b8 <RCCEx_PLL2_Config>
 801ce8a:	4603      	mov	r3, r0
 801ce8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 801ce90:	e006      	b.n	801cea0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 801ce92:	2301      	movs	r3, #1
 801ce94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801ce98:	e002      	b.n	801cea0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 801ce9a:	bf00      	nop
 801ce9c:	e000      	b.n	801cea0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 801ce9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 801cea0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cea4:	2b00      	cmp	r3, #0
 801cea6:	d10a      	bne.n	801cebe <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 801cea8:	4b68      	ldr	r3, [pc, #416]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801ceaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801ceac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 801ceb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ceb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801ceb6:	4a65      	ldr	r2, [pc, #404]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801ceb8:	430b      	orrs	r3, r1
 801ceba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801cebc:	e003      	b.n	801cec6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801cebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cec2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 801cec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ceca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cece:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 801ced2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 801ced6:	2300      	movs	r3, #0
 801ced8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 801cedc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 801cee0:	460b      	mov	r3, r1
 801cee2:	4313      	orrs	r3, r2
 801cee4:	d051      	beq.n	801cf8a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 801cee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ceea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801ceec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801cef0:	d035      	beq.n	801cf5e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 801cef2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801cef6:	d82e      	bhi.n	801cf56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 801cef8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801cefc:	d031      	beq.n	801cf62 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 801cefe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801cf02:	d828      	bhi.n	801cf56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 801cf04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801cf08:	d01a      	beq.n	801cf40 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 801cf0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801cf0e:	d822      	bhi.n	801cf56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 801cf10:	2b00      	cmp	r3, #0
 801cf12:	d003      	beq.n	801cf1c <HAL_RCCEx_PeriphCLKConfig+0x498>
 801cf14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801cf18:	d007      	beq.n	801cf2a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 801cf1a:	e01c      	b.n	801cf56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801cf1c:	4b4b      	ldr	r3, [pc, #300]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801cf1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801cf20:	4a4a      	ldr	r2, [pc, #296]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801cf22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801cf26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 801cf28:	e01c      	b.n	801cf64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801cf2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cf2e:	3308      	adds	r3, #8
 801cf30:	2100      	movs	r1, #0
 801cf32:	4618      	mov	r0, r3
 801cf34:	f002 f940 	bl	801f1b8 <RCCEx_PLL2_Config>
 801cf38:	4603      	mov	r3, r0
 801cf3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 801cf3e:	e011      	b.n	801cf64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801cf40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cf44:	3328      	adds	r3, #40	@ 0x28
 801cf46:	2100      	movs	r1, #0
 801cf48:	4618      	mov	r0, r3
 801cf4a:	f002 f9e7 	bl	801f31c <RCCEx_PLL3_Config>
 801cf4e:	4603      	mov	r3, r0
 801cf50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 801cf54:	e006      	b.n	801cf64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801cf56:	2301      	movs	r3, #1
 801cf58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801cf5c:	e002      	b.n	801cf64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 801cf5e:	bf00      	nop
 801cf60:	e000      	b.n	801cf64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 801cf62:	bf00      	nop
    }

    if (ret == HAL_OK)
 801cf64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cf68:	2b00      	cmp	r3, #0
 801cf6a:	d10a      	bne.n	801cf82 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 801cf6c:	4b37      	ldr	r3, [pc, #220]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801cf6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801cf70:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 801cf74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cf78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801cf7a:	4a34      	ldr	r2, [pc, #208]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801cf7c:	430b      	orrs	r3, r1
 801cf7e:	6513      	str	r3, [r2, #80]	@ 0x50
 801cf80:	e003      	b.n	801cf8a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801cf82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801cf86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 801cf8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cf8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf92:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 801cf96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801cf9a:	2300      	movs	r3, #0
 801cf9c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801cfa0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 801cfa4:	460b      	mov	r3, r1
 801cfa6:	4313      	orrs	r3, r2
 801cfa8:	d056      	beq.n	801d058 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 801cfaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cfae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801cfb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801cfb4:	d033      	beq.n	801d01e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 801cfb6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801cfba:	d82c      	bhi.n	801d016 <HAL_RCCEx_PeriphCLKConfig+0x592>
 801cfbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801cfc0:	d02f      	beq.n	801d022 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 801cfc2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801cfc6:	d826      	bhi.n	801d016 <HAL_RCCEx_PeriphCLKConfig+0x592>
 801cfc8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801cfcc:	d02b      	beq.n	801d026 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 801cfce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801cfd2:	d820      	bhi.n	801d016 <HAL_RCCEx_PeriphCLKConfig+0x592>
 801cfd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801cfd8:	d012      	beq.n	801d000 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 801cfda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801cfde:	d81a      	bhi.n	801d016 <HAL_RCCEx_PeriphCLKConfig+0x592>
 801cfe0:	2b00      	cmp	r3, #0
 801cfe2:	d022      	beq.n	801d02a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 801cfe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801cfe8:	d115      	bne.n	801d016 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801cfea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801cfee:	3308      	adds	r3, #8
 801cff0:	2101      	movs	r1, #1
 801cff2:	4618      	mov	r0, r3
 801cff4:	f002 f8e0 	bl	801f1b8 <RCCEx_PLL2_Config>
 801cff8:	4603      	mov	r3, r0
 801cffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 801cffe:	e015      	b.n	801d02c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801d000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d004:	3328      	adds	r3, #40	@ 0x28
 801d006:	2101      	movs	r1, #1
 801d008:	4618      	mov	r0, r3
 801d00a:	f002 f987 	bl	801f31c <RCCEx_PLL3_Config>
 801d00e:	4603      	mov	r3, r0
 801d010:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 801d014:	e00a      	b.n	801d02c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801d016:	2301      	movs	r3, #1
 801d018:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d01c:	e006      	b.n	801d02c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801d01e:	bf00      	nop
 801d020:	e004      	b.n	801d02c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801d022:	bf00      	nop
 801d024:	e002      	b.n	801d02c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801d026:	bf00      	nop
 801d028:	e000      	b.n	801d02c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801d02a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d02c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d030:	2b00      	cmp	r3, #0
 801d032:	d10d      	bne.n	801d050 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 801d034:	4b05      	ldr	r3, [pc, #20]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801d036:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801d038:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 801d03c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d040:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801d042:	4a02      	ldr	r2, [pc, #8]	@ (801d04c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801d044:	430b      	orrs	r3, r1
 801d046:	6513      	str	r3, [r2, #80]	@ 0x50
 801d048:	e006      	b.n	801d058 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 801d04a:	bf00      	nop
 801d04c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d050:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d054:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 801d058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d060:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 801d064:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 801d068:	2300      	movs	r3, #0
 801d06a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801d06e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 801d072:	460b      	mov	r3, r1
 801d074:	4313      	orrs	r3, r2
 801d076:	d055      	beq.n	801d124 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 801d078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d07c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801d080:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801d084:	d033      	beq.n	801d0ee <HAL_RCCEx_PeriphCLKConfig+0x66a>
 801d086:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801d08a:	d82c      	bhi.n	801d0e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 801d08c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d090:	d02f      	beq.n	801d0f2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 801d092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d096:	d826      	bhi.n	801d0e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 801d098:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801d09c:	d02b      	beq.n	801d0f6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 801d09e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801d0a2:	d820      	bhi.n	801d0e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 801d0a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801d0a8:	d012      	beq.n	801d0d0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 801d0aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801d0ae:	d81a      	bhi.n	801d0e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 801d0b0:	2b00      	cmp	r3, #0
 801d0b2:	d022      	beq.n	801d0fa <HAL_RCCEx_PeriphCLKConfig+0x676>
 801d0b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801d0b8:	d115      	bne.n	801d0e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801d0ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d0be:	3308      	adds	r3, #8
 801d0c0:	2101      	movs	r1, #1
 801d0c2:	4618      	mov	r0, r3
 801d0c4:	f002 f878 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d0c8:	4603      	mov	r3, r0
 801d0ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 801d0ce:	e015      	b.n	801d0fc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801d0d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d0d4:	3328      	adds	r3, #40	@ 0x28
 801d0d6:	2101      	movs	r1, #1
 801d0d8:	4618      	mov	r0, r3
 801d0da:	f002 f91f 	bl	801f31c <RCCEx_PLL3_Config>
 801d0de:	4603      	mov	r3, r0
 801d0e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 801d0e4:	e00a      	b.n	801d0fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 801d0e6:	2301      	movs	r3, #1
 801d0e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d0ec:	e006      	b.n	801d0fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801d0ee:	bf00      	nop
 801d0f0:	e004      	b.n	801d0fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801d0f2:	bf00      	nop
 801d0f4:	e002      	b.n	801d0fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801d0f6:	bf00      	nop
 801d0f8:	e000      	b.n	801d0fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801d0fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d0fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d100:	2b00      	cmp	r3, #0
 801d102:	d10b      	bne.n	801d11c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 801d104:	4ba3      	ldr	r3, [pc, #652]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d108:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 801d10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d110:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801d114:	4a9f      	ldr	r2, [pc, #636]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d116:	430b      	orrs	r3, r1
 801d118:	6593      	str	r3, [r2, #88]	@ 0x58
 801d11a:	e003      	b.n	801d124 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d11c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d120:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 801d124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d12c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 801d130:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801d134:	2300      	movs	r3, #0
 801d136:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 801d13a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801d13e:	460b      	mov	r3, r1
 801d140:	4313      	orrs	r3, r2
 801d142:	d037      	beq.n	801d1b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 801d144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801d14a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801d14e:	d00e      	beq.n	801d16e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 801d150:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801d154:	d816      	bhi.n	801d184 <HAL_RCCEx_PeriphCLKConfig+0x700>
 801d156:	2b00      	cmp	r3, #0
 801d158:	d018      	beq.n	801d18c <HAL_RCCEx_PeriphCLKConfig+0x708>
 801d15a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801d15e:	d111      	bne.n	801d184 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801d160:	4b8c      	ldr	r3, [pc, #560]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d164:	4a8b      	ldr	r2, [pc, #556]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d166:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801d16a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 801d16c:	e00f      	b.n	801d18e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801d16e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d172:	3308      	adds	r3, #8
 801d174:	2101      	movs	r1, #1
 801d176:	4618      	mov	r0, r3
 801d178:	f002 f81e 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d17c:	4603      	mov	r3, r0
 801d17e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 801d182:	e004      	b.n	801d18e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801d184:	2301      	movs	r3, #1
 801d186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d18a:	e000      	b.n	801d18e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 801d18c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d18e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d192:	2b00      	cmp	r3, #0
 801d194:	d10a      	bne.n	801d1ac <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 801d196:	4b7f      	ldr	r3, [pc, #508]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d198:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801d19a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 801d19e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d1a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801d1a4:	4a7b      	ldr	r2, [pc, #492]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d1a6:	430b      	orrs	r3, r1
 801d1a8:	6513      	str	r3, [r2, #80]	@ 0x50
 801d1aa:	e003      	b.n	801d1b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d1ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d1b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 801d1b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d1bc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 801d1c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801d1c4:	2300      	movs	r3, #0
 801d1c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 801d1ca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 801d1ce:	460b      	mov	r3, r1
 801d1d0:	4313      	orrs	r3, r2
 801d1d2:	d039      	beq.n	801d248 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 801d1d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d1d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801d1da:	2b03      	cmp	r3, #3
 801d1dc:	d81c      	bhi.n	801d218 <HAL_RCCEx_PeriphCLKConfig+0x794>
 801d1de:	a201      	add	r2, pc, #4	@ (adr r2, 801d1e4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 801d1e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d1e4:	0801d221 	.word	0x0801d221
 801d1e8:	0801d1f5 	.word	0x0801d1f5
 801d1ec:	0801d203 	.word	0x0801d203
 801d1f0:	0801d221 	.word	0x0801d221
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801d1f4:	4b67      	ldr	r3, [pc, #412]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d1f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d1f8:	4a66      	ldr	r2, [pc, #408]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d1fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801d1fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 801d200:	e00f      	b.n	801d222 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801d202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d206:	3308      	adds	r3, #8
 801d208:	2102      	movs	r1, #2
 801d20a:	4618      	mov	r0, r3
 801d20c:	f001 ffd4 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d210:	4603      	mov	r3, r0
 801d212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 801d216:	e004      	b.n	801d222 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 801d218:	2301      	movs	r3, #1
 801d21a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d21e:	e000      	b.n	801d222 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 801d220:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d226:	2b00      	cmp	r3, #0
 801d228:	d10a      	bne.n	801d240 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 801d22a:	4b5a      	ldr	r3, [pc, #360]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d22c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801d22e:	f023 0103 	bic.w	r1, r3, #3
 801d232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d236:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801d238:	4a56      	ldr	r2, [pc, #344]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d23a:	430b      	orrs	r3, r1
 801d23c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801d23e:	e003      	b.n	801d248 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d240:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d244:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801d248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d250:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 801d254:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801d258:	2300      	movs	r3, #0
 801d25a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 801d25e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 801d262:	460b      	mov	r3, r1
 801d264:	4313      	orrs	r3, r2
 801d266:	f000 809f 	beq.w	801d3a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801d26a:	4b4b      	ldr	r3, [pc, #300]	@ (801d398 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 801d26c:	681b      	ldr	r3, [r3, #0]
 801d26e:	4a4a      	ldr	r2, [pc, #296]	@ (801d398 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 801d270:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801d274:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801d276:	f7fc f89d 	bl	80193b4 <HAL_GetTick>
 801d27a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801d27e:	e00b      	b.n	801d298 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801d280:	f7fc f898 	bl	80193b4 <HAL_GetTick>
 801d284:	4602      	mov	r2, r0
 801d286:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801d28a:	1ad3      	subs	r3, r2, r3
 801d28c:	2b64      	cmp	r3, #100	@ 0x64
 801d28e:	d903      	bls.n	801d298 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 801d290:	2303      	movs	r3, #3
 801d292:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d296:	e005      	b.n	801d2a4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801d298:	4b3f      	ldr	r3, [pc, #252]	@ (801d398 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 801d29a:	681b      	ldr	r3, [r3, #0]
 801d29c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801d2a0:	2b00      	cmp	r3, #0
 801d2a2:	d0ed      	beq.n	801d280 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 801d2a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d2a8:	2b00      	cmp	r3, #0
 801d2aa:	d179      	bne.n	801d3a0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 801d2ac:	4b39      	ldr	r3, [pc, #228]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d2ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801d2b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d2b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801d2b8:	4053      	eors	r3, r2
 801d2ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801d2be:	2b00      	cmp	r3, #0
 801d2c0:	d015      	beq.n	801d2ee <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 801d2c2:	4b34      	ldr	r3, [pc, #208]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d2c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801d2c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801d2ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801d2ce:	4b31      	ldr	r3, [pc, #196]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d2d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801d2d2:	4a30      	ldr	r2, [pc, #192]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d2d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801d2d8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 801d2da:	4b2e      	ldr	r3, [pc, #184]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d2dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801d2de:	4a2d      	ldr	r2, [pc, #180]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d2e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801d2e4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 801d2e6:	4a2b      	ldr	r2, [pc, #172]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d2e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 801d2ec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 801d2ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d2f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801d2f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801d2fa:	d118      	bne.n	801d32e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801d2fc:	f7fc f85a 	bl	80193b4 <HAL_GetTick>
 801d300:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 801d304:	e00d      	b.n	801d322 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801d306:	f7fc f855 	bl	80193b4 <HAL_GetTick>
 801d30a:	4602      	mov	r2, r0
 801d30c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801d310:	1ad2      	subs	r2, r2, r3
 801d312:	f241 3388 	movw	r3, #5000	@ 0x1388
 801d316:	429a      	cmp	r2, r3
 801d318:	d903      	bls.n	801d322 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 801d31a:	2303      	movs	r3, #3
 801d31c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 801d320:	e005      	b.n	801d32e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 801d322:	4b1c      	ldr	r3, [pc, #112]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801d326:	f003 0302 	and.w	r3, r3, #2
 801d32a:	2b00      	cmp	r3, #0
 801d32c:	d0eb      	beq.n	801d306 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 801d32e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d332:	2b00      	cmp	r3, #0
 801d334:	d129      	bne.n	801d38a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801d336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d33a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801d33e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801d342:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801d346:	d10e      	bne.n	801d366 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 801d348:	4b12      	ldr	r3, [pc, #72]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d34a:	691b      	ldr	r3, [r3, #16]
 801d34c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 801d350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d354:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801d358:	091a      	lsrs	r2, r3, #4
 801d35a:	4b10      	ldr	r3, [pc, #64]	@ (801d39c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 801d35c:	4013      	ands	r3, r2
 801d35e:	4a0d      	ldr	r2, [pc, #52]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d360:	430b      	orrs	r3, r1
 801d362:	6113      	str	r3, [r2, #16]
 801d364:	e005      	b.n	801d372 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 801d366:	4b0b      	ldr	r3, [pc, #44]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d368:	691b      	ldr	r3, [r3, #16]
 801d36a:	4a0a      	ldr	r2, [pc, #40]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d36c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801d370:	6113      	str	r3, [r2, #16]
 801d372:	4b08      	ldr	r3, [pc, #32]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d374:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 801d376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d37a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801d37e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801d382:	4a04      	ldr	r2, [pc, #16]	@ (801d394 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801d384:	430b      	orrs	r3, r1
 801d386:	6713      	str	r3, [r2, #112]	@ 0x70
 801d388:	e00e      	b.n	801d3a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 801d38a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d38e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 801d392:	e009      	b.n	801d3a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 801d394:	58024400 	.word	0x58024400
 801d398:	58024800 	.word	0x58024800
 801d39c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d3a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d3a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 801d3a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d3b0:	f002 0301 	and.w	r3, r2, #1
 801d3b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801d3b8:	2300      	movs	r3, #0
 801d3ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801d3be:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 801d3c2:	460b      	mov	r3, r1
 801d3c4:	4313      	orrs	r3, r2
 801d3c6:	f000 8089 	beq.w	801d4dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 801d3ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d3ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801d3d0:	2b28      	cmp	r3, #40	@ 0x28
 801d3d2:	d86b      	bhi.n	801d4ac <HAL_RCCEx_PeriphCLKConfig+0xa28>
 801d3d4:	a201      	add	r2, pc, #4	@ (adr r2, 801d3dc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 801d3d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d3da:	bf00      	nop
 801d3dc:	0801d4b5 	.word	0x0801d4b5
 801d3e0:	0801d4ad 	.word	0x0801d4ad
 801d3e4:	0801d4ad 	.word	0x0801d4ad
 801d3e8:	0801d4ad 	.word	0x0801d4ad
 801d3ec:	0801d4ad 	.word	0x0801d4ad
 801d3f0:	0801d4ad 	.word	0x0801d4ad
 801d3f4:	0801d4ad 	.word	0x0801d4ad
 801d3f8:	0801d4ad 	.word	0x0801d4ad
 801d3fc:	0801d481 	.word	0x0801d481
 801d400:	0801d4ad 	.word	0x0801d4ad
 801d404:	0801d4ad 	.word	0x0801d4ad
 801d408:	0801d4ad 	.word	0x0801d4ad
 801d40c:	0801d4ad 	.word	0x0801d4ad
 801d410:	0801d4ad 	.word	0x0801d4ad
 801d414:	0801d4ad 	.word	0x0801d4ad
 801d418:	0801d4ad 	.word	0x0801d4ad
 801d41c:	0801d497 	.word	0x0801d497
 801d420:	0801d4ad 	.word	0x0801d4ad
 801d424:	0801d4ad 	.word	0x0801d4ad
 801d428:	0801d4ad 	.word	0x0801d4ad
 801d42c:	0801d4ad 	.word	0x0801d4ad
 801d430:	0801d4ad 	.word	0x0801d4ad
 801d434:	0801d4ad 	.word	0x0801d4ad
 801d438:	0801d4ad 	.word	0x0801d4ad
 801d43c:	0801d4b5 	.word	0x0801d4b5
 801d440:	0801d4ad 	.word	0x0801d4ad
 801d444:	0801d4ad 	.word	0x0801d4ad
 801d448:	0801d4ad 	.word	0x0801d4ad
 801d44c:	0801d4ad 	.word	0x0801d4ad
 801d450:	0801d4ad 	.word	0x0801d4ad
 801d454:	0801d4ad 	.word	0x0801d4ad
 801d458:	0801d4ad 	.word	0x0801d4ad
 801d45c:	0801d4b5 	.word	0x0801d4b5
 801d460:	0801d4ad 	.word	0x0801d4ad
 801d464:	0801d4ad 	.word	0x0801d4ad
 801d468:	0801d4ad 	.word	0x0801d4ad
 801d46c:	0801d4ad 	.word	0x0801d4ad
 801d470:	0801d4ad 	.word	0x0801d4ad
 801d474:	0801d4ad 	.word	0x0801d4ad
 801d478:	0801d4ad 	.word	0x0801d4ad
 801d47c:	0801d4b5 	.word	0x0801d4b5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801d480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d484:	3308      	adds	r3, #8
 801d486:	2101      	movs	r1, #1
 801d488:	4618      	mov	r0, r3
 801d48a:	f001 fe95 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d48e:	4603      	mov	r3, r0
 801d490:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 801d494:	e00f      	b.n	801d4b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801d496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d49a:	3328      	adds	r3, #40	@ 0x28
 801d49c:	2101      	movs	r1, #1
 801d49e:	4618      	mov	r0, r3
 801d4a0:	f001 ff3c 	bl	801f31c <RCCEx_PLL3_Config>
 801d4a4:	4603      	mov	r3, r0
 801d4a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 801d4aa:	e004      	b.n	801d4b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801d4ac:	2301      	movs	r3, #1
 801d4ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d4b2:	e000      	b.n	801d4b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 801d4b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d4b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d4ba:	2b00      	cmp	r3, #0
 801d4bc:	d10a      	bne.n	801d4d4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 801d4be:	4bbf      	ldr	r3, [pc, #764]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d4c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801d4c2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 801d4c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d4ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801d4cc:	4abb      	ldr	r2, [pc, #748]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d4ce:	430b      	orrs	r3, r1
 801d4d0:	6553      	str	r3, [r2, #84]	@ 0x54
 801d4d2:	e003      	b.n	801d4dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d4d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d4d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 801d4dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d4e4:	f002 0302 	and.w	r3, r2, #2
 801d4e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801d4ec:	2300      	movs	r3, #0
 801d4ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801d4f2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 801d4f6:	460b      	mov	r3, r1
 801d4f8:	4313      	orrs	r3, r2
 801d4fa:	d041      	beq.n	801d580 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 801d4fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d500:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801d502:	2b05      	cmp	r3, #5
 801d504:	d824      	bhi.n	801d550 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 801d506:	a201      	add	r2, pc, #4	@ (adr r2, 801d50c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 801d508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d50c:	0801d559 	.word	0x0801d559
 801d510:	0801d525 	.word	0x0801d525
 801d514:	0801d53b 	.word	0x0801d53b
 801d518:	0801d559 	.word	0x0801d559
 801d51c:	0801d559 	.word	0x0801d559
 801d520:	0801d559 	.word	0x0801d559
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801d524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d528:	3308      	adds	r3, #8
 801d52a:	2101      	movs	r1, #1
 801d52c:	4618      	mov	r0, r3
 801d52e:	f001 fe43 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d532:	4603      	mov	r3, r0
 801d534:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 801d538:	e00f      	b.n	801d55a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801d53a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d53e:	3328      	adds	r3, #40	@ 0x28
 801d540:	2101      	movs	r1, #1
 801d542:	4618      	mov	r0, r3
 801d544:	f001 feea 	bl	801f31c <RCCEx_PLL3_Config>
 801d548:	4603      	mov	r3, r0
 801d54a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 801d54e:	e004      	b.n	801d55a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801d550:	2301      	movs	r3, #1
 801d552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d556:	e000      	b.n	801d55a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 801d558:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d55a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d55e:	2b00      	cmp	r3, #0
 801d560:	d10a      	bne.n	801d578 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 801d562:	4b96      	ldr	r3, [pc, #600]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801d566:	f023 0107 	bic.w	r1, r3, #7
 801d56a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d56e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801d570:	4a92      	ldr	r2, [pc, #584]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d572:	430b      	orrs	r3, r1
 801d574:	6553      	str	r3, [r2, #84]	@ 0x54
 801d576:	e003      	b.n	801d580 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d578:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d57c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 801d580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d584:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d588:	f002 0304 	and.w	r3, r2, #4
 801d58c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801d590:	2300      	movs	r3, #0
 801d592:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801d596:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 801d59a:	460b      	mov	r3, r1
 801d59c:	4313      	orrs	r3, r2
 801d59e:	d044      	beq.n	801d62a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 801d5a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d5a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801d5a8:	2b05      	cmp	r3, #5
 801d5aa:	d825      	bhi.n	801d5f8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 801d5ac:	a201      	add	r2, pc, #4	@ (adr r2, 801d5b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 801d5ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d5b2:	bf00      	nop
 801d5b4:	0801d601 	.word	0x0801d601
 801d5b8:	0801d5cd 	.word	0x0801d5cd
 801d5bc:	0801d5e3 	.word	0x0801d5e3
 801d5c0:	0801d601 	.word	0x0801d601
 801d5c4:	0801d601 	.word	0x0801d601
 801d5c8:	0801d601 	.word	0x0801d601
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801d5cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d5d0:	3308      	adds	r3, #8
 801d5d2:	2101      	movs	r1, #1
 801d5d4:	4618      	mov	r0, r3
 801d5d6:	f001 fdef 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d5da:	4603      	mov	r3, r0
 801d5dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 801d5e0:	e00f      	b.n	801d602 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801d5e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d5e6:	3328      	adds	r3, #40	@ 0x28
 801d5e8:	2101      	movs	r1, #1
 801d5ea:	4618      	mov	r0, r3
 801d5ec:	f001 fe96 	bl	801f31c <RCCEx_PLL3_Config>
 801d5f0:	4603      	mov	r3, r0
 801d5f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 801d5f6:	e004      	b.n	801d602 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801d5f8:	2301      	movs	r3, #1
 801d5fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d5fe:	e000      	b.n	801d602 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 801d600:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d606:	2b00      	cmp	r3, #0
 801d608:	d10b      	bne.n	801d622 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801d60a:	4b6c      	ldr	r3, [pc, #432]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d60c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d60e:	f023 0107 	bic.w	r1, r3, #7
 801d612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d616:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801d61a:	4a68      	ldr	r2, [pc, #416]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d61c:	430b      	orrs	r3, r1
 801d61e:	6593      	str	r3, [r2, #88]	@ 0x58
 801d620:	e003      	b.n	801d62a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d626:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 801d62a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d632:	f002 0320 	and.w	r3, r2, #32
 801d636:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801d63a:	2300      	movs	r3, #0
 801d63c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801d640:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 801d644:	460b      	mov	r3, r1
 801d646:	4313      	orrs	r3, r2
 801d648:	d055      	beq.n	801d6f6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 801d64a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d64e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d652:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801d656:	d033      	beq.n	801d6c0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 801d658:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801d65c:	d82c      	bhi.n	801d6b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801d65e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d662:	d02f      	beq.n	801d6c4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 801d664:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d668:	d826      	bhi.n	801d6b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801d66a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801d66e:	d02b      	beq.n	801d6c8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 801d670:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801d674:	d820      	bhi.n	801d6b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801d676:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801d67a:	d012      	beq.n	801d6a2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 801d67c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801d680:	d81a      	bhi.n	801d6b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801d682:	2b00      	cmp	r3, #0
 801d684:	d022      	beq.n	801d6cc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 801d686:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801d68a:	d115      	bne.n	801d6b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801d68c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d690:	3308      	adds	r3, #8
 801d692:	2100      	movs	r1, #0
 801d694:	4618      	mov	r0, r3
 801d696:	f001 fd8f 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d69a:	4603      	mov	r3, r0
 801d69c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 801d6a0:	e015      	b.n	801d6ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801d6a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d6a6:	3328      	adds	r3, #40	@ 0x28
 801d6a8:	2102      	movs	r1, #2
 801d6aa:	4618      	mov	r0, r3
 801d6ac:	f001 fe36 	bl	801f31c <RCCEx_PLL3_Config>
 801d6b0:	4603      	mov	r3, r0
 801d6b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 801d6b6:	e00a      	b.n	801d6ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801d6b8:	2301      	movs	r3, #1
 801d6ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d6be:	e006      	b.n	801d6ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 801d6c0:	bf00      	nop
 801d6c2:	e004      	b.n	801d6ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 801d6c4:	bf00      	nop
 801d6c6:	e002      	b.n	801d6ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 801d6c8:	bf00      	nop
 801d6ca:	e000      	b.n	801d6ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 801d6cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d6ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d6d2:	2b00      	cmp	r3, #0
 801d6d4:	d10b      	bne.n	801d6ee <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801d6d6:	4b39      	ldr	r3, [pc, #228]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d6d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801d6da:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 801d6de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d6e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d6e6:	4a35      	ldr	r2, [pc, #212]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d6e8:	430b      	orrs	r3, r1
 801d6ea:	6553      	str	r3, [r2, #84]	@ 0x54
 801d6ec:	e003      	b.n	801d6f6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d6ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d6f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 801d6f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6fe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 801d702:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801d706:	2300      	movs	r3, #0
 801d708:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801d70c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 801d710:	460b      	mov	r3, r1
 801d712:	4313      	orrs	r3, r2
 801d714:	d058      	beq.n	801d7c8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 801d716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d71a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801d71e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 801d722:	d033      	beq.n	801d78c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 801d724:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 801d728:	d82c      	bhi.n	801d784 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801d72a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d72e:	d02f      	beq.n	801d790 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 801d730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d734:	d826      	bhi.n	801d784 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801d736:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801d73a:	d02b      	beq.n	801d794 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 801d73c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801d740:	d820      	bhi.n	801d784 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801d742:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801d746:	d012      	beq.n	801d76e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 801d748:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801d74c:	d81a      	bhi.n	801d784 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801d74e:	2b00      	cmp	r3, #0
 801d750:	d022      	beq.n	801d798 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 801d752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801d756:	d115      	bne.n	801d784 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801d758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d75c:	3308      	adds	r3, #8
 801d75e:	2100      	movs	r1, #0
 801d760:	4618      	mov	r0, r3
 801d762:	f001 fd29 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d766:	4603      	mov	r3, r0
 801d768:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 801d76c:	e015      	b.n	801d79a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801d76e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d772:	3328      	adds	r3, #40	@ 0x28
 801d774:	2102      	movs	r1, #2
 801d776:	4618      	mov	r0, r3
 801d778:	f001 fdd0 	bl	801f31c <RCCEx_PLL3_Config>
 801d77c:	4603      	mov	r3, r0
 801d77e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 801d782:	e00a      	b.n	801d79a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801d784:	2301      	movs	r3, #1
 801d786:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d78a:	e006      	b.n	801d79a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 801d78c:	bf00      	nop
 801d78e:	e004      	b.n	801d79a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 801d790:	bf00      	nop
 801d792:	e002      	b.n	801d79a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 801d794:	bf00      	nop
 801d796:	e000      	b.n	801d79a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 801d798:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d79a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d79e:	2b00      	cmp	r3, #0
 801d7a0:	d10e      	bne.n	801d7c0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801d7a2:	4b06      	ldr	r3, [pc, #24]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d7a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d7a6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 801d7aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d7ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801d7b2:	4a02      	ldr	r2, [pc, #8]	@ (801d7bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801d7b4:	430b      	orrs	r3, r1
 801d7b6:	6593      	str	r3, [r2, #88]	@ 0x58
 801d7b8:	e006      	b.n	801d7c8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 801d7ba:	bf00      	nop
 801d7bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d7c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d7c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 801d7c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d7d0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 801d7d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801d7d8:	2300      	movs	r3, #0
 801d7da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801d7de:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 801d7e2:	460b      	mov	r3, r1
 801d7e4:	4313      	orrs	r3, r2
 801d7e6:	d055      	beq.n	801d894 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 801d7e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d7ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801d7f0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 801d7f4:	d033      	beq.n	801d85e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 801d7f6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 801d7fa:	d82c      	bhi.n	801d856 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 801d7fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801d800:	d02f      	beq.n	801d862 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 801d802:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801d806:	d826      	bhi.n	801d856 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 801d808:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 801d80c:	d02b      	beq.n	801d866 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 801d80e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 801d812:	d820      	bhi.n	801d856 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 801d814:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801d818:	d012      	beq.n	801d840 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 801d81a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801d81e:	d81a      	bhi.n	801d856 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 801d820:	2b00      	cmp	r3, #0
 801d822:	d022      	beq.n	801d86a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 801d824:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801d828:	d115      	bne.n	801d856 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801d82a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d82e:	3308      	adds	r3, #8
 801d830:	2100      	movs	r1, #0
 801d832:	4618      	mov	r0, r3
 801d834:	f001 fcc0 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d838:	4603      	mov	r3, r0
 801d83a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 801d83e:	e015      	b.n	801d86c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801d840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d844:	3328      	adds	r3, #40	@ 0x28
 801d846:	2102      	movs	r1, #2
 801d848:	4618      	mov	r0, r3
 801d84a:	f001 fd67 	bl	801f31c <RCCEx_PLL3_Config>
 801d84e:	4603      	mov	r3, r0
 801d850:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 801d854:	e00a      	b.n	801d86c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801d856:	2301      	movs	r3, #1
 801d858:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d85c:	e006      	b.n	801d86c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801d85e:	bf00      	nop
 801d860:	e004      	b.n	801d86c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801d862:	bf00      	nop
 801d864:	e002      	b.n	801d86c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801d866:	bf00      	nop
 801d868:	e000      	b.n	801d86c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801d86a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d86c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d870:	2b00      	cmp	r3, #0
 801d872:	d10b      	bne.n	801d88c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 801d874:	4ba1      	ldr	r3, [pc, #644]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801d876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d878:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 801d87c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d880:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801d884:	4a9d      	ldr	r2, [pc, #628]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801d886:	430b      	orrs	r3, r1
 801d888:	6593      	str	r3, [r2, #88]	@ 0x58
 801d88a:	e003      	b.n	801d894 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d88c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d890:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 801d894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d898:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d89c:	f002 0308 	and.w	r3, r2, #8
 801d8a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801d8a4:	2300      	movs	r3, #0
 801d8a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801d8aa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 801d8ae:	460b      	mov	r3, r1
 801d8b0:	4313      	orrs	r3, r2
 801d8b2:	d01e      	beq.n	801d8f2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 801d8b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d8b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801d8bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d8c0:	d10c      	bne.n	801d8dc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801d8c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d8c6:	3328      	adds	r3, #40	@ 0x28
 801d8c8:	2102      	movs	r1, #2
 801d8ca:	4618      	mov	r0, r3
 801d8cc:	f001 fd26 	bl	801f31c <RCCEx_PLL3_Config>
 801d8d0:	4603      	mov	r3, r0
 801d8d2:	2b00      	cmp	r3, #0
 801d8d4:	d002      	beq.n	801d8dc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 801d8d6:	2301      	movs	r3, #1
 801d8d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 801d8dc:	4b87      	ldr	r3, [pc, #540]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801d8de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801d8e0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801d8e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d8e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801d8ec:	4a83      	ldr	r2, [pc, #524]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801d8ee:	430b      	orrs	r3, r1
 801d8f0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 801d8f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8fa:	f002 0310 	and.w	r3, r2, #16
 801d8fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801d902:	2300      	movs	r3, #0
 801d904:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801d908:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 801d90c:	460b      	mov	r3, r1
 801d90e:	4313      	orrs	r3, r2
 801d910:	d01e      	beq.n	801d950 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 801d912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d916:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801d91a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801d91e:	d10c      	bne.n	801d93a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801d920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d924:	3328      	adds	r3, #40	@ 0x28
 801d926:	2102      	movs	r1, #2
 801d928:	4618      	mov	r0, r3
 801d92a:	f001 fcf7 	bl	801f31c <RCCEx_PLL3_Config>
 801d92e:	4603      	mov	r3, r0
 801d930:	2b00      	cmp	r3, #0
 801d932:	d002      	beq.n	801d93a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 801d934:	2301      	movs	r3, #1
 801d936:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 801d93a:	4b70      	ldr	r3, [pc, #448]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801d93c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d93e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801d942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d946:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801d94a:	4a6c      	ldr	r2, [pc, #432]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801d94c:	430b      	orrs	r3, r1
 801d94e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 801d950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d954:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d958:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 801d95c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801d960:	2300      	movs	r3, #0
 801d962:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801d966:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 801d96a:	460b      	mov	r3, r1
 801d96c:	4313      	orrs	r3, r2
 801d96e:	d03e      	beq.n	801d9ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 801d970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d974:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801d978:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801d97c:	d022      	beq.n	801d9c4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 801d97e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801d982:	d81b      	bhi.n	801d9bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 801d984:	2b00      	cmp	r3, #0
 801d986:	d003      	beq.n	801d990 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 801d988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d98c:	d00b      	beq.n	801d9a6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 801d98e:	e015      	b.n	801d9bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801d990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d994:	3308      	adds	r3, #8
 801d996:	2100      	movs	r1, #0
 801d998:	4618      	mov	r0, r3
 801d99a:	f001 fc0d 	bl	801f1b8 <RCCEx_PLL2_Config>
 801d99e:	4603      	mov	r3, r0
 801d9a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 801d9a4:	e00f      	b.n	801d9c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801d9a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d9aa:	3328      	adds	r3, #40	@ 0x28
 801d9ac:	2102      	movs	r1, #2
 801d9ae:	4618      	mov	r0, r3
 801d9b0:	f001 fcb4 	bl	801f31c <RCCEx_PLL3_Config>
 801d9b4:	4603      	mov	r3, r0
 801d9b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 801d9ba:	e004      	b.n	801d9c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801d9bc:	2301      	movs	r3, #1
 801d9be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801d9c2:	e000      	b.n	801d9c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 801d9c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 801d9c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d9ca:	2b00      	cmp	r3, #0
 801d9cc:	d10b      	bne.n	801d9e6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801d9ce:	4b4b      	ldr	r3, [pc, #300]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801d9d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d9d2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 801d9d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d9da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801d9de:	4a47      	ldr	r2, [pc, #284]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801d9e0:	430b      	orrs	r3, r1
 801d9e2:	6593      	str	r3, [r2, #88]	@ 0x58
 801d9e4:	e003      	b.n	801d9ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d9e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801d9ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 801d9ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801d9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d9f6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 801d9fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 801d9fc:	2300      	movs	r3, #0
 801d9fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801da00:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 801da04:	460b      	mov	r3, r1
 801da06:	4313      	orrs	r3, r2
 801da08:	d03b      	beq.n	801da82 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 801da0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801da0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801da12:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801da16:	d01f      	beq.n	801da58 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 801da18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801da1c:	d818      	bhi.n	801da50 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 801da1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801da22:	d003      	beq.n	801da2c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 801da24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801da28:	d007      	beq.n	801da3a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 801da2a:	e011      	b.n	801da50 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801da2c:	4b33      	ldr	r3, [pc, #204]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801da2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801da30:	4a32      	ldr	r2, [pc, #200]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801da32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801da36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 801da38:	e00f      	b.n	801da5a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801da3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801da3e:	3328      	adds	r3, #40	@ 0x28
 801da40:	2101      	movs	r1, #1
 801da42:	4618      	mov	r0, r3
 801da44:	f001 fc6a 	bl	801f31c <RCCEx_PLL3_Config>
 801da48:	4603      	mov	r3, r0
 801da4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 801da4e:	e004      	b.n	801da5a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801da50:	2301      	movs	r3, #1
 801da52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801da56:	e000      	b.n	801da5a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 801da58:	bf00      	nop
    }

    if (ret == HAL_OK)
 801da5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801da5e:	2b00      	cmp	r3, #0
 801da60:	d10b      	bne.n	801da7a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801da62:	4b26      	ldr	r3, [pc, #152]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801da64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801da66:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 801da6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801da6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801da72:	4a22      	ldr	r2, [pc, #136]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801da74:	430b      	orrs	r3, r1
 801da76:	6553      	str	r3, [r2, #84]	@ 0x54
 801da78:	e003      	b.n	801da82 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801da7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801da7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 801da82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801da86:	e9d3 2300 	ldrd	r2, r3, [r3]
 801da8a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 801da8e:	673b      	str	r3, [r7, #112]	@ 0x70
 801da90:	2300      	movs	r3, #0
 801da92:	677b      	str	r3, [r7, #116]	@ 0x74
 801da94:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 801da98:	460b      	mov	r3, r1
 801da9a:	4313      	orrs	r3, r2
 801da9c:	d034      	beq.n	801db08 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 801da9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801daa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801daa4:	2b00      	cmp	r3, #0
 801daa6:	d003      	beq.n	801dab0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 801daa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801daac:	d007      	beq.n	801dabe <HAL_RCCEx_PeriphCLKConfig+0x103a>
 801daae:	e011      	b.n	801dad4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801dab0:	4b12      	ldr	r3, [pc, #72]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801dab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801dab4:	4a11      	ldr	r2, [pc, #68]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801dab6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801daba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 801dabc:	e00e      	b.n	801dadc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801dabe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dac2:	3308      	adds	r3, #8
 801dac4:	2102      	movs	r1, #2
 801dac6:	4618      	mov	r0, r3
 801dac8:	f001 fb76 	bl	801f1b8 <RCCEx_PLL2_Config>
 801dacc:	4603      	mov	r3, r0
 801dace:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 801dad2:	e003      	b.n	801dadc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 801dad4:	2301      	movs	r3, #1
 801dad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801dada:	bf00      	nop
    }

    if (ret == HAL_OK)
 801dadc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801dae0:	2b00      	cmp	r3, #0
 801dae2:	d10d      	bne.n	801db00 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 801dae4:	4b05      	ldr	r3, [pc, #20]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801dae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801dae8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801daec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801daf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801daf2:	4a02      	ldr	r2, [pc, #8]	@ (801dafc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801daf4:	430b      	orrs	r3, r1
 801daf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801daf8:	e006      	b.n	801db08 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 801dafa:	bf00      	nop
 801dafc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801db00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801db04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 801db08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801db0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db10:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 801db14:	66bb      	str	r3, [r7, #104]	@ 0x68
 801db16:	2300      	movs	r3, #0
 801db18:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801db1a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 801db1e:	460b      	mov	r3, r1
 801db20:	4313      	orrs	r3, r2
 801db22:	d00c      	beq.n	801db3e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801db24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801db28:	3328      	adds	r3, #40	@ 0x28
 801db2a:	2102      	movs	r1, #2
 801db2c:	4618      	mov	r0, r3
 801db2e:	f001 fbf5 	bl	801f31c <RCCEx_PLL3_Config>
 801db32:	4603      	mov	r3, r0
 801db34:	2b00      	cmp	r3, #0
 801db36:	d002      	beq.n	801db3e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 801db38:	2301      	movs	r3, #1
 801db3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 801db3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801db42:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db46:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 801db4a:	663b      	str	r3, [r7, #96]	@ 0x60
 801db4c:	2300      	movs	r3, #0
 801db4e:	667b      	str	r3, [r7, #100]	@ 0x64
 801db50:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 801db54:	460b      	mov	r3, r1
 801db56:	4313      	orrs	r3, r2
 801db58:	d038      	beq.n	801dbcc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 801db5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801db5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801db62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801db66:	d018      	beq.n	801db9a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 801db68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801db6c:	d811      	bhi.n	801db92 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 801db6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801db72:	d014      	beq.n	801db9e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 801db74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801db78:	d80b      	bhi.n	801db92 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 801db7a:	2b00      	cmp	r3, #0
 801db7c:	d011      	beq.n	801dba2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 801db7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801db82:	d106      	bne.n	801db92 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801db84:	4bc3      	ldr	r3, [pc, #780]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801db86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801db88:	4ac2      	ldr	r2, [pc, #776]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801db8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801db8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 801db90:	e008      	b.n	801dba4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801db92:	2301      	movs	r3, #1
 801db94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801db98:	e004      	b.n	801dba4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801db9a:	bf00      	nop
 801db9c:	e002      	b.n	801dba4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801db9e:	bf00      	nop
 801dba0:	e000      	b.n	801dba4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801dba2:	bf00      	nop
    }

    if (ret == HAL_OK)
 801dba4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801dba8:	2b00      	cmp	r3, #0
 801dbaa:	d10b      	bne.n	801dbc4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801dbac:	4bb9      	ldr	r3, [pc, #740]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dbae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801dbb0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801dbb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dbb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801dbbc:	4ab5      	ldr	r2, [pc, #724]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dbbe:	430b      	orrs	r3, r1
 801dbc0:	6553      	str	r3, [r2, #84]	@ 0x54
 801dbc2:	e003      	b.n	801dbcc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801dbc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801dbc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 801dbcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbd4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 801dbd8:	65bb      	str	r3, [r7, #88]	@ 0x58
 801dbda:	2300      	movs	r3, #0
 801dbdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801dbde:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 801dbe2:	460b      	mov	r3, r1
 801dbe4:	4313      	orrs	r3, r2
 801dbe6:	d009      	beq.n	801dbfc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 801dbe8:	4baa      	ldr	r3, [pc, #680]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dbea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801dbec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801dbf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dbf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801dbf6:	4aa7      	ldr	r2, [pc, #668]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dbf8:	430b      	orrs	r3, r1
 801dbfa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 801dbfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc04:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 801dc08:	653b      	str	r3, [r7, #80]	@ 0x50
 801dc0a:	2300      	movs	r3, #0
 801dc0c:	657b      	str	r3, [r7, #84]	@ 0x54
 801dc0e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 801dc12:	460b      	mov	r3, r1
 801dc14:	4313      	orrs	r3, r2
 801dc16:	d00a      	beq.n	801dc2e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 801dc18:	4b9e      	ldr	r3, [pc, #632]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dc1a:	691b      	ldr	r3, [r3, #16]
 801dc1c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 801dc20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dc24:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 801dc28:	4a9a      	ldr	r2, [pc, #616]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dc2a:	430b      	orrs	r3, r1
 801dc2c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 801dc2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc36:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 801dc3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801dc3c:	2300      	movs	r3, #0
 801dc3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801dc40:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 801dc44:	460b      	mov	r3, r1
 801dc46:	4313      	orrs	r3, r2
 801dc48:	d009      	beq.n	801dc5e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 801dc4a:	4b92      	ldr	r3, [pc, #584]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dc4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801dc4e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 801dc52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dc56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801dc58:	4a8e      	ldr	r2, [pc, #568]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dc5a:	430b      	orrs	r3, r1
 801dc5c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 801dc5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc66:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 801dc6a:	643b      	str	r3, [r7, #64]	@ 0x40
 801dc6c:	2300      	movs	r3, #0
 801dc6e:	647b      	str	r3, [r7, #68]	@ 0x44
 801dc70:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 801dc74:	460b      	mov	r3, r1
 801dc76:	4313      	orrs	r3, r2
 801dc78:	d00e      	beq.n	801dc98 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 801dc7a:	4b86      	ldr	r3, [pc, #536]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dc7c:	691b      	ldr	r3, [r3, #16]
 801dc7e:	4a85      	ldr	r2, [pc, #532]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dc80:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801dc84:	6113      	str	r3, [r2, #16]
 801dc86:	4b83      	ldr	r3, [pc, #524]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dc88:	6919      	ldr	r1, [r3, #16]
 801dc8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dc8e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801dc92:	4a80      	ldr	r2, [pc, #512]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dc94:	430b      	orrs	r3, r1
 801dc96:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 801dc98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dc9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dca0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 801dca4:	63bb      	str	r3, [r7, #56]	@ 0x38
 801dca6:	2300      	movs	r3, #0
 801dca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801dcaa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 801dcae:	460b      	mov	r3, r1
 801dcb0:	4313      	orrs	r3, r2
 801dcb2:	d009      	beq.n	801dcc8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 801dcb4:	4b77      	ldr	r3, [pc, #476]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dcb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801dcb8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 801dcbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dcc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801dcc2:	4a74      	ldr	r2, [pc, #464]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dcc4:	430b      	orrs	r3, r1
 801dcc6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 801dcc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcd0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 801dcd4:	633b      	str	r3, [r7, #48]	@ 0x30
 801dcd6:	2300      	movs	r3, #0
 801dcd8:	637b      	str	r3, [r7, #52]	@ 0x34
 801dcda:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 801dcde:	460b      	mov	r3, r1
 801dce0:	4313      	orrs	r3, r2
 801dce2:	d00a      	beq.n	801dcfa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 801dce4:	4b6b      	ldr	r3, [pc, #428]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801dce8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 801dcec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dcf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801dcf4:	4a67      	ldr	r2, [pc, #412]	@ (801de94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801dcf6:	430b      	orrs	r3, r1
 801dcf8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 801dcfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dcfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd02:	2100      	movs	r1, #0
 801dd04:	62b9      	str	r1, [r7, #40]	@ 0x28
 801dd06:	f003 0301 	and.w	r3, r3, #1
 801dd0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801dd0c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 801dd10:	460b      	mov	r3, r1
 801dd12:	4313      	orrs	r3, r2
 801dd14:	d011      	beq.n	801dd3a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801dd16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dd1a:	3308      	adds	r3, #8
 801dd1c:	2100      	movs	r1, #0
 801dd1e:	4618      	mov	r0, r3
 801dd20:	f001 fa4a 	bl	801f1b8 <RCCEx_PLL2_Config>
 801dd24:	4603      	mov	r3, r0
 801dd26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801dd2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801dd2e:	2b00      	cmp	r3, #0
 801dd30:	d003      	beq.n	801dd3a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801dd32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801dd36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 801dd3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd42:	2100      	movs	r1, #0
 801dd44:	6239      	str	r1, [r7, #32]
 801dd46:	f003 0302 	and.w	r3, r3, #2
 801dd4a:	627b      	str	r3, [r7, #36]	@ 0x24
 801dd4c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801dd50:	460b      	mov	r3, r1
 801dd52:	4313      	orrs	r3, r2
 801dd54:	d011      	beq.n	801dd7a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801dd56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dd5a:	3308      	adds	r3, #8
 801dd5c:	2101      	movs	r1, #1
 801dd5e:	4618      	mov	r0, r3
 801dd60:	f001 fa2a 	bl	801f1b8 <RCCEx_PLL2_Config>
 801dd64:	4603      	mov	r3, r0
 801dd66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801dd6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801dd6e:	2b00      	cmp	r3, #0
 801dd70:	d003      	beq.n	801dd7a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801dd72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801dd76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 801dd7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd82:	2100      	movs	r1, #0
 801dd84:	61b9      	str	r1, [r7, #24]
 801dd86:	f003 0304 	and.w	r3, r3, #4
 801dd8a:	61fb      	str	r3, [r7, #28]
 801dd8c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 801dd90:	460b      	mov	r3, r1
 801dd92:	4313      	orrs	r3, r2
 801dd94:	d011      	beq.n	801ddba <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801dd96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801dd9a:	3308      	adds	r3, #8
 801dd9c:	2102      	movs	r1, #2
 801dd9e:	4618      	mov	r0, r3
 801dda0:	f001 fa0a 	bl	801f1b8 <RCCEx_PLL2_Config>
 801dda4:	4603      	mov	r3, r0
 801dda6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801ddaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801ddae:	2b00      	cmp	r3, #0
 801ddb0:	d003      	beq.n	801ddba <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801ddb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801ddb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 801ddba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ddbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddc2:	2100      	movs	r1, #0
 801ddc4:	6139      	str	r1, [r7, #16]
 801ddc6:	f003 0308 	and.w	r3, r3, #8
 801ddca:	617b      	str	r3, [r7, #20]
 801ddcc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801ddd0:	460b      	mov	r3, r1
 801ddd2:	4313      	orrs	r3, r2
 801ddd4:	d011      	beq.n	801ddfa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801ddd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ddda:	3328      	adds	r3, #40	@ 0x28
 801dddc:	2100      	movs	r1, #0
 801ddde:	4618      	mov	r0, r3
 801dde0:	f001 fa9c 	bl	801f31c <RCCEx_PLL3_Config>
 801dde4:	4603      	mov	r3, r0
 801dde6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 801ddea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801ddee:	2b00      	cmp	r3, #0
 801ddf0:	d003      	beq.n	801ddfa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801ddf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801ddf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 801ddfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801ddfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de02:	2100      	movs	r1, #0
 801de04:	60b9      	str	r1, [r7, #8]
 801de06:	f003 0310 	and.w	r3, r3, #16
 801de0a:	60fb      	str	r3, [r7, #12]
 801de0c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801de10:	460b      	mov	r3, r1
 801de12:	4313      	orrs	r3, r2
 801de14:	d011      	beq.n	801de3a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801de16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801de1a:	3328      	adds	r3, #40	@ 0x28
 801de1c:	2101      	movs	r1, #1
 801de1e:	4618      	mov	r0, r3
 801de20:	f001 fa7c 	bl	801f31c <RCCEx_PLL3_Config>
 801de24:	4603      	mov	r3, r0
 801de26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801de2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801de2e:	2b00      	cmp	r3, #0
 801de30:	d003      	beq.n	801de3a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801de32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801de36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 801de3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801de3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de42:	2100      	movs	r1, #0
 801de44:	6039      	str	r1, [r7, #0]
 801de46:	f003 0320 	and.w	r3, r3, #32
 801de4a:	607b      	str	r3, [r7, #4]
 801de4c:	e9d7 1200 	ldrd	r1, r2, [r7]
 801de50:	460b      	mov	r3, r1
 801de52:	4313      	orrs	r3, r2
 801de54:	d011      	beq.n	801de7a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801de56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801de5a:	3328      	adds	r3, #40	@ 0x28
 801de5c:	2102      	movs	r1, #2
 801de5e:	4618      	mov	r0, r3
 801de60:	f001 fa5c 	bl	801f31c <RCCEx_PLL3_Config>
 801de64:	4603      	mov	r3, r0
 801de66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801de6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801de6e:	2b00      	cmp	r3, #0
 801de70:	d003      	beq.n	801de7a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801de72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801de76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 801de7a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 801de7e:	2b00      	cmp	r3, #0
 801de80:	d101      	bne.n	801de86 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 801de82:	2300      	movs	r3, #0
 801de84:	e000      	b.n	801de88 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 801de86:	2301      	movs	r3, #1
}
 801de88:	4618      	mov	r0, r3
 801de8a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 801de8e:	46bd      	mov	sp, r7
 801de90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801de94:	58024400 	.word	0x58024400

0801de98 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 801de98:	b580      	push	{r7, lr}
 801de9a:	b090      	sub	sp, #64	@ 0x40
 801de9c:	af00      	add	r7, sp, #0
 801de9e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 801dea2:	e9d7 2300 	ldrd	r2, r3, [r7]
 801dea6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 801deaa:	430b      	orrs	r3, r1
 801deac:	f040 8094 	bne.w	801dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 801deb0:	4b9e      	ldr	r3, [pc, #632]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801deb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801deb4:	f003 0307 	and.w	r3, r3, #7
 801deb8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801deba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801debc:	2b04      	cmp	r3, #4
 801debe:	f200 8087 	bhi.w	801dfd0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 801dec2:	a201      	add	r2, pc, #4	@ (adr r2, 801dec8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 801dec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dec8:	0801dedd 	.word	0x0801dedd
 801decc:	0801df05 	.word	0x0801df05
 801ded0:	0801df2d 	.word	0x0801df2d
 801ded4:	0801dfc9 	.word	0x0801dfc9
 801ded8:	0801df55 	.word	0x0801df55
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801dedc:	4b93      	ldr	r3, [pc, #588]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801dede:	681b      	ldr	r3, [r3, #0]
 801dee0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801dee4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801dee8:	d108      	bne.n	801defc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801deea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801deee:	4618      	mov	r0, r3
 801def0:	f001 f810 	bl	801ef14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801def4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801def6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801def8:	f000 bd45 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801defc:	2300      	movs	r3, #0
 801defe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801df00:	f000 bd41 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801df04:	4b89      	ldr	r3, [pc, #548]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801df06:	681b      	ldr	r3, [r3, #0]
 801df08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801df0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801df10:	d108      	bne.n	801df24 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801df12:	f107 0318 	add.w	r3, r7, #24
 801df16:	4618      	mov	r0, r3
 801df18:	f000 fd54 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801df1c:	69bb      	ldr	r3, [r7, #24]
 801df1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801df20:	f000 bd31 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801df24:	2300      	movs	r3, #0
 801df26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801df28:	f000 bd2d 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801df2c:	4b7f      	ldr	r3, [pc, #508]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801df2e:	681b      	ldr	r3, [r3, #0]
 801df30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801df34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801df38:	d108      	bne.n	801df4c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801df3a:	f107 030c 	add.w	r3, r7, #12
 801df3e:	4618      	mov	r0, r3
 801df40:	f000 fe94 	bl	801ec6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801df44:	68fb      	ldr	r3, [r7, #12]
 801df46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801df48:	f000 bd1d 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801df4c:	2300      	movs	r3, #0
 801df4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801df50:	f000 bd19 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801df54:	4b75      	ldr	r3, [pc, #468]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801df56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801df58:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801df5c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801df5e:	4b73      	ldr	r3, [pc, #460]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801df60:	681b      	ldr	r3, [r3, #0]
 801df62:	f003 0304 	and.w	r3, r3, #4
 801df66:	2b04      	cmp	r3, #4
 801df68:	d10c      	bne.n	801df84 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 801df6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801df6c:	2b00      	cmp	r3, #0
 801df6e:	d109      	bne.n	801df84 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801df70:	4b6e      	ldr	r3, [pc, #440]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801df72:	681b      	ldr	r3, [r3, #0]
 801df74:	08db      	lsrs	r3, r3, #3
 801df76:	f003 0303 	and.w	r3, r3, #3
 801df7a:	4a6d      	ldr	r2, [pc, #436]	@ (801e130 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 801df7c:	fa22 f303 	lsr.w	r3, r2, r3
 801df80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801df82:	e01f      	b.n	801dfc4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801df84:	4b69      	ldr	r3, [pc, #420]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801df86:	681b      	ldr	r3, [r3, #0]
 801df88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801df8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801df90:	d106      	bne.n	801dfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 801df92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801df94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801df98:	d102      	bne.n	801dfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801df9a:	4b66      	ldr	r3, [pc, #408]	@ (801e134 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 801df9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801df9e:	e011      	b.n	801dfc4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801dfa0:	4b62      	ldr	r3, [pc, #392]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801dfa2:	681b      	ldr	r3, [r3, #0]
 801dfa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801dfa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801dfac:	d106      	bne.n	801dfbc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 801dfae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801dfb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801dfb4:	d102      	bne.n	801dfbc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801dfb6:	4b60      	ldr	r3, [pc, #384]	@ (801e138 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 801dfb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801dfba:	e003      	b.n	801dfc4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801dfbc:	2300      	movs	r3, #0
 801dfbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801dfc0:	f000 bce1 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801dfc4:	f000 bcdf 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801dfc8:	4b5c      	ldr	r3, [pc, #368]	@ (801e13c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 801dfca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801dfcc:	f000 bcdb 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801dfd0:	2300      	movs	r3, #0
 801dfd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801dfd4:	f000 bcd7 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 801dfd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 801dfdc:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 801dfe0:	430b      	orrs	r3, r1
 801dfe2:	f040 80ad 	bne.w	801e140 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 801dfe6:	4b51      	ldr	r3, [pc, #324]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801dfe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801dfea:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 801dfee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801dff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dff2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801dff6:	d056      	beq.n	801e0a6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 801dff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dffa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801dffe:	f200 8090 	bhi.w	801e122 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801e002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e004:	2bc0      	cmp	r3, #192	@ 0xc0
 801e006:	f000 8088 	beq.w	801e11a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 801e00a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e00c:	2bc0      	cmp	r3, #192	@ 0xc0
 801e00e:	f200 8088 	bhi.w	801e122 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801e012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e014:	2b80      	cmp	r3, #128	@ 0x80
 801e016:	d032      	beq.n	801e07e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 801e018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e01a:	2b80      	cmp	r3, #128	@ 0x80
 801e01c:	f200 8081 	bhi.w	801e122 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801e020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e022:	2b00      	cmp	r3, #0
 801e024:	d003      	beq.n	801e02e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 801e026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e028:	2b40      	cmp	r3, #64	@ 0x40
 801e02a:	d014      	beq.n	801e056 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 801e02c:	e079      	b.n	801e122 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801e02e:	4b3f      	ldr	r3, [pc, #252]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801e030:	681b      	ldr	r3, [r3, #0]
 801e032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801e036:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801e03a:	d108      	bne.n	801e04e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e03c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e040:	4618      	mov	r0, r3
 801e042:	f000 ff67 	bl	801ef14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801e046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e04a:	f000 bc9c 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e04e:	2300      	movs	r3, #0
 801e050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e052:	f000 bc98 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801e056:	4b35      	ldr	r3, [pc, #212]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801e058:	681b      	ldr	r3, [r3, #0]
 801e05a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e05e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e062:	d108      	bne.n	801e076 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e064:	f107 0318 	add.w	r3, r7, #24
 801e068:	4618      	mov	r0, r3
 801e06a:	f000 fcab 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801e06e:	69bb      	ldr	r3, [r7, #24]
 801e070:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e072:	f000 bc88 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e076:	2300      	movs	r3, #0
 801e078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e07a:	f000 bc84 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801e07e:	4b2b      	ldr	r3, [pc, #172]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801e080:	681b      	ldr	r3, [r3, #0]
 801e082:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801e086:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e08a:	d108      	bne.n	801e09e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801e08c:	f107 030c 	add.w	r3, r7, #12
 801e090:	4618      	mov	r0, r3
 801e092:	f000 fdeb 	bl	801ec6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801e096:	68fb      	ldr	r3, [r7, #12]
 801e098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e09a:	f000 bc74 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e09e:	2300      	movs	r3, #0
 801e0a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e0a2:	f000 bc70 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801e0a6:	4b21      	ldr	r3, [pc, #132]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801e0a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e0aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801e0ae:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801e0b0:	4b1e      	ldr	r3, [pc, #120]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801e0b2:	681b      	ldr	r3, [r3, #0]
 801e0b4:	f003 0304 	and.w	r3, r3, #4
 801e0b8:	2b04      	cmp	r3, #4
 801e0ba:	d10c      	bne.n	801e0d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 801e0bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e0be:	2b00      	cmp	r3, #0
 801e0c0:	d109      	bne.n	801e0d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801e0c2:	4b1a      	ldr	r3, [pc, #104]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801e0c4:	681b      	ldr	r3, [r3, #0]
 801e0c6:	08db      	lsrs	r3, r3, #3
 801e0c8:	f003 0303 	and.w	r3, r3, #3
 801e0cc:	4a18      	ldr	r2, [pc, #96]	@ (801e130 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 801e0ce:	fa22 f303 	lsr.w	r3, r2, r3
 801e0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e0d4:	e01f      	b.n	801e116 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801e0d6:	4b15      	ldr	r3, [pc, #84]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801e0d8:	681b      	ldr	r3, [r3, #0]
 801e0da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801e0de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801e0e2:	d106      	bne.n	801e0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 801e0e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e0e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e0ea:	d102      	bne.n	801e0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801e0ec:	4b11      	ldr	r3, [pc, #68]	@ (801e134 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 801e0ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e0f0:	e011      	b.n	801e116 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801e0f2:	4b0e      	ldr	r3, [pc, #56]	@ (801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801e0f4:	681b      	ldr	r3, [r3, #0]
 801e0f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e0fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e0fe:	d106      	bne.n	801e10e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 801e100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e102:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e106:	d102      	bne.n	801e10e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801e108:	4b0b      	ldr	r3, [pc, #44]	@ (801e138 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 801e10a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e10c:	e003      	b.n	801e116 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801e10e:	2300      	movs	r3, #0
 801e110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801e112:	f000 bc38 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801e116:	f000 bc36 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801e11a:	4b08      	ldr	r3, [pc, #32]	@ (801e13c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 801e11c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e11e:	f000 bc32 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801e122:	2300      	movs	r3, #0
 801e124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e126:	f000 bc2e 	b.w	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801e12a:	bf00      	nop
 801e12c:	58024400 	.word	0x58024400
 801e130:	03d09000 	.word	0x03d09000
 801e134:	003d0900 	.word	0x003d0900
 801e138:	017d7840 	.word	0x017d7840
 801e13c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 801e140:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e144:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 801e148:	430b      	orrs	r3, r1
 801e14a:	f040 809c 	bne.w	801e286 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 801e14e:	4b9e      	ldr	r3, [pc, #632]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e152:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 801e156:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801e158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e15a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801e15e:	d054      	beq.n	801e20a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 801e160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e162:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801e166:	f200 808b 	bhi.w	801e280 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 801e16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e16c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801e170:	f000 8083 	beq.w	801e27a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 801e174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e176:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801e17a:	f200 8081 	bhi.w	801e280 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 801e17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e180:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801e184:	d02f      	beq.n	801e1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 801e186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e188:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801e18c:	d878      	bhi.n	801e280 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 801e18e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e190:	2b00      	cmp	r3, #0
 801e192:	d004      	beq.n	801e19e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 801e194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e196:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801e19a:	d012      	beq.n	801e1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 801e19c:	e070      	b.n	801e280 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801e19e:	4b8a      	ldr	r3, [pc, #552]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e1a0:	681b      	ldr	r3, [r3, #0]
 801e1a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801e1a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801e1aa:	d107      	bne.n	801e1bc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e1ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e1b0:	4618      	mov	r0, r3
 801e1b2:	f000 feaf 	bl	801ef14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801e1b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e1b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e1ba:	e3e4      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e1bc:	2300      	movs	r3, #0
 801e1be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e1c0:	e3e1      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801e1c2:	4b81      	ldr	r3, [pc, #516]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e1c4:	681b      	ldr	r3, [r3, #0]
 801e1c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e1ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e1ce:	d107      	bne.n	801e1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e1d0:	f107 0318 	add.w	r3, r7, #24
 801e1d4:	4618      	mov	r0, r3
 801e1d6:	f000 fbf5 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801e1da:	69bb      	ldr	r3, [r7, #24]
 801e1dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e1de:	e3d2      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e1e0:	2300      	movs	r3, #0
 801e1e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e1e4:	e3cf      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801e1e6:	4b78      	ldr	r3, [pc, #480]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e1e8:	681b      	ldr	r3, [r3, #0]
 801e1ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801e1ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e1f2:	d107      	bne.n	801e204 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801e1f4:	f107 030c 	add.w	r3, r7, #12
 801e1f8:	4618      	mov	r0, r3
 801e1fa:	f000 fd37 	bl	801ec6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801e1fe:	68fb      	ldr	r3, [r7, #12]
 801e200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e202:	e3c0      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e204:	2300      	movs	r3, #0
 801e206:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e208:	e3bd      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801e20a:	4b6f      	ldr	r3, [pc, #444]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e20c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e20e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801e212:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801e214:	4b6c      	ldr	r3, [pc, #432]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e216:	681b      	ldr	r3, [r3, #0]
 801e218:	f003 0304 	and.w	r3, r3, #4
 801e21c:	2b04      	cmp	r3, #4
 801e21e:	d10c      	bne.n	801e23a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 801e220:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e222:	2b00      	cmp	r3, #0
 801e224:	d109      	bne.n	801e23a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801e226:	4b68      	ldr	r3, [pc, #416]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e228:	681b      	ldr	r3, [r3, #0]
 801e22a:	08db      	lsrs	r3, r3, #3
 801e22c:	f003 0303 	and.w	r3, r3, #3
 801e230:	4a66      	ldr	r2, [pc, #408]	@ (801e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 801e232:	fa22 f303 	lsr.w	r3, r2, r3
 801e236:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e238:	e01e      	b.n	801e278 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801e23a:	4b63      	ldr	r3, [pc, #396]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e23c:	681b      	ldr	r3, [r3, #0]
 801e23e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801e242:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801e246:	d106      	bne.n	801e256 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 801e248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e24a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e24e:	d102      	bne.n	801e256 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801e250:	4b5f      	ldr	r3, [pc, #380]	@ (801e3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 801e252:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e254:	e010      	b.n	801e278 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801e256:	4b5c      	ldr	r3, [pc, #368]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e258:	681b      	ldr	r3, [r3, #0]
 801e25a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e25e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e262:	d106      	bne.n	801e272 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 801e264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e266:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e26a:	d102      	bne.n	801e272 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801e26c:	4b59      	ldr	r3, [pc, #356]	@ (801e3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 801e26e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e270:	e002      	b.n	801e278 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801e272:	2300      	movs	r3, #0
 801e274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801e276:	e386      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801e278:	e385      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801e27a:	4b57      	ldr	r3, [pc, #348]	@ (801e3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 801e27c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e27e:	e382      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 801e280:	2300      	movs	r3, #0
 801e282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e284:	e37f      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 801e286:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e28a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 801e28e:	430b      	orrs	r3, r1
 801e290:	f040 80a7 	bne.w	801e3e2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 801e294:	4b4c      	ldr	r3, [pc, #304]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e298:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 801e29c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801e29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801e2a4:	d055      	beq.n	801e352 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 801e2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801e2ac:	f200 8096 	bhi.w	801e3dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 801e2b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 801e2b6:	f000 8084 	beq.w	801e3c2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 801e2ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 801e2c0:	f200 808c 	bhi.w	801e3dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 801e2c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801e2ca:	d030      	beq.n	801e32e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 801e2cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801e2d2:	f200 8083 	bhi.w	801e3dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 801e2d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2d8:	2b00      	cmp	r3, #0
 801e2da:	d004      	beq.n	801e2e6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 801e2dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801e2e2:	d012      	beq.n	801e30a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 801e2e4:	e07a      	b.n	801e3dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801e2e6:	4b38      	ldr	r3, [pc, #224]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e2e8:	681b      	ldr	r3, [r3, #0]
 801e2ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801e2ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801e2f2:	d107      	bne.n	801e304 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e2f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e2f8:	4618      	mov	r0, r3
 801e2fa:	f000 fe0b 	bl	801ef14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801e2fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e302:	e340      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e304:	2300      	movs	r3, #0
 801e306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e308:	e33d      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801e30a:	4b2f      	ldr	r3, [pc, #188]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e30c:	681b      	ldr	r3, [r3, #0]
 801e30e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e312:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e316:	d107      	bne.n	801e328 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e318:	f107 0318 	add.w	r3, r7, #24
 801e31c:	4618      	mov	r0, r3
 801e31e:	f000 fb51 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801e322:	69bb      	ldr	r3, [r7, #24]
 801e324:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e326:	e32e      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e328:	2300      	movs	r3, #0
 801e32a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e32c:	e32b      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801e32e:	4b26      	ldr	r3, [pc, #152]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e330:	681b      	ldr	r3, [r3, #0]
 801e332:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801e336:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e33a:	d107      	bne.n	801e34c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801e33c:	f107 030c 	add.w	r3, r7, #12
 801e340:	4618      	mov	r0, r3
 801e342:	f000 fc93 	bl	801ec6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801e346:	68fb      	ldr	r3, [r7, #12]
 801e348:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e34a:	e31c      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e34c:	2300      	movs	r3, #0
 801e34e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e350:	e319      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801e352:	4b1d      	ldr	r3, [pc, #116]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e356:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801e35a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801e35c:	4b1a      	ldr	r3, [pc, #104]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e35e:	681b      	ldr	r3, [r3, #0]
 801e360:	f003 0304 	and.w	r3, r3, #4
 801e364:	2b04      	cmp	r3, #4
 801e366:	d10c      	bne.n	801e382 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 801e368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e36a:	2b00      	cmp	r3, #0
 801e36c:	d109      	bne.n	801e382 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801e36e:	4b16      	ldr	r3, [pc, #88]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e370:	681b      	ldr	r3, [r3, #0]
 801e372:	08db      	lsrs	r3, r3, #3
 801e374:	f003 0303 	and.w	r3, r3, #3
 801e378:	4a14      	ldr	r2, [pc, #80]	@ (801e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 801e37a:	fa22 f303 	lsr.w	r3, r2, r3
 801e37e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e380:	e01e      	b.n	801e3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801e382:	4b11      	ldr	r3, [pc, #68]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e384:	681b      	ldr	r3, [r3, #0]
 801e386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801e38a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801e38e:	d106      	bne.n	801e39e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 801e390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e392:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e396:	d102      	bne.n	801e39e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801e398:	4b0d      	ldr	r3, [pc, #52]	@ (801e3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 801e39a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e39c:	e010      	b.n	801e3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801e39e:	4b0a      	ldr	r3, [pc, #40]	@ (801e3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801e3a0:	681b      	ldr	r3, [r3, #0]
 801e3a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e3a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e3aa:	d106      	bne.n	801e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 801e3ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e3ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e3b2:	d102      	bne.n	801e3ba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801e3b4:	4b07      	ldr	r3, [pc, #28]	@ (801e3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 801e3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e3b8:	e002      	b.n	801e3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801e3ba:	2300      	movs	r3, #0
 801e3bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801e3be:	e2e2      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801e3c0:	e2e1      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801e3c2:	4b05      	ldr	r3, [pc, #20]	@ (801e3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 801e3c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e3c6:	e2de      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801e3c8:	58024400 	.word	0x58024400
 801e3cc:	03d09000 	.word	0x03d09000
 801e3d0:	003d0900 	.word	0x003d0900
 801e3d4:	017d7840 	.word	0x017d7840
 801e3d8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 801e3dc:	2300      	movs	r3, #0
 801e3de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e3e0:	e2d1      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 801e3e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e3e6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 801e3ea:	430b      	orrs	r3, r1
 801e3ec:	f040 809c 	bne.w	801e528 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 801e3f0:	4b93      	ldr	r3, [pc, #588]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e3f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801e3f4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 801e3f8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801e3fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e3fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801e400:	d054      	beq.n	801e4ac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 801e402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e404:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801e408:	f200 808b 	bhi.w	801e522 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 801e40c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e40e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801e412:	f000 8083 	beq.w	801e51c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 801e416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e418:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801e41c:	f200 8081 	bhi.w	801e522 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 801e420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801e426:	d02f      	beq.n	801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 801e428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e42a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801e42e:	d878      	bhi.n	801e522 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 801e430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e432:	2b00      	cmp	r3, #0
 801e434:	d004      	beq.n	801e440 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 801e436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e438:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801e43c:	d012      	beq.n	801e464 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 801e43e:	e070      	b.n	801e522 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801e440:	4b7f      	ldr	r3, [pc, #508]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e442:	681b      	ldr	r3, [r3, #0]
 801e444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801e448:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801e44c:	d107      	bne.n	801e45e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e44e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e452:	4618      	mov	r0, r3
 801e454:	f000 fd5e 	bl	801ef14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801e458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e45a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e45c:	e293      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e45e:	2300      	movs	r3, #0
 801e460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e462:	e290      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801e464:	4b76      	ldr	r3, [pc, #472]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e466:	681b      	ldr	r3, [r3, #0]
 801e468:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e46c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e470:	d107      	bne.n	801e482 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e472:	f107 0318 	add.w	r3, r7, #24
 801e476:	4618      	mov	r0, r3
 801e478:	f000 faa4 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801e47c:	69bb      	ldr	r3, [r7, #24]
 801e47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e480:	e281      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e482:	2300      	movs	r3, #0
 801e484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e486:	e27e      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801e488:	4b6d      	ldr	r3, [pc, #436]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e48a:	681b      	ldr	r3, [r3, #0]
 801e48c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801e490:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e494:	d107      	bne.n	801e4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801e496:	f107 030c 	add.w	r3, r7, #12
 801e49a:	4618      	mov	r0, r3
 801e49c:	f000 fbe6 	bl	801ec6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801e4a0:	68fb      	ldr	r3, [r7, #12]
 801e4a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e4a4:	e26f      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e4a6:	2300      	movs	r3, #0
 801e4a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e4aa:	e26c      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801e4ac:	4b64      	ldr	r3, [pc, #400]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e4ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e4b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801e4b4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801e4b6:	4b62      	ldr	r3, [pc, #392]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e4b8:	681b      	ldr	r3, [r3, #0]
 801e4ba:	f003 0304 	and.w	r3, r3, #4
 801e4be:	2b04      	cmp	r3, #4
 801e4c0:	d10c      	bne.n	801e4dc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 801e4c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e4c4:	2b00      	cmp	r3, #0
 801e4c6:	d109      	bne.n	801e4dc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801e4c8:	4b5d      	ldr	r3, [pc, #372]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e4ca:	681b      	ldr	r3, [r3, #0]
 801e4cc:	08db      	lsrs	r3, r3, #3
 801e4ce:	f003 0303 	and.w	r3, r3, #3
 801e4d2:	4a5c      	ldr	r2, [pc, #368]	@ (801e644 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 801e4d4:	fa22 f303 	lsr.w	r3, r2, r3
 801e4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e4da:	e01e      	b.n	801e51a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801e4dc:	4b58      	ldr	r3, [pc, #352]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e4de:	681b      	ldr	r3, [r3, #0]
 801e4e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801e4e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801e4e8:	d106      	bne.n	801e4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 801e4ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e4ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e4f0:	d102      	bne.n	801e4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801e4f2:	4b55      	ldr	r3, [pc, #340]	@ (801e648 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 801e4f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e4f6:	e010      	b.n	801e51a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801e4f8:	4b51      	ldr	r3, [pc, #324]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e4fa:	681b      	ldr	r3, [r3, #0]
 801e4fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e500:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e504:	d106      	bne.n	801e514 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 801e506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e508:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e50c:	d102      	bne.n	801e514 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801e50e:	4b4f      	ldr	r3, [pc, #316]	@ (801e64c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 801e510:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e512:	e002      	b.n	801e51a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801e514:	2300      	movs	r3, #0
 801e516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801e518:	e235      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801e51a:	e234      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801e51c:	4b4c      	ldr	r3, [pc, #304]	@ (801e650 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 801e51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e520:	e231      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801e522:	2300      	movs	r3, #0
 801e524:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e526:	e22e      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 801e528:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e52c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 801e530:	430b      	orrs	r3, r1
 801e532:	f040 808f 	bne.w	801e654 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 801e536:	4b42      	ldr	r3, [pc, #264]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e538:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801e53a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 801e53e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 801e540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e542:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801e546:	d06b      	beq.n	801e620 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 801e548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e54a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801e54e:	d874      	bhi.n	801e63a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 801e550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e552:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801e556:	d056      	beq.n	801e606 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 801e558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e55a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801e55e:	d86c      	bhi.n	801e63a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 801e560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e562:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801e566:	d03b      	beq.n	801e5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 801e568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e56a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801e56e:	d864      	bhi.n	801e63a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 801e570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e572:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e576:	d021      	beq.n	801e5bc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 801e578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e57a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e57e:	d85c      	bhi.n	801e63a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 801e580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e582:	2b00      	cmp	r3, #0
 801e584:	d004      	beq.n	801e590 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 801e586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801e58c:	d004      	beq.n	801e598 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 801e58e:	e054      	b.n	801e63a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 801e590:	f7fe fa20 	bl	801c9d4 <HAL_RCC_GetPCLK1Freq>
 801e594:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801e596:	e1f6      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801e598:	4b29      	ldr	r3, [pc, #164]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e59a:	681b      	ldr	r3, [r3, #0]
 801e59c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e5a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e5a4:	d107      	bne.n	801e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e5a6:	f107 0318 	add.w	r3, r7, #24
 801e5aa:	4618      	mov	r0, r3
 801e5ac:	f000 fa0a 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 801e5b0:	69fb      	ldr	r3, [r7, #28]
 801e5b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e5b4:	e1e7      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e5b6:	2300      	movs	r3, #0
 801e5b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e5ba:	e1e4      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801e5bc:	4b20      	ldr	r3, [pc, #128]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e5be:	681b      	ldr	r3, [r3, #0]
 801e5c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801e5c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e5c8:	d107      	bne.n	801e5da <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801e5ca:	f107 030c 	add.w	r3, r7, #12
 801e5ce:	4618      	mov	r0, r3
 801e5d0:	f000 fb4c 	bl	801ec6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 801e5d4:	693b      	ldr	r3, [r7, #16]
 801e5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e5d8:	e1d5      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e5da:	2300      	movs	r3, #0
 801e5dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e5de:	e1d2      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801e5e0:	4b17      	ldr	r3, [pc, #92]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e5e2:	681b      	ldr	r3, [r3, #0]
 801e5e4:	f003 0304 	and.w	r3, r3, #4
 801e5e8:	2b04      	cmp	r3, #4
 801e5ea:	d109      	bne.n	801e600 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801e5ec:	4b14      	ldr	r3, [pc, #80]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e5ee:	681b      	ldr	r3, [r3, #0]
 801e5f0:	08db      	lsrs	r3, r3, #3
 801e5f2:	f003 0303 	and.w	r3, r3, #3
 801e5f6:	4a13      	ldr	r2, [pc, #76]	@ (801e644 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 801e5f8:	fa22 f303 	lsr.w	r3, r2, r3
 801e5fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e5fe:	e1c2      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e600:	2300      	movs	r3, #0
 801e602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e604:	e1bf      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801e606:	4b0e      	ldr	r3, [pc, #56]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e608:	681b      	ldr	r3, [r3, #0]
 801e60a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801e60e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801e612:	d102      	bne.n	801e61a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 801e614:	4b0c      	ldr	r3, [pc, #48]	@ (801e648 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 801e616:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e618:	e1b5      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e61a:	2300      	movs	r3, #0
 801e61c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e61e:	e1b2      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801e620:	4b07      	ldr	r3, [pc, #28]	@ (801e640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801e622:	681b      	ldr	r3, [r3, #0]
 801e624:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e628:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e62c:	d102      	bne.n	801e634 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 801e62e:	4b07      	ldr	r3, [pc, #28]	@ (801e64c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 801e630:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e632:	e1a8      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e634:	2300      	movs	r3, #0
 801e636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e638:	e1a5      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801e63a:	2300      	movs	r3, #0
 801e63c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e63e:	e1a2      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801e640:	58024400 	.word	0x58024400
 801e644:	03d09000 	.word	0x03d09000
 801e648:	003d0900 	.word	0x003d0900
 801e64c:	017d7840 	.word	0x017d7840
 801e650:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 801e654:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e658:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 801e65c:	430b      	orrs	r3, r1
 801e65e:	d173      	bne.n	801e748 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 801e660:	4b9c      	ldr	r3, [pc, #624]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e664:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801e668:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801e66a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e66c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e670:	d02f      	beq.n	801e6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 801e672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e674:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e678:	d863      	bhi.n	801e742 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 801e67a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e67c:	2b00      	cmp	r3, #0
 801e67e:	d004      	beq.n	801e68a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 801e680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e682:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801e686:	d012      	beq.n	801e6ae <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 801e688:	e05b      	b.n	801e742 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801e68a:	4b92      	ldr	r3, [pc, #584]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e68c:	681b      	ldr	r3, [r3, #0]
 801e68e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e692:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e696:	d107      	bne.n	801e6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e698:	f107 0318 	add.w	r3, r7, #24
 801e69c:	4618      	mov	r0, r3
 801e69e:	f000 f991 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801e6a2:	69bb      	ldr	r3, [r7, #24]
 801e6a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e6a6:	e16e      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e6a8:	2300      	movs	r3, #0
 801e6aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e6ac:	e16b      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801e6ae:	4b89      	ldr	r3, [pc, #548]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e6b0:	681b      	ldr	r3, [r3, #0]
 801e6b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801e6b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e6ba:	d107      	bne.n	801e6cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801e6bc:	f107 030c 	add.w	r3, r7, #12
 801e6c0:	4618      	mov	r0, r3
 801e6c2:	f000 fad3 	bl	801ec6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 801e6c6:	697b      	ldr	r3, [r7, #20]
 801e6c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e6ca:	e15c      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e6cc:	2300      	movs	r3, #0
 801e6ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e6d0:	e159      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801e6d2:	4b80      	ldr	r3, [pc, #512]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e6d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e6d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801e6da:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801e6dc:	4b7d      	ldr	r3, [pc, #500]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e6de:	681b      	ldr	r3, [r3, #0]
 801e6e0:	f003 0304 	and.w	r3, r3, #4
 801e6e4:	2b04      	cmp	r3, #4
 801e6e6:	d10c      	bne.n	801e702 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 801e6e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e6ea:	2b00      	cmp	r3, #0
 801e6ec:	d109      	bne.n	801e702 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801e6ee:	4b79      	ldr	r3, [pc, #484]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e6f0:	681b      	ldr	r3, [r3, #0]
 801e6f2:	08db      	lsrs	r3, r3, #3
 801e6f4:	f003 0303 	and.w	r3, r3, #3
 801e6f8:	4a77      	ldr	r2, [pc, #476]	@ (801e8d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 801e6fa:	fa22 f303 	lsr.w	r3, r2, r3
 801e6fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e700:	e01e      	b.n	801e740 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801e702:	4b74      	ldr	r3, [pc, #464]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e704:	681b      	ldr	r3, [r3, #0]
 801e706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801e70a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801e70e:	d106      	bne.n	801e71e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 801e710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e712:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e716:	d102      	bne.n	801e71e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801e718:	4b70      	ldr	r3, [pc, #448]	@ (801e8dc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 801e71a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e71c:	e010      	b.n	801e740 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801e71e:	4b6d      	ldr	r3, [pc, #436]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e720:	681b      	ldr	r3, [r3, #0]
 801e722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e726:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e72a:	d106      	bne.n	801e73a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 801e72c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e72e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e732:	d102      	bne.n	801e73a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801e734:	4b6a      	ldr	r3, [pc, #424]	@ (801e8e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 801e736:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801e738:	e002      	b.n	801e740 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801e73a:	2300      	movs	r3, #0
 801e73c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801e73e:	e122      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801e740:	e121      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 801e742:	2300      	movs	r3, #0
 801e744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e746:	e11e      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 801e748:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e74c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 801e750:	430b      	orrs	r3, r1
 801e752:	d133      	bne.n	801e7bc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 801e754:	4b5f      	ldr	r3, [pc, #380]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e758:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801e75c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801e75e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e760:	2b00      	cmp	r3, #0
 801e762:	d004      	beq.n	801e76e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 801e764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e766:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801e76a:	d012      	beq.n	801e792 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 801e76c:	e023      	b.n	801e7b6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801e76e:	4b59      	ldr	r3, [pc, #356]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e770:	681b      	ldr	r3, [r3, #0]
 801e772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801e776:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801e77a:	d107      	bne.n	801e78c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e77c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e780:	4618      	mov	r0, r3
 801e782:	f000 fbc7 	bl	801ef14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801e786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e78a:	e0fc      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e78c:	2300      	movs	r3, #0
 801e78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e790:	e0f9      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801e792:	4b50      	ldr	r3, [pc, #320]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e794:	681b      	ldr	r3, [r3, #0]
 801e796:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e79a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e79e:	d107      	bne.n	801e7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e7a0:	f107 0318 	add.w	r3, r7, #24
 801e7a4:	4618      	mov	r0, r3
 801e7a6:	f000 f90d 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 801e7aa:	6a3b      	ldr	r3, [r7, #32]
 801e7ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e7ae:	e0ea      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e7b0:	2300      	movs	r3, #0
 801e7b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e7b4:	e0e7      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 801e7b6:	2300      	movs	r3, #0
 801e7b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e7ba:	e0e4      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 801e7bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e7c0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 801e7c4:	430b      	orrs	r3, r1
 801e7c6:	f040 808d 	bne.w	801e8e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 801e7ca:	4b42      	ldr	r3, [pc, #264]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e7cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e7ce:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 801e7d2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801e7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e7d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801e7da:	d06b      	beq.n	801e8b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 801e7dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e7de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801e7e2:	d874      	bhi.n	801e8ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 801e7e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e7e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801e7ea:	d056      	beq.n	801e89a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 801e7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e7ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801e7f2:	d86c      	bhi.n	801e8ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 801e7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e7f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801e7fa:	d03b      	beq.n	801e874 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 801e7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e7fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801e802:	d864      	bhi.n	801e8ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 801e804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e806:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e80a:	d021      	beq.n	801e850 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 801e80c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e80e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e812:	d85c      	bhi.n	801e8ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 801e814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e816:	2b00      	cmp	r3, #0
 801e818:	d004      	beq.n	801e824 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 801e81a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e81c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e820:	d004      	beq.n	801e82c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 801e822:	e054      	b.n	801e8ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 801e824:	f000 f8b8 	bl	801e998 <HAL_RCCEx_GetD3PCLK1Freq>
 801e828:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801e82a:	e0ac      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801e82c:	4b29      	ldr	r3, [pc, #164]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e82e:	681b      	ldr	r3, [r3, #0]
 801e830:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e834:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e838:	d107      	bne.n	801e84a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e83a:	f107 0318 	add.w	r3, r7, #24
 801e83e:	4618      	mov	r0, r3
 801e840:	f000 f8c0 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 801e844:	69fb      	ldr	r3, [r7, #28]
 801e846:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e848:	e09d      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e84a:	2300      	movs	r3, #0
 801e84c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e84e:	e09a      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801e850:	4b20      	ldr	r3, [pc, #128]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e852:	681b      	ldr	r3, [r3, #0]
 801e854:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801e858:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e85c:	d107      	bne.n	801e86e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801e85e:	f107 030c 	add.w	r3, r7, #12
 801e862:	4618      	mov	r0, r3
 801e864:	f000 fa02 	bl	801ec6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 801e868:	693b      	ldr	r3, [r7, #16]
 801e86a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e86c:	e08b      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e86e:	2300      	movs	r3, #0
 801e870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e872:	e088      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801e874:	4b17      	ldr	r3, [pc, #92]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e876:	681b      	ldr	r3, [r3, #0]
 801e878:	f003 0304 	and.w	r3, r3, #4
 801e87c:	2b04      	cmp	r3, #4
 801e87e:	d109      	bne.n	801e894 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801e880:	4b14      	ldr	r3, [pc, #80]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e882:	681b      	ldr	r3, [r3, #0]
 801e884:	08db      	lsrs	r3, r3, #3
 801e886:	f003 0303 	and.w	r3, r3, #3
 801e88a:	4a13      	ldr	r2, [pc, #76]	@ (801e8d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 801e88c:	fa22 f303 	lsr.w	r3, r2, r3
 801e890:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e892:	e078      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e894:	2300      	movs	r3, #0
 801e896:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e898:	e075      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801e89a:	4b0e      	ldr	r3, [pc, #56]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e89c:	681b      	ldr	r3, [r3, #0]
 801e89e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801e8a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801e8a6:	d102      	bne.n	801e8ae <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 801e8a8:	4b0c      	ldr	r3, [pc, #48]	@ (801e8dc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 801e8aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e8ac:	e06b      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e8ae:	2300      	movs	r3, #0
 801e8b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e8b2:	e068      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801e8b4:	4b07      	ldr	r3, [pc, #28]	@ (801e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801e8b6:	681b      	ldr	r3, [r3, #0]
 801e8b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e8bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e8c0:	d102      	bne.n	801e8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 801e8c2:	4b07      	ldr	r3, [pc, #28]	@ (801e8e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 801e8c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e8c6:	e05e      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e8c8:	2300      	movs	r3, #0
 801e8ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e8cc:	e05b      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 801e8ce:	2300      	movs	r3, #0
 801e8d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e8d2:	e058      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801e8d4:	58024400 	.word	0x58024400
 801e8d8:	03d09000 	.word	0x03d09000
 801e8dc:	003d0900 	.word	0x003d0900
 801e8e0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 801e8e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e8e8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 801e8ec:	430b      	orrs	r3, r1
 801e8ee:	d148      	bne.n	801e982 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 801e8f0:	4b27      	ldr	r3, [pc, #156]	@ (801e990 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801e8f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801e8f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801e8f8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801e8fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e8fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e900:	d02a      	beq.n	801e958 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 801e902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e904:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801e908:	d838      	bhi.n	801e97c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 801e90a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e90c:	2b00      	cmp	r3, #0
 801e90e:	d004      	beq.n	801e91a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 801e910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e912:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e916:	d00d      	beq.n	801e934 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 801e918:	e030      	b.n	801e97c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801e91a:	4b1d      	ldr	r3, [pc, #116]	@ (801e990 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801e91c:	681b      	ldr	r3, [r3, #0]
 801e91e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e922:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e926:	d102      	bne.n	801e92e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 801e928:	4b1a      	ldr	r3, [pc, #104]	@ (801e994 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 801e92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e92c:	e02b      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e92e:	2300      	movs	r3, #0
 801e930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e932:	e028      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801e934:	4b16      	ldr	r3, [pc, #88]	@ (801e990 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801e936:	681b      	ldr	r3, [r3, #0]
 801e938:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801e93c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801e940:	d107      	bne.n	801e952 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e942:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e946:	4618      	mov	r0, r3
 801e948:	f000 fae4 	bl	801ef14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801e94c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e94e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e950:	e019      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e952:	2300      	movs	r3, #0
 801e954:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e956:	e016      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801e958:	4b0d      	ldr	r3, [pc, #52]	@ (801e990 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801e95a:	681b      	ldr	r3, [r3, #0]
 801e95c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e960:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e964:	d107      	bne.n	801e976 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e966:	f107 0318 	add.w	r3, r7, #24
 801e96a:	4618      	mov	r0, r3
 801e96c:	f000 f82a 	bl	801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 801e970:	69fb      	ldr	r3, [r7, #28]
 801e972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801e974:	e007      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801e976:	2300      	movs	r3, #0
 801e978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e97a:	e004      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801e97c:	2300      	movs	r3, #0
 801e97e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801e980:	e001      	b.n	801e986 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 801e982:	2300      	movs	r3, #0
 801e984:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 801e986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801e988:	4618      	mov	r0, r3
 801e98a:	3740      	adds	r7, #64	@ 0x40
 801e98c:	46bd      	mov	sp, r7
 801e98e:	bd80      	pop	{r7, pc}
 801e990:	58024400 	.word	0x58024400
 801e994:	017d7840 	.word	0x017d7840

0801e998 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 801e998:	b580      	push	{r7, lr}
 801e99a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 801e99c:	f7fd ffea 	bl	801c974 <HAL_RCC_GetHCLKFreq>
 801e9a0:	4602      	mov	r2, r0
 801e9a2:	4b06      	ldr	r3, [pc, #24]	@ (801e9bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 801e9a4:	6a1b      	ldr	r3, [r3, #32]
 801e9a6:	091b      	lsrs	r3, r3, #4
 801e9a8:	f003 0307 	and.w	r3, r3, #7
 801e9ac:	4904      	ldr	r1, [pc, #16]	@ (801e9c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 801e9ae:	5ccb      	ldrb	r3, [r1, r3]
 801e9b0:	f003 031f 	and.w	r3, r3, #31
 801e9b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 801e9b8:	4618      	mov	r0, r3
 801e9ba:	bd80      	pop	{r7, pc}
 801e9bc:	58024400 	.word	0x58024400
 801e9c0:	080263e4 	.word	0x080263e4

0801e9c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 801e9c4:	b480      	push	{r7}
 801e9c6:	b089      	sub	sp, #36	@ 0x24
 801e9c8:	af00      	add	r7, sp, #0
 801e9ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801e9cc:	4ba1      	ldr	r3, [pc, #644]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801e9ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e9d0:	f003 0303 	and.w	r3, r3, #3
 801e9d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 801e9d6:	4b9f      	ldr	r3, [pc, #636]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801e9d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e9da:	0b1b      	lsrs	r3, r3, #12
 801e9dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801e9e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 801e9e2:	4b9c      	ldr	r3, [pc, #624]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801e9e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e9e6:	091b      	lsrs	r3, r3, #4
 801e9e8:	f003 0301 	and.w	r3, r3, #1
 801e9ec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 801e9ee:	4b99      	ldr	r3, [pc, #612]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801e9f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801e9f2:	08db      	lsrs	r3, r3, #3
 801e9f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e9f8:	693a      	ldr	r2, [r7, #16]
 801e9fa:	fb02 f303 	mul.w	r3, r2, r3
 801e9fe:	ee07 3a90 	vmov	s15, r3
 801ea02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ea06:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 801ea0a:	697b      	ldr	r3, [r7, #20]
 801ea0c:	2b00      	cmp	r3, #0
 801ea0e:	f000 8111 	beq.w	801ec34 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 801ea12:	69bb      	ldr	r3, [r7, #24]
 801ea14:	2b02      	cmp	r3, #2
 801ea16:	f000 8083 	beq.w	801eb20 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 801ea1a:	69bb      	ldr	r3, [r7, #24]
 801ea1c:	2b02      	cmp	r3, #2
 801ea1e:	f200 80a1 	bhi.w	801eb64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 801ea22:	69bb      	ldr	r3, [r7, #24]
 801ea24:	2b00      	cmp	r3, #0
 801ea26:	d003      	beq.n	801ea30 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 801ea28:	69bb      	ldr	r3, [r7, #24]
 801ea2a:	2b01      	cmp	r3, #1
 801ea2c:	d056      	beq.n	801eadc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 801ea2e:	e099      	b.n	801eb64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801ea30:	4b88      	ldr	r3, [pc, #544]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801ea32:	681b      	ldr	r3, [r3, #0]
 801ea34:	f003 0320 	and.w	r3, r3, #32
 801ea38:	2b00      	cmp	r3, #0
 801ea3a:	d02d      	beq.n	801ea98 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801ea3c:	4b85      	ldr	r3, [pc, #532]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801ea3e:	681b      	ldr	r3, [r3, #0]
 801ea40:	08db      	lsrs	r3, r3, #3
 801ea42:	f003 0303 	and.w	r3, r3, #3
 801ea46:	4a84      	ldr	r2, [pc, #528]	@ (801ec58 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 801ea48:	fa22 f303 	lsr.w	r3, r2, r3
 801ea4c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801ea4e:	68bb      	ldr	r3, [r7, #8]
 801ea50:	ee07 3a90 	vmov	s15, r3
 801ea54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801ea58:	697b      	ldr	r3, [r7, #20]
 801ea5a:	ee07 3a90 	vmov	s15, r3
 801ea5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ea62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801ea66:	4b7b      	ldr	r3, [pc, #492]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801ea68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ea6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801ea6e:	ee07 3a90 	vmov	s15, r3
 801ea72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801ea76:	ed97 6a03 	vldr	s12, [r7, #12]
 801ea7a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 801ec5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801ea7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801ea82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801ea86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801ea8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ea8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ea92:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801ea96:	e087      	b.n	801eba8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801ea98:	697b      	ldr	r3, [r7, #20]
 801ea9a:	ee07 3a90 	vmov	s15, r3
 801ea9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801eaa2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 801ec60 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 801eaa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801eaaa:	4b6a      	ldr	r3, [pc, #424]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801eaac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801eaae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801eab2:	ee07 3a90 	vmov	s15, r3
 801eab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801eaba:	ed97 6a03 	vldr	s12, [r7, #12]
 801eabe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 801ec5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801eac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801eac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801eaca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801eace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ead2:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ead6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801eada:	e065      	b.n	801eba8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801eadc:	697b      	ldr	r3, [r7, #20]
 801eade:	ee07 3a90 	vmov	s15, r3
 801eae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801eae6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801ec64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801eaea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801eaee:	4b59      	ldr	r3, [pc, #356]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801eaf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801eaf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801eaf6:	ee07 3a90 	vmov	s15, r3
 801eafa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801eafe:	ed97 6a03 	vldr	s12, [r7, #12]
 801eb02:	eddf 5a56 	vldr	s11, [pc, #344]	@ 801ec5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801eb06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801eb0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801eb0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801eb12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801eb16:	ee67 7a27 	vmul.f32	s15, s14, s15
 801eb1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801eb1e:	e043      	b.n	801eba8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801eb20:	697b      	ldr	r3, [r7, #20]
 801eb22:	ee07 3a90 	vmov	s15, r3
 801eb26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801eb2a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 801ec68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 801eb2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801eb32:	4b48      	ldr	r3, [pc, #288]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801eb34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801eb36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801eb3a:	ee07 3a90 	vmov	s15, r3
 801eb3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801eb42:	ed97 6a03 	vldr	s12, [r7, #12]
 801eb46:	eddf 5a45 	vldr	s11, [pc, #276]	@ 801ec5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801eb4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801eb4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801eb52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801eb56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801eb5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801eb5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801eb62:	e021      	b.n	801eba8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801eb64:	697b      	ldr	r3, [r7, #20]
 801eb66:	ee07 3a90 	vmov	s15, r3
 801eb6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801eb6e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801ec64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801eb72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801eb76:	4b37      	ldr	r3, [pc, #220]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801eb78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801eb7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801eb7e:	ee07 3a90 	vmov	s15, r3
 801eb82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801eb86:	ed97 6a03 	vldr	s12, [r7, #12]
 801eb8a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 801ec5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801eb8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801eb92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801eb96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801eb9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801eb9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 801eba2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801eba6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 801eba8:	4b2a      	ldr	r3, [pc, #168]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801ebaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ebac:	0a5b      	lsrs	r3, r3, #9
 801ebae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801ebb2:	ee07 3a90 	vmov	s15, r3
 801ebb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ebba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801ebbe:	ee37 7a87 	vadd.f32	s14, s15, s14
 801ebc2:	edd7 6a07 	vldr	s13, [r7, #28]
 801ebc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801ebca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801ebce:	ee17 2a90 	vmov	r2, s15
 801ebd2:	687b      	ldr	r3, [r7, #4]
 801ebd4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 801ebd6:	4b1f      	ldr	r3, [pc, #124]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801ebd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ebda:	0c1b      	lsrs	r3, r3, #16
 801ebdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801ebe0:	ee07 3a90 	vmov	s15, r3
 801ebe4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ebe8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801ebec:	ee37 7a87 	vadd.f32	s14, s15, s14
 801ebf0:	edd7 6a07 	vldr	s13, [r7, #28]
 801ebf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801ebf8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801ebfc:	ee17 2a90 	vmov	r2, s15
 801ec00:	687b      	ldr	r3, [r7, #4]
 801ec02:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 801ec04:	4b13      	ldr	r3, [pc, #76]	@ (801ec54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801ec06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ec08:	0e1b      	lsrs	r3, r3, #24
 801ec0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801ec0e:	ee07 3a90 	vmov	s15, r3
 801ec12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ec16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801ec1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801ec1e:	edd7 6a07 	vldr	s13, [r7, #28]
 801ec22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801ec26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801ec2a:	ee17 2a90 	vmov	r2, s15
 801ec2e:	687b      	ldr	r3, [r7, #4]
 801ec30:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801ec32:	e008      	b.n	801ec46 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 801ec34:	687b      	ldr	r3, [r7, #4]
 801ec36:	2200      	movs	r2, #0
 801ec38:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 801ec3a:	687b      	ldr	r3, [r7, #4]
 801ec3c:	2200      	movs	r2, #0
 801ec3e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 801ec40:	687b      	ldr	r3, [r7, #4]
 801ec42:	2200      	movs	r2, #0
 801ec44:	609a      	str	r2, [r3, #8]
}
 801ec46:	bf00      	nop
 801ec48:	3724      	adds	r7, #36	@ 0x24
 801ec4a:	46bd      	mov	sp, r7
 801ec4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ec50:	4770      	bx	lr
 801ec52:	bf00      	nop
 801ec54:	58024400 	.word	0x58024400
 801ec58:	03d09000 	.word	0x03d09000
 801ec5c:	46000000 	.word	0x46000000
 801ec60:	4c742400 	.word	0x4c742400
 801ec64:	4a742400 	.word	0x4a742400
 801ec68:	4bbebc20 	.word	0x4bbebc20

0801ec6c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 801ec6c:	b480      	push	{r7}
 801ec6e:	b089      	sub	sp, #36	@ 0x24
 801ec70:	af00      	add	r7, sp, #0
 801ec72:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801ec74:	4ba1      	ldr	r3, [pc, #644]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ec76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ec78:	f003 0303 	and.w	r3, r3, #3
 801ec7c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 801ec7e:	4b9f      	ldr	r3, [pc, #636]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ec80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ec82:	0d1b      	lsrs	r3, r3, #20
 801ec84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801ec88:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 801ec8a:	4b9c      	ldr	r3, [pc, #624]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ec8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ec8e:	0a1b      	lsrs	r3, r3, #8
 801ec90:	f003 0301 	and.w	r3, r3, #1
 801ec94:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 801ec96:	4b99      	ldr	r3, [pc, #612]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ec98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ec9a:	08db      	lsrs	r3, r3, #3
 801ec9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801eca0:	693a      	ldr	r2, [r7, #16]
 801eca2:	fb02 f303 	mul.w	r3, r2, r3
 801eca6:	ee07 3a90 	vmov	s15, r3
 801ecaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ecae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 801ecb2:	697b      	ldr	r3, [r7, #20]
 801ecb4:	2b00      	cmp	r3, #0
 801ecb6:	f000 8111 	beq.w	801eedc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 801ecba:	69bb      	ldr	r3, [r7, #24]
 801ecbc:	2b02      	cmp	r3, #2
 801ecbe:	f000 8083 	beq.w	801edc8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 801ecc2:	69bb      	ldr	r3, [r7, #24]
 801ecc4:	2b02      	cmp	r3, #2
 801ecc6:	f200 80a1 	bhi.w	801ee0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 801ecca:	69bb      	ldr	r3, [r7, #24]
 801eccc:	2b00      	cmp	r3, #0
 801ecce:	d003      	beq.n	801ecd8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 801ecd0:	69bb      	ldr	r3, [r7, #24]
 801ecd2:	2b01      	cmp	r3, #1
 801ecd4:	d056      	beq.n	801ed84 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 801ecd6:	e099      	b.n	801ee0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801ecd8:	4b88      	ldr	r3, [pc, #544]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ecda:	681b      	ldr	r3, [r3, #0]
 801ecdc:	f003 0320 	and.w	r3, r3, #32
 801ece0:	2b00      	cmp	r3, #0
 801ece2:	d02d      	beq.n	801ed40 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801ece4:	4b85      	ldr	r3, [pc, #532]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ece6:	681b      	ldr	r3, [r3, #0]
 801ece8:	08db      	lsrs	r3, r3, #3
 801ecea:	f003 0303 	and.w	r3, r3, #3
 801ecee:	4a84      	ldr	r2, [pc, #528]	@ (801ef00 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 801ecf0:	fa22 f303 	lsr.w	r3, r2, r3
 801ecf4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801ecf6:	68bb      	ldr	r3, [r7, #8]
 801ecf8:	ee07 3a90 	vmov	s15, r3
 801ecfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801ed00:	697b      	ldr	r3, [r7, #20]
 801ed02:	ee07 3a90 	vmov	s15, r3
 801ed06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ed0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801ed0e:	4b7b      	ldr	r3, [pc, #492]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ed10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ed12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801ed16:	ee07 3a90 	vmov	s15, r3
 801ed1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801ed1e:	ed97 6a03 	vldr	s12, [r7, #12]
 801ed22:	eddf 5a78 	vldr	s11, [pc, #480]	@ 801ef04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801ed26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801ed2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801ed2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801ed32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ed36:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ed3a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801ed3e:	e087      	b.n	801ee50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801ed40:	697b      	ldr	r3, [r7, #20]
 801ed42:	ee07 3a90 	vmov	s15, r3
 801ed46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ed4a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 801ef08 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 801ed4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801ed52:	4b6a      	ldr	r3, [pc, #424]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ed54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ed56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801ed5a:	ee07 3a90 	vmov	s15, r3
 801ed5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801ed62:	ed97 6a03 	vldr	s12, [r7, #12]
 801ed66:	eddf 5a67 	vldr	s11, [pc, #412]	@ 801ef04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801ed6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801ed6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801ed72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801ed76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ed7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ed7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801ed82:	e065      	b.n	801ee50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801ed84:	697b      	ldr	r3, [r7, #20]
 801ed86:	ee07 3a90 	vmov	s15, r3
 801ed8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ed8e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801ef0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801ed92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801ed96:	4b59      	ldr	r3, [pc, #356]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ed98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ed9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801ed9e:	ee07 3a90 	vmov	s15, r3
 801eda2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801eda6:	ed97 6a03 	vldr	s12, [r7, #12]
 801edaa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 801ef04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801edae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801edb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801edb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801edba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801edbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 801edc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801edc6:	e043      	b.n	801ee50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801edc8:	697b      	ldr	r3, [r7, #20]
 801edca:	ee07 3a90 	vmov	s15, r3
 801edce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801edd2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 801ef10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 801edd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801edda:	4b48      	ldr	r3, [pc, #288]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801eddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801edde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801ede2:	ee07 3a90 	vmov	s15, r3
 801ede6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801edea:	ed97 6a03 	vldr	s12, [r7, #12]
 801edee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 801ef04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801edf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801edf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801edfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801edfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ee02:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ee06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801ee0a:	e021      	b.n	801ee50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801ee0c:	697b      	ldr	r3, [r7, #20]
 801ee0e:	ee07 3a90 	vmov	s15, r3
 801ee12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ee16:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801ef0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801ee1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801ee1e:	4b37      	ldr	r3, [pc, #220]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ee20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ee22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801ee26:	ee07 3a90 	vmov	s15, r3
 801ee2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801ee2e:	ed97 6a03 	vldr	s12, [r7, #12]
 801ee32:	eddf 5a34 	vldr	s11, [pc, #208]	@ 801ef04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801ee36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801ee3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801ee3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801ee42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ee46:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ee4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801ee4e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 801ee50:	4b2a      	ldr	r3, [pc, #168]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ee52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ee54:	0a5b      	lsrs	r3, r3, #9
 801ee56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801ee5a:	ee07 3a90 	vmov	s15, r3
 801ee5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ee62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801ee66:	ee37 7a87 	vadd.f32	s14, s15, s14
 801ee6a:	edd7 6a07 	vldr	s13, [r7, #28]
 801ee6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801ee72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801ee76:	ee17 2a90 	vmov	r2, s15
 801ee7a:	687b      	ldr	r3, [r7, #4]
 801ee7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 801ee7e:	4b1f      	ldr	r3, [pc, #124]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801ee80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ee82:	0c1b      	lsrs	r3, r3, #16
 801ee84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801ee88:	ee07 3a90 	vmov	s15, r3
 801ee8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ee90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801ee94:	ee37 7a87 	vadd.f32	s14, s15, s14
 801ee98:	edd7 6a07 	vldr	s13, [r7, #28]
 801ee9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801eea0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801eea4:	ee17 2a90 	vmov	r2, s15
 801eea8:	687b      	ldr	r3, [r7, #4]
 801eeaa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 801eeac:	4b13      	ldr	r3, [pc, #76]	@ (801eefc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801eeae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801eeb0:	0e1b      	lsrs	r3, r3, #24
 801eeb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801eeb6:	ee07 3a90 	vmov	s15, r3
 801eeba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801eebe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801eec2:	ee37 7a87 	vadd.f32	s14, s15, s14
 801eec6:	edd7 6a07 	vldr	s13, [r7, #28]
 801eeca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801eece:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801eed2:	ee17 2a90 	vmov	r2, s15
 801eed6:	687b      	ldr	r3, [r7, #4]
 801eed8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 801eeda:	e008      	b.n	801eeee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 801eedc:	687b      	ldr	r3, [r7, #4]
 801eede:	2200      	movs	r2, #0
 801eee0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 801eee2:	687b      	ldr	r3, [r7, #4]
 801eee4:	2200      	movs	r2, #0
 801eee6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 801eee8:	687b      	ldr	r3, [r7, #4]
 801eeea:	2200      	movs	r2, #0
 801eeec:	609a      	str	r2, [r3, #8]
}
 801eeee:	bf00      	nop
 801eef0:	3724      	adds	r7, #36	@ 0x24
 801eef2:	46bd      	mov	sp, r7
 801eef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eef8:	4770      	bx	lr
 801eefa:	bf00      	nop
 801eefc:	58024400 	.word	0x58024400
 801ef00:	03d09000 	.word	0x03d09000
 801ef04:	46000000 	.word	0x46000000
 801ef08:	4c742400 	.word	0x4c742400
 801ef0c:	4a742400 	.word	0x4a742400
 801ef10:	4bbebc20 	.word	0x4bbebc20

0801ef14 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 801ef14:	b480      	push	{r7}
 801ef16:	b089      	sub	sp, #36	@ 0x24
 801ef18:	af00      	add	r7, sp, #0
 801ef1a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801ef1c:	4ba0      	ldr	r3, [pc, #640]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801ef1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ef20:	f003 0303 	and.w	r3, r3, #3
 801ef24:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 801ef26:	4b9e      	ldr	r3, [pc, #632]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801ef28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ef2a:	091b      	lsrs	r3, r3, #4
 801ef2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801ef30:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 801ef32:	4b9b      	ldr	r3, [pc, #620]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801ef34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ef36:	f003 0301 	and.w	r3, r3, #1
 801ef3a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 801ef3c:	4b98      	ldr	r3, [pc, #608]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801ef3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801ef40:	08db      	lsrs	r3, r3, #3
 801ef42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ef46:	693a      	ldr	r2, [r7, #16]
 801ef48:	fb02 f303 	mul.w	r3, r2, r3
 801ef4c:	ee07 3a90 	vmov	s15, r3
 801ef50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ef54:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 801ef58:	697b      	ldr	r3, [r7, #20]
 801ef5a:	2b00      	cmp	r3, #0
 801ef5c:	f000 8111 	beq.w	801f182 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 801ef60:	69bb      	ldr	r3, [r7, #24]
 801ef62:	2b02      	cmp	r3, #2
 801ef64:	f000 8083 	beq.w	801f06e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 801ef68:	69bb      	ldr	r3, [r7, #24]
 801ef6a:	2b02      	cmp	r3, #2
 801ef6c:	f200 80a1 	bhi.w	801f0b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 801ef70:	69bb      	ldr	r3, [r7, #24]
 801ef72:	2b00      	cmp	r3, #0
 801ef74:	d003      	beq.n	801ef7e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 801ef76:	69bb      	ldr	r3, [r7, #24]
 801ef78:	2b01      	cmp	r3, #1
 801ef7a:	d056      	beq.n	801f02a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 801ef7c:	e099      	b.n	801f0b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801ef7e:	4b88      	ldr	r3, [pc, #544]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801ef80:	681b      	ldr	r3, [r3, #0]
 801ef82:	f003 0320 	and.w	r3, r3, #32
 801ef86:	2b00      	cmp	r3, #0
 801ef88:	d02d      	beq.n	801efe6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801ef8a:	4b85      	ldr	r3, [pc, #532]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801ef8c:	681b      	ldr	r3, [r3, #0]
 801ef8e:	08db      	lsrs	r3, r3, #3
 801ef90:	f003 0303 	and.w	r3, r3, #3
 801ef94:	4a83      	ldr	r2, [pc, #524]	@ (801f1a4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 801ef96:	fa22 f303 	lsr.w	r3, r2, r3
 801ef9a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801ef9c:	68bb      	ldr	r3, [r7, #8]
 801ef9e:	ee07 3a90 	vmov	s15, r3
 801efa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801efa6:	697b      	ldr	r3, [r7, #20]
 801efa8:	ee07 3a90 	vmov	s15, r3
 801efac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801efb0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801efb4:	4b7a      	ldr	r3, [pc, #488]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801efb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801efb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801efbc:	ee07 3a90 	vmov	s15, r3
 801efc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801efc4:	ed97 6a03 	vldr	s12, [r7, #12]
 801efc8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 801f1a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801efcc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801efd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801efd4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801efd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801efdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 801efe0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801efe4:	e087      	b.n	801f0f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801efe6:	697b      	ldr	r3, [r7, #20]
 801efe8:	ee07 3a90 	vmov	s15, r3
 801efec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801eff0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 801f1ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 801eff4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801eff8:	4b69      	ldr	r3, [pc, #420]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801effa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801effc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801f000:	ee07 3a90 	vmov	s15, r3
 801f004:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801f008:	ed97 6a03 	vldr	s12, [r7, #12]
 801f00c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 801f1a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801f010:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801f014:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801f018:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801f01c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801f020:	ee67 7a27 	vmul.f32	s15, s14, s15
 801f024:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801f028:	e065      	b.n	801f0f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801f02a:	697b      	ldr	r3, [r7, #20]
 801f02c:	ee07 3a90 	vmov	s15, r3
 801f030:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801f034:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 801f1b0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 801f038:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801f03c:	4b58      	ldr	r3, [pc, #352]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801f03e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801f044:	ee07 3a90 	vmov	s15, r3
 801f048:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801f04c:	ed97 6a03 	vldr	s12, [r7, #12]
 801f050:	eddf 5a55 	vldr	s11, [pc, #340]	@ 801f1a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801f054:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801f058:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801f05c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801f060:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801f064:	ee67 7a27 	vmul.f32	s15, s14, s15
 801f068:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801f06c:	e043      	b.n	801f0f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801f06e:	697b      	ldr	r3, [r7, #20]
 801f070:	ee07 3a90 	vmov	s15, r3
 801f074:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801f078:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 801f1b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 801f07c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801f080:	4b47      	ldr	r3, [pc, #284]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801f082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801f088:	ee07 3a90 	vmov	s15, r3
 801f08c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801f090:	ed97 6a03 	vldr	s12, [r7, #12]
 801f094:	eddf 5a44 	vldr	s11, [pc, #272]	@ 801f1a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801f098:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801f09c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801f0a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801f0a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801f0a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 801f0ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801f0b0:	e021      	b.n	801f0f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801f0b2:	697b      	ldr	r3, [r7, #20]
 801f0b4:	ee07 3a90 	vmov	s15, r3
 801f0b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801f0bc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 801f1ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 801f0c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801f0c4:	4b36      	ldr	r3, [pc, #216]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801f0c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f0c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801f0cc:	ee07 3a90 	vmov	s15, r3
 801f0d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801f0d4:	ed97 6a03 	vldr	s12, [r7, #12]
 801f0d8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 801f1a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801f0dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801f0e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801f0e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801f0e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801f0ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 801f0f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801f0f4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 801f0f6:	4b2a      	ldr	r3, [pc, #168]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801f0f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f0fa:	0a5b      	lsrs	r3, r3, #9
 801f0fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801f100:	ee07 3a90 	vmov	s15, r3
 801f104:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801f108:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801f10c:	ee37 7a87 	vadd.f32	s14, s15, s14
 801f110:	edd7 6a07 	vldr	s13, [r7, #28]
 801f114:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801f118:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801f11c:	ee17 2a90 	vmov	r2, s15
 801f120:	687b      	ldr	r3, [r7, #4]
 801f122:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 801f124:	4b1e      	ldr	r3, [pc, #120]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801f126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f128:	0c1b      	lsrs	r3, r3, #16
 801f12a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801f12e:	ee07 3a90 	vmov	s15, r3
 801f132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801f136:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801f13a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801f13e:	edd7 6a07 	vldr	s13, [r7, #28]
 801f142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801f146:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801f14a:	ee17 2a90 	vmov	r2, s15
 801f14e:	687b      	ldr	r3, [r7, #4]
 801f150:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 801f152:	4b13      	ldr	r3, [pc, #76]	@ (801f1a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801f154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f156:	0e1b      	lsrs	r3, r3, #24
 801f158:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801f15c:	ee07 3a90 	vmov	s15, r3
 801f160:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801f164:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801f168:	ee37 7a87 	vadd.f32	s14, s15, s14
 801f16c:	edd7 6a07 	vldr	s13, [r7, #28]
 801f170:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801f174:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801f178:	ee17 2a90 	vmov	r2, s15
 801f17c:	687b      	ldr	r3, [r7, #4]
 801f17e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 801f180:	e008      	b.n	801f194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 801f182:	687b      	ldr	r3, [r7, #4]
 801f184:	2200      	movs	r2, #0
 801f186:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 801f188:	687b      	ldr	r3, [r7, #4]
 801f18a:	2200      	movs	r2, #0
 801f18c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 801f18e:	687b      	ldr	r3, [r7, #4]
 801f190:	2200      	movs	r2, #0
 801f192:	609a      	str	r2, [r3, #8]
}
 801f194:	bf00      	nop
 801f196:	3724      	adds	r7, #36	@ 0x24
 801f198:	46bd      	mov	sp, r7
 801f19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f19e:	4770      	bx	lr
 801f1a0:	58024400 	.word	0x58024400
 801f1a4:	03d09000 	.word	0x03d09000
 801f1a8:	46000000 	.word	0x46000000
 801f1ac:	4c742400 	.word	0x4c742400
 801f1b0:	4a742400 	.word	0x4a742400
 801f1b4:	4bbebc20 	.word	0x4bbebc20

0801f1b8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 801f1b8:	b580      	push	{r7, lr}
 801f1ba:	b084      	sub	sp, #16
 801f1bc:	af00      	add	r7, sp, #0
 801f1be:	6078      	str	r0, [r7, #4]
 801f1c0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801f1c2:	2300      	movs	r3, #0
 801f1c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801f1c6:	4b53      	ldr	r3, [pc, #332]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f1c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f1ca:	f003 0303 	and.w	r3, r3, #3
 801f1ce:	2b03      	cmp	r3, #3
 801f1d0:	d101      	bne.n	801f1d6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 801f1d2:	2301      	movs	r3, #1
 801f1d4:	e099      	b.n	801f30a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 801f1d6:	4b4f      	ldr	r3, [pc, #316]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f1d8:	681b      	ldr	r3, [r3, #0]
 801f1da:	4a4e      	ldr	r2, [pc, #312]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f1dc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801f1e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801f1e2:	f7fa f8e7 	bl	80193b4 <HAL_GetTick>
 801f1e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801f1e8:	e008      	b.n	801f1fc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801f1ea:	f7fa f8e3 	bl	80193b4 <HAL_GetTick>
 801f1ee:	4602      	mov	r2, r0
 801f1f0:	68bb      	ldr	r3, [r7, #8]
 801f1f2:	1ad3      	subs	r3, r2, r3
 801f1f4:	2b02      	cmp	r3, #2
 801f1f6:	d901      	bls.n	801f1fc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 801f1f8:	2303      	movs	r3, #3
 801f1fa:	e086      	b.n	801f30a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801f1fc:	4b45      	ldr	r3, [pc, #276]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f1fe:	681b      	ldr	r3, [r3, #0]
 801f200:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801f204:	2b00      	cmp	r3, #0
 801f206:	d1f0      	bne.n	801f1ea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 801f208:	4b42      	ldr	r3, [pc, #264]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f20a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f20c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 801f210:	687b      	ldr	r3, [r7, #4]
 801f212:	681b      	ldr	r3, [r3, #0]
 801f214:	031b      	lsls	r3, r3, #12
 801f216:	493f      	ldr	r1, [pc, #252]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f218:	4313      	orrs	r3, r2
 801f21a:	628b      	str	r3, [r1, #40]	@ 0x28
 801f21c:	687b      	ldr	r3, [r7, #4]
 801f21e:	685b      	ldr	r3, [r3, #4]
 801f220:	3b01      	subs	r3, #1
 801f222:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801f226:	687b      	ldr	r3, [r7, #4]
 801f228:	689b      	ldr	r3, [r3, #8]
 801f22a:	3b01      	subs	r3, #1
 801f22c:	025b      	lsls	r3, r3, #9
 801f22e:	b29b      	uxth	r3, r3
 801f230:	431a      	orrs	r2, r3
 801f232:	687b      	ldr	r3, [r7, #4]
 801f234:	68db      	ldr	r3, [r3, #12]
 801f236:	3b01      	subs	r3, #1
 801f238:	041b      	lsls	r3, r3, #16
 801f23a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801f23e:	431a      	orrs	r2, r3
 801f240:	687b      	ldr	r3, [r7, #4]
 801f242:	691b      	ldr	r3, [r3, #16]
 801f244:	3b01      	subs	r3, #1
 801f246:	061b      	lsls	r3, r3, #24
 801f248:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801f24c:	4931      	ldr	r1, [pc, #196]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f24e:	4313      	orrs	r3, r2
 801f250:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 801f252:	4b30      	ldr	r3, [pc, #192]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f256:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801f25a:	687b      	ldr	r3, [r7, #4]
 801f25c:	695b      	ldr	r3, [r3, #20]
 801f25e:	492d      	ldr	r1, [pc, #180]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f260:	4313      	orrs	r3, r2
 801f262:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 801f264:	4b2b      	ldr	r3, [pc, #172]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f268:	f023 0220 	bic.w	r2, r3, #32
 801f26c:	687b      	ldr	r3, [r7, #4]
 801f26e:	699b      	ldr	r3, [r3, #24]
 801f270:	4928      	ldr	r1, [pc, #160]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f272:	4313      	orrs	r3, r2
 801f274:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 801f276:	4b27      	ldr	r3, [pc, #156]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f27a:	4a26      	ldr	r2, [pc, #152]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f27c:	f023 0310 	bic.w	r3, r3, #16
 801f280:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 801f282:	4b24      	ldr	r3, [pc, #144]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f284:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801f286:	4b24      	ldr	r3, [pc, #144]	@ (801f318 <RCCEx_PLL2_Config+0x160>)
 801f288:	4013      	ands	r3, r2
 801f28a:	687a      	ldr	r2, [r7, #4]
 801f28c:	69d2      	ldr	r2, [r2, #28]
 801f28e:	00d2      	lsls	r2, r2, #3
 801f290:	4920      	ldr	r1, [pc, #128]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f292:	4313      	orrs	r3, r2
 801f294:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 801f296:	4b1f      	ldr	r3, [pc, #124]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f29a:	4a1e      	ldr	r2, [pc, #120]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f29c:	f043 0310 	orr.w	r3, r3, #16
 801f2a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 801f2a2:	683b      	ldr	r3, [r7, #0]
 801f2a4:	2b00      	cmp	r3, #0
 801f2a6:	d106      	bne.n	801f2b6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 801f2a8:	4b1a      	ldr	r3, [pc, #104]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f2aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f2ac:	4a19      	ldr	r2, [pc, #100]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f2ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801f2b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801f2b4:	e00f      	b.n	801f2d6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801f2b6:	683b      	ldr	r3, [r7, #0]
 801f2b8:	2b01      	cmp	r3, #1
 801f2ba:	d106      	bne.n	801f2ca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 801f2bc:	4b15      	ldr	r3, [pc, #84]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f2be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f2c0:	4a14      	ldr	r2, [pc, #80]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f2c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801f2c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801f2c8:	e005      	b.n	801f2d6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 801f2ca:	4b12      	ldr	r3, [pc, #72]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f2cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f2ce:	4a11      	ldr	r2, [pc, #68]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f2d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801f2d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 801f2d6:	4b0f      	ldr	r3, [pc, #60]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f2d8:	681b      	ldr	r3, [r3, #0]
 801f2da:	4a0e      	ldr	r2, [pc, #56]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f2dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801f2e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801f2e2:	f7fa f867 	bl	80193b4 <HAL_GetTick>
 801f2e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801f2e8:	e008      	b.n	801f2fc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801f2ea:	f7fa f863 	bl	80193b4 <HAL_GetTick>
 801f2ee:	4602      	mov	r2, r0
 801f2f0:	68bb      	ldr	r3, [r7, #8]
 801f2f2:	1ad3      	subs	r3, r2, r3
 801f2f4:	2b02      	cmp	r3, #2
 801f2f6:	d901      	bls.n	801f2fc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 801f2f8:	2303      	movs	r3, #3
 801f2fa:	e006      	b.n	801f30a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801f2fc:	4b05      	ldr	r3, [pc, #20]	@ (801f314 <RCCEx_PLL2_Config+0x15c>)
 801f2fe:	681b      	ldr	r3, [r3, #0]
 801f300:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801f304:	2b00      	cmp	r3, #0
 801f306:	d0f0      	beq.n	801f2ea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 801f308:	7bfb      	ldrb	r3, [r7, #15]
}
 801f30a:	4618      	mov	r0, r3
 801f30c:	3710      	adds	r7, #16
 801f30e:	46bd      	mov	sp, r7
 801f310:	bd80      	pop	{r7, pc}
 801f312:	bf00      	nop
 801f314:	58024400 	.word	0x58024400
 801f318:	ffff0007 	.word	0xffff0007

0801f31c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 801f31c:	b580      	push	{r7, lr}
 801f31e:	b084      	sub	sp, #16
 801f320:	af00      	add	r7, sp, #0
 801f322:	6078      	str	r0, [r7, #4]
 801f324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801f326:	2300      	movs	r3, #0
 801f328:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801f32a:	4b53      	ldr	r3, [pc, #332]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f32c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f32e:	f003 0303 	and.w	r3, r3, #3
 801f332:	2b03      	cmp	r3, #3
 801f334:	d101      	bne.n	801f33a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 801f336:	2301      	movs	r3, #1
 801f338:	e099      	b.n	801f46e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801f33a:	4b4f      	ldr	r3, [pc, #316]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f33c:	681b      	ldr	r3, [r3, #0]
 801f33e:	4a4e      	ldr	r2, [pc, #312]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f340:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801f344:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801f346:	f7fa f835 	bl	80193b4 <HAL_GetTick>
 801f34a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801f34c:	e008      	b.n	801f360 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801f34e:	f7fa f831 	bl	80193b4 <HAL_GetTick>
 801f352:	4602      	mov	r2, r0
 801f354:	68bb      	ldr	r3, [r7, #8]
 801f356:	1ad3      	subs	r3, r2, r3
 801f358:	2b02      	cmp	r3, #2
 801f35a:	d901      	bls.n	801f360 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 801f35c:	2303      	movs	r3, #3
 801f35e:	e086      	b.n	801f46e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801f360:	4b45      	ldr	r3, [pc, #276]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f362:	681b      	ldr	r3, [r3, #0]
 801f364:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801f368:	2b00      	cmp	r3, #0
 801f36a:	d1f0      	bne.n	801f34e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 801f36c:	4b42      	ldr	r3, [pc, #264]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f36e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f370:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 801f374:	687b      	ldr	r3, [r7, #4]
 801f376:	681b      	ldr	r3, [r3, #0]
 801f378:	051b      	lsls	r3, r3, #20
 801f37a:	493f      	ldr	r1, [pc, #252]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f37c:	4313      	orrs	r3, r2
 801f37e:	628b      	str	r3, [r1, #40]	@ 0x28
 801f380:	687b      	ldr	r3, [r7, #4]
 801f382:	685b      	ldr	r3, [r3, #4]
 801f384:	3b01      	subs	r3, #1
 801f386:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801f38a:	687b      	ldr	r3, [r7, #4]
 801f38c:	689b      	ldr	r3, [r3, #8]
 801f38e:	3b01      	subs	r3, #1
 801f390:	025b      	lsls	r3, r3, #9
 801f392:	b29b      	uxth	r3, r3
 801f394:	431a      	orrs	r2, r3
 801f396:	687b      	ldr	r3, [r7, #4]
 801f398:	68db      	ldr	r3, [r3, #12]
 801f39a:	3b01      	subs	r3, #1
 801f39c:	041b      	lsls	r3, r3, #16
 801f39e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801f3a2:	431a      	orrs	r2, r3
 801f3a4:	687b      	ldr	r3, [r7, #4]
 801f3a6:	691b      	ldr	r3, [r3, #16]
 801f3a8:	3b01      	subs	r3, #1
 801f3aa:	061b      	lsls	r3, r3, #24
 801f3ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801f3b0:	4931      	ldr	r1, [pc, #196]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3b2:	4313      	orrs	r3, r2
 801f3b4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 801f3b6:	4b30      	ldr	r3, [pc, #192]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f3ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801f3be:	687b      	ldr	r3, [r7, #4]
 801f3c0:	695b      	ldr	r3, [r3, #20]
 801f3c2:	492d      	ldr	r1, [pc, #180]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3c4:	4313      	orrs	r3, r2
 801f3c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 801f3c8:	4b2b      	ldr	r3, [pc, #172]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f3cc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 801f3d0:	687b      	ldr	r3, [r7, #4]
 801f3d2:	699b      	ldr	r3, [r3, #24]
 801f3d4:	4928      	ldr	r1, [pc, #160]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3d6:	4313      	orrs	r3, r2
 801f3d8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 801f3da:	4b27      	ldr	r3, [pc, #156]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f3de:	4a26      	ldr	r2, [pc, #152]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801f3e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 801f3e6:	4b24      	ldr	r3, [pc, #144]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801f3ea:	4b24      	ldr	r3, [pc, #144]	@ (801f47c <RCCEx_PLL3_Config+0x160>)
 801f3ec:	4013      	ands	r3, r2
 801f3ee:	687a      	ldr	r2, [r7, #4]
 801f3f0:	69d2      	ldr	r2, [r2, #28]
 801f3f2:	00d2      	lsls	r2, r2, #3
 801f3f4:	4920      	ldr	r1, [pc, #128]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3f6:	4313      	orrs	r3, r2
 801f3f8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 801f3fa:	4b1f      	ldr	r3, [pc, #124]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f3fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f3fe:	4a1e      	ldr	r2, [pc, #120]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801f404:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 801f406:	683b      	ldr	r3, [r7, #0]
 801f408:	2b00      	cmp	r3, #0
 801f40a:	d106      	bne.n	801f41a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 801f40c:	4b1a      	ldr	r3, [pc, #104]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f40e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f410:	4a19      	ldr	r2, [pc, #100]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f412:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 801f416:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801f418:	e00f      	b.n	801f43a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801f41a:	683b      	ldr	r3, [r7, #0]
 801f41c:	2b01      	cmp	r3, #1
 801f41e:	d106      	bne.n	801f42e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 801f420:	4b15      	ldr	r3, [pc, #84]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f424:	4a14      	ldr	r2, [pc, #80]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f426:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801f42a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801f42c:	e005      	b.n	801f43a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 801f42e:	4b12      	ldr	r3, [pc, #72]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f432:	4a11      	ldr	r2, [pc, #68]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f434:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801f438:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801f43a:	4b0f      	ldr	r3, [pc, #60]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f43c:	681b      	ldr	r3, [r3, #0]
 801f43e:	4a0e      	ldr	r2, [pc, #56]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801f444:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801f446:	f7f9 ffb5 	bl	80193b4 <HAL_GetTick>
 801f44a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801f44c:	e008      	b.n	801f460 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801f44e:	f7f9 ffb1 	bl	80193b4 <HAL_GetTick>
 801f452:	4602      	mov	r2, r0
 801f454:	68bb      	ldr	r3, [r7, #8]
 801f456:	1ad3      	subs	r3, r2, r3
 801f458:	2b02      	cmp	r3, #2
 801f45a:	d901      	bls.n	801f460 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 801f45c:	2303      	movs	r3, #3
 801f45e:	e006      	b.n	801f46e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801f460:	4b05      	ldr	r3, [pc, #20]	@ (801f478 <RCCEx_PLL3_Config+0x15c>)
 801f462:	681b      	ldr	r3, [r3, #0]
 801f464:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801f468:	2b00      	cmp	r3, #0
 801f46a:	d0f0      	beq.n	801f44e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 801f46c:	7bfb      	ldrb	r3, [r7, #15]
}
 801f46e:	4618      	mov	r0, r3
 801f470:	3710      	adds	r7, #16
 801f472:	46bd      	mov	sp, r7
 801f474:	bd80      	pop	{r7, pc}
 801f476:	bf00      	nop
 801f478:	58024400 	.word	0x58024400
 801f47c:	ffff0007 	.word	0xffff0007

0801f480 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801f480:	b580      	push	{r7, lr}
 801f482:	b082      	sub	sp, #8
 801f484:	af00      	add	r7, sp, #0
 801f486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801f488:	687b      	ldr	r3, [r7, #4]
 801f48a:	2b00      	cmp	r3, #0
 801f48c:	d101      	bne.n	801f492 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801f48e:	2301      	movs	r3, #1
 801f490:	e049      	b.n	801f526 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801f492:	687b      	ldr	r3, [r7, #4]
 801f494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801f498:	b2db      	uxtb	r3, r3
 801f49a:	2b00      	cmp	r3, #0
 801f49c:	d106      	bne.n	801f4ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801f49e:	687b      	ldr	r3, [r7, #4]
 801f4a0:	2200      	movs	r2, #0
 801f4a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801f4a6:	6878      	ldr	r0, [r7, #4]
 801f4a8:	f000 f841 	bl	801f52e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801f4ac:	687b      	ldr	r3, [r7, #4]
 801f4ae:	2202      	movs	r2, #2
 801f4b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801f4b4:	687b      	ldr	r3, [r7, #4]
 801f4b6:	681a      	ldr	r2, [r3, #0]
 801f4b8:	687b      	ldr	r3, [r7, #4]
 801f4ba:	3304      	adds	r3, #4
 801f4bc:	4619      	mov	r1, r3
 801f4be:	4610      	mov	r0, r2
 801f4c0:	f000 f9e8 	bl	801f894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801f4c4:	687b      	ldr	r3, [r7, #4]
 801f4c6:	2201      	movs	r2, #1
 801f4c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801f4cc:	687b      	ldr	r3, [r7, #4]
 801f4ce:	2201      	movs	r2, #1
 801f4d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801f4d4:	687b      	ldr	r3, [r7, #4]
 801f4d6:	2201      	movs	r2, #1
 801f4d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801f4dc:	687b      	ldr	r3, [r7, #4]
 801f4de:	2201      	movs	r2, #1
 801f4e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801f4e4:	687b      	ldr	r3, [r7, #4]
 801f4e6:	2201      	movs	r2, #1
 801f4e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801f4ec:	687b      	ldr	r3, [r7, #4]
 801f4ee:	2201      	movs	r2, #1
 801f4f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801f4f4:	687b      	ldr	r3, [r7, #4]
 801f4f6:	2201      	movs	r2, #1
 801f4f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801f4fc:	687b      	ldr	r3, [r7, #4]
 801f4fe:	2201      	movs	r2, #1
 801f500:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801f504:	687b      	ldr	r3, [r7, #4]
 801f506:	2201      	movs	r2, #1
 801f508:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801f50c:	687b      	ldr	r3, [r7, #4]
 801f50e:	2201      	movs	r2, #1
 801f510:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801f514:	687b      	ldr	r3, [r7, #4]
 801f516:	2201      	movs	r2, #1
 801f518:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801f51c:	687b      	ldr	r3, [r7, #4]
 801f51e:	2201      	movs	r2, #1
 801f520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801f524:	2300      	movs	r3, #0
}
 801f526:	4618      	mov	r0, r3
 801f528:	3708      	adds	r7, #8
 801f52a:	46bd      	mov	sp, r7
 801f52c:	bd80      	pop	{r7, pc}

0801f52e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 801f52e:	b480      	push	{r7}
 801f530:	b083      	sub	sp, #12
 801f532:	af00      	add	r7, sp, #0
 801f534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 801f536:	bf00      	nop
 801f538:	370c      	adds	r7, #12
 801f53a:	46bd      	mov	sp, r7
 801f53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f540:	4770      	bx	lr
	...

0801f544 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801f544:	b480      	push	{r7}
 801f546:	b085      	sub	sp, #20
 801f548:	af00      	add	r7, sp, #0
 801f54a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801f54c:	687b      	ldr	r3, [r7, #4]
 801f54e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801f552:	b2db      	uxtb	r3, r3
 801f554:	2b01      	cmp	r3, #1
 801f556:	d001      	beq.n	801f55c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 801f558:	2301      	movs	r3, #1
 801f55a:	e054      	b.n	801f606 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801f55c:	687b      	ldr	r3, [r7, #4]
 801f55e:	2202      	movs	r2, #2
 801f560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801f564:	687b      	ldr	r3, [r7, #4]
 801f566:	681b      	ldr	r3, [r3, #0]
 801f568:	68da      	ldr	r2, [r3, #12]
 801f56a:	687b      	ldr	r3, [r7, #4]
 801f56c:	681b      	ldr	r3, [r3, #0]
 801f56e:	f042 0201 	orr.w	r2, r2, #1
 801f572:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801f574:	687b      	ldr	r3, [r7, #4]
 801f576:	681b      	ldr	r3, [r3, #0]
 801f578:	4a26      	ldr	r2, [pc, #152]	@ (801f614 <HAL_TIM_Base_Start_IT+0xd0>)
 801f57a:	4293      	cmp	r3, r2
 801f57c:	d022      	beq.n	801f5c4 <HAL_TIM_Base_Start_IT+0x80>
 801f57e:	687b      	ldr	r3, [r7, #4]
 801f580:	681b      	ldr	r3, [r3, #0]
 801f582:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f586:	d01d      	beq.n	801f5c4 <HAL_TIM_Base_Start_IT+0x80>
 801f588:	687b      	ldr	r3, [r7, #4]
 801f58a:	681b      	ldr	r3, [r3, #0]
 801f58c:	4a22      	ldr	r2, [pc, #136]	@ (801f618 <HAL_TIM_Base_Start_IT+0xd4>)
 801f58e:	4293      	cmp	r3, r2
 801f590:	d018      	beq.n	801f5c4 <HAL_TIM_Base_Start_IT+0x80>
 801f592:	687b      	ldr	r3, [r7, #4]
 801f594:	681b      	ldr	r3, [r3, #0]
 801f596:	4a21      	ldr	r2, [pc, #132]	@ (801f61c <HAL_TIM_Base_Start_IT+0xd8>)
 801f598:	4293      	cmp	r3, r2
 801f59a:	d013      	beq.n	801f5c4 <HAL_TIM_Base_Start_IT+0x80>
 801f59c:	687b      	ldr	r3, [r7, #4]
 801f59e:	681b      	ldr	r3, [r3, #0]
 801f5a0:	4a1f      	ldr	r2, [pc, #124]	@ (801f620 <HAL_TIM_Base_Start_IT+0xdc>)
 801f5a2:	4293      	cmp	r3, r2
 801f5a4:	d00e      	beq.n	801f5c4 <HAL_TIM_Base_Start_IT+0x80>
 801f5a6:	687b      	ldr	r3, [r7, #4]
 801f5a8:	681b      	ldr	r3, [r3, #0]
 801f5aa:	4a1e      	ldr	r2, [pc, #120]	@ (801f624 <HAL_TIM_Base_Start_IT+0xe0>)
 801f5ac:	4293      	cmp	r3, r2
 801f5ae:	d009      	beq.n	801f5c4 <HAL_TIM_Base_Start_IT+0x80>
 801f5b0:	687b      	ldr	r3, [r7, #4]
 801f5b2:	681b      	ldr	r3, [r3, #0]
 801f5b4:	4a1c      	ldr	r2, [pc, #112]	@ (801f628 <HAL_TIM_Base_Start_IT+0xe4>)
 801f5b6:	4293      	cmp	r3, r2
 801f5b8:	d004      	beq.n	801f5c4 <HAL_TIM_Base_Start_IT+0x80>
 801f5ba:	687b      	ldr	r3, [r7, #4]
 801f5bc:	681b      	ldr	r3, [r3, #0]
 801f5be:	4a1b      	ldr	r2, [pc, #108]	@ (801f62c <HAL_TIM_Base_Start_IT+0xe8>)
 801f5c0:	4293      	cmp	r3, r2
 801f5c2:	d115      	bne.n	801f5f0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801f5c4:	687b      	ldr	r3, [r7, #4]
 801f5c6:	681b      	ldr	r3, [r3, #0]
 801f5c8:	689a      	ldr	r2, [r3, #8]
 801f5ca:	4b19      	ldr	r3, [pc, #100]	@ (801f630 <HAL_TIM_Base_Start_IT+0xec>)
 801f5cc:	4013      	ands	r3, r2
 801f5ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801f5d0:	68fb      	ldr	r3, [r7, #12]
 801f5d2:	2b06      	cmp	r3, #6
 801f5d4:	d015      	beq.n	801f602 <HAL_TIM_Base_Start_IT+0xbe>
 801f5d6:	68fb      	ldr	r3, [r7, #12]
 801f5d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801f5dc:	d011      	beq.n	801f602 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 801f5de:	687b      	ldr	r3, [r7, #4]
 801f5e0:	681b      	ldr	r3, [r3, #0]
 801f5e2:	681a      	ldr	r2, [r3, #0]
 801f5e4:	687b      	ldr	r3, [r7, #4]
 801f5e6:	681b      	ldr	r3, [r3, #0]
 801f5e8:	f042 0201 	orr.w	r2, r2, #1
 801f5ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801f5ee:	e008      	b.n	801f602 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801f5f0:	687b      	ldr	r3, [r7, #4]
 801f5f2:	681b      	ldr	r3, [r3, #0]
 801f5f4:	681a      	ldr	r2, [r3, #0]
 801f5f6:	687b      	ldr	r3, [r7, #4]
 801f5f8:	681b      	ldr	r3, [r3, #0]
 801f5fa:	f042 0201 	orr.w	r2, r2, #1
 801f5fe:	601a      	str	r2, [r3, #0]
 801f600:	e000      	b.n	801f604 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801f602:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801f604:	2300      	movs	r3, #0
}
 801f606:	4618      	mov	r0, r3
 801f608:	3714      	adds	r7, #20
 801f60a:	46bd      	mov	sp, r7
 801f60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f610:	4770      	bx	lr
 801f612:	bf00      	nop
 801f614:	40010000 	.word	0x40010000
 801f618:	40000400 	.word	0x40000400
 801f61c:	40000800 	.word	0x40000800
 801f620:	40000c00 	.word	0x40000c00
 801f624:	40010400 	.word	0x40010400
 801f628:	40001800 	.word	0x40001800
 801f62c:	40014000 	.word	0x40014000
 801f630:	00010007 	.word	0x00010007

0801f634 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801f634:	b580      	push	{r7, lr}
 801f636:	b084      	sub	sp, #16
 801f638:	af00      	add	r7, sp, #0
 801f63a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801f63c:	687b      	ldr	r3, [r7, #4]
 801f63e:	681b      	ldr	r3, [r3, #0]
 801f640:	68db      	ldr	r3, [r3, #12]
 801f642:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801f644:	687b      	ldr	r3, [r7, #4]
 801f646:	681b      	ldr	r3, [r3, #0]
 801f648:	691b      	ldr	r3, [r3, #16]
 801f64a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801f64c:	68bb      	ldr	r3, [r7, #8]
 801f64e:	f003 0302 	and.w	r3, r3, #2
 801f652:	2b00      	cmp	r3, #0
 801f654:	d020      	beq.n	801f698 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801f656:	68fb      	ldr	r3, [r7, #12]
 801f658:	f003 0302 	and.w	r3, r3, #2
 801f65c:	2b00      	cmp	r3, #0
 801f65e:	d01b      	beq.n	801f698 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801f660:	687b      	ldr	r3, [r7, #4]
 801f662:	681b      	ldr	r3, [r3, #0]
 801f664:	f06f 0202 	mvn.w	r2, #2
 801f668:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801f66a:	687b      	ldr	r3, [r7, #4]
 801f66c:	2201      	movs	r2, #1
 801f66e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801f670:	687b      	ldr	r3, [r7, #4]
 801f672:	681b      	ldr	r3, [r3, #0]
 801f674:	699b      	ldr	r3, [r3, #24]
 801f676:	f003 0303 	and.w	r3, r3, #3
 801f67a:	2b00      	cmp	r3, #0
 801f67c:	d003      	beq.n	801f686 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801f67e:	6878      	ldr	r0, [r7, #4]
 801f680:	f000 f8e9 	bl	801f856 <HAL_TIM_IC_CaptureCallback>
 801f684:	e005      	b.n	801f692 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801f686:	6878      	ldr	r0, [r7, #4]
 801f688:	f000 f8db 	bl	801f842 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801f68c:	6878      	ldr	r0, [r7, #4]
 801f68e:	f000 f8ec 	bl	801f86a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801f692:	687b      	ldr	r3, [r7, #4]
 801f694:	2200      	movs	r2, #0
 801f696:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801f698:	68bb      	ldr	r3, [r7, #8]
 801f69a:	f003 0304 	and.w	r3, r3, #4
 801f69e:	2b00      	cmp	r3, #0
 801f6a0:	d020      	beq.n	801f6e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801f6a2:	68fb      	ldr	r3, [r7, #12]
 801f6a4:	f003 0304 	and.w	r3, r3, #4
 801f6a8:	2b00      	cmp	r3, #0
 801f6aa:	d01b      	beq.n	801f6e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801f6ac:	687b      	ldr	r3, [r7, #4]
 801f6ae:	681b      	ldr	r3, [r3, #0]
 801f6b0:	f06f 0204 	mvn.w	r2, #4
 801f6b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801f6b6:	687b      	ldr	r3, [r7, #4]
 801f6b8:	2202      	movs	r2, #2
 801f6ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801f6bc:	687b      	ldr	r3, [r7, #4]
 801f6be:	681b      	ldr	r3, [r3, #0]
 801f6c0:	699b      	ldr	r3, [r3, #24]
 801f6c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801f6c6:	2b00      	cmp	r3, #0
 801f6c8:	d003      	beq.n	801f6d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801f6ca:	6878      	ldr	r0, [r7, #4]
 801f6cc:	f000 f8c3 	bl	801f856 <HAL_TIM_IC_CaptureCallback>
 801f6d0:	e005      	b.n	801f6de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801f6d2:	6878      	ldr	r0, [r7, #4]
 801f6d4:	f000 f8b5 	bl	801f842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801f6d8:	6878      	ldr	r0, [r7, #4]
 801f6da:	f000 f8c6 	bl	801f86a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801f6de:	687b      	ldr	r3, [r7, #4]
 801f6e0:	2200      	movs	r2, #0
 801f6e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801f6e4:	68bb      	ldr	r3, [r7, #8]
 801f6e6:	f003 0308 	and.w	r3, r3, #8
 801f6ea:	2b00      	cmp	r3, #0
 801f6ec:	d020      	beq.n	801f730 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801f6ee:	68fb      	ldr	r3, [r7, #12]
 801f6f0:	f003 0308 	and.w	r3, r3, #8
 801f6f4:	2b00      	cmp	r3, #0
 801f6f6:	d01b      	beq.n	801f730 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801f6f8:	687b      	ldr	r3, [r7, #4]
 801f6fa:	681b      	ldr	r3, [r3, #0]
 801f6fc:	f06f 0208 	mvn.w	r2, #8
 801f700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801f702:	687b      	ldr	r3, [r7, #4]
 801f704:	2204      	movs	r2, #4
 801f706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801f708:	687b      	ldr	r3, [r7, #4]
 801f70a:	681b      	ldr	r3, [r3, #0]
 801f70c:	69db      	ldr	r3, [r3, #28]
 801f70e:	f003 0303 	and.w	r3, r3, #3
 801f712:	2b00      	cmp	r3, #0
 801f714:	d003      	beq.n	801f71e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801f716:	6878      	ldr	r0, [r7, #4]
 801f718:	f000 f89d 	bl	801f856 <HAL_TIM_IC_CaptureCallback>
 801f71c:	e005      	b.n	801f72a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801f71e:	6878      	ldr	r0, [r7, #4]
 801f720:	f000 f88f 	bl	801f842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801f724:	6878      	ldr	r0, [r7, #4]
 801f726:	f000 f8a0 	bl	801f86a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801f72a:	687b      	ldr	r3, [r7, #4]
 801f72c:	2200      	movs	r2, #0
 801f72e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801f730:	68bb      	ldr	r3, [r7, #8]
 801f732:	f003 0310 	and.w	r3, r3, #16
 801f736:	2b00      	cmp	r3, #0
 801f738:	d020      	beq.n	801f77c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801f73a:	68fb      	ldr	r3, [r7, #12]
 801f73c:	f003 0310 	and.w	r3, r3, #16
 801f740:	2b00      	cmp	r3, #0
 801f742:	d01b      	beq.n	801f77c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801f744:	687b      	ldr	r3, [r7, #4]
 801f746:	681b      	ldr	r3, [r3, #0]
 801f748:	f06f 0210 	mvn.w	r2, #16
 801f74c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801f74e:	687b      	ldr	r3, [r7, #4]
 801f750:	2208      	movs	r2, #8
 801f752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801f754:	687b      	ldr	r3, [r7, #4]
 801f756:	681b      	ldr	r3, [r3, #0]
 801f758:	69db      	ldr	r3, [r3, #28]
 801f75a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801f75e:	2b00      	cmp	r3, #0
 801f760:	d003      	beq.n	801f76a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801f762:	6878      	ldr	r0, [r7, #4]
 801f764:	f000 f877 	bl	801f856 <HAL_TIM_IC_CaptureCallback>
 801f768:	e005      	b.n	801f776 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801f76a:	6878      	ldr	r0, [r7, #4]
 801f76c:	f000 f869 	bl	801f842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801f770:	6878      	ldr	r0, [r7, #4]
 801f772:	f000 f87a 	bl	801f86a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801f776:	687b      	ldr	r3, [r7, #4]
 801f778:	2200      	movs	r2, #0
 801f77a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801f77c:	68bb      	ldr	r3, [r7, #8]
 801f77e:	f003 0301 	and.w	r3, r3, #1
 801f782:	2b00      	cmp	r3, #0
 801f784:	d00c      	beq.n	801f7a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801f786:	68fb      	ldr	r3, [r7, #12]
 801f788:	f003 0301 	and.w	r3, r3, #1
 801f78c:	2b00      	cmp	r3, #0
 801f78e:	d007      	beq.n	801f7a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801f790:	687b      	ldr	r3, [r7, #4]
 801f792:	681b      	ldr	r3, [r3, #0]
 801f794:	f06f 0201 	mvn.w	r2, #1
 801f798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801f79a:	6878      	ldr	r0, [r7, #4]
 801f79c:	f7f8 ffd8 	bl	8018750 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801f7a0:	68bb      	ldr	r3, [r7, #8]
 801f7a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801f7a6:	2b00      	cmp	r3, #0
 801f7a8:	d104      	bne.n	801f7b4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801f7aa:	68bb      	ldr	r3, [r7, #8]
 801f7ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801f7b0:	2b00      	cmp	r3, #0
 801f7b2:	d00c      	beq.n	801f7ce <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801f7b4:	68fb      	ldr	r3, [r7, #12]
 801f7b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801f7ba:	2b00      	cmp	r3, #0
 801f7bc:	d007      	beq.n	801f7ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801f7be:	687b      	ldr	r3, [r7, #4]
 801f7c0:	681b      	ldr	r3, [r3, #0]
 801f7c2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 801f7c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801f7c8:	6878      	ldr	r0, [r7, #4]
 801f7ca:	f000 f90d 	bl	801f9e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801f7ce:	68bb      	ldr	r3, [r7, #8]
 801f7d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801f7d4:	2b00      	cmp	r3, #0
 801f7d6:	d00c      	beq.n	801f7f2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801f7d8:	68fb      	ldr	r3, [r7, #12]
 801f7da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801f7de:	2b00      	cmp	r3, #0
 801f7e0:	d007      	beq.n	801f7f2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801f7e2:	687b      	ldr	r3, [r7, #4]
 801f7e4:	681b      	ldr	r3, [r3, #0]
 801f7e6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801f7ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 801f7ec:	6878      	ldr	r0, [r7, #4]
 801f7ee:	f000 f905 	bl	801f9fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801f7f2:	68bb      	ldr	r3, [r7, #8]
 801f7f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801f7f8:	2b00      	cmp	r3, #0
 801f7fa:	d00c      	beq.n	801f816 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801f7fc:	68fb      	ldr	r3, [r7, #12]
 801f7fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801f802:	2b00      	cmp	r3, #0
 801f804:	d007      	beq.n	801f816 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801f806:	687b      	ldr	r3, [r7, #4]
 801f808:	681b      	ldr	r3, [r3, #0]
 801f80a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801f80e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801f810:	6878      	ldr	r0, [r7, #4]
 801f812:	f000 f834 	bl	801f87e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801f816:	68bb      	ldr	r3, [r7, #8]
 801f818:	f003 0320 	and.w	r3, r3, #32
 801f81c:	2b00      	cmp	r3, #0
 801f81e:	d00c      	beq.n	801f83a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801f820:	68fb      	ldr	r3, [r7, #12]
 801f822:	f003 0320 	and.w	r3, r3, #32
 801f826:	2b00      	cmp	r3, #0
 801f828:	d007      	beq.n	801f83a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801f82a:	687b      	ldr	r3, [r7, #4]
 801f82c:	681b      	ldr	r3, [r3, #0]
 801f82e:	f06f 0220 	mvn.w	r2, #32
 801f832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801f834:	6878      	ldr	r0, [r7, #4]
 801f836:	f000 f8cd 	bl	801f9d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801f83a:	bf00      	nop
 801f83c:	3710      	adds	r7, #16
 801f83e:	46bd      	mov	sp, r7
 801f840:	bd80      	pop	{r7, pc}

0801f842 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801f842:	b480      	push	{r7}
 801f844:	b083      	sub	sp, #12
 801f846:	af00      	add	r7, sp, #0
 801f848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801f84a:	bf00      	nop
 801f84c:	370c      	adds	r7, #12
 801f84e:	46bd      	mov	sp, r7
 801f850:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f854:	4770      	bx	lr

0801f856 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801f856:	b480      	push	{r7}
 801f858:	b083      	sub	sp, #12
 801f85a:	af00      	add	r7, sp, #0
 801f85c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801f85e:	bf00      	nop
 801f860:	370c      	adds	r7, #12
 801f862:	46bd      	mov	sp, r7
 801f864:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f868:	4770      	bx	lr

0801f86a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801f86a:	b480      	push	{r7}
 801f86c:	b083      	sub	sp, #12
 801f86e:	af00      	add	r7, sp, #0
 801f870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801f872:	bf00      	nop
 801f874:	370c      	adds	r7, #12
 801f876:	46bd      	mov	sp, r7
 801f878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f87c:	4770      	bx	lr

0801f87e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801f87e:	b480      	push	{r7}
 801f880:	b083      	sub	sp, #12
 801f882:	af00      	add	r7, sp, #0
 801f884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801f886:	bf00      	nop
 801f888:	370c      	adds	r7, #12
 801f88a:	46bd      	mov	sp, r7
 801f88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f890:	4770      	bx	lr
	...

0801f894 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801f894:	b480      	push	{r7}
 801f896:	b085      	sub	sp, #20
 801f898:	af00      	add	r7, sp, #0
 801f89a:	6078      	str	r0, [r7, #4]
 801f89c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801f89e:	687b      	ldr	r3, [r7, #4]
 801f8a0:	681b      	ldr	r3, [r3, #0]
 801f8a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801f8a4:	687b      	ldr	r3, [r7, #4]
 801f8a6:	4a43      	ldr	r2, [pc, #268]	@ (801f9b4 <TIM_Base_SetConfig+0x120>)
 801f8a8:	4293      	cmp	r3, r2
 801f8aa:	d013      	beq.n	801f8d4 <TIM_Base_SetConfig+0x40>
 801f8ac:	687b      	ldr	r3, [r7, #4]
 801f8ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f8b2:	d00f      	beq.n	801f8d4 <TIM_Base_SetConfig+0x40>
 801f8b4:	687b      	ldr	r3, [r7, #4]
 801f8b6:	4a40      	ldr	r2, [pc, #256]	@ (801f9b8 <TIM_Base_SetConfig+0x124>)
 801f8b8:	4293      	cmp	r3, r2
 801f8ba:	d00b      	beq.n	801f8d4 <TIM_Base_SetConfig+0x40>
 801f8bc:	687b      	ldr	r3, [r7, #4]
 801f8be:	4a3f      	ldr	r2, [pc, #252]	@ (801f9bc <TIM_Base_SetConfig+0x128>)
 801f8c0:	4293      	cmp	r3, r2
 801f8c2:	d007      	beq.n	801f8d4 <TIM_Base_SetConfig+0x40>
 801f8c4:	687b      	ldr	r3, [r7, #4]
 801f8c6:	4a3e      	ldr	r2, [pc, #248]	@ (801f9c0 <TIM_Base_SetConfig+0x12c>)
 801f8c8:	4293      	cmp	r3, r2
 801f8ca:	d003      	beq.n	801f8d4 <TIM_Base_SetConfig+0x40>
 801f8cc:	687b      	ldr	r3, [r7, #4]
 801f8ce:	4a3d      	ldr	r2, [pc, #244]	@ (801f9c4 <TIM_Base_SetConfig+0x130>)
 801f8d0:	4293      	cmp	r3, r2
 801f8d2:	d108      	bne.n	801f8e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801f8d4:	68fb      	ldr	r3, [r7, #12]
 801f8d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801f8da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801f8dc:	683b      	ldr	r3, [r7, #0]
 801f8de:	685b      	ldr	r3, [r3, #4]
 801f8e0:	68fa      	ldr	r2, [r7, #12]
 801f8e2:	4313      	orrs	r3, r2
 801f8e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801f8e6:	687b      	ldr	r3, [r7, #4]
 801f8e8:	4a32      	ldr	r2, [pc, #200]	@ (801f9b4 <TIM_Base_SetConfig+0x120>)
 801f8ea:	4293      	cmp	r3, r2
 801f8ec:	d01f      	beq.n	801f92e <TIM_Base_SetConfig+0x9a>
 801f8ee:	687b      	ldr	r3, [r7, #4]
 801f8f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f8f4:	d01b      	beq.n	801f92e <TIM_Base_SetConfig+0x9a>
 801f8f6:	687b      	ldr	r3, [r7, #4]
 801f8f8:	4a2f      	ldr	r2, [pc, #188]	@ (801f9b8 <TIM_Base_SetConfig+0x124>)
 801f8fa:	4293      	cmp	r3, r2
 801f8fc:	d017      	beq.n	801f92e <TIM_Base_SetConfig+0x9a>
 801f8fe:	687b      	ldr	r3, [r7, #4]
 801f900:	4a2e      	ldr	r2, [pc, #184]	@ (801f9bc <TIM_Base_SetConfig+0x128>)
 801f902:	4293      	cmp	r3, r2
 801f904:	d013      	beq.n	801f92e <TIM_Base_SetConfig+0x9a>
 801f906:	687b      	ldr	r3, [r7, #4]
 801f908:	4a2d      	ldr	r2, [pc, #180]	@ (801f9c0 <TIM_Base_SetConfig+0x12c>)
 801f90a:	4293      	cmp	r3, r2
 801f90c:	d00f      	beq.n	801f92e <TIM_Base_SetConfig+0x9a>
 801f90e:	687b      	ldr	r3, [r7, #4]
 801f910:	4a2c      	ldr	r2, [pc, #176]	@ (801f9c4 <TIM_Base_SetConfig+0x130>)
 801f912:	4293      	cmp	r3, r2
 801f914:	d00b      	beq.n	801f92e <TIM_Base_SetConfig+0x9a>
 801f916:	687b      	ldr	r3, [r7, #4]
 801f918:	4a2b      	ldr	r2, [pc, #172]	@ (801f9c8 <TIM_Base_SetConfig+0x134>)
 801f91a:	4293      	cmp	r3, r2
 801f91c:	d007      	beq.n	801f92e <TIM_Base_SetConfig+0x9a>
 801f91e:	687b      	ldr	r3, [r7, #4]
 801f920:	4a2a      	ldr	r2, [pc, #168]	@ (801f9cc <TIM_Base_SetConfig+0x138>)
 801f922:	4293      	cmp	r3, r2
 801f924:	d003      	beq.n	801f92e <TIM_Base_SetConfig+0x9a>
 801f926:	687b      	ldr	r3, [r7, #4]
 801f928:	4a29      	ldr	r2, [pc, #164]	@ (801f9d0 <TIM_Base_SetConfig+0x13c>)
 801f92a:	4293      	cmp	r3, r2
 801f92c:	d108      	bne.n	801f940 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801f92e:	68fb      	ldr	r3, [r7, #12]
 801f930:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801f934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801f936:	683b      	ldr	r3, [r7, #0]
 801f938:	68db      	ldr	r3, [r3, #12]
 801f93a:	68fa      	ldr	r2, [r7, #12]
 801f93c:	4313      	orrs	r3, r2
 801f93e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801f940:	68fb      	ldr	r3, [r7, #12]
 801f942:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801f946:	683b      	ldr	r3, [r7, #0]
 801f948:	695b      	ldr	r3, [r3, #20]
 801f94a:	4313      	orrs	r3, r2
 801f94c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801f94e:	683b      	ldr	r3, [r7, #0]
 801f950:	689a      	ldr	r2, [r3, #8]
 801f952:	687b      	ldr	r3, [r7, #4]
 801f954:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801f956:	683b      	ldr	r3, [r7, #0]
 801f958:	681a      	ldr	r2, [r3, #0]
 801f95a:	687b      	ldr	r3, [r7, #4]
 801f95c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801f95e:	687b      	ldr	r3, [r7, #4]
 801f960:	4a14      	ldr	r2, [pc, #80]	@ (801f9b4 <TIM_Base_SetConfig+0x120>)
 801f962:	4293      	cmp	r3, r2
 801f964:	d00f      	beq.n	801f986 <TIM_Base_SetConfig+0xf2>
 801f966:	687b      	ldr	r3, [r7, #4]
 801f968:	4a16      	ldr	r2, [pc, #88]	@ (801f9c4 <TIM_Base_SetConfig+0x130>)
 801f96a:	4293      	cmp	r3, r2
 801f96c:	d00b      	beq.n	801f986 <TIM_Base_SetConfig+0xf2>
 801f96e:	687b      	ldr	r3, [r7, #4]
 801f970:	4a15      	ldr	r2, [pc, #84]	@ (801f9c8 <TIM_Base_SetConfig+0x134>)
 801f972:	4293      	cmp	r3, r2
 801f974:	d007      	beq.n	801f986 <TIM_Base_SetConfig+0xf2>
 801f976:	687b      	ldr	r3, [r7, #4]
 801f978:	4a14      	ldr	r2, [pc, #80]	@ (801f9cc <TIM_Base_SetConfig+0x138>)
 801f97a:	4293      	cmp	r3, r2
 801f97c:	d003      	beq.n	801f986 <TIM_Base_SetConfig+0xf2>
 801f97e:	687b      	ldr	r3, [r7, #4]
 801f980:	4a13      	ldr	r2, [pc, #76]	@ (801f9d0 <TIM_Base_SetConfig+0x13c>)
 801f982:	4293      	cmp	r3, r2
 801f984:	d103      	bne.n	801f98e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801f986:	683b      	ldr	r3, [r7, #0]
 801f988:	691a      	ldr	r2, [r3, #16]
 801f98a:	687b      	ldr	r3, [r7, #4]
 801f98c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 801f98e:	687b      	ldr	r3, [r7, #4]
 801f990:	681b      	ldr	r3, [r3, #0]
 801f992:	f043 0204 	orr.w	r2, r3, #4
 801f996:	687b      	ldr	r3, [r7, #4]
 801f998:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801f99a:	687b      	ldr	r3, [r7, #4]
 801f99c:	2201      	movs	r2, #1
 801f99e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 801f9a0:	687b      	ldr	r3, [r7, #4]
 801f9a2:	68fa      	ldr	r2, [r7, #12]
 801f9a4:	601a      	str	r2, [r3, #0]
}
 801f9a6:	bf00      	nop
 801f9a8:	3714      	adds	r7, #20
 801f9aa:	46bd      	mov	sp, r7
 801f9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f9b0:	4770      	bx	lr
 801f9b2:	bf00      	nop
 801f9b4:	40010000 	.word	0x40010000
 801f9b8:	40000400 	.word	0x40000400
 801f9bc:	40000800 	.word	0x40000800
 801f9c0:	40000c00 	.word	0x40000c00
 801f9c4:	40010400 	.word	0x40010400
 801f9c8:	40014000 	.word	0x40014000
 801f9cc:	40014400 	.word	0x40014400
 801f9d0:	40014800 	.word	0x40014800

0801f9d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801f9d4:	b480      	push	{r7}
 801f9d6:	b083      	sub	sp, #12
 801f9d8:	af00      	add	r7, sp, #0
 801f9da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801f9dc:	bf00      	nop
 801f9de:	370c      	adds	r7, #12
 801f9e0:	46bd      	mov	sp, r7
 801f9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f9e6:	4770      	bx	lr

0801f9e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801f9e8:	b480      	push	{r7}
 801f9ea:	b083      	sub	sp, #12
 801f9ec:	af00      	add	r7, sp, #0
 801f9ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801f9f0:	bf00      	nop
 801f9f2:	370c      	adds	r7, #12
 801f9f4:	46bd      	mov	sp, r7
 801f9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f9fa:	4770      	bx	lr

0801f9fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801f9fc:	b480      	push	{r7}
 801f9fe:	b083      	sub	sp, #12
 801fa00:	af00      	add	r7, sp, #0
 801fa02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801fa04:	bf00      	nop
 801fa06:	370c      	adds	r7, #12
 801fa08:	46bd      	mov	sp, r7
 801fa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fa0e:	4770      	bx	lr

0801fa10 <LL_GPIO_SetPinMode>:
{
 801fa10:	b480      	push	{r7}
 801fa12:	b085      	sub	sp, #20
 801fa14:	af00      	add	r7, sp, #0
 801fa16:	60f8      	str	r0, [r7, #12]
 801fa18:	60b9      	str	r1, [r7, #8]
 801fa1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 801fa1c:	68fb      	ldr	r3, [r7, #12]
 801fa1e:	6819      	ldr	r1, [r3, #0]
 801fa20:	68bb      	ldr	r3, [r7, #8]
 801fa22:	fb03 f203 	mul.w	r2, r3, r3
 801fa26:	4613      	mov	r3, r2
 801fa28:	005b      	lsls	r3, r3, #1
 801fa2a:	4413      	add	r3, r2
 801fa2c:	43db      	mvns	r3, r3
 801fa2e:	ea01 0203 	and.w	r2, r1, r3
 801fa32:	68bb      	ldr	r3, [r7, #8]
 801fa34:	fb03 f303 	mul.w	r3, r3, r3
 801fa38:	6879      	ldr	r1, [r7, #4]
 801fa3a:	fb01 f303 	mul.w	r3, r1, r3
 801fa3e:	431a      	orrs	r2, r3
 801fa40:	68fb      	ldr	r3, [r7, #12]
 801fa42:	601a      	str	r2, [r3, #0]
}
 801fa44:	bf00      	nop
 801fa46:	3714      	adds	r7, #20
 801fa48:	46bd      	mov	sp, r7
 801fa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fa4e:	4770      	bx	lr

0801fa50 <LL_GPIO_SetPinOutputType>:
{
 801fa50:	b480      	push	{r7}
 801fa52:	b085      	sub	sp, #20
 801fa54:	af00      	add	r7, sp, #0
 801fa56:	60f8      	str	r0, [r7, #12]
 801fa58:	60b9      	str	r1, [r7, #8]
 801fa5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 801fa5c:	68fb      	ldr	r3, [r7, #12]
 801fa5e:	685a      	ldr	r2, [r3, #4]
 801fa60:	68bb      	ldr	r3, [r7, #8]
 801fa62:	43db      	mvns	r3, r3
 801fa64:	401a      	ands	r2, r3
 801fa66:	68bb      	ldr	r3, [r7, #8]
 801fa68:	6879      	ldr	r1, [r7, #4]
 801fa6a:	fb01 f303 	mul.w	r3, r1, r3
 801fa6e:	431a      	orrs	r2, r3
 801fa70:	68fb      	ldr	r3, [r7, #12]
 801fa72:	605a      	str	r2, [r3, #4]
}
 801fa74:	bf00      	nop
 801fa76:	3714      	adds	r7, #20
 801fa78:	46bd      	mov	sp, r7
 801fa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fa7e:	4770      	bx	lr

0801fa80 <LL_GPIO_SetPinSpeed>:
{
 801fa80:	b480      	push	{r7}
 801fa82:	b085      	sub	sp, #20
 801fa84:	af00      	add	r7, sp, #0
 801fa86:	60f8      	str	r0, [r7, #12]
 801fa88:	60b9      	str	r1, [r7, #8]
 801fa8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 801fa8c:	68fb      	ldr	r3, [r7, #12]
 801fa8e:	6899      	ldr	r1, [r3, #8]
 801fa90:	68bb      	ldr	r3, [r7, #8]
 801fa92:	fb03 f203 	mul.w	r2, r3, r3
 801fa96:	4613      	mov	r3, r2
 801fa98:	005b      	lsls	r3, r3, #1
 801fa9a:	4413      	add	r3, r2
 801fa9c:	43db      	mvns	r3, r3
 801fa9e:	ea01 0203 	and.w	r2, r1, r3
 801faa2:	68bb      	ldr	r3, [r7, #8]
 801faa4:	fb03 f303 	mul.w	r3, r3, r3
 801faa8:	6879      	ldr	r1, [r7, #4]
 801faaa:	fb01 f303 	mul.w	r3, r1, r3
 801faae:	431a      	orrs	r2, r3
 801fab0:	68fb      	ldr	r3, [r7, #12]
 801fab2:	609a      	str	r2, [r3, #8]
}
 801fab4:	bf00      	nop
 801fab6:	3714      	adds	r7, #20
 801fab8:	46bd      	mov	sp, r7
 801faba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fabe:	4770      	bx	lr

0801fac0 <LL_GPIO_SetPinPull>:
{
 801fac0:	b480      	push	{r7}
 801fac2:	b085      	sub	sp, #20
 801fac4:	af00      	add	r7, sp, #0
 801fac6:	60f8      	str	r0, [r7, #12]
 801fac8:	60b9      	str	r1, [r7, #8]
 801faca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 801facc:	68fb      	ldr	r3, [r7, #12]
 801face:	68d9      	ldr	r1, [r3, #12]
 801fad0:	68bb      	ldr	r3, [r7, #8]
 801fad2:	fb03 f203 	mul.w	r2, r3, r3
 801fad6:	4613      	mov	r3, r2
 801fad8:	005b      	lsls	r3, r3, #1
 801fada:	4413      	add	r3, r2
 801fadc:	43db      	mvns	r3, r3
 801fade:	ea01 0203 	and.w	r2, r1, r3
 801fae2:	68bb      	ldr	r3, [r7, #8]
 801fae4:	fb03 f303 	mul.w	r3, r3, r3
 801fae8:	6879      	ldr	r1, [r7, #4]
 801faea:	fb01 f303 	mul.w	r3, r1, r3
 801faee:	431a      	orrs	r2, r3
 801faf0:	68fb      	ldr	r3, [r7, #12]
 801faf2:	60da      	str	r2, [r3, #12]
}
 801faf4:	bf00      	nop
 801faf6:	3714      	adds	r7, #20
 801faf8:	46bd      	mov	sp, r7
 801fafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fafe:	4770      	bx	lr

0801fb00 <LL_GPIO_SetAFPin_0_7>:
{
 801fb00:	b480      	push	{r7}
 801fb02:	b085      	sub	sp, #20
 801fb04:	af00      	add	r7, sp, #0
 801fb06:	60f8      	str	r0, [r7, #12]
 801fb08:	60b9      	str	r1, [r7, #8]
 801fb0a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 801fb0c:	68fb      	ldr	r3, [r7, #12]
 801fb0e:	6a19      	ldr	r1, [r3, #32]
 801fb10:	68bb      	ldr	r3, [r7, #8]
 801fb12:	fb03 f303 	mul.w	r3, r3, r3
 801fb16:	68ba      	ldr	r2, [r7, #8]
 801fb18:	fb02 f303 	mul.w	r3, r2, r3
 801fb1c:	68ba      	ldr	r2, [r7, #8]
 801fb1e:	fb03 f202 	mul.w	r2, r3, r2
 801fb22:	4613      	mov	r3, r2
 801fb24:	011b      	lsls	r3, r3, #4
 801fb26:	1a9b      	subs	r3, r3, r2
 801fb28:	43db      	mvns	r3, r3
 801fb2a:	ea01 0203 	and.w	r2, r1, r3
 801fb2e:	68bb      	ldr	r3, [r7, #8]
 801fb30:	fb03 f303 	mul.w	r3, r3, r3
 801fb34:	68b9      	ldr	r1, [r7, #8]
 801fb36:	fb01 f303 	mul.w	r3, r1, r3
 801fb3a:	68b9      	ldr	r1, [r7, #8]
 801fb3c:	fb01 f303 	mul.w	r3, r1, r3
 801fb40:	6879      	ldr	r1, [r7, #4]
 801fb42:	fb01 f303 	mul.w	r3, r1, r3
 801fb46:	431a      	orrs	r2, r3
 801fb48:	68fb      	ldr	r3, [r7, #12]
 801fb4a:	621a      	str	r2, [r3, #32]
}
 801fb4c:	bf00      	nop
 801fb4e:	3714      	adds	r7, #20
 801fb50:	46bd      	mov	sp, r7
 801fb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fb56:	4770      	bx	lr

0801fb58 <LL_GPIO_SetAFPin_8_15>:
{
 801fb58:	b480      	push	{r7}
 801fb5a:	b085      	sub	sp, #20
 801fb5c:	af00      	add	r7, sp, #0
 801fb5e:	60f8      	str	r0, [r7, #12]
 801fb60:	60b9      	str	r1, [r7, #8]
 801fb62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 801fb64:	68fb      	ldr	r3, [r7, #12]
 801fb66:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801fb68:	68bb      	ldr	r3, [r7, #8]
 801fb6a:	0a1b      	lsrs	r3, r3, #8
 801fb6c:	68ba      	ldr	r2, [r7, #8]
 801fb6e:	0a12      	lsrs	r2, r2, #8
 801fb70:	fb02 f303 	mul.w	r3, r2, r3
 801fb74:	68ba      	ldr	r2, [r7, #8]
 801fb76:	0a12      	lsrs	r2, r2, #8
 801fb78:	fb02 f303 	mul.w	r3, r2, r3
 801fb7c:	68ba      	ldr	r2, [r7, #8]
 801fb7e:	0a12      	lsrs	r2, r2, #8
 801fb80:	fb03 f202 	mul.w	r2, r3, r2
 801fb84:	4613      	mov	r3, r2
 801fb86:	011b      	lsls	r3, r3, #4
 801fb88:	1a9b      	subs	r3, r3, r2
 801fb8a:	43db      	mvns	r3, r3
 801fb8c:	ea01 0203 	and.w	r2, r1, r3
 801fb90:	68bb      	ldr	r3, [r7, #8]
 801fb92:	0a1b      	lsrs	r3, r3, #8
 801fb94:	68b9      	ldr	r1, [r7, #8]
 801fb96:	0a09      	lsrs	r1, r1, #8
 801fb98:	fb01 f303 	mul.w	r3, r1, r3
 801fb9c:	68b9      	ldr	r1, [r7, #8]
 801fb9e:	0a09      	lsrs	r1, r1, #8
 801fba0:	fb01 f303 	mul.w	r3, r1, r3
 801fba4:	68b9      	ldr	r1, [r7, #8]
 801fba6:	0a09      	lsrs	r1, r1, #8
 801fba8:	fb01 f303 	mul.w	r3, r1, r3
 801fbac:	6879      	ldr	r1, [r7, #4]
 801fbae:	fb01 f303 	mul.w	r3, r1, r3
 801fbb2:	431a      	orrs	r2, r3
 801fbb4:	68fb      	ldr	r3, [r7, #12]
 801fbb6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 801fbb8:	bf00      	nop
 801fbba:	3714      	adds	r7, #20
 801fbbc:	46bd      	mov	sp, r7
 801fbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fbc2:	4770      	bx	lr

0801fbc4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 801fbc4:	b580      	push	{r7, lr}
 801fbc6:	b088      	sub	sp, #32
 801fbc8:	af00      	add	r7, sp, #0
 801fbca:	6078      	str	r0, [r7, #4]
 801fbcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 801fbce:	683b      	ldr	r3, [r7, #0]
 801fbd0:	681b      	ldr	r3, [r3, #0]
 801fbd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801fbd4:	693b      	ldr	r3, [r7, #16]
 801fbd6:	fa93 f3a3 	rbit	r3, r3
 801fbda:	60fb      	str	r3, [r7, #12]
  return result;
 801fbdc:	68fb      	ldr	r3, [r7, #12]
 801fbde:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 801fbe0:	697b      	ldr	r3, [r7, #20]
 801fbe2:	2b00      	cmp	r3, #0
 801fbe4:	d101      	bne.n	801fbea <LL_GPIO_Init+0x26>
    return 32U;
 801fbe6:	2320      	movs	r3, #32
 801fbe8:	e003      	b.n	801fbf2 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 801fbea:	697b      	ldr	r3, [r7, #20]
 801fbec:	fab3 f383 	clz	r3, r3
 801fbf0:	b2db      	uxtb	r3, r3
 801fbf2:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801fbf4:	e048      	b.n	801fc88 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 801fbf6:	683b      	ldr	r3, [r7, #0]
 801fbf8:	681a      	ldr	r2, [r3, #0]
 801fbfa:	2101      	movs	r1, #1
 801fbfc:	69fb      	ldr	r3, [r7, #28]
 801fbfe:	fa01 f303 	lsl.w	r3, r1, r3
 801fc02:	4013      	ands	r3, r2
 801fc04:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 801fc06:	69bb      	ldr	r3, [r7, #24]
 801fc08:	2b00      	cmp	r3, #0
 801fc0a:	d03a      	beq.n	801fc82 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 801fc0c:	683b      	ldr	r3, [r7, #0]
 801fc0e:	685b      	ldr	r3, [r3, #4]
 801fc10:	2b01      	cmp	r3, #1
 801fc12:	d003      	beq.n	801fc1c <LL_GPIO_Init+0x58>
 801fc14:	683b      	ldr	r3, [r7, #0]
 801fc16:	685b      	ldr	r3, [r3, #4]
 801fc18:	2b02      	cmp	r3, #2
 801fc1a:	d10e      	bne.n	801fc3a <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 801fc1c:	683b      	ldr	r3, [r7, #0]
 801fc1e:	689b      	ldr	r3, [r3, #8]
 801fc20:	461a      	mov	r2, r3
 801fc22:	69b9      	ldr	r1, [r7, #24]
 801fc24:	6878      	ldr	r0, [r7, #4]
 801fc26:	f7ff ff2b 	bl	801fa80 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 801fc2a:	683b      	ldr	r3, [r7, #0]
 801fc2c:	6819      	ldr	r1, [r3, #0]
 801fc2e:	683b      	ldr	r3, [r7, #0]
 801fc30:	68db      	ldr	r3, [r3, #12]
 801fc32:	461a      	mov	r2, r3
 801fc34:	6878      	ldr	r0, [r7, #4]
 801fc36:	f7ff ff0b 	bl	801fa50 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 801fc3a:	683b      	ldr	r3, [r7, #0]
 801fc3c:	691b      	ldr	r3, [r3, #16]
 801fc3e:	461a      	mov	r2, r3
 801fc40:	69b9      	ldr	r1, [r7, #24]
 801fc42:	6878      	ldr	r0, [r7, #4]
 801fc44:	f7ff ff3c 	bl	801fac0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 801fc48:	683b      	ldr	r3, [r7, #0]
 801fc4a:	685b      	ldr	r3, [r3, #4]
 801fc4c:	2b02      	cmp	r3, #2
 801fc4e:	d111      	bne.n	801fc74 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 801fc50:	69bb      	ldr	r3, [r7, #24]
 801fc52:	2bff      	cmp	r3, #255	@ 0xff
 801fc54:	d807      	bhi.n	801fc66 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801fc56:	683b      	ldr	r3, [r7, #0]
 801fc58:	695b      	ldr	r3, [r3, #20]
 801fc5a:	461a      	mov	r2, r3
 801fc5c:	69b9      	ldr	r1, [r7, #24]
 801fc5e:	6878      	ldr	r0, [r7, #4]
 801fc60:	f7ff ff4e 	bl	801fb00 <LL_GPIO_SetAFPin_0_7>
 801fc64:	e006      	b.n	801fc74 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801fc66:	683b      	ldr	r3, [r7, #0]
 801fc68:	695b      	ldr	r3, [r3, #20]
 801fc6a:	461a      	mov	r2, r3
 801fc6c:	69b9      	ldr	r1, [r7, #24]
 801fc6e:	6878      	ldr	r0, [r7, #4]
 801fc70:	f7ff ff72 	bl	801fb58 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 801fc74:	683b      	ldr	r3, [r7, #0]
 801fc76:	685b      	ldr	r3, [r3, #4]
 801fc78:	461a      	mov	r2, r3
 801fc7a:	69b9      	ldr	r1, [r7, #24]
 801fc7c:	6878      	ldr	r0, [r7, #4]
 801fc7e:	f7ff fec7 	bl	801fa10 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 801fc82:	69fb      	ldr	r3, [r7, #28]
 801fc84:	3301      	adds	r3, #1
 801fc86:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801fc88:	683b      	ldr	r3, [r7, #0]
 801fc8a:	681a      	ldr	r2, [r3, #0]
 801fc8c:	69fb      	ldr	r3, [r7, #28]
 801fc8e:	fa22 f303 	lsr.w	r3, r2, r3
 801fc92:	2b00      	cmp	r3, #0
 801fc94:	d1af      	bne.n	801fbf6 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 801fc96:	2300      	movs	r3, #0
}
 801fc98:	4618      	mov	r0, r3
 801fc9a:	3720      	adds	r7, #32
 801fc9c:	46bd      	mov	sp, r7
 801fc9e:	bd80      	pop	{r7, pc}

0801fca0 <LL_I2C_Enable>:
{
 801fca0:	b480      	push	{r7}
 801fca2:	b083      	sub	sp, #12
 801fca4:	af00      	add	r7, sp, #0
 801fca6:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 801fca8:	687b      	ldr	r3, [r7, #4]
 801fcaa:	681b      	ldr	r3, [r3, #0]
 801fcac:	f043 0201 	orr.w	r2, r3, #1
 801fcb0:	687b      	ldr	r3, [r7, #4]
 801fcb2:	601a      	str	r2, [r3, #0]
}
 801fcb4:	bf00      	nop
 801fcb6:	370c      	adds	r7, #12
 801fcb8:	46bd      	mov	sp, r7
 801fcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fcbe:	4770      	bx	lr

0801fcc0 <LL_I2C_Disable>:
{
 801fcc0:	b480      	push	{r7}
 801fcc2:	b083      	sub	sp, #12
 801fcc4:	af00      	add	r7, sp, #0
 801fcc6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 801fcc8:	687b      	ldr	r3, [r7, #4]
 801fcca:	681b      	ldr	r3, [r3, #0]
 801fccc:	f023 0201 	bic.w	r2, r3, #1
 801fcd0:	687b      	ldr	r3, [r7, #4]
 801fcd2:	601a      	str	r2, [r3, #0]
}
 801fcd4:	bf00      	nop
 801fcd6:	370c      	adds	r7, #12
 801fcd8:	46bd      	mov	sp, r7
 801fcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fcde:	4770      	bx	lr

0801fce0 <LL_I2C_ConfigFilters>:
{
 801fce0:	b480      	push	{r7}
 801fce2:	b085      	sub	sp, #20
 801fce4:	af00      	add	r7, sp, #0
 801fce6:	60f8      	str	r0, [r7, #12]
 801fce8:	60b9      	str	r1, [r7, #8]
 801fcea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 801fcec:	68fb      	ldr	r3, [r7, #12]
 801fcee:	681b      	ldr	r3, [r3, #0]
 801fcf0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 801fcf4:	687b      	ldr	r3, [r7, #4]
 801fcf6:	0219      	lsls	r1, r3, #8
 801fcf8:	68bb      	ldr	r3, [r7, #8]
 801fcfa:	430b      	orrs	r3, r1
 801fcfc:	431a      	orrs	r2, r3
 801fcfe:	68fb      	ldr	r3, [r7, #12]
 801fd00:	601a      	str	r2, [r3, #0]
}
 801fd02:	bf00      	nop
 801fd04:	3714      	adds	r7, #20
 801fd06:	46bd      	mov	sp, r7
 801fd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd0c:	4770      	bx	lr
	...

0801fd10 <LL_I2C_SetOwnAddress1>:
{
 801fd10:	b480      	push	{r7}
 801fd12:	b085      	sub	sp, #20
 801fd14:	af00      	add	r7, sp, #0
 801fd16:	60f8      	str	r0, [r7, #12]
 801fd18:	60b9      	str	r1, [r7, #8]
 801fd1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 801fd1c:	68fb      	ldr	r3, [r7, #12]
 801fd1e:	689a      	ldr	r2, [r3, #8]
 801fd20:	4b06      	ldr	r3, [pc, #24]	@ (801fd3c <LL_I2C_SetOwnAddress1+0x2c>)
 801fd22:	4013      	ands	r3, r2
 801fd24:	68b9      	ldr	r1, [r7, #8]
 801fd26:	687a      	ldr	r2, [r7, #4]
 801fd28:	430a      	orrs	r2, r1
 801fd2a:	431a      	orrs	r2, r3
 801fd2c:	68fb      	ldr	r3, [r7, #12]
 801fd2e:	609a      	str	r2, [r3, #8]
}
 801fd30:	bf00      	nop
 801fd32:	3714      	adds	r7, #20
 801fd34:	46bd      	mov	sp, r7
 801fd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd3a:	4770      	bx	lr
 801fd3c:	fffff800 	.word	0xfffff800

0801fd40 <LL_I2C_EnableOwnAddress1>:
{
 801fd40:	b480      	push	{r7}
 801fd42:	b083      	sub	sp, #12
 801fd44:	af00      	add	r7, sp, #0
 801fd46:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 801fd48:	687b      	ldr	r3, [r7, #4]
 801fd4a:	689b      	ldr	r3, [r3, #8]
 801fd4c:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 801fd50:	687b      	ldr	r3, [r7, #4]
 801fd52:	609a      	str	r2, [r3, #8]
}
 801fd54:	bf00      	nop
 801fd56:	370c      	adds	r7, #12
 801fd58:	46bd      	mov	sp, r7
 801fd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd5e:	4770      	bx	lr

0801fd60 <LL_I2C_DisableOwnAddress1>:
{
 801fd60:	b480      	push	{r7}
 801fd62:	b083      	sub	sp, #12
 801fd64:	af00      	add	r7, sp, #0
 801fd66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 801fd68:	687b      	ldr	r3, [r7, #4]
 801fd6a:	689b      	ldr	r3, [r3, #8]
 801fd6c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 801fd70:	687b      	ldr	r3, [r7, #4]
 801fd72:	609a      	str	r2, [r3, #8]
}
 801fd74:	bf00      	nop
 801fd76:	370c      	adds	r7, #12
 801fd78:	46bd      	mov	sp, r7
 801fd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd7e:	4770      	bx	lr

0801fd80 <LL_I2C_SetTiming>:
{
 801fd80:	b480      	push	{r7}
 801fd82:	b083      	sub	sp, #12
 801fd84:	af00      	add	r7, sp, #0
 801fd86:	6078      	str	r0, [r7, #4]
 801fd88:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 801fd8a:	687b      	ldr	r3, [r7, #4]
 801fd8c:	683a      	ldr	r2, [r7, #0]
 801fd8e:	611a      	str	r2, [r3, #16]
}
 801fd90:	bf00      	nop
 801fd92:	370c      	adds	r7, #12
 801fd94:	46bd      	mov	sp, r7
 801fd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd9a:	4770      	bx	lr

0801fd9c <LL_I2C_SetMode>:
{
 801fd9c:	b480      	push	{r7}
 801fd9e:	b083      	sub	sp, #12
 801fda0:	af00      	add	r7, sp, #0
 801fda2:	6078      	str	r0, [r7, #4]
 801fda4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 801fda6:	687b      	ldr	r3, [r7, #4]
 801fda8:	681b      	ldr	r3, [r3, #0]
 801fdaa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801fdae:	683b      	ldr	r3, [r7, #0]
 801fdb0:	431a      	orrs	r2, r3
 801fdb2:	687b      	ldr	r3, [r7, #4]
 801fdb4:	601a      	str	r2, [r3, #0]
}
 801fdb6:	bf00      	nop
 801fdb8:	370c      	adds	r7, #12
 801fdba:	46bd      	mov	sp, r7
 801fdbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fdc0:	4770      	bx	lr

0801fdc2 <LL_I2C_AcknowledgeNextData>:
{
 801fdc2:	b480      	push	{r7}
 801fdc4:	b083      	sub	sp, #12
 801fdc6:	af00      	add	r7, sp, #0
 801fdc8:	6078      	str	r0, [r7, #4]
 801fdca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 801fdcc:	687b      	ldr	r3, [r7, #4]
 801fdce:	685b      	ldr	r3, [r3, #4]
 801fdd0:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 801fdd4:	683b      	ldr	r3, [r7, #0]
 801fdd6:	431a      	orrs	r2, r3
 801fdd8:	687b      	ldr	r3, [r7, #4]
 801fdda:	605a      	str	r2, [r3, #4]
}
 801fddc:	bf00      	nop
 801fdde:	370c      	adds	r7, #12
 801fde0:	46bd      	mov	sp, r7
 801fde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fde6:	4770      	bx	lr

0801fde8 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 801fde8:	b580      	push	{r7, lr}
 801fdea:	b082      	sub	sp, #8
 801fdec:	af00      	add	r7, sp, #0
 801fdee:	6078      	str	r0, [r7, #4]
 801fdf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 801fdf2:	6878      	ldr	r0, [r7, #4]
 801fdf4:	f7ff ff64 	bl	801fcc0 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 801fdf8:	683b      	ldr	r3, [r7, #0]
 801fdfa:	6899      	ldr	r1, [r3, #8]
 801fdfc:	683b      	ldr	r3, [r7, #0]
 801fdfe:	68db      	ldr	r3, [r3, #12]
 801fe00:	461a      	mov	r2, r3
 801fe02:	6878      	ldr	r0, [r7, #4]
 801fe04:	f7ff ff6c 	bl	801fce0 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 801fe08:	683b      	ldr	r3, [r7, #0]
 801fe0a:	685b      	ldr	r3, [r3, #4]
 801fe0c:	4619      	mov	r1, r3
 801fe0e:	6878      	ldr	r0, [r7, #4]
 801fe10:	f7ff ffb6 	bl	801fd80 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 801fe14:	6878      	ldr	r0, [r7, #4]
 801fe16:	f7ff ff43 	bl	801fca0 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 801fe1a:	6878      	ldr	r0, [r7, #4]
 801fe1c:	f7ff ffa0 	bl	801fd60 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 801fe20:	683b      	ldr	r3, [r7, #0]
 801fe22:	6919      	ldr	r1, [r3, #16]
 801fe24:	683b      	ldr	r3, [r7, #0]
 801fe26:	699b      	ldr	r3, [r3, #24]
 801fe28:	461a      	mov	r2, r3
 801fe2a:	6878      	ldr	r0, [r7, #4]
 801fe2c:	f7ff ff70 	bl	801fd10 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 801fe30:	683b      	ldr	r3, [r7, #0]
 801fe32:	691b      	ldr	r3, [r3, #16]
 801fe34:	2b00      	cmp	r3, #0
 801fe36:	d002      	beq.n	801fe3e <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 801fe38:	6878      	ldr	r0, [r7, #4]
 801fe3a:	f7ff ff81 	bl	801fd40 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 801fe3e:	683b      	ldr	r3, [r7, #0]
 801fe40:	681b      	ldr	r3, [r3, #0]
 801fe42:	4619      	mov	r1, r3
 801fe44:	6878      	ldr	r0, [r7, #4]
 801fe46:	f7ff ffa9 	bl	801fd9c <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 801fe4a:	683b      	ldr	r3, [r7, #0]
 801fe4c:	695b      	ldr	r3, [r3, #20]
 801fe4e:	4619      	mov	r1, r3
 801fe50:	6878      	ldr	r0, [r7, #4]
 801fe52:	f7ff ffb6 	bl	801fdc2 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 801fe56:	2300      	movs	r3, #0
}
 801fe58:	4618      	mov	r0, r3
 801fe5a:	3708      	adds	r7, #8
 801fe5c:	46bd      	mov	sp, r7
 801fe5e:	bd80      	pop	{r7, pc}

0801fe60 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 801fe60:	b480      	push	{r7}
 801fe62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 801fe64:	4b07      	ldr	r3, [pc, #28]	@ (801fe84 <LL_RCC_HSE_IsReady+0x24>)
 801fe66:	681b      	ldr	r3, [r3, #0]
 801fe68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801fe6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801fe70:	d101      	bne.n	801fe76 <LL_RCC_HSE_IsReady+0x16>
 801fe72:	2301      	movs	r3, #1
 801fe74:	e000      	b.n	801fe78 <LL_RCC_HSE_IsReady+0x18>
 801fe76:	2300      	movs	r3, #0
}
 801fe78:	4618      	mov	r0, r3
 801fe7a:	46bd      	mov	sp, r7
 801fe7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fe80:	4770      	bx	lr
 801fe82:	bf00      	nop
 801fe84:	58024400 	.word	0x58024400

0801fe88 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 801fe88:	b480      	push	{r7}
 801fe8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 801fe8c:	4b06      	ldr	r3, [pc, #24]	@ (801fea8 <LL_RCC_HSI_IsReady+0x20>)
 801fe8e:	681b      	ldr	r3, [r3, #0]
 801fe90:	f003 0304 	and.w	r3, r3, #4
 801fe94:	2b04      	cmp	r3, #4
 801fe96:	d101      	bne.n	801fe9c <LL_RCC_HSI_IsReady+0x14>
 801fe98:	2301      	movs	r3, #1
 801fe9a:	e000      	b.n	801fe9e <LL_RCC_HSI_IsReady+0x16>
 801fe9c:	2300      	movs	r3, #0
}
 801fe9e:	4618      	mov	r0, r3
 801fea0:	46bd      	mov	sp, r7
 801fea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fea6:	4770      	bx	lr
 801fea8:	58024400 	.word	0x58024400

0801feac <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV2
  *         @arg @ref LL_RCC_HSI_DIV4
  *         @arg @ref LL_RCC_HSI_DIV8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
 801feac:	b480      	push	{r7}
 801feae:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 801feb0:	4b04      	ldr	r3, [pc, #16]	@ (801fec4 <LL_RCC_HSI_GetDivider+0x18>)
 801feb2:	681b      	ldr	r3, [r3, #0]
 801feb4:	f003 0318 	and.w	r3, r3, #24
}
 801feb8:	4618      	mov	r0, r3
 801feba:	46bd      	mov	sp, r7
 801febc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fec0:	4770      	bx	lr
 801fec2:	bf00      	nop
 801fec4:	58024400 	.word	0x58024400

0801fec8 <LL_RCC_CSI_IsReady>:
  * @brief  Check if CSI clock is ready
  * @rmtoll CR           CSIRDY        LL_RCC_CSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CSI_IsReady(void)
{
 801fec8:	b480      	push	{r7}
 801feca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 801fecc:	4b07      	ldr	r3, [pc, #28]	@ (801feec <LL_RCC_CSI_IsReady+0x24>)
 801fece:	681b      	ldr	r3, [r3, #0]
 801fed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801fed4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801fed8:	d101      	bne.n	801fede <LL_RCC_CSI_IsReady+0x16>
 801feda:	2301      	movs	r3, #1
 801fedc:	e000      	b.n	801fee0 <LL_RCC_CSI_IsReady+0x18>
 801fede:	2300      	movs	r3, #0
}
 801fee0:	4618      	mov	r0, r3
 801fee2:	46bd      	mov	sp, r7
 801fee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fee8:	4770      	bx	lr
 801feea:	bf00      	nop
 801feec:	58024400 	.word	0x58024400

0801fef0 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 801fef0:	b480      	push	{r7}
 801fef2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 801fef4:	4b06      	ldr	r3, [pc, #24]	@ (801ff10 <LL_RCC_LSE_IsReady+0x20>)
 801fef6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801fef8:	f003 0302 	and.w	r3, r3, #2
 801fefc:	2b02      	cmp	r3, #2
 801fefe:	d101      	bne.n	801ff04 <LL_RCC_LSE_IsReady+0x14>
 801ff00:	2301      	movs	r3, #1
 801ff02:	e000      	b.n	801ff06 <LL_RCC_LSE_IsReady+0x16>
 801ff04:	2300      	movs	r3, #0
}
 801ff06:	4618      	mov	r0, r3
 801ff08:	46bd      	mov	sp, r7
 801ff0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ff0e:	4770      	bx	lr
 801ff10:	58024400 	.word	0x58024400

0801ff14 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 801ff14:	b480      	push	{r7}
 801ff16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 801ff18:	4b04      	ldr	r3, [pc, #16]	@ (801ff2c <LL_RCC_GetSysClkSource+0x18>)
 801ff1a:	691b      	ldr	r3, [r3, #16]
 801ff1c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
}
 801ff20:	4618      	mov	r0, r3
 801ff22:	46bd      	mov	sp, r7
 801ff24:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ff28:	4770      	bx	lr
 801ff2a:	bf00      	nop
 801ff2c:	58024400 	.word	0x58024400

0801ff30 <LL_RCC_GetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysPrescaler(void)
{
 801ff30:	b480      	push	{r7}
 801ff32:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_D1CPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 801ff34:	4b04      	ldr	r3, [pc, #16]	@ (801ff48 <LL_RCC_GetSysPrescaler+0x18>)
 801ff36:	699b      	ldr	r3, [r3, #24]
 801ff38:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE));
#endif /* RCC_D1CFGR_D1CPRE */
}
 801ff3c:	4618      	mov	r0, r3
 801ff3e:	46bd      	mov	sp, r7
 801ff40:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ff44:	4770      	bx	lr
 801ff46:	bf00      	nop
 801ff48:	58024400 	.word	0x58024400

0801ff4c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_128
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 801ff4c:	b480      	push	{r7}
 801ff4e:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_HPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 801ff50:	4b04      	ldr	r3, [pc, #16]	@ (801ff64 <LL_RCC_GetAHBPrescaler+0x18>)
 801ff52:	699b      	ldr	r3, [r3, #24]
 801ff54:	f003 030f 	and.w	r3, r3, #15
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_HPRE));
#endif /* RCC_D1CFGR_HPRE */
}
 801ff58:	4618      	mov	r0, r3
 801ff5a:	46bd      	mov	sp, r7
 801ff5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ff60:	4770      	bx	lr
 801ff62:	bf00      	nop
 801ff64:	58024400 	.word	0x58024400

0801ff68 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 801ff68:	b480      	push	{r7}
 801ff6a:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE1)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 801ff6c:	4b04      	ldr	r3, [pc, #16]	@ (801ff80 <LL_RCC_GetAPB1Prescaler+0x18>)
 801ff6e:	69db      	ldr	r3, [r3, #28]
 801ff70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1));
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 801ff74:	4618      	mov	r0, r3
 801ff76:	46bd      	mov	sp, r7
 801ff78:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ff7c:	4770      	bx	lr
 801ff7e:	bf00      	nop
 801ff80:	58024400 	.word	0x58024400

0801ff84 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 801ff84:	b480      	push	{r7}
 801ff86:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE2)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 801ff88:	4b04      	ldr	r3, [pc, #16]	@ (801ff9c <LL_RCC_GetAPB2Prescaler+0x18>)
 801ff8a:	69db      	ldr	r3, [r3, #28]
 801ff8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2));
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 801ff90:	4618      	mov	r0, r3
 801ff92:	46bd      	mov	sp, r7
 801ff94:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ff98:	4770      	bx	lr
 801ff9a:	bf00      	nop
 801ff9c:	58024400 	.word	0x58024400

0801ffa0 <LL_RCC_GetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_GetClockSource(uint32_t Periph)
{
 801ffa0:	b480      	push	{r7}
 801ffa2:	b085      	sub	sp, #20
 801ffa4:	af00      	add	r7, sp, #0
 801ffa6:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CCIPR_FMCSEL)
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 801ffa8:	687b      	ldr	r3, [r7, #4]
 801ffaa:	b2da      	uxtb	r2, r3
 801ffac:	4b0e      	ldr	r3, [pc, #56]	@ (801ffe8 <LL_RCC_GetClockSource+0x48>)
 801ffae:	4413      	add	r3, r2
 801ffb0:	60fb      	str	r3, [r7, #12]
#else
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CDCCIPR) + LL_CLKSOURCE_REG(Periph)));
#endif /* RCC_D1CCIPR_FMCSEL */
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
 801ffb2:	68fb      	ldr	r3, [r7, #12]
 801ffb4:	681a      	ldr	r2, [r3, #0]
 801ffb6:	687b      	ldr	r3, [r7, #4]
 801ffb8:	0e19      	lsrs	r1, r3, #24
 801ffba:	687b      	ldr	r3, [r7, #4]
 801ffbc:	0a1b      	lsrs	r3, r3, #8
 801ffbe:	f003 031f 	and.w	r3, r3, #31
 801ffc2:	fa01 f303 	lsl.w	r3, r1, r3
 801ffc6:	401a      	ands	r2, r3
 801ffc8:	687b      	ldr	r3, [r7, #4]
 801ffca:	0a1b      	lsrs	r3, r3, #8
 801ffcc:	f003 031f 	and.w	r3, r3, #31
 801ffd0:	fa22 f303 	lsr.w	r3, r2, r3
 801ffd4:	041a      	lsls	r2, r3, #16
 801ffd6:	687b      	ldr	r3, [r7, #4]
 801ffd8:	4313      	orrs	r3, r2
}
 801ffda:	4618      	mov	r0, r3
 801ffdc:	3714      	adds	r7, #20
 801ffde:	46bd      	mov	sp, r7
 801ffe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ffe4:	4770      	bx	lr
 801ffe6:	bf00      	nop
 801ffe8:	5802444c 	.word	0x5802444c

0801ffec <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t Periph)
{
 801ffec:	b580      	push	{r7, lr}
 801ffee:	b082      	sub	sp, #8
 801fff0:	af00      	add	r7, sp, #0
 801fff2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
 801fff4:	6878      	ldr	r0, [r7, #4]
 801fff6:	f7ff ffd3 	bl	801ffa0 <LL_RCC_GetClockSource>
 801fffa:	4603      	mov	r3, r0
}
 801fffc:	4618      	mov	r0, r3
 801fffe:	3708      	adds	r7, #8
 8020000:	46bd      	mov	sp, r7
 8020002:	bd80      	pop	{r7, pc}

08020004 <LL_RCC_PLL_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_CSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetSource(void)
{
 8020004:	b480      	push	{r7}
 8020006:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 8020008:	4b04      	ldr	r3, [pc, #16]	@ (802001c <LL_RCC_PLL_GetSource+0x18>)
 802000a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802000c:	f003 0303 	and.w	r3, r3, #3
}
 8020010:	4618      	mov	r0, r3
 8020012:	46bd      	mov	sp, r7
 8020014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020018:	4770      	bx	lr
 802001a:	bf00      	nop
 802001c:	58024400 	.word	0x58024400

08020020 <LL_RCC_PLL1P_IsEnabled>:
  * @brief  Check if PLL1 P is enabled
  * @rmtoll PLLCFGR           DIVP1EN         LL_RCC_PLL1P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1P_IsEnabled(void)
{
 8020020:	b480      	push	{r7}
 8020022:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN) ? 1UL : 0UL);
 8020024:	4b07      	ldr	r3, [pc, #28]	@ (8020044 <LL_RCC_PLL1P_IsEnabled+0x24>)
 8020026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020028:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 802002c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8020030:	d101      	bne.n	8020036 <LL_RCC_PLL1P_IsEnabled+0x16>
 8020032:	2301      	movs	r3, #1
 8020034:	e000      	b.n	8020038 <LL_RCC_PLL1P_IsEnabled+0x18>
 8020036:	2300      	movs	r3, #0
}
 8020038:	4618      	mov	r0, r3
 802003a:	46bd      	mov	sp, r7
 802003c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020040:	4770      	bx	lr
 8020042:	bf00      	nop
 8020044:	58024400 	.word	0x58024400

08020048 <LL_RCC_PLL1Q_IsEnabled>:
  * @brief  Check if PLL1 Q is enabled
  * @rmtoll PLLCFGR           DIVQ1EN         LL_RCC_PLL1Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1Q_IsEnabled(void)
{
 8020048:	b480      	push	{r7}
 802004a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN) ? 1UL : 0UL);
 802004c:	4b07      	ldr	r3, [pc, #28]	@ (802006c <LL_RCC_PLL1Q_IsEnabled+0x24>)
 802004e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8020054:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8020058:	d101      	bne.n	802005e <LL_RCC_PLL1Q_IsEnabled+0x16>
 802005a:	2301      	movs	r3, #1
 802005c:	e000      	b.n	8020060 <LL_RCC_PLL1Q_IsEnabled+0x18>
 802005e:	2300      	movs	r3, #0
}
 8020060:	4618      	mov	r0, r3
 8020062:	46bd      	mov	sp, r7
 8020064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020068:	4770      	bx	lr
 802006a:	bf00      	nop
 802006c:	58024400 	.word	0x58024400

08020070 <LL_RCC_PLL1R_IsEnabled>:
  * @brief  Check if PLL1 R is enabled
  * @rmtoll PLLCFGR           DIVR1EN         LL_RCC_PLL1R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1R_IsEnabled(void)
{
 8020070:	b480      	push	{r7}
 8020072:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN) ? 1UL : 0UL);
 8020074:	4b07      	ldr	r3, [pc, #28]	@ (8020094 <LL_RCC_PLL1R_IsEnabled+0x24>)
 8020076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020078:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 802007c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8020080:	d101      	bne.n	8020086 <LL_RCC_PLL1R_IsEnabled+0x16>
 8020082:	2301      	movs	r3, #1
 8020084:	e000      	b.n	8020088 <LL_RCC_PLL1R_IsEnabled+0x18>
 8020086:	2300      	movs	r3, #0
}
 8020088:	4618      	mov	r0, r3
 802008a:	46bd      	mov	sp, r7
 802008c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020090:	4770      	bx	lr
 8020092:	bf00      	nop
 8020094:	58024400 	.word	0x58024400

08020098 <LL_RCC_PLL1FRACN_IsEnabled>:
  * @brief  Check if PLL1 FRACN is enabled
  * @rmtoll PLLCFGR           PLL1FRACEN         LL_RCC_PLL1FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1FRACN_IsEnabled(void)
{
 8020098:	b480      	push	{r7}
 802009a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN) ? 1UL : 0UL);
 802009c:	4b06      	ldr	r3, [pc, #24]	@ (80200b8 <LL_RCC_PLL1FRACN_IsEnabled+0x20>)
 802009e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80200a0:	f003 0301 	and.w	r3, r3, #1
 80200a4:	2b01      	cmp	r3, #1
 80200a6:	d101      	bne.n	80200ac <LL_RCC_PLL1FRACN_IsEnabled+0x14>
 80200a8:	2301      	movs	r3, #1
 80200aa:	e000      	b.n	80200ae <LL_RCC_PLL1FRACN_IsEnabled+0x16>
 80200ac:	2300      	movs	r3, #0
}
 80200ae:	4618      	mov	r0, r3
 80200b0:	46bd      	mov	sp, r7
 80200b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80200b6:	4770      	bx	lr
 80200b8:	58024400 	.word	0x58024400

080200bc <LL_RCC_PLL1_GetN>:
  * @brief  Get PLL1 N Coefficient
  * @rmtoll PLL1DIVR        N1          LL_RCC_PLL1_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetN(void)
{
 80200bc:	b480      	push	{r7}
 80200be:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 80200c0:	4b04      	ldr	r3, [pc, #16]	@ (80200d4 <LL_RCC_PLL1_GetN+0x18>)
 80200c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80200c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80200c8:	3301      	adds	r3, #1
}
 80200ca:	4618      	mov	r0, r3
 80200cc:	46bd      	mov	sp, r7
 80200ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80200d2:	4770      	bx	lr
 80200d4:	58024400 	.word	0x58024400

080200d8 <LL_RCC_PLL1_GetM>:
  * @brief  Get PLL1 M Coefficient
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetM(void)
{
 80200d8:	b480      	push	{r7}
 80200da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 80200dc:	4b04      	ldr	r3, [pc, #16]	@ (80200f0 <LL_RCC_PLL1_GetM+0x18>)
 80200de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80200e0:	091b      	lsrs	r3, r3, #4
 80200e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80200e6:	4618      	mov	r0, r3
 80200e8:	46bd      	mov	sp, r7
 80200ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80200ee:	4770      	bx	lr
 80200f0:	58024400 	.word	0x58024400

080200f4 <LL_RCC_PLL1_GetP>:
  * @brief  Get PLL1 P Coefficient
  * @rmtoll PLL1DIVR        P1          LL_RCC_PLL1_GetP
  * @retval A value between 2 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetP(void)
{
 80200f4:	b480      	push	{r7}
 80200f6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 80200f8:	4b05      	ldr	r3, [pc, #20]	@ (8020110 <LL_RCC_PLL1_GetP+0x1c>)
 80200fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80200fc:	0a5b      	lsrs	r3, r3, #9
 80200fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8020102:	3301      	adds	r3, #1
}
 8020104:	4618      	mov	r0, r3
 8020106:	46bd      	mov	sp, r7
 8020108:	f85d 7b04 	ldr.w	r7, [sp], #4
 802010c:	4770      	bx	lr
 802010e:	bf00      	nop
 8020110:	58024400 	.word	0x58024400

08020114 <LL_RCC_PLL1_GetQ>:
  * @brief  Get PLL1 Q Coefficient
  * @rmtoll PLL1DIVR        Q1          LL_RCC_PLL1_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetQ(void)
{
 8020114:	b480      	push	{r7}
 8020116:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 8020118:	4b05      	ldr	r3, [pc, #20]	@ (8020130 <LL_RCC_PLL1_GetQ+0x1c>)
 802011a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802011c:	0c1b      	lsrs	r3, r3, #16
 802011e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8020122:	3301      	adds	r3, #1
}
 8020124:	4618      	mov	r0, r3
 8020126:	46bd      	mov	sp, r7
 8020128:	f85d 7b04 	ldr.w	r7, [sp], #4
 802012c:	4770      	bx	lr
 802012e:	bf00      	nop
 8020130:	58024400 	.word	0x58024400

08020134 <LL_RCC_PLL1_GetR>:
  * @brief  Get PLL1 R Coefficient
  * @rmtoll PLL1DIVR        R1          LL_RCC_PLL1_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetR(void)
{
 8020134:	b480      	push	{r7}
 8020136:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 8020138:	4b05      	ldr	r3, [pc, #20]	@ (8020150 <LL_RCC_PLL1_GetR+0x1c>)
 802013a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802013c:	0e1b      	lsrs	r3, r3, #24
 802013e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8020142:	3301      	adds	r3, #1
}
 8020144:	4618      	mov	r0, r3
 8020146:	46bd      	mov	sp, r7
 8020148:	f85d 7b04 	ldr.w	r7, [sp], #4
 802014c:	4770      	bx	lr
 802014e:	bf00      	nop
 8020150:	58024400 	.word	0x58024400

08020154 <LL_RCC_PLL1_GetFRACN>:
  * @brief  Get PLL1 FRACN Coefficient
  * @rmtoll PLL1FRACR      FRACN1          LL_RCC_PLL1_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetFRACN(void)
{
 8020154:	b480      	push	{r7}
 8020156:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 8020158:	4b04      	ldr	r3, [pc, #16]	@ (802016c <LL_RCC_PLL1_GetFRACN+0x18>)
 802015a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802015c:	08db      	lsrs	r3, r3, #3
 802015e:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8020162:	4618      	mov	r0, r3
 8020164:	46bd      	mov	sp, r7
 8020166:	f85d 7b04 	ldr.w	r7, [sp], #4
 802016a:	4770      	bx	lr
 802016c:	58024400 	.word	0x58024400

08020170 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 8020170:	b480      	push	{r7}
 8020172:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY)) ? 1UL : 0UL);
 8020174:	4b07      	ldr	r3, [pc, #28]	@ (8020194 <LL_RCC_PLL2_IsReady+0x24>)
 8020176:	681b      	ldr	r3, [r3, #0]
 8020178:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802017c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8020180:	d101      	bne.n	8020186 <LL_RCC_PLL2_IsReady+0x16>
 8020182:	2301      	movs	r3, #1
 8020184:	e000      	b.n	8020188 <LL_RCC_PLL2_IsReady+0x18>
 8020186:	2300      	movs	r3, #0
}
 8020188:	4618      	mov	r0, r3
 802018a:	46bd      	mov	sp, r7
 802018c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020190:	4770      	bx	lr
 8020192:	bf00      	nop
 8020194:	58024400 	.word	0x58024400

08020198 <LL_RCC_PLL2P_IsEnabled>:
  * @brief  Check if PLL2 P is enabled
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(void)
{
 8020198:	b480      	push	{r7}
 802019a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN) ? 1UL : 0UL);
 802019c:	4b07      	ldr	r3, [pc, #28]	@ (80201bc <LL_RCC_PLL2P_IsEnabled+0x24>)
 802019e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80201a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80201a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80201a8:	d101      	bne.n	80201ae <LL_RCC_PLL2P_IsEnabled+0x16>
 80201aa:	2301      	movs	r3, #1
 80201ac:	e000      	b.n	80201b0 <LL_RCC_PLL2P_IsEnabled+0x18>
 80201ae:	2300      	movs	r3, #0
}
 80201b0:	4618      	mov	r0, r3
 80201b2:	46bd      	mov	sp, r7
 80201b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80201b8:	4770      	bx	lr
 80201ba:	bf00      	nop
 80201bc:	58024400 	.word	0x58024400

080201c0 <LL_RCC_PLL2Q_IsEnabled>:
  * @brief  Check if PLL2 Q is enabled
  * @rmtoll PLLCFGR           DIVQ2EN         LL_RCC_PLL2Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(void)
{
 80201c0:	b480      	push	{r7}
 80201c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN) ? 1UL : 0UL);
 80201c4:	4b07      	ldr	r3, [pc, #28]	@ (80201e4 <LL_RCC_PLL2Q_IsEnabled+0x24>)
 80201c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80201c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80201cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80201d0:	d101      	bne.n	80201d6 <LL_RCC_PLL2Q_IsEnabled+0x16>
 80201d2:	2301      	movs	r3, #1
 80201d4:	e000      	b.n	80201d8 <LL_RCC_PLL2Q_IsEnabled+0x18>
 80201d6:	2300      	movs	r3, #0
}
 80201d8:	4618      	mov	r0, r3
 80201da:	46bd      	mov	sp, r7
 80201dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80201e0:	4770      	bx	lr
 80201e2:	bf00      	nop
 80201e4:	58024400 	.word	0x58024400

080201e8 <LL_RCC_PLL2R_IsEnabled>:
  * @brief  Check if PLL2 R is enabled
  * @rmtoll PLLCFGR           DIVR2EN         LL_RCC_PLL2R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(void)
{
 80201e8:	b480      	push	{r7}
 80201ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN) ? 1UL : 0UL);
 80201ec:	4b07      	ldr	r3, [pc, #28]	@ (802020c <LL_RCC_PLL2R_IsEnabled+0x24>)
 80201ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80201f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80201f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80201f8:	d101      	bne.n	80201fe <LL_RCC_PLL2R_IsEnabled+0x16>
 80201fa:	2301      	movs	r3, #1
 80201fc:	e000      	b.n	8020200 <LL_RCC_PLL2R_IsEnabled+0x18>
 80201fe:	2300      	movs	r3, #0
}
 8020200:	4618      	mov	r0, r3
 8020202:	46bd      	mov	sp, r7
 8020204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020208:	4770      	bx	lr
 802020a:	bf00      	nop
 802020c:	58024400 	.word	0x58024400

08020210 <LL_RCC_PLL2FRACN_IsEnabled>:
  * @brief  Check if PLL2 FRACN is enabled
  * @rmtoll PLLCFGR           PLL2FRACEN         LL_RCC_PLL2FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(void)
{
 8020210:	b480      	push	{r7}
 8020212:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN) ? 1UL : 0UL);
 8020214:	4b06      	ldr	r3, [pc, #24]	@ (8020230 <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 8020216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020218:	f003 0310 	and.w	r3, r3, #16
 802021c:	2b10      	cmp	r3, #16
 802021e:	d101      	bne.n	8020224 <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 8020220:	2301      	movs	r3, #1
 8020222:	e000      	b.n	8020226 <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 8020224:	2300      	movs	r3, #0
}
 8020226:	4618      	mov	r0, r3
 8020228:	46bd      	mov	sp, r7
 802022a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802022e:	4770      	bx	lr
 8020230:	58024400 	.word	0x58024400

08020234 <LL_RCC_PLL2_GetN>:
  * @brief  Get PLL2 N Coefficient
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(void)
{
 8020234:	b480      	push	{r7}
 8020236:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 8020238:	4b04      	ldr	r3, [pc, #16]	@ (802024c <LL_RCC_PLL2_GetN+0x18>)
 802023a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802023c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8020240:	3301      	adds	r3, #1
}
 8020242:	4618      	mov	r0, r3
 8020244:	46bd      	mov	sp, r7
 8020246:	f85d 7b04 	ldr.w	r7, [sp], #4
 802024a:	4770      	bx	lr
 802024c:	58024400 	.word	0x58024400

08020250 <LL_RCC_PLL2_GetM>:
  * @brief  Get PLL2 M Coefficient
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void)
{
 8020250:	b480      	push	{r7}
 8020252:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 8020254:	4b04      	ldr	r3, [pc, #16]	@ (8020268 <LL_RCC_PLL2_GetM+0x18>)
 8020256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020258:	0b1b      	lsrs	r3, r3, #12
 802025a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 802025e:	4618      	mov	r0, r3
 8020260:	46bd      	mov	sp, r7
 8020262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020266:	4770      	bx	lr
 8020268:	58024400 	.word	0x58024400

0802026c <LL_RCC_PLL2_GetP>:
  * @brief  Get PLL2 P Coefficient
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(void)
{
 802026c:	b480      	push	{r7}
 802026e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 8020270:	4b05      	ldr	r3, [pc, #20]	@ (8020288 <LL_RCC_PLL2_GetP+0x1c>)
 8020272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8020274:	0a5b      	lsrs	r3, r3, #9
 8020276:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 802027a:	3301      	adds	r3, #1
}
 802027c:	4618      	mov	r0, r3
 802027e:	46bd      	mov	sp, r7
 8020280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020284:	4770      	bx	lr
 8020286:	bf00      	nop
 8020288:	58024400 	.word	0x58024400

0802028c <LL_RCC_PLL2_GetQ>:
  * @brief  Get PLL2 Q Coefficient
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(void)
{
 802028c:	b480      	push	{r7}
 802028e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 8020290:	4b05      	ldr	r3, [pc, #20]	@ (80202a8 <LL_RCC_PLL2_GetQ+0x1c>)
 8020292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8020294:	0c1b      	lsrs	r3, r3, #16
 8020296:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 802029a:	3301      	adds	r3, #1
}
 802029c:	4618      	mov	r0, r3
 802029e:	46bd      	mov	sp, r7
 80202a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80202a4:	4770      	bx	lr
 80202a6:	bf00      	nop
 80202a8:	58024400 	.word	0x58024400

080202ac <LL_RCC_PLL2_GetR>:
  * @brief  Get PLL2 R Coefficient
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(void)
{
 80202ac:	b480      	push	{r7}
 80202ae:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 80202b0:	4b05      	ldr	r3, [pc, #20]	@ (80202c8 <LL_RCC_PLL2_GetR+0x1c>)
 80202b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80202b4:	0e1b      	lsrs	r3, r3, #24
 80202b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80202ba:	3301      	adds	r3, #1
}
 80202bc:	4618      	mov	r0, r3
 80202be:	46bd      	mov	sp, r7
 80202c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80202c4:	4770      	bx	lr
 80202c6:	bf00      	nop
 80202c8:	58024400 	.word	0x58024400

080202cc <LL_RCC_PLL2_GetFRACN>:
  * @brief  Get PLL2 FRACN Coefficient
  * @rmtoll PLL2FRACR      FRACN2          LL_RCC_PLL2_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void)
{
 80202cc:	b480      	push	{r7}
 80202ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 80202d0:	4b04      	ldr	r3, [pc, #16]	@ (80202e4 <LL_RCC_PLL2_GetFRACN+0x18>)
 80202d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80202d4:	08db      	lsrs	r3, r3, #3
 80202d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 80202da:	4618      	mov	r0, r3
 80202dc:	46bd      	mov	sp, r7
 80202de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80202e2:	4770      	bx	lr
 80202e4:	58024400 	.word	0x58024400

080202e8 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll CR           PLL3RDY        LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 80202e8:	b480      	push	{r7}
 80202ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY)) ? 1UL : 0UL);
 80202ec:	4b07      	ldr	r3, [pc, #28]	@ (802030c <LL_RCC_PLL3_IsReady+0x24>)
 80202ee:	681b      	ldr	r3, [r3, #0]
 80202f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80202f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80202f8:	d101      	bne.n	80202fe <LL_RCC_PLL3_IsReady+0x16>
 80202fa:	2301      	movs	r3, #1
 80202fc:	e000      	b.n	8020300 <LL_RCC_PLL3_IsReady+0x18>
 80202fe:	2300      	movs	r3, #0
}
 8020300:	4618      	mov	r0, r3
 8020302:	46bd      	mov	sp, r7
 8020304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020308:	4770      	bx	lr
 802030a:	bf00      	nop
 802030c:	58024400 	.word	0x58024400

08020310 <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLLCFGR           DIVP3EN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 8020310:	b480      	push	{r7}
 8020312:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN) ? 1UL : 0UL);
 8020314:	4b07      	ldr	r3, [pc, #28]	@ (8020334 <LL_RCC_PLL3P_IsEnabled+0x24>)
 8020316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020318:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 802031c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8020320:	d101      	bne.n	8020326 <LL_RCC_PLL3P_IsEnabled+0x16>
 8020322:	2301      	movs	r3, #1
 8020324:	e000      	b.n	8020328 <LL_RCC_PLL3P_IsEnabled+0x18>
 8020326:	2300      	movs	r3, #0
}
 8020328:	4618      	mov	r0, r3
 802032a:	46bd      	mov	sp, r7
 802032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020330:	4770      	bx	lr
 8020332:	bf00      	nop
 8020334:	58024400 	.word	0x58024400

08020338 <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLLCFGR           DIVQ3EN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 8020338:	b480      	push	{r7}
 802033a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN) ? 1UL : 0UL);
 802033c:	4b07      	ldr	r3, [pc, #28]	@ (802035c <LL_RCC_PLL3Q_IsEnabled+0x24>)
 802033e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020340:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8020344:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8020348:	d101      	bne.n	802034e <LL_RCC_PLL3Q_IsEnabled+0x16>
 802034a:	2301      	movs	r3, #1
 802034c:	e000      	b.n	8020350 <LL_RCC_PLL3Q_IsEnabled+0x18>
 802034e:	2300      	movs	r3, #0
}
 8020350:	4618      	mov	r0, r3
 8020352:	46bd      	mov	sp, r7
 8020354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020358:	4770      	bx	lr
 802035a:	bf00      	nop
 802035c:	58024400 	.word	0x58024400

08020360 <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLLCFGR           DIVR3EN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 8020360:	b480      	push	{r7}
 8020362:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN) ? 1UL : 0UL);
 8020364:	4b07      	ldr	r3, [pc, #28]	@ (8020384 <LL_RCC_PLL3R_IsEnabled+0x24>)
 8020366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020368:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 802036c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8020370:	d101      	bne.n	8020376 <LL_RCC_PLL3R_IsEnabled+0x16>
 8020372:	2301      	movs	r3, #1
 8020374:	e000      	b.n	8020378 <LL_RCC_PLL3R_IsEnabled+0x18>
 8020376:	2300      	movs	r3, #0
}
 8020378:	4618      	mov	r0, r3
 802037a:	46bd      	mov	sp, r7
 802037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020380:	4770      	bx	lr
 8020382:	bf00      	nop
 8020384:	58024400 	.word	0x58024400

08020388 <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLLCFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 8020388:	b480      	push	{r7}
 802038a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN) ? 1UL : 0UL);
 802038c:	4b07      	ldr	r3, [pc, #28]	@ (80203ac <LL_RCC_PLL3FRACN_IsEnabled+0x24>)
 802038e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8020394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8020398:	d101      	bne.n	802039e <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 802039a:	2301      	movs	r3, #1
 802039c:	e000      	b.n	80203a0 <LL_RCC_PLL3FRACN_IsEnabled+0x18>
 802039e:	2300      	movs	r3, #0
}
 80203a0:	4618      	mov	r0, r3
 80203a2:	46bd      	mov	sp, r7
 80203a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80203a8:	4770      	bx	lr
 80203aa:	bf00      	nop
 80203ac:	58024400 	.word	0x58024400

080203b0 <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 N Coefficient
  * @rmtoll PLL3DIVR        N3          LL_RCC_PLL3_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 80203b0:	b480      	push	{r7}
 80203b2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 80203b4:	4b04      	ldr	r3, [pc, #16]	@ (80203c8 <LL_RCC_PLL3_GetN+0x18>)
 80203b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80203b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80203bc:	3301      	adds	r3, #1
}
 80203be:	4618      	mov	r0, r3
 80203c0:	46bd      	mov	sp, r7
 80203c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80203c6:	4770      	bx	lr
 80203c8:	58024400 	.word	0x58024400

080203cc <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 M Coefficient
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 80203cc:	b480      	push	{r7}
 80203ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 80203d0:	4b04      	ldr	r3, [pc, #16]	@ (80203e4 <LL_RCC_PLL3_GetM+0x18>)
 80203d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80203d4:	0d1b      	lsrs	r3, r3, #20
 80203d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80203da:	4618      	mov	r0, r3
 80203dc:	46bd      	mov	sp, r7
 80203de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80203e2:	4770      	bx	lr
 80203e4:	58024400 	.word	0x58024400

080203e8 <LL_RCC_PLL3_GetP>:
  * @brief  Get PLL3 P Coefficient
  * @rmtoll PLL3DIVR        P3          LL_RCC_PLL3_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 80203e8:	b480      	push	{r7}
 80203ea:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 80203ec:	4b05      	ldr	r3, [pc, #20]	@ (8020404 <LL_RCC_PLL3_GetP+0x1c>)
 80203ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80203f0:	0a5b      	lsrs	r3, r3, #9
 80203f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80203f6:	3301      	adds	r3, #1
}
 80203f8:	4618      	mov	r0, r3
 80203fa:	46bd      	mov	sp, r7
 80203fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020400:	4770      	bx	lr
 8020402:	bf00      	nop
 8020404:	58024400 	.word	0x58024400

08020408 <LL_RCC_PLL3_GetQ>:
  * @brief  Get PLL3 Q Coefficient
  * @rmtoll PLL3DIVR        Q3          LL_RCC_PLL3_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 8020408:	b480      	push	{r7}
 802040a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 802040c:	4b05      	ldr	r3, [pc, #20]	@ (8020424 <LL_RCC_PLL3_GetQ+0x1c>)
 802040e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8020410:	0c1b      	lsrs	r3, r3, #16
 8020412:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8020416:	3301      	adds	r3, #1
}
 8020418:	4618      	mov	r0, r3
 802041a:	46bd      	mov	sp, r7
 802041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020420:	4770      	bx	lr
 8020422:	bf00      	nop
 8020424:	58024400 	.word	0x58024400

08020428 <LL_RCC_PLL3_GetR>:
  * @brief  Get PLL3 R Coefficient
  * @rmtoll PLL3DIVR        R3          LL_RCC_PLL3_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 8020428:	b480      	push	{r7}
 802042a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 802042c:	4b05      	ldr	r3, [pc, #20]	@ (8020444 <LL_RCC_PLL3_GetR+0x1c>)
 802042e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8020430:	0e1b      	lsrs	r3, r3, #24
 8020432:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8020436:	3301      	adds	r3, #1
}
 8020438:	4618      	mov	r0, r3
 802043a:	46bd      	mov	sp, r7
 802043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020440:	4770      	bx	lr
 8020442:	bf00      	nop
 8020444:	58024400 	.word	0x58024400

08020448 <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 8020448:	b480      	push	{r7}
 802044a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 802044c:	4b04      	ldr	r3, [pc, #16]	@ (8020460 <LL_RCC_PLL3_GetFRACN+0x18>)
 802044e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8020450:	08db      	lsrs	r3, r3, #3
 8020452:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8020456:	4618      	mov	r0, r3
 8020458:	46bd      	mov	sp, r7
 802045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802045e:	4770      	bx	lr
 8020460:	58024400 	.word	0x58024400

08020464 <LL_RCC_GetPLL1ClockFreq>:
  * @brief  Return PLL1 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8020464:	b580      	push	{r7, lr}
 8020466:	b08a      	sub	sp, #40	@ 0x28
 8020468:	af02      	add	r7, sp, #8
 802046a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 802046c:	2300      	movs	r3, #0
 802046e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8020470:	2300      	movs	r3, #0
 8020472:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8020474:	f7ff fdc6 	bl	8020004 <LL_RCC_PLL_GetSource>
 8020478:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 802047a:	697b      	ldr	r3, [r7, #20]
 802047c:	2b02      	cmp	r3, #2
 802047e:	d01f      	beq.n	80204c0 <LL_RCC_GetPLL1ClockFreq+0x5c>
 8020480:	697b      	ldr	r3, [r7, #20]
 8020482:	2b02      	cmp	r3, #2
 8020484:	d824      	bhi.n	80204d0 <LL_RCC_GetPLL1ClockFreq+0x6c>
 8020486:	697b      	ldr	r3, [r7, #20]
 8020488:	2b00      	cmp	r3, #0
 802048a:	d003      	beq.n	8020494 <LL_RCC_GetPLL1ClockFreq+0x30>
 802048c:	697b      	ldr	r3, [r7, #20]
 802048e:	2b01      	cmp	r3, #1
 8020490:	d00e      	beq.n	80204b0 <LL_RCC_GetPLL1ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8020492:	e01d      	b.n	80204d0 <LL_RCC_GetPLL1ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8020494:	f7ff fcf8 	bl	801fe88 <LL_RCC_HSI_IsReady>
 8020498:	4603      	mov	r3, r0
 802049a:	2b00      	cmp	r3, #0
 802049c:	d01a      	beq.n	80204d4 <LL_RCC_GetPLL1ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 802049e:	f7ff fd05 	bl	801feac <LL_RCC_HSI_GetDivider>
 80204a2:	4603      	mov	r3, r0
 80204a4:	08db      	lsrs	r3, r3, #3
 80204a6:	4a38      	ldr	r2, [pc, #224]	@ (8020588 <LL_RCC_GetPLL1ClockFreq+0x124>)
 80204a8:	fa22 f303 	lsr.w	r3, r2, r3
 80204ac:	61fb      	str	r3, [r7, #28]
      break;
 80204ae:	e011      	b.n	80204d4 <LL_RCC_GetPLL1ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 80204b0:	f7ff fd0a 	bl	801fec8 <LL_RCC_CSI_IsReady>
 80204b4:	4603      	mov	r3, r0
 80204b6:	2b00      	cmp	r3, #0
 80204b8:	d00e      	beq.n	80204d8 <LL_RCC_GetPLL1ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 80204ba:	4b34      	ldr	r3, [pc, #208]	@ (802058c <LL_RCC_GetPLL1ClockFreq+0x128>)
 80204bc:	61fb      	str	r3, [r7, #28]
      break;
 80204be:	e00b      	b.n	80204d8 <LL_RCC_GetPLL1ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 80204c0:	f7ff fcce 	bl	801fe60 <LL_RCC_HSE_IsReady>
 80204c4:	4603      	mov	r3, r0
 80204c6:	2b00      	cmp	r3, #0
 80204c8:	d008      	beq.n	80204dc <LL_RCC_GetPLL1ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 80204ca:	4b31      	ldr	r3, [pc, #196]	@ (8020590 <LL_RCC_GetPLL1ClockFreq+0x12c>)
 80204cc:	61fb      	str	r3, [r7, #28]
      break;
 80204ce:	e005      	b.n	80204dc <LL_RCC_GetPLL1ClockFreq+0x78>
      break;
 80204d0:	bf00      	nop
 80204d2:	e004      	b.n	80204de <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 80204d4:	bf00      	nop
 80204d6:	e002      	b.n	80204de <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 80204d8:	bf00      	nop
 80204da:	e000      	b.n	80204de <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 80204dc:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 80204de:	687b      	ldr	r3, [r7, #4]
 80204e0:	2200      	movs	r2, #0
 80204e2:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 80204e4:	687b      	ldr	r3, [r7, #4]
 80204e6:	2200      	movs	r2, #0
 80204e8:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 80204ea:	687b      	ldr	r3, [r7, #4]
 80204ec:	2200      	movs	r2, #0
 80204ee:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL1_GetM();
 80204f0:	f7ff fdf2 	bl	80200d8 <LL_RCC_PLL1_GetM>
 80204f4:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL1_GetN();
 80204f6:	f7ff fde1 	bl	80200bc <LL_RCC_PLL1_GetN>
 80204fa:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 80204fc:	f7ff fdcc 	bl	8020098 <LL_RCC_PLL1FRACN_IsEnabled>
 8020500:	4603      	mov	r3, r0
 8020502:	2b00      	cmp	r3, #0
 8020504:	d002      	beq.n	802050c <LL_RCC_GetPLL1ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL1_GetFRACN();
 8020506:	f7ff fe25 	bl	8020154 <LL_RCC_PLL1_GetFRACN>
 802050a:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 802050c:	693b      	ldr	r3, [r7, #16]
 802050e:	2b00      	cmp	r3, #0
 8020510:	d035      	beq.n	802057e <LL_RCC_GetPLL1ClockFreq+0x11a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
 8020512:	f7ff fd85 	bl	8020020 <LL_RCC_PLL1P_IsEnabled>
 8020516:	4603      	mov	r3, r0
 8020518:	2b00      	cmp	r3, #0
 802051a:	d00c      	beq.n	8020536 <LL_RCC_GetPLL1ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 802051c:	f7ff fdea 	bl	80200f4 <LL_RCC_PLL1_GetP>
 8020520:	4603      	mov	r3, r0
 8020522:	9300      	str	r3, [sp, #0]
 8020524:	69bb      	ldr	r3, [r7, #24]
 8020526:	68fa      	ldr	r2, [r7, #12]
 8020528:	6939      	ldr	r1, [r7, #16]
 802052a:	69f8      	ldr	r0, [r7, #28]
 802052c:	f000 f964 	bl	80207f8 <LL_RCC_CalcPLLClockFreq>
 8020530:	4602      	mov	r2, r0
 8020532:	687b      	ldr	r3, [r7, #4]
 8020534:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL1Q_IsEnabled() != 0U)
 8020536:	f7ff fd87 	bl	8020048 <LL_RCC_PLL1Q_IsEnabled>
 802053a:	4603      	mov	r3, r0
 802053c:	2b00      	cmp	r3, #0
 802053e:	d00c      	beq.n	802055a <LL_RCC_GetPLL1ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 8020540:	f7ff fde8 	bl	8020114 <LL_RCC_PLL1_GetQ>
 8020544:	4603      	mov	r3, r0
 8020546:	9300      	str	r3, [sp, #0]
 8020548:	69bb      	ldr	r3, [r7, #24]
 802054a:	68fa      	ldr	r2, [r7, #12]
 802054c:	6939      	ldr	r1, [r7, #16]
 802054e:	69f8      	ldr	r0, [r7, #28]
 8020550:	f000 f952 	bl	80207f8 <LL_RCC_CalcPLLClockFreq>
 8020554:	4602      	mov	r2, r0
 8020556:	687b      	ldr	r3, [r7, #4]
 8020558:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL1R_IsEnabled() != 0U)
 802055a:	f7ff fd89 	bl	8020070 <LL_RCC_PLL1R_IsEnabled>
 802055e:	4603      	mov	r3, r0
 8020560:	2b00      	cmp	r3, #0
 8020562:	d00c      	beq.n	802057e <LL_RCC_GetPLL1ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 8020564:	f7ff fde6 	bl	8020134 <LL_RCC_PLL1_GetR>
 8020568:	4603      	mov	r3, r0
 802056a:	9300      	str	r3, [sp, #0]
 802056c:	69bb      	ldr	r3, [r7, #24]
 802056e:	68fa      	ldr	r2, [r7, #12]
 8020570:	6939      	ldr	r1, [r7, #16]
 8020572:	69f8      	ldr	r0, [r7, #28]
 8020574:	f000 f940 	bl	80207f8 <LL_RCC_CalcPLLClockFreq>
 8020578:	4602      	mov	r2, r0
 802057a:	687b      	ldr	r3, [r7, #4]
 802057c:	609a      	str	r2, [r3, #8]
    }
  }
}
 802057e:	bf00      	nop
 8020580:	3720      	adds	r7, #32
 8020582:	46bd      	mov	sp, r7
 8020584:	bd80      	pop	{r7, pc}
 8020586:	bf00      	nop
 8020588:	03d09000 	.word	0x03d09000
 802058c:	003d0900 	.word	0x003d0900
 8020590:	017d7840 	.word	0x017d7840

08020594 <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8020594:	b580      	push	{r7, lr}
 8020596:	b08a      	sub	sp, #40	@ 0x28
 8020598:	af02      	add	r7, sp, #8
 802059a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 802059c:	2300      	movs	r3, #0
 802059e:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 80205a0:	2300      	movs	r3, #0
 80205a2:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 80205a4:	f7ff fd2e 	bl	8020004 <LL_RCC_PLL_GetSource>
 80205a8:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 80205aa:	697b      	ldr	r3, [r7, #20]
 80205ac:	2b02      	cmp	r3, #2
 80205ae:	d01f      	beq.n	80205f0 <LL_RCC_GetPLL2ClockFreq+0x5c>
 80205b0:	697b      	ldr	r3, [r7, #20]
 80205b2:	2b02      	cmp	r3, #2
 80205b4:	d824      	bhi.n	8020600 <LL_RCC_GetPLL2ClockFreq+0x6c>
 80205b6:	697b      	ldr	r3, [r7, #20]
 80205b8:	2b00      	cmp	r3, #0
 80205ba:	d003      	beq.n	80205c4 <LL_RCC_GetPLL2ClockFreq+0x30>
 80205bc:	697b      	ldr	r3, [r7, #20]
 80205be:	2b01      	cmp	r3, #1
 80205c0:	d00e      	beq.n	80205e0 <LL_RCC_GetPLL2ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 80205c2:	e01d      	b.n	8020600 <LL_RCC_GetPLL2ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 80205c4:	f7ff fc60 	bl	801fe88 <LL_RCC_HSI_IsReady>
 80205c8:	4603      	mov	r3, r0
 80205ca:	2b00      	cmp	r3, #0
 80205cc:	d01a      	beq.n	8020604 <LL_RCC_GetPLL2ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80205ce:	f7ff fc6d 	bl	801feac <LL_RCC_HSI_GetDivider>
 80205d2:	4603      	mov	r3, r0
 80205d4:	08db      	lsrs	r3, r3, #3
 80205d6:	4a38      	ldr	r2, [pc, #224]	@ (80206b8 <LL_RCC_GetPLL2ClockFreq+0x124>)
 80205d8:	fa22 f303 	lsr.w	r3, r2, r3
 80205dc:	61fb      	str	r3, [r7, #28]
      break;
 80205de:	e011      	b.n	8020604 <LL_RCC_GetPLL2ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 80205e0:	f7ff fc72 	bl	801fec8 <LL_RCC_CSI_IsReady>
 80205e4:	4603      	mov	r3, r0
 80205e6:	2b00      	cmp	r3, #0
 80205e8:	d00e      	beq.n	8020608 <LL_RCC_GetPLL2ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 80205ea:	4b34      	ldr	r3, [pc, #208]	@ (80206bc <LL_RCC_GetPLL2ClockFreq+0x128>)
 80205ec:	61fb      	str	r3, [r7, #28]
      break;
 80205ee:	e00b      	b.n	8020608 <LL_RCC_GetPLL2ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 80205f0:	f7ff fc36 	bl	801fe60 <LL_RCC_HSE_IsReady>
 80205f4:	4603      	mov	r3, r0
 80205f6:	2b00      	cmp	r3, #0
 80205f8:	d008      	beq.n	802060c <LL_RCC_GetPLL2ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 80205fa:	4b31      	ldr	r3, [pc, #196]	@ (80206c0 <LL_RCC_GetPLL2ClockFreq+0x12c>)
 80205fc:	61fb      	str	r3, [r7, #28]
      break;
 80205fe:	e005      	b.n	802060c <LL_RCC_GetPLL2ClockFreq+0x78>
      break;
 8020600:	bf00      	nop
 8020602:	e004      	b.n	802060e <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8020604:	bf00      	nop
 8020606:	e002      	b.n	802060e <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8020608:	bf00      	nop
 802060a:	e000      	b.n	802060e <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 802060c:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 802060e:	687b      	ldr	r3, [r7, #4]
 8020610:	2200      	movs	r2, #0
 8020612:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8020614:	687b      	ldr	r3, [r7, #4]
 8020616:	2200      	movs	r2, #0
 8020618:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 802061a:	687b      	ldr	r3, [r7, #4]
 802061c:	2200      	movs	r2, #0
 802061e:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL2_GetM();
 8020620:	f7ff fe16 	bl	8020250 <LL_RCC_PLL2_GetM>
 8020624:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL2_GetN();
 8020626:	f7ff fe05 	bl	8020234 <LL_RCC_PLL2_GetN>
 802062a:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 802062c:	f7ff fdf0 	bl	8020210 <LL_RCC_PLL2FRACN_IsEnabled>
 8020630:	4603      	mov	r3, r0
 8020632:	2b00      	cmp	r3, #0
 8020634:	d002      	beq.n	802063c <LL_RCC_GetPLL2ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL2_GetFRACN();
 8020636:	f7ff fe49 	bl	80202cc <LL_RCC_PLL2_GetFRACN>
 802063a:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 802063c:	693b      	ldr	r3, [r7, #16]
 802063e:	2b00      	cmp	r3, #0
 8020640:	d035      	beq.n	80206ae <LL_RCC_GetPLL2ClockFreq+0x11a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
 8020642:	f7ff fda9 	bl	8020198 <LL_RCC_PLL2P_IsEnabled>
 8020646:	4603      	mov	r3, r0
 8020648:	2b00      	cmp	r3, #0
 802064a:	d00c      	beq.n	8020666 <LL_RCC_GetPLL2ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 802064c:	f7ff fe0e 	bl	802026c <LL_RCC_PLL2_GetP>
 8020650:	4603      	mov	r3, r0
 8020652:	9300      	str	r3, [sp, #0]
 8020654:	69bb      	ldr	r3, [r7, #24]
 8020656:	68fa      	ldr	r2, [r7, #12]
 8020658:	6939      	ldr	r1, [r7, #16]
 802065a:	69f8      	ldr	r0, [r7, #28]
 802065c:	f000 f8cc 	bl	80207f8 <LL_RCC_CalcPLLClockFreq>
 8020660:	4602      	mov	r2, r0
 8020662:	687b      	ldr	r3, [r7, #4]
 8020664:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8020666:	f7ff fdab 	bl	80201c0 <LL_RCC_PLL2Q_IsEnabled>
 802066a:	4603      	mov	r3, r0
 802066c:	2b00      	cmp	r3, #0
 802066e:	d00c      	beq.n	802068a <LL_RCC_GetPLL2ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 8020670:	f7ff fe0c 	bl	802028c <LL_RCC_PLL2_GetQ>
 8020674:	4603      	mov	r3, r0
 8020676:	9300      	str	r3, [sp, #0]
 8020678:	69bb      	ldr	r3, [r7, #24]
 802067a:	68fa      	ldr	r2, [r7, #12]
 802067c:	6939      	ldr	r1, [r7, #16]
 802067e:	69f8      	ldr	r0, [r7, #28]
 8020680:	f000 f8ba 	bl	80207f8 <LL_RCC_CalcPLLClockFreq>
 8020684:	4602      	mov	r2, r0
 8020686:	687b      	ldr	r3, [r7, #4]
 8020688:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL2R_IsEnabled() != 0U)
 802068a:	f7ff fdad 	bl	80201e8 <LL_RCC_PLL2R_IsEnabled>
 802068e:	4603      	mov	r3, r0
 8020690:	2b00      	cmp	r3, #0
 8020692:	d00c      	beq.n	80206ae <LL_RCC_GetPLL2ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 8020694:	f7ff fe0a 	bl	80202ac <LL_RCC_PLL2_GetR>
 8020698:	4603      	mov	r3, r0
 802069a:	9300      	str	r3, [sp, #0]
 802069c:	69bb      	ldr	r3, [r7, #24]
 802069e:	68fa      	ldr	r2, [r7, #12]
 80206a0:	6939      	ldr	r1, [r7, #16]
 80206a2:	69f8      	ldr	r0, [r7, #28]
 80206a4:	f000 f8a8 	bl	80207f8 <LL_RCC_CalcPLLClockFreq>
 80206a8:	4602      	mov	r2, r0
 80206aa:	687b      	ldr	r3, [r7, #4]
 80206ac:	609a      	str	r2, [r3, #8]
    }
  }
}
 80206ae:	bf00      	nop
 80206b0:	3720      	adds	r7, #32
 80206b2:	46bd      	mov	sp, r7
 80206b4:	bd80      	pop	{r7, pc}
 80206b6:	bf00      	nop
 80206b8:	03d09000 	.word	0x03d09000
 80206bc:	003d0900 	.word	0x003d0900
 80206c0:	017d7840 	.word	0x017d7840

080206c4 <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 80206c4:	b580      	push	{r7, lr}
 80206c6:	b08a      	sub	sp, #40	@ 0x28
 80206c8:	af02      	add	r7, sp, #8
 80206ca:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 80206cc:	2300      	movs	r3, #0
 80206ce:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 80206d0:	2300      	movs	r3, #0
 80206d2:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 80206d4:	f7ff fc96 	bl	8020004 <LL_RCC_PLL_GetSource>
 80206d8:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 80206da:	697b      	ldr	r3, [r7, #20]
 80206dc:	2b02      	cmp	r3, #2
 80206de:	d01f      	beq.n	8020720 <LL_RCC_GetPLL3ClockFreq+0x5c>
 80206e0:	697b      	ldr	r3, [r7, #20]
 80206e2:	2b02      	cmp	r3, #2
 80206e4:	d824      	bhi.n	8020730 <LL_RCC_GetPLL3ClockFreq+0x6c>
 80206e6:	697b      	ldr	r3, [r7, #20]
 80206e8:	2b00      	cmp	r3, #0
 80206ea:	d003      	beq.n	80206f4 <LL_RCC_GetPLL3ClockFreq+0x30>
 80206ec:	697b      	ldr	r3, [r7, #20]
 80206ee:	2b01      	cmp	r3, #1
 80206f0:	d00e      	beq.n	8020710 <LL_RCC_GetPLL3ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 80206f2:	e01d      	b.n	8020730 <LL_RCC_GetPLL3ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 80206f4:	f7ff fbc8 	bl	801fe88 <LL_RCC_HSI_IsReady>
 80206f8:	4603      	mov	r3, r0
 80206fa:	2b00      	cmp	r3, #0
 80206fc:	d01a      	beq.n	8020734 <LL_RCC_GetPLL3ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80206fe:	f7ff fbd5 	bl	801feac <LL_RCC_HSI_GetDivider>
 8020702:	4603      	mov	r3, r0
 8020704:	08db      	lsrs	r3, r3, #3
 8020706:	4a39      	ldr	r2, [pc, #228]	@ (80207ec <LL_RCC_GetPLL3ClockFreq+0x128>)
 8020708:	fa22 f303 	lsr.w	r3, r2, r3
 802070c:	61fb      	str	r3, [r7, #28]
      break;
 802070e:	e011      	b.n	8020734 <LL_RCC_GetPLL3ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8020710:	f7ff fbda 	bl	801fec8 <LL_RCC_CSI_IsReady>
 8020714:	4603      	mov	r3, r0
 8020716:	2b00      	cmp	r3, #0
 8020718:	d00e      	beq.n	8020738 <LL_RCC_GetPLL3ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 802071a:	4b35      	ldr	r3, [pc, #212]	@ (80207f0 <LL_RCC_GetPLL3ClockFreq+0x12c>)
 802071c:	61fb      	str	r3, [r7, #28]
      break;
 802071e:	e00b      	b.n	8020738 <LL_RCC_GetPLL3ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8020720:	f7ff fb9e 	bl	801fe60 <LL_RCC_HSE_IsReady>
 8020724:	4603      	mov	r3, r0
 8020726:	2b00      	cmp	r3, #0
 8020728:	d008      	beq.n	802073c <LL_RCC_GetPLL3ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 802072a:	4b32      	ldr	r3, [pc, #200]	@ (80207f4 <LL_RCC_GetPLL3ClockFreq+0x130>)
 802072c:	61fb      	str	r3, [r7, #28]
      break;
 802072e:	e005      	b.n	802073c <LL_RCC_GetPLL3ClockFreq+0x78>
      break;
 8020730:	bf00      	nop
 8020732:	e004      	b.n	802073e <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8020734:	bf00      	nop
 8020736:	e002      	b.n	802073e <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8020738:	bf00      	nop
 802073a:	e000      	b.n	802073e <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 802073c:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 802073e:	687b      	ldr	r3, [r7, #4]
 8020740:	2200      	movs	r2, #0
 8020742:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8020744:	687b      	ldr	r3, [r7, #4]
 8020746:	2200      	movs	r2, #0
 8020748:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 802074a:	687b      	ldr	r3, [r7, #4]
 802074c:	2200      	movs	r2, #0
 802074e:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL3_GetM();
 8020750:	f7ff fe3c 	bl	80203cc <LL_RCC_PLL3_GetM>
 8020754:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL3_GetN();
 8020756:	f7ff fe2b 	bl	80203b0 <LL_RCC_PLL3_GetN>
 802075a:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 802075c:	f7ff fe14 	bl	8020388 <LL_RCC_PLL3FRACN_IsEnabled>
 8020760:	4603      	mov	r3, r0
 8020762:	2b00      	cmp	r3, #0
 8020764:	d002      	beq.n	802076c <LL_RCC_GetPLL3ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL3_GetFRACN();
 8020766:	f7ff fe6f 	bl	8020448 <LL_RCC_PLL3_GetFRACN>
 802076a:	61b8      	str	r0, [r7, #24]
  }

  if ((m != 0U) && (pllinputfreq != 0U))
 802076c:	693b      	ldr	r3, [r7, #16]
 802076e:	2b00      	cmp	r3, #0
 8020770:	d038      	beq.n	80207e4 <LL_RCC_GetPLL3ClockFreq+0x120>
 8020772:	69fb      	ldr	r3, [r7, #28]
 8020774:	2b00      	cmp	r3, #0
 8020776:	d035      	beq.n	80207e4 <LL_RCC_GetPLL3ClockFreq+0x120>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
 8020778:	f7ff fdca 	bl	8020310 <LL_RCC_PLL3P_IsEnabled>
 802077c:	4603      	mov	r3, r0
 802077e:	2b00      	cmp	r3, #0
 8020780:	d00c      	beq.n	802079c <LL_RCC_GetPLL3ClockFreq+0xd8>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 8020782:	f7ff fe31 	bl	80203e8 <LL_RCC_PLL3_GetP>
 8020786:	4603      	mov	r3, r0
 8020788:	9300      	str	r3, [sp, #0]
 802078a:	69bb      	ldr	r3, [r7, #24]
 802078c:	68fa      	ldr	r2, [r7, #12]
 802078e:	6939      	ldr	r1, [r7, #16]
 8020790:	69f8      	ldr	r0, [r7, #28]
 8020792:	f000 f831 	bl	80207f8 <LL_RCC_CalcPLLClockFreq>
 8020796:	4602      	mov	r2, r0
 8020798:	687b      	ldr	r3, [r7, #4]
 802079a:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 802079c:	f7ff fdcc 	bl	8020338 <LL_RCC_PLL3Q_IsEnabled>
 80207a0:	4603      	mov	r3, r0
 80207a2:	2b00      	cmp	r3, #0
 80207a4:	d00c      	beq.n	80207c0 <LL_RCC_GetPLL3ClockFreq+0xfc>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 80207a6:	f7ff fe2f 	bl	8020408 <LL_RCC_PLL3_GetQ>
 80207aa:	4603      	mov	r3, r0
 80207ac:	9300      	str	r3, [sp, #0]
 80207ae:	69bb      	ldr	r3, [r7, #24]
 80207b0:	68fa      	ldr	r2, [r7, #12]
 80207b2:	6939      	ldr	r1, [r7, #16]
 80207b4:	69f8      	ldr	r0, [r7, #28]
 80207b6:	f000 f81f 	bl	80207f8 <LL_RCC_CalcPLLClockFreq>
 80207ba:	4602      	mov	r2, r0
 80207bc:	687b      	ldr	r3, [r7, #4]
 80207be:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL3R_IsEnabled() != 0U)
 80207c0:	f7ff fdce 	bl	8020360 <LL_RCC_PLL3R_IsEnabled>
 80207c4:	4603      	mov	r3, r0
 80207c6:	2b00      	cmp	r3, #0
 80207c8:	d00c      	beq.n	80207e4 <LL_RCC_GetPLL3ClockFreq+0x120>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 80207ca:	f7ff fe2d 	bl	8020428 <LL_RCC_PLL3_GetR>
 80207ce:	4603      	mov	r3, r0
 80207d0:	9300      	str	r3, [sp, #0]
 80207d2:	69bb      	ldr	r3, [r7, #24]
 80207d4:	68fa      	ldr	r2, [r7, #12]
 80207d6:	6939      	ldr	r1, [r7, #16]
 80207d8:	69f8      	ldr	r0, [r7, #28]
 80207da:	f000 f80d 	bl	80207f8 <LL_RCC_CalcPLLClockFreq>
 80207de:	4602      	mov	r2, r0
 80207e0:	687b      	ldr	r3, [r7, #4]
 80207e2:	609a      	str	r2, [r3, #8]
    }
  }
}
 80207e4:	bf00      	nop
 80207e6:	3720      	adds	r7, #32
 80207e8:	46bd      	mov	sp, r7
 80207ea:	bd80      	pop	{r7, pc}
 80207ec:	03d09000 	.word	0x03d09000
 80207f0:	003d0900 	.word	0x003d0900
 80207f4:	017d7840 	.word	0x017d7840

080207f8 <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 80207f8:	b480      	push	{r7}
 80207fa:	b087      	sub	sp, #28
 80207fc:	af00      	add	r7, sp, #0
 80207fe:	60f8      	str	r0, [r7, #12]
 8020800:	60b9      	str	r1, [r7, #8]
 8020802:	607a      	str	r2, [r7, #4]
 8020804:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN / (float_t)0x2000));
 8020806:	68fb      	ldr	r3, [r7, #12]
 8020808:	ee07 3a90 	vmov	s15, r3
 802080c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8020810:	68bb      	ldr	r3, [r7, #8]
 8020812:	ee07 3a90 	vmov	s15, r3
 8020816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 802081a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 802081e:	687b      	ldr	r3, [r7, #4]
 8020820:	ee07 3a90 	vmov	s15, r3
 8020824:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8020828:	683b      	ldr	r3, [r7, #0]
 802082a:	ee07 3a90 	vmov	s15, r3
 802082e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8020832:	eddf 5a10 	vldr	s11, [pc, #64]	@ 8020874 <LL_RCC_CalcPLLClockFreq+0x7c>
 8020836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 802083a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 802083e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8020842:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)PQR;
 8020846:	6a3b      	ldr	r3, [r7, #32]
 8020848:	ee07 3a90 	vmov	s15, r3
 802084c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8020850:	edd7 6a05 	vldr	s13, [r7, #20]
 8020854:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8020858:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 802085c:	edd7 7a05 	vldr	s15, [r7, #20]
 8020860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8020864:	ee17 3a90 	vmov	r3, s15
}
 8020868:	4618      	mov	r0, r3
 802086a:	371c      	adds	r7, #28
 802086c:	46bd      	mov	sp, r7
 802086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020872:	4770      	bx	lr
 8020874:	46000000 	.word	0x46000000

08020878 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8020878:	b590      	push	{r4, r7, lr}
 802087a:	b087      	sub	sp, #28
 802087c:	af00      	add	r7, sp, #0
 802087e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8020880:	2300      	movs	r3, #0
 8020882:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8020884:	6878      	ldr	r0, [r7, #4]
 8020886:	f7ff fbb1 	bl	801ffec <LL_RCC_GetUSARTClockSource>
 802088a:	4603      	mov	r3, r0
 802088c:	4a62      	ldr	r2, [pc, #392]	@ (8020a18 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 802088e:	4293      	cmp	r3, r2
 8020890:	f000 80a9 	beq.w	80209e6 <LL_RCC_GetUSARTClockFreq+0x16e>
 8020894:	4a60      	ldr	r2, [pc, #384]	@ (8020a18 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 8020896:	4293      	cmp	r3, r2
 8020898:	f200 80ae 	bhi.w	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 802089c:	4a5f      	ldr	r2, [pc, #380]	@ (8020a1c <LL_RCC_GetUSARTClockFreq+0x1a4>)
 802089e:	4293      	cmp	r3, r2
 80208a0:	f000 80a1 	beq.w	80209e6 <LL_RCC_GetUSARTClockFreq+0x16e>
 80208a4:	4a5d      	ldr	r2, [pc, #372]	@ (8020a1c <LL_RCC_GetUSARTClockFreq+0x1a4>)
 80208a6:	4293      	cmp	r3, r2
 80208a8:	f200 80a6 	bhi.w	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 80208ac:	4a5c      	ldr	r2, [pc, #368]	@ (8020a20 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 80208ae:	4293      	cmp	r3, r2
 80208b0:	f000 8091 	beq.w	80209d6 <LL_RCC_GetUSARTClockFreq+0x15e>
 80208b4:	4a5a      	ldr	r2, [pc, #360]	@ (8020a20 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 80208b6:	4293      	cmp	r3, r2
 80208b8:	f200 809e 	bhi.w	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 80208bc:	4a59      	ldr	r2, [pc, #356]	@ (8020a24 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 80208be:	4293      	cmp	r3, r2
 80208c0:	f000 8089 	beq.w	80209d6 <LL_RCC_GetUSARTClockFreq+0x15e>
 80208c4:	4a57      	ldr	r2, [pc, #348]	@ (8020a24 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 80208c6:	4293      	cmp	r3, r2
 80208c8:	f200 8096 	bhi.w	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 80208cc:	4a56      	ldr	r2, [pc, #344]	@ (8020a28 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 80208ce:	4293      	cmp	r3, r2
 80208d0:	d073      	beq.n	80209ba <LL_RCC_GetUSARTClockFreq+0x142>
 80208d2:	4a55      	ldr	r2, [pc, #340]	@ (8020a28 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 80208d4:	4293      	cmp	r3, r2
 80208d6:	f200 808f 	bhi.w	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 80208da:	4a54      	ldr	r2, [pc, #336]	@ (8020a2c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80208dc:	4293      	cmp	r3, r2
 80208de:	d06c      	beq.n	80209ba <LL_RCC_GetUSARTClockFreq+0x142>
 80208e0:	4a52      	ldr	r2, [pc, #328]	@ (8020a2c <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80208e2:	4293      	cmp	r3, r2
 80208e4:	f200 8088 	bhi.w	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 80208e8:	4a51      	ldr	r2, [pc, #324]	@ (8020a30 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80208ea:	4293      	cmp	r3, r2
 80208ec:	d058      	beq.n	80209a0 <LL_RCC_GetUSARTClockFreq+0x128>
 80208ee:	4a50      	ldr	r2, [pc, #320]	@ (8020a30 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80208f0:	4293      	cmp	r3, r2
 80208f2:	f200 8081 	bhi.w	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 80208f6:	4a4f      	ldr	r2, [pc, #316]	@ (8020a34 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80208f8:	4293      	cmp	r3, r2
 80208fa:	d051      	beq.n	80209a0 <LL_RCC_GetUSARTClockFreq+0x128>
 80208fc:	4a4d      	ldr	r2, [pc, #308]	@ (8020a34 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80208fe:	4293      	cmp	r3, r2
 8020900:	d87a      	bhi.n	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 8020902:	4a4d      	ldr	r2, [pc, #308]	@ (8020a38 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8020904:	4293      	cmp	r3, r2
 8020906:	d03e      	beq.n	8020986 <LL_RCC_GetUSARTClockFreq+0x10e>
 8020908:	4a4b      	ldr	r2, [pc, #300]	@ (8020a38 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 802090a:	4293      	cmp	r3, r2
 802090c:	d874      	bhi.n	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 802090e:	4a4b      	ldr	r2, [pc, #300]	@ (8020a3c <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8020910:	4293      	cmp	r3, r2
 8020912:	d038      	beq.n	8020986 <LL_RCC_GetUSARTClockFreq+0x10e>
 8020914:	4a49      	ldr	r2, [pc, #292]	@ (8020a3c <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8020916:	4293      	cmp	r3, r2
 8020918:	d86e      	bhi.n	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
 802091a:	4a49      	ldr	r2, [pc, #292]	@ (8020a40 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 802091c:	4293      	cmp	r3, r2
 802091e:	d01a      	beq.n	8020956 <LL_RCC_GetUSARTClockFreq+0xde>
 8020920:	4a48      	ldr	r2, [pc, #288]	@ (8020a44 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8020922:	4293      	cmp	r3, r2
 8020924:	d168      	bne.n	80209f8 <LL_RCC_GetUSARTClockFreq+0x180>
  {
    case LL_RCC_USART16_CLKSOURCE_PCLK2:
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 8020926:	f000 f895 	bl	8020a54 <RCC_GetSystemClockFreq>
 802092a:	4604      	mov	r4, r0
 802092c:	f7ff fb00 	bl	801ff30 <LL_RCC_GetSysPrescaler>
 8020930:	4603      	mov	r3, r0
 8020932:	0a1b      	lsrs	r3, r3, #8
 8020934:	f003 030f 	and.w	r3, r3, #15
 8020938:	4a43      	ldr	r2, [pc, #268]	@ (8020a48 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 802093a:	5cd3      	ldrb	r3, [r2, r3]
 802093c:	f003 031f 	and.w	r3, r3, #31
 8020940:	fa24 f303 	lsr.w	r3, r4, r3
 8020944:	4618      	mov	r0, r3
 8020946:	f000 f8e7 	bl	8020b18 <RCC_GetHCLKClockFreq>
 802094a:	4603      	mov	r3, r0
 802094c:	4618      	mov	r0, r3
 802094e:	f000 f911 	bl	8020b74 <RCC_GetPCLK2ClockFreq>
 8020952:	6178      	str	r0, [r7, #20]
      break;
 8020954:	e05b      	b.n	8020a0e <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART234578_CLKSOURCE_PCLK1:
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 8020956:	f000 f87d 	bl	8020a54 <RCC_GetSystemClockFreq>
 802095a:	4604      	mov	r4, r0
 802095c:	f7ff fae8 	bl	801ff30 <LL_RCC_GetSysPrescaler>
 8020960:	4603      	mov	r3, r0
 8020962:	0a1b      	lsrs	r3, r3, #8
 8020964:	f003 030f 	and.w	r3, r3, #15
 8020968:	4a37      	ldr	r2, [pc, #220]	@ (8020a48 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 802096a:	5cd3      	ldrb	r3, [r2, r3]
 802096c:	f003 031f 	and.w	r3, r3, #31
 8020970:	fa24 f303 	lsr.w	r3, r4, r3
 8020974:	4618      	mov	r0, r3
 8020976:	f000 f8cf 	bl	8020b18 <RCC_GetHCLKClockFreq>
 802097a:	4603      	mov	r3, r0
 802097c:	4618      	mov	r0, r3
 802097e:	f000 f8e1 	bl	8020b44 <RCC_GetPCLK1ClockFreq>
 8020982:	6178      	str	r0, [r7, #20]
      break;
 8020984:	e043      	b.n	8020a0e <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART16_CLKSOURCE_PLL2Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL2Q:
      if (LL_RCC_PLL2_IsReady() != 0U)
 8020986:	f7ff fbf3 	bl	8020170 <LL_RCC_PLL2_IsReady>
 802098a:	4603      	mov	r3, r0
 802098c:	2b00      	cmp	r3, #0
 802098e:	d035      	beq.n	80209fc <LL_RCC_GetUSARTClockFreq+0x184>
      {
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8020990:	f107 0308 	add.w	r3, r7, #8
 8020994:	4618      	mov	r0, r3
 8020996:	f7ff fdfd 	bl	8020594 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 802099a:	68fb      	ldr	r3, [r7, #12]
 802099c:	617b      	str	r3, [r7, #20]
      }
      break;
 802099e:	e02d      	b.n	80209fc <LL_RCC_GetUSARTClockFreq+0x184>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
 80209a0:	f7ff fca2 	bl	80202e8 <LL_RCC_PLL3_IsReady>
 80209a4:	4603      	mov	r3, r0
 80209a6:	2b00      	cmp	r3, #0
 80209a8:	d02a      	beq.n	8020a00 <LL_RCC_GetUSARTClockFreq+0x188>
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 80209aa:	f107 0308 	add.w	r3, r7, #8
 80209ae:	4618      	mov	r0, r3
 80209b0:	f7ff fe88 	bl	80206c4 <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80209b4:	68fb      	ldr	r3, [r7, #12]
 80209b6:	617b      	str	r3, [r7, #20]
      }
      break;
 80209b8:	e022      	b.n	8020a00 <LL_RCC_GetUSARTClockFreq+0x188>

    case LL_RCC_USART16_CLKSOURCE_HSI:
    case LL_RCC_USART234578_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
 80209ba:	f7ff fa65 	bl	801fe88 <LL_RCC_HSI_IsReady>
 80209be:	4603      	mov	r3, r0
 80209c0:	2b00      	cmp	r3, #0
 80209c2:	d01f      	beq.n	8020a04 <LL_RCC_GetUSARTClockFreq+0x18c>
      {
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80209c4:	f7ff fa72 	bl	801feac <LL_RCC_HSI_GetDivider>
 80209c8:	4603      	mov	r3, r0
 80209ca:	08db      	lsrs	r3, r3, #3
 80209cc:	4a1f      	ldr	r2, [pc, #124]	@ (8020a4c <LL_RCC_GetUSARTClockFreq+0x1d4>)
 80209ce:	fa22 f303 	lsr.w	r3, r2, r3
 80209d2:	617b      	str	r3, [r7, #20]
      }
      break;
 80209d4:	e016      	b.n	8020a04 <LL_RCC_GetUSARTClockFreq+0x18c>

    case LL_RCC_USART16_CLKSOURCE_CSI:
    case LL_RCC_USART234578_CLKSOURCE_CSI:
      if (LL_RCC_CSI_IsReady() != 0U)
 80209d6:	f7ff fa77 	bl	801fec8 <LL_RCC_CSI_IsReady>
 80209da:	4603      	mov	r3, r0
 80209dc:	2b00      	cmp	r3, #0
 80209de:	d013      	beq.n	8020a08 <LL_RCC_GetUSARTClockFreq+0x190>
      {
        usart_frequency = CSI_VALUE;
 80209e0:	4b1b      	ldr	r3, [pc, #108]	@ (8020a50 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 80209e2:	617b      	str	r3, [r7, #20]
      }
      break;
 80209e4:	e010      	b.n	8020a08 <LL_RCC_GetUSARTClockFreq+0x190>

    case LL_RCC_USART16_CLKSOURCE_LSE:
    case LL_RCC_USART234578_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
 80209e6:	f7ff fa83 	bl	801fef0 <LL_RCC_LSE_IsReady>
 80209ea:	4603      	mov	r3, r0
 80209ec:	2b00      	cmp	r3, #0
 80209ee:	d00d      	beq.n	8020a0c <LL_RCC_GetUSARTClockFreq+0x194>
      {
        usart_frequency = LSE_VALUE;
 80209f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80209f4:	617b      	str	r3, [r7, #20]
      }
      break;
 80209f6:	e009      	b.n	8020a0c <LL_RCC_GetUSARTClockFreq+0x194>

    default:
      /* Kernel clock disabled */
      break;
 80209f8:	bf00      	nop
 80209fa:	e008      	b.n	8020a0e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80209fc:	bf00      	nop
 80209fe:	e006      	b.n	8020a0e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8020a00:	bf00      	nop
 8020a02:	e004      	b.n	8020a0e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8020a04:	bf00      	nop
 8020a06:	e002      	b.n	8020a0e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8020a08:	bf00      	nop
 8020a0a:	e000      	b.n	8020a0e <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8020a0c:	bf00      	nop
  }

  return usart_frequency;
 8020a0e:	697b      	ldr	r3, [r7, #20]
}
 8020a10:	4618      	mov	r0, r3
 8020a12:	371c      	adds	r7, #28
 8020a14:	46bd      	mov	sp, r7
 8020a16:	bd90      	pop	{r4, r7, pc}
 8020a18:	07050308 	.word	0x07050308
 8020a1c:	07050008 	.word	0x07050008
 8020a20:	07040308 	.word	0x07040308
 8020a24:	07040008 	.word	0x07040008
 8020a28:	07030308 	.word	0x07030308
 8020a2c:	07030008 	.word	0x07030008
 8020a30:	07020308 	.word	0x07020308
 8020a34:	07020008 	.word	0x07020008
 8020a38:	07010308 	.word	0x07010308
 8020a3c:	07010008 	.word	0x07010008
 8020a40:	07000008 	.word	0x07000008
 8020a44:	07000308 	.word	0x07000308
 8020a48:	0802640c 	.word	0x0802640c
 8020a4c:	03d09000 	.word	0x03d09000
 8020a50:	003d0900 	.word	0x003d0900

08020a54 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8020a54:	b580      	push	{r7, lr}
 8020a56:	b084      	sub	sp, #16
 8020a58:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8020a5a:	2300      	movs	r3, #0
 8020a5c:	60fb      	str	r3, [r7, #12]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8020a5e:	f7ff fa59 	bl	801ff14 <LL_RCC_GetSysClkSource>
 8020a62:	4603      	mov	r3, r0
 8020a64:	2b18      	cmp	r3, #24
 8020a66:	d84b      	bhi.n	8020b00 <RCC_GetSystemClockFreq+0xac>
 8020a68:	a201      	add	r2, pc, #4	@ (adr r2, 8020a70 <RCC_GetSystemClockFreq+0x1c>)
 8020a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020a6e:	bf00      	nop
 8020a70:	08020ad5 	.word	0x08020ad5
 8020a74:	08020b01 	.word	0x08020b01
 8020a78:	08020b01 	.word	0x08020b01
 8020a7c:	08020b01 	.word	0x08020b01
 8020a80:	08020b01 	.word	0x08020b01
 8020a84:	08020b01 	.word	0x08020b01
 8020a88:	08020b01 	.word	0x08020b01
 8020a8c:	08020b01 	.word	0x08020b01
 8020a90:	08020ae7 	.word	0x08020ae7
 8020a94:	08020b01 	.word	0x08020b01
 8020a98:	08020b01 	.word	0x08020b01
 8020a9c:	08020b01 	.word	0x08020b01
 8020aa0:	08020b01 	.word	0x08020b01
 8020aa4:	08020b01 	.word	0x08020b01
 8020aa8:	08020b01 	.word	0x08020b01
 8020aac:	08020b01 	.word	0x08020b01
 8020ab0:	08020aed 	.word	0x08020aed
 8020ab4:	08020b01 	.word	0x08020b01
 8020ab8:	08020b01 	.word	0x08020b01
 8020abc:	08020b01 	.word	0x08020b01
 8020ac0:	08020b01 	.word	0x08020b01
 8020ac4:	08020b01 	.word	0x08020b01
 8020ac8:	08020b01 	.word	0x08020b01
 8020acc:	08020b01 	.word	0x08020b01
 8020ad0:	08020af3 	.word	0x08020af3
  {
    /* No check on Ready: Won't be selected by hardware if not */
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8020ad4:	f7ff f9ea 	bl	801feac <LL_RCC_HSI_GetDivider>
 8020ad8:	4603      	mov	r3, r0
 8020ada:	08db      	lsrs	r3, r3, #3
 8020adc:	4a0b      	ldr	r2, [pc, #44]	@ (8020b0c <RCC_GetSystemClockFreq+0xb8>)
 8020ade:	fa22 f303 	lsr.w	r3, r2, r3
 8020ae2:	60fb      	str	r3, [r7, #12]
      break;
 8020ae4:	e00d      	b.n	8020b02 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:
      frequency = CSI_VALUE;
 8020ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8020b10 <RCC_GetSystemClockFreq+0xbc>)
 8020ae8:	60fb      	str	r3, [r7, #12]
      break;
 8020aea:	e00a      	b.n	8020b02 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:
      frequency = HSE_VALUE;
 8020aec:	4b09      	ldr	r3, [pc, #36]	@ (8020b14 <RCC_GetSystemClockFreq+0xc0>)
 8020aee:	60fb      	str	r3, [r7, #12]
      break;
 8020af0:	e007      	b.n	8020b02 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 8020af2:	463b      	mov	r3, r7
 8020af4:	4618      	mov	r0, r3
 8020af6:	f7ff fcb5 	bl	8020464 <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 8020afa:	683b      	ldr	r3, [r7, #0]
 8020afc:	60fb      	str	r3, [r7, #12]
      break;
 8020afe:	e000      	b.n	8020b02 <RCC_GetSystemClockFreq+0xae>

    default:
      /* Nothing to do */
      break;
 8020b00:	bf00      	nop
  }

  return frequency;
 8020b02:	68fb      	ldr	r3, [r7, #12]
}
 8020b04:	4618      	mov	r0, r3
 8020b06:	3710      	adds	r7, #16
 8020b08:	46bd      	mov	sp, r7
 8020b0a:	bd80      	pop	{r7, pc}
 8020b0c:	03d09000 	.word	0x03d09000
 8020b10:	003d0900 	.word	0x003d0900
 8020b14:	017d7840 	.word	0x017d7840

08020b18 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8020b18:	b580      	push	{r7, lr}
 8020b1a:	b082      	sub	sp, #8
 8020b1c:	af00      	add	r7, sp, #0
 8020b1e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8020b20:	f7ff fa14 	bl	801ff4c <LL_RCC_GetAHBPrescaler>
 8020b24:	4603      	mov	r3, r0
 8020b26:	f003 030f 	and.w	r3, r3, #15
 8020b2a:	4a05      	ldr	r2, [pc, #20]	@ (8020b40 <RCC_GetHCLKClockFreq+0x28>)
 8020b2c:	5cd3      	ldrb	r3, [r2, r3]
 8020b2e:	f003 031f 	and.w	r3, r3, #31
 8020b32:	687a      	ldr	r2, [r7, #4]
 8020b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8020b38:	4618      	mov	r0, r3
 8020b3a:	3708      	adds	r7, #8
 8020b3c:	46bd      	mov	sp, r7
 8020b3e:	bd80      	pop	{r7, pc}
 8020b40:	0802640c 	.word	0x0802640c

08020b44 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8020b44:	b580      	push	{r7, lr}
 8020b46:	b082      	sub	sp, #8
 8020b48:	af00      	add	r7, sp, #0
 8020b4a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8020b4c:	f7ff fa0c 	bl	801ff68 <LL_RCC_GetAPB1Prescaler>
 8020b50:	4603      	mov	r3, r0
 8020b52:	091b      	lsrs	r3, r3, #4
 8020b54:	f003 0307 	and.w	r3, r3, #7
 8020b58:	4a05      	ldr	r2, [pc, #20]	@ (8020b70 <RCC_GetPCLK1ClockFreq+0x2c>)
 8020b5a:	5cd3      	ldrb	r3, [r2, r3]
 8020b5c:	f003 031f 	and.w	r3, r3, #31
 8020b60:	687a      	ldr	r2, [r7, #4]
 8020b62:	fa22 f303 	lsr.w	r3, r2, r3
}
 8020b66:	4618      	mov	r0, r3
 8020b68:	3708      	adds	r7, #8
 8020b6a:	46bd      	mov	sp, r7
 8020b6c:	bd80      	pop	{r7, pc}
 8020b6e:	bf00      	nop
 8020b70:	0802640c 	.word	0x0802640c

08020b74 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8020b74:	b580      	push	{r7, lr}
 8020b76:	b082      	sub	sp, #8
 8020b78:	af00      	add	r7, sp, #0
 8020b7a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8020b7c:	f7ff fa02 	bl	801ff84 <LL_RCC_GetAPB2Prescaler>
 8020b80:	4603      	mov	r3, r0
 8020b82:	0a1b      	lsrs	r3, r3, #8
 8020b84:	f003 0307 	and.w	r3, r3, #7
 8020b88:	4a05      	ldr	r2, [pc, #20]	@ (8020ba0 <RCC_GetPCLK2ClockFreq+0x2c>)
 8020b8a:	5cd3      	ldrb	r3, [r2, r3]
 8020b8c:	f003 031f 	and.w	r3, r3, #31
 8020b90:	687a      	ldr	r2, [r7, #4]
 8020b92:	fa22 f303 	lsr.w	r3, r2, r3
}
 8020b96:	4618      	mov	r0, r3
 8020b98:	3708      	adds	r7, #8
 8020b9a:	46bd      	mov	sp, r7
 8020b9c:	bd80      	pop	{r7, pc}
 8020b9e:	bf00      	nop
 8020ba0:	0802640c 	.word	0x0802640c

08020ba4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8020ba4:	b084      	sub	sp, #16
 8020ba6:	b480      	push	{r7}
 8020ba8:	b085      	sub	sp, #20
 8020baa:	af00      	add	r7, sp, #0
 8020bac:	6078      	str	r0, [r7, #4]
 8020bae:	f107 001c 	add.w	r0, r7, #28
 8020bb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8020bb6:	2300      	movs	r3, #0
 8020bb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8020bba:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8020bbc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8020bbe:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8020bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8020bc2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8020bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8020bc6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8020bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8020bca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8020bcc:	68fa      	ldr	r2, [r7, #12]
 8020bce:	4313      	orrs	r3, r2
 8020bd0:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8020bd2:	687b      	ldr	r3, [r7, #4]
 8020bd4:	685a      	ldr	r2, [r3, #4]
 8020bd6:	4b07      	ldr	r3, [pc, #28]	@ (8020bf4 <SDMMC_Init+0x50>)
 8020bd8:	4013      	ands	r3, r2
 8020bda:	68fa      	ldr	r2, [r7, #12]
 8020bdc:	431a      	orrs	r2, r3
 8020bde:	687b      	ldr	r3, [r7, #4]
 8020be0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8020be2:	2300      	movs	r3, #0
}
 8020be4:	4618      	mov	r0, r3
 8020be6:	3714      	adds	r7, #20
 8020be8:	46bd      	mov	sp, r7
 8020bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020bee:	b004      	add	sp, #16
 8020bf0:	4770      	bx	lr
 8020bf2:	bf00      	nop
 8020bf4:	ffc02c00 	.word	0xffc02c00

08020bf8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8020bf8:	b480      	push	{r7}
 8020bfa:	b083      	sub	sp, #12
 8020bfc:	af00      	add	r7, sp, #0
 8020bfe:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8020c00:	687b      	ldr	r3, [r7, #4]
 8020c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8020c06:	4618      	mov	r0, r3
 8020c08:	370c      	adds	r7, #12
 8020c0a:	46bd      	mov	sp, r7
 8020c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c10:	4770      	bx	lr

08020c12 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8020c12:	b480      	push	{r7}
 8020c14:	b083      	sub	sp, #12
 8020c16:	af00      	add	r7, sp, #0
 8020c18:	6078      	str	r0, [r7, #4]
 8020c1a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8020c1c:	683b      	ldr	r3, [r7, #0]
 8020c1e:	681a      	ldr	r2, [r3, #0]
 8020c20:	687b      	ldr	r3, [r7, #4]
 8020c22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8020c26:	2300      	movs	r3, #0
}
 8020c28:	4618      	mov	r0, r3
 8020c2a:	370c      	adds	r7, #12
 8020c2c:	46bd      	mov	sp, r7
 8020c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c32:	4770      	bx	lr

08020c34 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8020c34:	b480      	push	{r7}
 8020c36:	b083      	sub	sp, #12
 8020c38:	af00      	add	r7, sp, #0
 8020c3a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8020c3c:	687b      	ldr	r3, [r7, #4]
 8020c3e:	681b      	ldr	r3, [r3, #0]
 8020c40:	f043 0203 	orr.w	r2, r3, #3
 8020c44:	687b      	ldr	r3, [r7, #4]
 8020c46:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8020c48:	2300      	movs	r3, #0
}
 8020c4a:	4618      	mov	r0, r3
 8020c4c:	370c      	adds	r7, #12
 8020c4e:	46bd      	mov	sp, r7
 8020c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c54:	4770      	bx	lr

08020c56 <SDMMC_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
 8020c56:	b480      	push	{r7}
 8020c58:	b083      	sub	sp, #12
 8020c5a:	af00      	add	r7, sp, #0
 8020c5c:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDMMCx->POWER &= ~(SDMMC_POWER_PWRCTRL);
 8020c5e:	687b      	ldr	r3, [r7, #4]
 8020c60:	681b      	ldr	r3, [r3, #0]
 8020c62:	f023 0203 	bic.w	r2, r3, #3
 8020c66:	687b      	ldr	r3, [r7, #4]
 8020c68:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8020c6a:	2300      	movs	r3, #0
}
 8020c6c:	4618      	mov	r0, r3
 8020c6e:	370c      	adds	r7, #12
 8020c70:	46bd      	mov	sp, r7
 8020c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c76:	4770      	bx	lr

08020c78 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8020c78:	b480      	push	{r7}
 8020c7a:	b083      	sub	sp, #12
 8020c7c:	af00      	add	r7, sp, #0
 8020c7e:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8020c80:	687b      	ldr	r3, [r7, #4]
 8020c82:	681b      	ldr	r3, [r3, #0]
 8020c84:	f003 0303 	and.w	r3, r3, #3
}
 8020c88:	4618      	mov	r0, r3
 8020c8a:	370c      	adds	r7, #12
 8020c8c:	46bd      	mov	sp, r7
 8020c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c92:	4770      	bx	lr

08020c94 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8020c94:	b480      	push	{r7}
 8020c96:	b085      	sub	sp, #20
 8020c98:	af00      	add	r7, sp, #0
 8020c9a:	6078      	str	r0, [r7, #4]
 8020c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8020c9e:	2300      	movs	r3, #0
 8020ca0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8020ca2:	683b      	ldr	r3, [r7, #0]
 8020ca4:	681a      	ldr	r2, [r3, #0]
 8020ca6:	687b      	ldr	r3, [r7, #4]
 8020ca8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8020caa:	683b      	ldr	r3, [r7, #0]
 8020cac:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8020cae:	683b      	ldr	r3, [r7, #0]
 8020cb0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8020cb2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8020cb4:	683b      	ldr	r3, [r7, #0]
 8020cb6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8020cb8:	431a      	orrs	r2, r3
                       Command->CPSM);
 8020cba:	683b      	ldr	r3, [r7, #0]
 8020cbc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8020cbe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8020cc0:	68fa      	ldr	r2, [r7, #12]
 8020cc2:	4313      	orrs	r3, r2
 8020cc4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8020cc6:	687b      	ldr	r3, [r7, #4]
 8020cc8:	68da      	ldr	r2, [r3, #12]
 8020cca:	4b06      	ldr	r3, [pc, #24]	@ (8020ce4 <SDMMC_SendCommand+0x50>)
 8020ccc:	4013      	ands	r3, r2
 8020cce:	68fa      	ldr	r2, [r7, #12]
 8020cd0:	431a      	orrs	r2, r3
 8020cd2:	687b      	ldr	r3, [r7, #4]
 8020cd4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8020cd6:	2300      	movs	r3, #0
}
 8020cd8:	4618      	mov	r0, r3
 8020cda:	3714      	adds	r7, #20
 8020cdc:	46bd      	mov	sp, r7
 8020cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020ce2:	4770      	bx	lr
 8020ce4:	fffee0c0 	.word	0xfffee0c0

08020ce8 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8020ce8:	b480      	push	{r7}
 8020cea:	b083      	sub	sp, #12
 8020cec:	af00      	add	r7, sp, #0
 8020cee:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8020cf0:	687b      	ldr	r3, [r7, #4]
 8020cf2:	691b      	ldr	r3, [r3, #16]
 8020cf4:	b2db      	uxtb	r3, r3
}
 8020cf6:	4618      	mov	r0, r3
 8020cf8:	370c      	adds	r7, #12
 8020cfa:	46bd      	mov	sp, r7
 8020cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020d00:	4770      	bx	lr

08020d02 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8020d02:	b480      	push	{r7}
 8020d04:	b085      	sub	sp, #20
 8020d06:	af00      	add	r7, sp, #0
 8020d08:	6078      	str	r0, [r7, #4]
 8020d0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8020d0c:	687b      	ldr	r3, [r7, #4]
 8020d0e:	3314      	adds	r3, #20
 8020d10:	461a      	mov	r2, r3
 8020d12:	683b      	ldr	r3, [r7, #0]
 8020d14:	4413      	add	r3, r2
 8020d16:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8020d18:	68fb      	ldr	r3, [r7, #12]
 8020d1a:	681b      	ldr	r3, [r3, #0]
}
 8020d1c:	4618      	mov	r0, r3
 8020d1e:	3714      	adds	r7, #20
 8020d20:	46bd      	mov	sp, r7
 8020d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020d26:	4770      	bx	lr

08020d28 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8020d28:	b480      	push	{r7}
 8020d2a:	b085      	sub	sp, #20
 8020d2c:	af00      	add	r7, sp, #0
 8020d2e:	6078      	str	r0, [r7, #4]
 8020d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8020d32:	2300      	movs	r3, #0
 8020d34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8020d36:	683b      	ldr	r3, [r7, #0]
 8020d38:	681a      	ldr	r2, [r3, #0]
 8020d3a:	687b      	ldr	r3, [r7, #4]
 8020d3c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8020d3e:	683b      	ldr	r3, [r7, #0]
 8020d40:	685a      	ldr	r2, [r3, #4]
 8020d42:	687b      	ldr	r3, [r7, #4]
 8020d44:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8020d46:	683b      	ldr	r3, [r7, #0]
 8020d48:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8020d4a:	683b      	ldr	r3, [r7, #0]
 8020d4c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8020d4e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8020d50:	683b      	ldr	r3, [r7, #0]
 8020d52:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8020d54:	431a      	orrs	r2, r3
                       Data->DPSM);
 8020d56:	683b      	ldr	r3, [r7, #0]
 8020d58:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8020d5a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8020d5c:	68fa      	ldr	r2, [r7, #12]
 8020d5e:	4313      	orrs	r3, r2
 8020d60:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8020d62:	687b      	ldr	r3, [r7, #4]
 8020d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020d66:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8020d6a:	68fb      	ldr	r3, [r7, #12]
 8020d6c:	431a      	orrs	r2, r3
 8020d6e:	687b      	ldr	r3, [r7, #4]
 8020d70:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8020d72:	2300      	movs	r3, #0

}
 8020d74:	4618      	mov	r0, r3
 8020d76:	3714      	adds	r7, #20
 8020d78:	46bd      	mov	sp, r7
 8020d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020d7e:	4770      	bx	lr

08020d80 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8020d80:	b580      	push	{r7, lr}
 8020d82:	b088      	sub	sp, #32
 8020d84:	af00      	add	r7, sp, #0
 8020d86:	6078      	str	r0, [r7, #4]
 8020d88:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8020d8a:	683b      	ldr	r3, [r7, #0]
 8020d8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8020d8e:	2310      	movs	r3, #16
 8020d90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8020d92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8020d96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8020d98:	2300      	movs	r3, #0
 8020d9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8020d9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020da0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8020da2:	f107 0308 	add.w	r3, r7, #8
 8020da6:	4619      	mov	r1, r3
 8020da8:	6878      	ldr	r0, [r7, #4]
 8020daa:	f7ff ff73 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8020dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8020db2:	2110      	movs	r1, #16
 8020db4:	6878      	ldr	r0, [r7, #4]
 8020db6:	f000 f9fd 	bl	80211b4 <SDMMC_GetCmdResp1>
 8020dba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8020dbc:	69fb      	ldr	r3, [r7, #28]
}
 8020dbe:	4618      	mov	r0, r3
 8020dc0:	3720      	adds	r7, #32
 8020dc2:	46bd      	mov	sp, r7
 8020dc4:	bd80      	pop	{r7, pc}

08020dc6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8020dc6:	b580      	push	{r7, lr}
 8020dc8:	b088      	sub	sp, #32
 8020dca:	af00      	add	r7, sp, #0
 8020dcc:	6078      	str	r0, [r7, #4]
 8020dce:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8020dd0:	683b      	ldr	r3, [r7, #0]
 8020dd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8020dd4:	2311      	movs	r3, #17
 8020dd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8020dd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8020ddc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8020dde:	2300      	movs	r3, #0
 8020de0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8020de2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020de6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8020de8:	f107 0308 	add.w	r3, r7, #8
 8020dec:	4619      	mov	r1, r3
 8020dee:	6878      	ldr	r0, [r7, #4]
 8020df0:	f7ff ff50 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8020df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8020df8:	2111      	movs	r1, #17
 8020dfa:	6878      	ldr	r0, [r7, #4]
 8020dfc:	f000 f9da 	bl	80211b4 <SDMMC_GetCmdResp1>
 8020e00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8020e02:	69fb      	ldr	r3, [r7, #28]
}
 8020e04:	4618      	mov	r0, r3
 8020e06:	3720      	adds	r7, #32
 8020e08:	46bd      	mov	sp, r7
 8020e0a:	bd80      	pop	{r7, pc}

08020e0c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8020e0c:	b580      	push	{r7, lr}
 8020e0e:	b088      	sub	sp, #32
 8020e10:	af00      	add	r7, sp, #0
 8020e12:	6078      	str	r0, [r7, #4]
 8020e14:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8020e16:	683b      	ldr	r3, [r7, #0]
 8020e18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8020e1a:	2312      	movs	r3, #18
 8020e1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8020e1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8020e22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8020e24:	2300      	movs	r3, #0
 8020e26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8020e28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020e2c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8020e2e:	f107 0308 	add.w	r3, r7, #8
 8020e32:	4619      	mov	r1, r3
 8020e34:	6878      	ldr	r0, [r7, #4]
 8020e36:	f7ff ff2d 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8020e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8020e3e:	2112      	movs	r1, #18
 8020e40:	6878      	ldr	r0, [r7, #4]
 8020e42:	f000 f9b7 	bl	80211b4 <SDMMC_GetCmdResp1>
 8020e46:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8020e48:	69fb      	ldr	r3, [r7, #28]
}
 8020e4a:	4618      	mov	r0, r3
 8020e4c:	3720      	adds	r7, #32
 8020e4e:	46bd      	mov	sp, r7
 8020e50:	bd80      	pop	{r7, pc}

08020e52 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8020e52:	b580      	push	{r7, lr}
 8020e54:	b088      	sub	sp, #32
 8020e56:	af00      	add	r7, sp, #0
 8020e58:	6078      	str	r0, [r7, #4]
 8020e5a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8020e5c:	683b      	ldr	r3, [r7, #0]
 8020e5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8020e60:	2318      	movs	r3, #24
 8020e62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8020e64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8020e68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8020e6a:	2300      	movs	r3, #0
 8020e6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8020e6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020e72:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8020e74:	f107 0308 	add.w	r3, r7, #8
 8020e78:	4619      	mov	r1, r3
 8020e7a:	6878      	ldr	r0, [r7, #4]
 8020e7c:	f7ff ff0a 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8020e80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8020e84:	2118      	movs	r1, #24
 8020e86:	6878      	ldr	r0, [r7, #4]
 8020e88:	f000 f994 	bl	80211b4 <SDMMC_GetCmdResp1>
 8020e8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8020e8e:	69fb      	ldr	r3, [r7, #28]
}
 8020e90:	4618      	mov	r0, r3
 8020e92:	3720      	adds	r7, #32
 8020e94:	46bd      	mov	sp, r7
 8020e96:	bd80      	pop	{r7, pc}

08020e98 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8020e98:	b580      	push	{r7, lr}
 8020e9a:	b088      	sub	sp, #32
 8020e9c:	af00      	add	r7, sp, #0
 8020e9e:	6078      	str	r0, [r7, #4]
 8020ea0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8020ea2:	683b      	ldr	r3, [r7, #0]
 8020ea4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8020ea6:	2319      	movs	r3, #25
 8020ea8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8020eaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8020eae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8020eb0:	2300      	movs	r3, #0
 8020eb2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8020eb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020eb8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8020eba:	f107 0308 	add.w	r3, r7, #8
 8020ebe:	4619      	mov	r1, r3
 8020ec0:	6878      	ldr	r0, [r7, #4]
 8020ec2:	f7ff fee7 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8020ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8020eca:	2119      	movs	r1, #25
 8020ecc:	6878      	ldr	r0, [r7, #4]
 8020ece:	f000 f971 	bl	80211b4 <SDMMC_GetCmdResp1>
 8020ed2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8020ed4:	69fb      	ldr	r3, [r7, #28]
}
 8020ed6:	4618      	mov	r0, r3
 8020ed8:	3720      	adds	r7, #32
 8020eda:	46bd      	mov	sp, r7
 8020edc:	bd80      	pop	{r7, pc}
	...

08020ee0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8020ee0:	b580      	push	{r7, lr}
 8020ee2:	b088      	sub	sp, #32
 8020ee4:	af00      	add	r7, sp, #0
 8020ee6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8020ee8:	2300      	movs	r3, #0
 8020eea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8020eec:	230c      	movs	r3, #12
 8020eee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8020ef0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8020ef4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8020ef6:	2300      	movs	r3, #0
 8020ef8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8020efa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020efe:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8020f00:	687b      	ldr	r3, [r7, #4]
 8020f02:	68db      	ldr	r3, [r3, #12]
 8020f04:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8020f08:	687b      	ldr	r3, [r7, #4]
 8020f0a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8020f0c:	687b      	ldr	r3, [r7, #4]
 8020f0e:	68db      	ldr	r3, [r3, #12]
 8020f10:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8020f14:	687b      	ldr	r3, [r7, #4]
 8020f16:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8020f18:	f107 0308 	add.w	r3, r7, #8
 8020f1c:	4619      	mov	r1, r3
 8020f1e:	6878      	ldr	r0, [r7, #4]
 8020f20:	f7ff feb8 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8020f24:	4a0b      	ldr	r2, [pc, #44]	@ (8020f54 <SDMMC_CmdStopTransfer+0x74>)
 8020f26:	210c      	movs	r1, #12
 8020f28:	6878      	ldr	r0, [r7, #4]
 8020f2a:	f000 f943 	bl	80211b4 <SDMMC_GetCmdResp1>
 8020f2e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8020f30:	687b      	ldr	r3, [r7, #4]
 8020f32:	68db      	ldr	r3, [r3, #12]
 8020f34:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8020f38:	687b      	ldr	r3, [r7, #4]
 8020f3a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8020f3c:	69fb      	ldr	r3, [r7, #28]
 8020f3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8020f42:	d101      	bne.n	8020f48 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8020f44:	2300      	movs	r3, #0
 8020f46:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8020f48:	69fb      	ldr	r3, [r7, #28]
}
 8020f4a:	4618      	mov	r0, r3
 8020f4c:	3720      	adds	r7, #32
 8020f4e:	46bd      	mov	sp, r7
 8020f50:	bd80      	pop	{r7, pc}
 8020f52:	bf00      	nop
 8020f54:	05f5e100 	.word	0x05f5e100

08020f58 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8020f58:	b580      	push	{r7, lr}
 8020f5a:	b088      	sub	sp, #32
 8020f5c:	af00      	add	r7, sp, #0
 8020f5e:	6078      	str	r0, [r7, #4]
 8020f60:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8020f62:	683b      	ldr	r3, [r7, #0]
 8020f64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8020f66:	2307      	movs	r3, #7
 8020f68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8020f6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8020f6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8020f70:	2300      	movs	r3, #0
 8020f72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8020f74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020f78:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8020f7a:	f107 0308 	add.w	r3, r7, #8
 8020f7e:	4619      	mov	r1, r3
 8020f80:	6878      	ldr	r0, [r7, #4]
 8020f82:	f7ff fe87 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8020f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8020f8a:	2107      	movs	r1, #7
 8020f8c:	6878      	ldr	r0, [r7, #4]
 8020f8e:	f000 f911 	bl	80211b4 <SDMMC_GetCmdResp1>
 8020f92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8020f94:	69fb      	ldr	r3, [r7, #28]
}
 8020f96:	4618      	mov	r0, r3
 8020f98:	3720      	adds	r7, #32
 8020f9a:	46bd      	mov	sp, r7
 8020f9c:	bd80      	pop	{r7, pc}

08020f9e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8020f9e:	b580      	push	{r7, lr}
 8020fa0:	b088      	sub	sp, #32
 8020fa2:	af00      	add	r7, sp, #0
 8020fa4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8020fa6:	2300      	movs	r3, #0
 8020fa8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8020faa:	2300      	movs	r3, #0
 8020fac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8020fae:	2300      	movs	r3, #0
 8020fb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8020fb2:	2300      	movs	r3, #0
 8020fb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8020fb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020fba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8020fbc:	f107 0308 	add.w	r3, r7, #8
 8020fc0:	4619      	mov	r1, r3
 8020fc2:	6878      	ldr	r0, [r7, #4]
 8020fc4:	f7ff fe66 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8020fc8:	6878      	ldr	r0, [r7, #4]
 8020fca:	f000 fa6f 	bl	80214ac <SDMMC_GetCmdError>
 8020fce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8020fd0:	69fb      	ldr	r3, [r7, #28]
}
 8020fd2:	4618      	mov	r0, r3
 8020fd4:	3720      	adds	r7, #32
 8020fd6:	46bd      	mov	sp, r7
 8020fd8:	bd80      	pop	{r7, pc}

08020fda <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8020fda:	b580      	push	{r7, lr}
 8020fdc:	b088      	sub	sp, #32
 8020fde:	af00      	add	r7, sp, #0
 8020fe0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8020fe2:	2300      	movs	r3, #0
 8020fe4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8020fe6:	2302      	movs	r3, #2
 8020fe8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8020fea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8020fee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8020ff0:	2300      	movs	r3, #0
 8020ff2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8020ff4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020ff8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8020ffa:	f107 0308 	add.w	r3, r7, #8
 8020ffe:	4619      	mov	r1, r3
 8021000:	6878      	ldr	r0, [r7, #4]
 8021002:	f7ff fe47 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8021006:	6878      	ldr	r0, [r7, #4]
 8021008:	f000 f9c6 	bl	8021398 <SDMMC_GetCmdResp2>
 802100c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802100e:	69fb      	ldr	r3, [r7, #28]
}
 8021010:	4618      	mov	r0, r3
 8021012:	3720      	adds	r7, #32
 8021014:	46bd      	mov	sp, r7
 8021016:	bd80      	pop	{r7, pc}

08021018 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8021018:	b580      	push	{r7, lr}
 802101a:	b088      	sub	sp, #32
 802101c:	af00      	add	r7, sp, #0
 802101e:	6078      	str	r0, [r7, #4]
 8021020:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8021022:	683b      	ldr	r3, [r7, #0]
 8021024:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8021026:	2309      	movs	r3, #9
 8021028:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 802102a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 802102e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8021030:	2300      	movs	r3, #0
 8021032:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8021034:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8021038:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 802103a:	f107 0308 	add.w	r3, r7, #8
 802103e:	4619      	mov	r1, r3
 8021040:	6878      	ldr	r0, [r7, #4]
 8021042:	f7ff fe27 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8021046:	6878      	ldr	r0, [r7, #4]
 8021048:	f000 f9a6 	bl	8021398 <SDMMC_GetCmdResp2>
 802104c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802104e:	69fb      	ldr	r3, [r7, #28]
}
 8021050:	4618      	mov	r0, r3
 8021052:	3720      	adds	r7, #32
 8021054:	46bd      	mov	sp, r7
 8021056:	bd80      	pop	{r7, pc}

08021058 <SDMMC_CmdSetRelAddMmc>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  RCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAddMmc(SDMMC_TypeDef *SDMMCx, uint16_t RCA)
{
 8021058:	b580      	push	{r7, lr}
 802105a:	b088      	sub	sp, #32
 802105c:	af00      	add	r7, sp, #0
 802105e:	6078      	str	r0, [r7, #4]
 8021060:	460b      	mov	r3, r1
 8021062:	807b      	strh	r3, [r7, #2]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = ((uint32_t)RCA << 16U);
 8021064:	887b      	ldrh	r3, [r7, #2]
 8021066:	041b      	lsls	r3, r3, #16
 8021068:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 802106a:	2303      	movs	r3, #3
 802106c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 802106e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8021072:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8021074:	2300      	movs	r3, #0
 8021076:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8021078:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 802107c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 802107e:	f107 0308 	add.w	r3, r7, #8
 8021082:	4619      	mov	r1, r3
 8021084:	6878      	ldr	r0, [r7, #4]
 8021086:	f7ff fe05 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_REL_ADDR, SDMMC_CMDTIMEOUT);
 802108a:	f241 3288 	movw	r2, #5000	@ 0x1388
 802108e:	2103      	movs	r1, #3
 8021090:	6878      	ldr	r0, [r7, #4]
 8021092:	f000 f88f 	bl	80211b4 <SDMMC_GetCmdResp1>
 8021096:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8021098:	69fb      	ldr	r3, [r7, #28]
}
 802109a:	4618      	mov	r0, r3
 802109c:	3720      	adds	r7, #32
 802109e:	46bd      	mov	sp, r7
 80210a0:	bd80      	pop	{r7, pc}

080210a2 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80210a2:	b580      	push	{r7, lr}
 80210a4:	b088      	sub	sp, #32
 80210a6:	af00      	add	r7, sp, #0
 80210a8:	6078      	str	r0, [r7, #4]
 80210aa:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80210ac:	683b      	ldr	r3, [r7, #0]
 80210ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80210b0:	230d      	movs	r3, #13
 80210b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80210b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80210b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80210ba:	2300      	movs	r3, #0
 80210bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80210be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80210c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80210c4:	f107 0308 	add.w	r3, r7, #8
 80210c8:	4619      	mov	r1, r3
 80210ca:	6878      	ldr	r0, [r7, #4]
 80210cc:	f7ff fde2 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80210d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80210d4:	210d      	movs	r1, #13
 80210d6:	6878      	ldr	r0, [r7, #4]
 80210d8:	f000 f86c 	bl	80211b4 <SDMMC_GetCmdResp1>
 80210dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80210de:	69fb      	ldr	r3, [r7, #28]
}
 80210e0:	4618      	mov	r0, r3
 80210e2:	3720      	adds	r7, #32
 80210e4:	46bd      	mov	sp, r7
 80210e6:	bd80      	pop	{r7, pc}

080210e8 <SDMMC_CmdOpCondition>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdOpCondition(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80210e8:	b580      	push	{r7, lr}
 80210ea:	b088      	sub	sp, #32
 80210ec:	af00      	add	r7, sp, #0
 80210ee:	6078      	str	r0, [r7, #4]
 80210f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80210f2:	683b      	ldr	r3, [r7, #0]
 80210f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_OP_COND;
 80210f6:	2301      	movs	r3, #1
 80210f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80210fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80210fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8021100:	2300      	movs	r3, #0
 8021102:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8021104:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8021108:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 802110a:	f107 0308 	add.w	r3, r7, #8
 802110e:	4619      	mov	r1, r3
 8021110:	6878      	ldr	r0, [r7, #4]
 8021112:	f7ff fdbf 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8021116:	6878      	ldr	r0, [r7, #4]
 8021118:	f000 f988 	bl	802142c <SDMMC_GetCmdResp3>
 802111c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802111e:	69fb      	ldr	r3, [r7, #28]
}
 8021120:	4618      	mov	r0, r3
 8021122:	3720      	adds	r7, #32
 8021124:	46bd      	mov	sp, r7
 8021126:	bd80      	pop	{r7, pc}

08021128 <SDMMC_CmdSwitch>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdSwitch(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8021128:	b580      	push	{r7, lr}
 802112a:	b088      	sub	sp, #32
 802112c:	af00      	add	r7, sp, #0
 802112e:	6078      	str	r0, [r7, #4]
 8021130:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD6 to activate SDR50 Mode and Power Limit 1.44W */
  /* CMD Response: R1 */
  sdmmc_cmdinit.Argument         = Argument; /* SDMMC_SDR25_SWITCH_PATTERN*/
 8021132:	683b      	ldr	r3, [r7, #0]
 8021134:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 8021136:	2306      	movs	r3, #6
 8021138:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 802113a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 802113e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8021140:	2300      	movs	r3, #0
 8021142:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8021144:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8021148:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 802114a:	f107 0308 	add.w	r3, r7, #8
 802114e:	4619      	mov	r1, r3
 8021150:	6878      	ldr	r0, [r7, #4]
 8021152:	f7ff fd9f 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SWITCH, SDMMC_CMDTIMEOUT);
 8021156:	f241 3288 	movw	r2, #5000	@ 0x1388
 802115a:	2106      	movs	r1, #6
 802115c:	6878      	ldr	r0, [r7, #4]
 802115e:	f000 f829 	bl	80211b4 <SDMMC_GetCmdResp1>
 8021162:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8021164:	69fb      	ldr	r3, [r7, #28]
}
 8021166:	4618      	mov	r0, r3
 8021168:	3720      	adds	r7, #32
 802116a:	46bd      	mov	sp, r7
 802116c:	bd80      	pop	{r7, pc}

0802116e <SDMMC_CmdSendEXTCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendEXTCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 802116e:	b580      	push	{r7, lr}
 8021170:	b088      	sub	sp, #32
 8021172:	af00      	add	r7, sp, #0
 8021174:	6078      	str	r0, [r7, #4]
 8021176:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8021178:	683b      	ldr	r3, [r7, #0]
 802117a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 802117c:	2308      	movs	r3, #8
 802117e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8021180:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8021184:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8021186:	2300      	movs	r3, #0
 8021188:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 802118a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 802118e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8021190:	f107 0308 	add.w	r3, r7, #8
 8021194:	4619      	mov	r1, r3
 8021196:	6878      	ldr	r0, [r7, #4]
 8021198:	f7ff fd7c 	bl	8020c94 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SEND_EXT_CSD, SDMMC_CMDTIMEOUT);
 802119c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80211a0:	2108      	movs	r1, #8
 80211a2:	6878      	ldr	r0, [r7, #4]
 80211a4:	f000 f806 	bl	80211b4 <SDMMC_GetCmdResp1>
 80211a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80211aa:	69fb      	ldr	r3, [r7, #28]
}
 80211ac:	4618      	mov	r0, r3
 80211ae:	3720      	adds	r7, #32
 80211b0:	46bd      	mov	sp, r7
 80211b2:	bd80      	pop	{r7, pc}

080211b4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80211b4:	b580      	push	{r7, lr}
 80211b6:	b088      	sub	sp, #32
 80211b8:	af00      	add	r7, sp, #0
 80211ba:	60f8      	str	r0, [r7, #12]
 80211bc:	460b      	mov	r3, r1
 80211be:	607a      	str	r2, [r7, #4]
 80211c0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 80211c2:	4b70      	ldr	r3, [pc, #448]	@ (8021384 <SDMMC_GetCmdResp1+0x1d0>)
 80211c4:	681b      	ldr	r3, [r3, #0]
 80211c6:	4a70      	ldr	r2, [pc, #448]	@ (8021388 <SDMMC_GetCmdResp1+0x1d4>)
 80211c8:	fba2 2303 	umull	r2, r3, r2, r3
 80211cc:	0a5a      	lsrs	r2, r3, #9
 80211ce:	687b      	ldr	r3, [r7, #4]
 80211d0:	fb02 f303 	mul.w	r3, r2, r3
 80211d4:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80211d6:	69fb      	ldr	r3, [r7, #28]
 80211d8:	1e5a      	subs	r2, r3, #1
 80211da:	61fa      	str	r2, [r7, #28]
 80211dc:	2b00      	cmp	r3, #0
 80211de:	d102      	bne.n	80211e6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80211e0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80211e4:	e0c9      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80211e6:	68fb      	ldr	r3, [r7, #12]
 80211e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80211ea:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80211ec:	69ba      	ldr	r2, [r7, #24]
 80211ee:	4b67      	ldr	r3, [pc, #412]	@ (802138c <SDMMC_GetCmdResp1+0x1d8>)
 80211f0:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80211f2:	2b00      	cmp	r3, #0
 80211f4:	d0ef      	beq.n	80211d6 <SDMMC_GetCmdResp1+0x22>
 80211f6:	69bb      	ldr	r3, [r7, #24]
 80211f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80211fc:	2b00      	cmp	r3, #0
 80211fe:	d1ea      	bne.n	80211d6 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8021200:	68fb      	ldr	r3, [r7, #12]
 8021202:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021204:	f003 0304 	and.w	r3, r3, #4
 8021208:	2b00      	cmp	r3, #0
 802120a:	d004      	beq.n	8021216 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 802120c:	68fb      	ldr	r3, [r7, #12]
 802120e:	2204      	movs	r2, #4
 8021210:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8021212:	2304      	movs	r3, #4
 8021214:	e0b1      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8021216:	68fb      	ldr	r3, [r7, #12]
 8021218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802121a:	f003 0301 	and.w	r3, r3, #1
 802121e:	2b00      	cmp	r3, #0
 8021220:	d004      	beq.n	802122c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8021222:	68fb      	ldr	r3, [r7, #12]
 8021224:	2201      	movs	r2, #1
 8021226:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8021228:	2301      	movs	r3, #1
 802122a:	e0a6      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 802122c:	68fb      	ldr	r3, [r7, #12]
 802122e:	4a58      	ldr	r2, [pc, #352]	@ (8021390 <SDMMC_GetCmdResp1+0x1dc>)
 8021230:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8021232:	68f8      	ldr	r0, [r7, #12]
 8021234:	f7ff fd58 	bl	8020ce8 <SDMMC_GetCommandResponse>
 8021238:	4603      	mov	r3, r0
 802123a:	461a      	mov	r2, r3
 802123c:	7afb      	ldrb	r3, [r7, #11]
 802123e:	4293      	cmp	r3, r2
 8021240:	d001      	beq.n	8021246 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8021242:	2301      	movs	r3, #1
 8021244:	e099      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8021246:	2100      	movs	r1, #0
 8021248:	68f8      	ldr	r0, [r7, #12]
 802124a:	f7ff fd5a 	bl	8020d02 <SDMMC_GetResponse>
 802124e:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8021250:	697a      	ldr	r2, [r7, #20]
 8021252:	4b50      	ldr	r3, [pc, #320]	@ (8021394 <SDMMC_GetCmdResp1+0x1e0>)
 8021254:	4013      	ands	r3, r2
 8021256:	2b00      	cmp	r3, #0
 8021258:	d101      	bne.n	802125e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 802125a:	2300      	movs	r3, #0
 802125c:	e08d      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 802125e:	697b      	ldr	r3, [r7, #20]
 8021260:	2b00      	cmp	r3, #0
 8021262:	da02      	bge.n	802126a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8021264:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8021268:	e087      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 802126a:	697b      	ldr	r3, [r7, #20]
 802126c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8021270:	2b00      	cmp	r3, #0
 8021272:	d001      	beq.n	8021278 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8021274:	2340      	movs	r3, #64	@ 0x40
 8021276:	e080      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8021278:	697b      	ldr	r3, [r7, #20]
 802127a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802127e:	2b00      	cmp	r3, #0
 8021280:	d001      	beq.n	8021286 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8021282:	2380      	movs	r3, #128	@ 0x80
 8021284:	e079      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8021286:	697b      	ldr	r3, [r7, #20]
 8021288:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802128c:	2b00      	cmp	r3, #0
 802128e:	d002      	beq.n	8021296 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8021290:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8021294:	e071      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8021296:	697b      	ldr	r3, [r7, #20]
 8021298:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802129c:	2b00      	cmp	r3, #0
 802129e:	d002      	beq.n	80212a6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80212a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80212a4:	e069      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80212a6:	697b      	ldr	r3, [r7, #20]
 80212a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80212ac:	2b00      	cmp	r3, #0
 80212ae:	d002      	beq.n	80212b6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80212b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80212b4:	e061      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80212b6:	697b      	ldr	r3, [r7, #20]
 80212b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80212bc:	2b00      	cmp	r3, #0
 80212be:	d002      	beq.n	80212c6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80212c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80212c4:	e059      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80212c6:	697b      	ldr	r3, [r7, #20]
 80212c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80212cc:	2b00      	cmp	r3, #0
 80212ce:	d002      	beq.n	80212d6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80212d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80212d4:	e051      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80212d6:	697b      	ldr	r3, [r7, #20]
 80212d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80212dc:	2b00      	cmp	r3, #0
 80212de:	d002      	beq.n	80212e6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80212e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80212e4:	e049      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80212e6:	697b      	ldr	r3, [r7, #20]
 80212e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80212ec:	2b00      	cmp	r3, #0
 80212ee:	d002      	beq.n	80212f6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80212f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80212f4:	e041      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80212f6:	697b      	ldr	r3, [r7, #20]
 80212f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80212fc:	2b00      	cmp	r3, #0
 80212fe:	d002      	beq.n	8021306 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8021300:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8021304:	e039      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8021306:	697b      	ldr	r3, [r7, #20]
 8021308:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 802130c:	2b00      	cmp	r3, #0
 802130e:	d002      	beq.n	8021316 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8021310:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8021314:	e031      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8021316:	697b      	ldr	r3, [r7, #20]
 8021318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802131c:	2b00      	cmp	r3, #0
 802131e:	d002      	beq.n	8021326 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8021320:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8021324:	e029      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8021326:	697b      	ldr	r3, [r7, #20]
 8021328:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 802132c:	2b00      	cmp	r3, #0
 802132e:	d002      	beq.n	8021336 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8021330:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8021334:	e021      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8021336:	697b      	ldr	r3, [r7, #20]
 8021338:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 802133c:	2b00      	cmp	r3, #0
 802133e:	d002      	beq.n	8021346 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8021340:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8021344:	e019      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8021346:	697b      	ldr	r3, [r7, #20]
 8021348:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802134c:	2b00      	cmp	r3, #0
 802134e:	d002      	beq.n	8021356 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8021350:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8021354:	e011      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8021356:	697b      	ldr	r3, [r7, #20]
 8021358:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 802135c:	2b00      	cmp	r3, #0
 802135e:	d002      	beq.n	8021366 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8021360:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8021364:	e009      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8021366:	697b      	ldr	r3, [r7, #20]
 8021368:	f003 0308 	and.w	r3, r3, #8
 802136c:	2b00      	cmp	r3, #0
 802136e:	d002      	beq.n	8021376 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8021370:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8021374:	e001      	b.n	802137a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8021376:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 802137a:	4618      	mov	r0, r3
 802137c:	3720      	adds	r7, #32
 802137e:	46bd      	mov	sp, r7
 8021380:	bd80      	pop	{r7, pc}
 8021382:	bf00      	nop
 8021384:	240148d8 	.word	0x240148d8
 8021388:	10624dd3 	.word	0x10624dd3
 802138c:	00200045 	.word	0x00200045
 8021390:	002000c5 	.word	0x002000c5
 8021394:	fdffe008 	.word	0xfdffe008

08021398 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8021398:	b480      	push	{r7}
 802139a:	b085      	sub	sp, #20
 802139c:	af00      	add	r7, sp, #0
 802139e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80213a0:	4b1f      	ldr	r3, [pc, #124]	@ (8021420 <SDMMC_GetCmdResp2+0x88>)
 80213a2:	681b      	ldr	r3, [r3, #0]
 80213a4:	4a1f      	ldr	r2, [pc, #124]	@ (8021424 <SDMMC_GetCmdResp2+0x8c>)
 80213a6:	fba2 2303 	umull	r2, r3, r2, r3
 80213aa:	0a5b      	lsrs	r3, r3, #9
 80213ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80213b0:	fb02 f303 	mul.w	r3, r2, r3
 80213b4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80213b6:	68fb      	ldr	r3, [r7, #12]
 80213b8:	1e5a      	subs	r2, r3, #1
 80213ba:	60fa      	str	r2, [r7, #12]
 80213bc:	2b00      	cmp	r3, #0
 80213be:	d102      	bne.n	80213c6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80213c0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80213c4:	e026      	b.n	8021414 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80213c6:	687b      	ldr	r3, [r7, #4]
 80213c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80213ca:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80213cc:	68bb      	ldr	r3, [r7, #8]
 80213ce:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80213d2:	2b00      	cmp	r3, #0
 80213d4:	d0ef      	beq.n	80213b6 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80213d6:	68bb      	ldr	r3, [r7, #8]
 80213d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80213dc:	2b00      	cmp	r3, #0
 80213de:	d1ea      	bne.n	80213b6 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80213e0:	687b      	ldr	r3, [r7, #4]
 80213e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80213e4:	f003 0304 	and.w	r3, r3, #4
 80213e8:	2b00      	cmp	r3, #0
 80213ea:	d004      	beq.n	80213f6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80213ec:	687b      	ldr	r3, [r7, #4]
 80213ee:	2204      	movs	r2, #4
 80213f0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80213f2:	2304      	movs	r3, #4
 80213f4:	e00e      	b.n	8021414 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80213f6:	687b      	ldr	r3, [r7, #4]
 80213f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80213fa:	f003 0301 	and.w	r3, r3, #1
 80213fe:	2b00      	cmp	r3, #0
 8021400:	d004      	beq.n	802140c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8021402:	687b      	ldr	r3, [r7, #4]
 8021404:	2201      	movs	r2, #1
 8021406:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8021408:	2301      	movs	r3, #1
 802140a:	e003      	b.n	8021414 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 802140c:	687b      	ldr	r3, [r7, #4]
 802140e:	4a06      	ldr	r2, [pc, #24]	@ (8021428 <SDMMC_GetCmdResp2+0x90>)
 8021410:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8021412:	2300      	movs	r3, #0
}
 8021414:	4618      	mov	r0, r3
 8021416:	3714      	adds	r7, #20
 8021418:	46bd      	mov	sp, r7
 802141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802141e:	4770      	bx	lr
 8021420:	240148d8 	.word	0x240148d8
 8021424:	10624dd3 	.word	0x10624dd3
 8021428:	002000c5 	.word	0x002000c5

0802142c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 802142c:	b480      	push	{r7}
 802142e:	b085      	sub	sp, #20
 8021430:	af00      	add	r7, sp, #0
 8021432:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8021434:	4b1a      	ldr	r3, [pc, #104]	@ (80214a0 <SDMMC_GetCmdResp3+0x74>)
 8021436:	681b      	ldr	r3, [r3, #0]
 8021438:	4a1a      	ldr	r2, [pc, #104]	@ (80214a4 <SDMMC_GetCmdResp3+0x78>)
 802143a:	fba2 2303 	umull	r2, r3, r2, r3
 802143e:	0a5b      	lsrs	r3, r3, #9
 8021440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8021444:	fb02 f303 	mul.w	r3, r2, r3
 8021448:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 802144a:	68fb      	ldr	r3, [r7, #12]
 802144c:	1e5a      	subs	r2, r3, #1
 802144e:	60fa      	str	r2, [r7, #12]
 8021450:	2b00      	cmp	r3, #0
 8021452:	d102      	bne.n	802145a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8021454:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8021458:	e01b      	b.n	8021492 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 802145a:	687b      	ldr	r3, [r7, #4]
 802145c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802145e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8021460:	68bb      	ldr	r3, [r7, #8]
 8021462:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8021466:	2b00      	cmp	r3, #0
 8021468:	d0ef      	beq.n	802144a <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 802146a:	68bb      	ldr	r3, [r7, #8]
 802146c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8021470:	2b00      	cmp	r3, #0
 8021472:	d1ea      	bne.n	802144a <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8021474:	687b      	ldr	r3, [r7, #4]
 8021476:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021478:	f003 0304 	and.w	r3, r3, #4
 802147c:	2b00      	cmp	r3, #0
 802147e:	d004      	beq.n	802148a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8021480:	687b      	ldr	r3, [r7, #4]
 8021482:	2204      	movs	r2, #4
 8021484:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8021486:	2304      	movs	r3, #4
 8021488:	e003      	b.n	8021492 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 802148a:	687b      	ldr	r3, [r7, #4]
 802148c:	4a06      	ldr	r2, [pc, #24]	@ (80214a8 <SDMMC_GetCmdResp3+0x7c>)
 802148e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8021490:	2300      	movs	r3, #0
}
 8021492:	4618      	mov	r0, r3
 8021494:	3714      	adds	r7, #20
 8021496:	46bd      	mov	sp, r7
 8021498:	f85d 7b04 	ldr.w	r7, [sp], #4
 802149c:	4770      	bx	lr
 802149e:	bf00      	nop
 80214a0:	240148d8 	.word	0x240148d8
 80214a4:	10624dd3 	.word	0x10624dd3
 80214a8:	002000c5 	.word	0x002000c5

080214ac <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80214ac:	b480      	push	{r7}
 80214ae:	b085      	sub	sp, #20
 80214b0:	af00      	add	r7, sp, #0
 80214b2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80214b4:	4b11      	ldr	r3, [pc, #68]	@ (80214fc <SDMMC_GetCmdError+0x50>)
 80214b6:	681b      	ldr	r3, [r3, #0]
 80214b8:	4a11      	ldr	r2, [pc, #68]	@ (8021500 <SDMMC_GetCmdError+0x54>)
 80214ba:	fba2 2303 	umull	r2, r3, r2, r3
 80214be:	0a5b      	lsrs	r3, r3, #9
 80214c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80214c4:	fb02 f303 	mul.w	r3, r2, r3
 80214c8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80214ca:	68fb      	ldr	r3, [r7, #12]
 80214cc:	1e5a      	subs	r2, r3, #1
 80214ce:	60fa      	str	r2, [r7, #12]
 80214d0:	2b00      	cmp	r3, #0
 80214d2:	d102      	bne.n	80214da <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80214d4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80214d8:	e009      	b.n	80214ee <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80214da:	687b      	ldr	r3, [r7, #4]
 80214dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80214de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80214e2:	2b00      	cmp	r3, #0
 80214e4:	d0f1      	beq.n	80214ca <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80214e6:	687b      	ldr	r3, [r7, #4]
 80214e8:	4a06      	ldr	r2, [pc, #24]	@ (8021504 <SDMMC_GetCmdError+0x58>)
 80214ea:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 80214ec:	2300      	movs	r3, #0
}
 80214ee:	4618      	mov	r0, r3
 80214f0:	3714      	adds	r7, #20
 80214f2:	46bd      	mov	sp, r7
 80214f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80214f8:	4770      	bx	lr
 80214fa:	bf00      	nop
 80214fc:	240148d8 	.word	0x240148d8
 8021500:	10624dd3 	.word	0x10624dd3
 8021504:	002000c5 	.word	0x002000c5

08021508 <LL_SPI_IsEnabled>:
{
 8021508:	b480      	push	{r7}
 802150a:	b083      	sub	sp, #12
 802150c:	af00      	add	r7, sp, #0
 802150e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8021510:	687b      	ldr	r3, [r7, #4]
 8021512:	681b      	ldr	r3, [r3, #0]
 8021514:	f003 0301 	and.w	r3, r3, #1
 8021518:	2b01      	cmp	r3, #1
 802151a:	d101      	bne.n	8021520 <LL_SPI_IsEnabled+0x18>
 802151c:	2301      	movs	r3, #1
 802151e:	e000      	b.n	8021522 <LL_SPI_IsEnabled+0x1a>
 8021520:	2300      	movs	r3, #0
}
 8021522:	4618      	mov	r0, r3
 8021524:	370c      	adds	r7, #12
 8021526:	46bd      	mov	sp, r7
 8021528:	f85d 7b04 	ldr.w	r7, [sp], #4
 802152c:	4770      	bx	lr

0802152e <LL_SPI_SetInternalSSLevel>:
{
 802152e:	b480      	push	{r7}
 8021530:	b083      	sub	sp, #12
 8021532:	af00      	add	r7, sp, #0
 8021534:	6078      	str	r0, [r7, #4]
 8021536:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSI, SSLevel);
 8021538:	687b      	ldr	r3, [r7, #4]
 802153a:	681b      	ldr	r3, [r3, #0]
 802153c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8021540:	683b      	ldr	r3, [r7, #0]
 8021542:	431a      	orrs	r2, r3
 8021544:	687b      	ldr	r3, [r7, #4]
 8021546:	601a      	str	r2, [r3, #0]
}
 8021548:	bf00      	nop
 802154a:	370c      	adds	r7, #12
 802154c:	46bd      	mov	sp, r7
 802154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021552:	4770      	bx	lr

08021554 <LL_SPI_GetNSSPolarity>:
{
 8021554:	b480      	push	{r7}
 8021556:	b083      	sub	sp, #12
 8021558:	af00      	add	r7, sp, #0
 802155a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->CFG2, SPI_CFG2_SSIOP));
 802155c:	687b      	ldr	r3, [r7, #4]
 802155e:	68db      	ldr	r3, [r3, #12]
 8021560:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
}
 8021564:	4618      	mov	r0, r3
 8021566:	370c      	adds	r7, #12
 8021568:	46bd      	mov	sp, r7
 802156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802156e:	4770      	bx	lr

08021570 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly 0..0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8021570:	b480      	push	{r7}
 8021572:	b083      	sub	sp, #12
 8021574:	af00      	add	r7, sp, #0
 8021576:	6078      	str	r0, [r7, #4]
 8021578:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPOLY, CRCPoly);
 802157a:	687b      	ldr	r3, [r7, #4]
 802157c:	683a      	ldr	r2, [r7, #0]
 802157e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8021580:	bf00      	nop
 8021582:	370c      	adds	r7, #12
 8021584:	46bd      	mov	sp, r7
 8021586:	f85d 7b04 	ldr.w	r7, [sp], #4
 802158a:	4770      	bx	lr

0802158c <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 802158c:	b580      	push	{r7, lr}
 802158e:	b086      	sub	sp, #24
 8021590:	af00      	add	r7, sp, #0
 8021592:	6078      	str	r0, [r7, #4]
 8021594:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8021596:	2301      	movs	r3, #1
 8021598:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_LL_SPI_BAUDRATEPRESCALER(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  /* Check the SPI instance is not enabled */
  if (LL_SPI_IsEnabled(SPIx) == 0x00000000UL)
 802159a:	6878      	ldr	r0, [r7, #4]
 802159c:	f7ff ffb4 	bl	8021508 <LL_SPI_IsEnabled>
 80215a0:	4603      	mov	r3, r0
 80215a2:	2b00      	cmp	r3, #0
 80215a4:	d167      	bne.n	8021676 <LL_SPI_Init+0xea>
       * Configure SPIx CFG1 with parameters:
       * - Master Baud Rate       : SPI_CFG1_MBR[2:0] bits
       * - CRC Computation Enable : SPI_CFG1_CRCEN bit
       * - Length of data frame   : SPI_CFG1_DSIZE[4:0] bits
       */
    MODIFY_REG(SPIx->CFG1, SPI_CFG1_MBR | SPI_CFG1_CRCEN | SPI_CFG1_DSIZE,
 80215a6:	687b      	ldr	r3, [r7, #4]
 80215a8:	689a      	ldr	r2, [r3, #8]
 80215aa:	4b35      	ldr	r3, [pc, #212]	@ (8021680 <LL_SPI_Init+0xf4>)
 80215ac:	4013      	ands	r3, r2
 80215ae:	683a      	ldr	r2, [r7, #0]
 80215b0:	6991      	ldr	r1, [r2, #24]
 80215b2:	683a      	ldr	r2, [r7, #0]
 80215b4:	6a12      	ldr	r2, [r2, #32]
 80215b6:	4311      	orrs	r1, r2
 80215b8:	683a      	ldr	r2, [r7, #0]
 80215ba:	6892      	ldr	r2, [r2, #8]
 80215bc:	430a      	orrs	r2, r1
 80215be:	431a      	orrs	r2, r3
 80215c0:	687b      	ldr	r3, [r7, #4]
 80215c2:	609a      	str	r2, [r3, #8]
               SPI_InitStruct->BaudRate  | SPI_InitStruct->CRCCalculation | SPI_InitStruct->DataWidth);

    tmp_nss  = SPI_InitStruct->NSS;
 80215c4:	683b      	ldr	r3, [r7, #0]
 80215c6:	695b      	ldr	r3, [r3, #20]
 80215c8:	613b      	str	r3, [r7, #16]
    tmp_mode = SPI_InitStruct->Mode;
 80215ca:	683b      	ldr	r3, [r7, #0]
 80215cc:	685b      	ldr	r3, [r3, #4]
 80215ce:	60fb      	str	r3, [r7, #12]
    tmp_nss_polarity = LL_SPI_GetNSSPolarity(SPIx);
 80215d0:	6878      	ldr	r0, [r7, #4]
 80215d2:	f7ff ffbf 	bl	8021554 <LL_SPI_GetNSSPolarity>
 80215d6:	60b8      	str	r0, [r7, #8]

    /* Checks to setup Internal SS signal level and avoid a MODF Error */
    if ((tmp_nss == LL_SPI_NSS_SOFT) && (((tmp_nss_polarity == LL_SPI_NSS_POLARITY_LOW)  && \
 80215d8:	693b      	ldr	r3, [r7, #16]
 80215da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80215de:	d112      	bne.n	8021606 <LL_SPI_Init+0x7a>
 80215e0:	68bb      	ldr	r3, [r7, #8]
 80215e2:	2b00      	cmp	r3, #0
 80215e4:	d103      	bne.n	80215ee <LL_SPI_Init+0x62>
 80215e6:	68fb      	ldr	r3, [r7, #12]
 80215e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80215ec:	d006      	beq.n	80215fc <LL_SPI_Init+0x70>
                                          (tmp_mode == LL_SPI_MODE_MASTER))              || \
 80215ee:	68bb      	ldr	r3, [r7, #8]
 80215f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80215f4:	d107      	bne.n	8021606 <LL_SPI_Init+0x7a>
                                         ((tmp_nss_polarity == LL_SPI_NSS_POLARITY_HIGH) && \
 80215f6:	68fb      	ldr	r3, [r7, #12]
 80215f8:	2b00      	cmp	r3, #0
 80215fa:	d104      	bne.n	8021606 <LL_SPI_Init+0x7a>
                                          (tmp_mode == LL_SPI_MODE_SLAVE))))
    {
      LL_SPI_SetInternalSSLevel(SPIx, LL_SPI_SS_LEVEL_HIGH);
 80215fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8021600:	6878      	ldr	r0, [r7, #4]
 8021602:	f7ff ff94 	bl	802152e <LL_SPI_SetInternalSSLevel>
       * - ClockPhase             : SPI_CFG2_CPHA bit
       * - BitOrder               : SPI_CFG2_LSBFRST bit
       * - Master/Slave Mode      : SPI_CFG2_MASTER bit
       * - SPI Mode               : SPI_CFG2_COMM[1:0] bits
       */
    MODIFY_REG(SPIx->CFG2, SPI_CFG2_SSM   | SPI_CFG2_SSOE    |
 8021606:	687b      	ldr	r3, [r7, #4]
 8021608:	68da      	ldr	r2, [r3, #12]
 802160a:	4b1e      	ldr	r3, [pc, #120]	@ (8021684 <LL_SPI_Init+0xf8>)
 802160c:	4013      	ands	r3, r2
 802160e:	683a      	ldr	r2, [r7, #0]
 8021610:	6951      	ldr	r1, [r2, #20]
 8021612:	683a      	ldr	r2, [r7, #0]
 8021614:	68d2      	ldr	r2, [r2, #12]
 8021616:	4311      	orrs	r1, r2
 8021618:	683a      	ldr	r2, [r7, #0]
 802161a:	6912      	ldr	r2, [r2, #16]
 802161c:	4311      	orrs	r1, r2
 802161e:	683a      	ldr	r2, [r7, #0]
 8021620:	69d2      	ldr	r2, [r2, #28]
 8021622:	4311      	orrs	r1, r2
 8021624:	683a      	ldr	r2, [r7, #0]
 8021626:	6852      	ldr	r2, [r2, #4]
 8021628:	4311      	orrs	r1, r2
 802162a:	683a      	ldr	r2, [r7, #0]
 802162c:	6812      	ldr	r2, [r2, #0]
 802162e:	f402 22c0 	and.w	r2, r2, #393216	@ 0x60000
 8021632:	430a      	orrs	r2, r1
 8021634:	431a      	orrs	r2, r3
 8021636:	687b      	ldr	r3, [r7, #4]
 8021638:	60da      	str	r2, [r3, #12]

    /*---------------------------- SPIx CR1 Configuration ------------------------
       * Configure SPIx CR1 with parameter:
       * - Half Duplex Direction  : SPI_CR1_HDDIR bit
       */
    MODIFY_REG(SPIx->CR1, SPI_CR1_HDDIR, SPI_InitStruct->TransferDirection & SPI_CR1_HDDIR);
 802163a:	687b      	ldr	r3, [r7, #4]
 802163c:	681b      	ldr	r3, [r3, #0]
 802163e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8021642:	683b      	ldr	r3, [r7, #0]
 8021644:	681b      	ldr	r3, [r3, #0]
 8021646:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 802164a:	431a      	orrs	r2, r3
 802164c:	687b      	ldr	r3, [r7, #4]
 802164e:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CRCPOLY Configuration ----------------------
       * Configure SPIx CRCPOLY with parameter:
       * - CRCPoly                : CRCPOLY[31:0] bits
       */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8021650:	683b      	ldr	r3, [r7, #0]
 8021652:	6a1b      	ldr	r3, [r3, #32]
 8021654:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8021658:	d105      	bne.n	8021666 <LL_SPI_Init+0xda>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 802165a:	683b      	ldr	r3, [r7, #0]
 802165c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802165e:	4619      	mov	r1, r3
 8021660:	6878      	ldr	r0, [r7, #4]
 8021662:	f7ff ff85 	bl	8021570 <LL_SPI_SetCRCPolynomial>
    }

    /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
    CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8021666:	687b      	ldr	r3, [r7, #4]
 8021668:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802166a:	f023 0201 	bic.w	r2, r3, #1
 802166e:	687b      	ldr	r3, [r7, #4]
 8021670:	651a      	str	r2, [r3, #80]	@ 0x50

    status = SUCCESS;
 8021672:	2300      	movs	r3, #0
 8021674:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8021676:	7dfb      	ldrb	r3, [r7, #23]
}
 8021678:	4618      	mov	r0, r3
 802167a:	3718      	adds	r7, #24
 802167c:	46bd      	mov	sp, r7
 802167e:	bd80      	pop	{r7, pc}
 8021680:	8fbfffe0 	.word	0x8fbfffe0
 8021684:	d839ffff 	.word	0xd839ffff

08021688 <LL_TIM_SetPrescaler>:
{
 8021688:	b480      	push	{r7}
 802168a:	b083      	sub	sp, #12
 802168c:	af00      	add	r7, sp, #0
 802168e:	6078      	str	r0, [r7, #4]
 8021690:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8021692:	687b      	ldr	r3, [r7, #4]
 8021694:	683a      	ldr	r2, [r7, #0]
 8021696:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8021698:	bf00      	nop
 802169a:	370c      	adds	r7, #12
 802169c:	46bd      	mov	sp, r7
 802169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80216a2:	4770      	bx	lr

080216a4 <LL_TIM_SetAutoReload>:
{
 80216a4:	b480      	push	{r7}
 80216a6:	b083      	sub	sp, #12
 80216a8:	af00      	add	r7, sp, #0
 80216aa:	6078      	str	r0, [r7, #4]
 80216ac:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80216ae:	687b      	ldr	r3, [r7, #4]
 80216b0:	683a      	ldr	r2, [r7, #0]
 80216b2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80216b4:	bf00      	nop
 80216b6:	370c      	adds	r7, #12
 80216b8:	46bd      	mov	sp, r7
 80216ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80216be:	4770      	bx	lr

080216c0 <LL_TIM_SetRepetitionCounter>:
{
 80216c0:	b480      	push	{r7}
 80216c2:	b083      	sub	sp, #12
 80216c4:	af00      	add	r7, sp, #0
 80216c6:	6078      	str	r0, [r7, #4]
 80216c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80216ca:	687b      	ldr	r3, [r7, #4]
 80216cc:	683a      	ldr	r2, [r7, #0]
 80216ce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80216d0:	bf00      	nop
 80216d2:	370c      	adds	r7, #12
 80216d4:	46bd      	mov	sp, r7
 80216d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80216da:	4770      	bx	lr

080216dc <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80216dc:	b480      	push	{r7}
 80216de:	b083      	sub	sp, #12
 80216e0:	af00      	add	r7, sp, #0
 80216e2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80216e4:	687b      	ldr	r3, [r7, #4]
 80216e6:	695b      	ldr	r3, [r3, #20]
 80216e8:	f043 0201 	orr.w	r2, r3, #1
 80216ec:	687b      	ldr	r3, [r7, #4]
 80216ee:	615a      	str	r2, [r3, #20]
}
 80216f0:	bf00      	nop
 80216f2:	370c      	adds	r7, #12
 80216f4:	46bd      	mov	sp, r7
 80216f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80216fa:	4770      	bx	lr

080216fc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80216fc:	b580      	push	{r7, lr}
 80216fe:	b084      	sub	sp, #16
 8021700:	af00      	add	r7, sp, #0
 8021702:	6078      	str	r0, [r7, #4]
 8021704:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8021706:	687b      	ldr	r3, [r7, #4]
 8021708:	681b      	ldr	r3, [r3, #0]
 802170a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 802170c:	687b      	ldr	r3, [r7, #4]
 802170e:	4a3d      	ldr	r2, [pc, #244]	@ (8021804 <LL_TIM_Init+0x108>)
 8021710:	4293      	cmp	r3, r2
 8021712:	d013      	beq.n	802173c <LL_TIM_Init+0x40>
 8021714:	687b      	ldr	r3, [r7, #4]
 8021716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802171a:	d00f      	beq.n	802173c <LL_TIM_Init+0x40>
 802171c:	687b      	ldr	r3, [r7, #4]
 802171e:	4a3a      	ldr	r2, [pc, #232]	@ (8021808 <LL_TIM_Init+0x10c>)
 8021720:	4293      	cmp	r3, r2
 8021722:	d00b      	beq.n	802173c <LL_TIM_Init+0x40>
 8021724:	687b      	ldr	r3, [r7, #4]
 8021726:	4a39      	ldr	r2, [pc, #228]	@ (802180c <LL_TIM_Init+0x110>)
 8021728:	4293      	cmp	r3, r2
 802172a:	d007      	beq.n	802173c <LL_TIM_Init+0x40>
 802172c:	687b      	ldr	r3, [r7, #4]
 802172e:	4a38      	ldr	r2, [pc, #224]	@ (8021810 <LL_TIM_Init+0x114>)
 8021730:	4293      	cmp	r3, r2
 8021732:	d003      	beq.n	802173c <LL_TIM_Init+0x40>
 8021734:	687b      	ldr	r3, [r7, #4]
 8021736:	4a37      	ldr	r2, [pc, #220]	@ (8021814 <LL_TIM_Init+0x118>)
 8021738:	4293      	cmp	r3, r2
 802173a:	d106      	bne.n	802174a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 802173c:	68fb      	ldr	r3, [r7, #12]
 802173e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8021742:	683b      	ldr	r3, [r7, #0]
 8021744:	685b      	ldr	r3, [r3, #4]
 8021746:	4313      	orrs	r3, r2
 8021748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 802174a:	687b      	ldr	r3, [r7, #4]
 802174c:	4a2d      	ldr	r2, [pc, #180]	@ (8021804 <LL_TIM_Init+0x108>)
 802174e:	4293      	cmp	r3, r2
 8021750:	d01f      	beq.n	8021792 <LL_TIM_Init+0x96>
 8021752:	687b      	ldr	r3, [r7, #4]
 8021754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8021758:	d01b      	beq.n	8021792 <LL_TIM_Init+0x96>
 802175a:	687b      	ldr	r3, [r7, #4]
 802175c:	4a2a      	ldr	r2, [pc, #168]	@ (8021808 <LL_TIM_Init+0x10c>)
 802175e:	4293      	cmp	r3, r2
 8021760:	d017      	beq.n	8021792 <LL_TIM_Init+0x96>
 8021762:	687b      	ldr	r3, [r7, #4]
 8021764:	4a29      	ldr	r2, [pc, #164]	@ (802180c <LL_TIM_Init+0x110>)
 8021766:	4293      	cmp	r3, r2
 8021768:	d013      	beq.n	8021792 <LL_TIM_Init+0x96>
 802176a:	687b      	ldr	r3, [r7, #4]
 802176c:	4a28      	ldr	r2, [pc, #160]	@ (8021810 <LL_TIM_Init+0x114>)
 802176e:	4293      	cmp	r3, r2
 8021770:	d00f      	beq.n	8021792 <LL_TIM_Init+0x96>
 8021772:	687b      	ldr	r3, [r7, #4]
 8021774:	4a27      	ldr	r2, [pc, #156]	@ (8021814 <LL_TIM_Init+0x118>)
 8021776:	4293      	cmp	r3, r2
 8021778:	d00b      	beq.n	8021792 <LL_TIM_Init+0x96>
 802177a:	687b      	ldr	r3, [r7, #4]
 802177c:	4a26      	ldr	r2, [pc, #152]	@ (8021818 <LL_TIM_Init+0x11c>)
 802177e:	4293      	cmp	r3, r2
 8021780:	d007      	beq.n	8021792 <LL_TIM_Init+0x96>
 8021782:	687b      	ldr	r3, [r7, #4]
 8021784:	4a25      	ldr	r2, [pc, #148]	@ (802181c <LL_TIM_Init+0x120>)
 8021786:	4293      	cmp	r3, r2
 8021788:	d003      	beq.n	8021792 <LL_TIM_Init+0x96>
 802178a:	687b      	ldr	r3, [r7, #4]
 802178c:	4a24      	ldr	r2, [pc, #144]	@ (8021820 <LL_TIM_Init+0x124>)
 802178e:	4293      	cmp	r3, r2
 8021790:	d106      	bne.n	80217a0 <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8021792:	68fb      	ldr	r3, [r7, #12]
 8021794:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8021798:	683b      	ldr	r3, [r7, #0]
 802179a:	68db      	ldr	r3, [r3, #12]
 802179c:	4313      	orrs	r3, r2
 802179e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80217a0:	687b      	ldr	r3, [r7, #4]
 80217a2:	68fa      	ldr	r2, [r7, #12]
 80217a4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80217a6:	683b      	ldr	r3, [r7, #0]
 80217a8:	689b      	ldr	r3, [r3, #8]
 80217aa:	4619      	mov	r1, r3
 80217ac:	6878      	ldr	r0, [r7, #4]
 80217ae:	f7ff ff79 	bl	80216a4 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80217b2:	683b      	ldr	r3, [r7, #0]
 80217b4:	881b      	ldrh	r3, [r3, #0]
 80217b6:	4619      	mov	r1, r3
 80217b8:	6878      	ldr	r0, [r7, #4]
 80217ba:	f7ff ff65 	bl	8021688 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80217be:	687b      	ldr	r3, [r7, #4]
 80217c0:	4a10      	ldr	r2, [pc, #64]	@ (8021804 <LL_TIM_Init+0x108>)
 80217c2:	4293      	cmp	r3, r2
 80217c4:	d00f      	beq.n	80217e6 <LL_TIM_Init+0xea>
 80217c6:	687b      	ldr	r3, [r7, #4]
 80217c8:	4a12      	ldr	r2, [pc, #72]	@ (8021814 <LL_TIM_Init+0x118>)
 80217ca:	4293      	cmp	r3, r2
 80217cc:	d00b      	beq.n	80217e6 <LL_TIM_Init+0xea>
 80217ce:	687b      	ldr	r3, [r7, #4]
 80217d0:	4a11      	ldr	r2, [pc, #68]	@ (8021818 <LL_TIM_Init+0x11c>)
 80217d2:	4293      	cmp	r3, r2
 80217d4:	d007      	beq.n	80217e6 <LL_TIM_Init+0xea>
 80217d6:	687b      	ldr	r3, [r7, #4]
 80217d8:	4a10      	ldr	r2, [pc, #64]	@ (802181c <LL_TIM_Init+0x120>)
 80217da:	4293      	cmp	r3, r2
 80217dc:	d003      	beq.n	80217e6 <LL_TIM_Init+0xea>
 80217de:	687b      	ldr	r3, [r7, #4]
 80217e0:	4a0f      	ldr	r2, [pc, #60]	@ (8021820 <LL_TIM_Init+0x124>)
 80217e2:	4293      	cmp	r3, r2
 80217e4:	d105      	bne.n	80217f2 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80217e6:	683b      	ldr	r3, [r7, #0]
 80217e8:	691b      	ldr	r3, [r3, #16]
 80217ea:	4619      	mov	r1, r3
 80217ec:	6878      	ldr	r0, [r7, #4]
 80217ee:	f7ff ff67 	bl	80216c0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80217f2:	6878      	ldr	r0, [r7, #4]
 80217f4:	f7ff ff72 	bl	80216dc <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80217f8:	2300      	movs	r3, #0
}
 80217fa:	4618      	mov	r0, r3
 80217fc:	3710      	adds	r7, #16
 80217fe:	46bd      	mov	sp, r7
 8021800:	bd80      	pop	{r7, pc}
 8021802:	bf00      	nop
 8021804:	40010000 	.word	0x40010000
 8021808:	40000400 	.word	0x40000400
 802180c:	40000800 	.word	0x40000800
 8021810:	40000c00 	.word	0x40000c00
 8021814:	40010400 	.word	0x40010400
 8021818:	40014000 	.word	0x40014000
 802181c:	40014400 	.word	0x40014400
 8021820:	40014800 	.word	0x40014800

08021824 <LL_USART_IsEnabled>:
{
 8021824:	b480      	push	{r7}
 8021826:	b083      	sub	sp, #12
 8021828:	af00      	add	r7, sp, #0
 802182a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 802182c:	687b      	ldr	r3, [r7, #4]
 802182e:	681b      	ldr	r3, [r3, #0]
 8021830:	f003 0301 	and.w	r3, r3, #1
 8021834:	2b01      	cmp	r3, #1
 8021836:	d101      	bne.n	802183c <LL_USART_IsEnabled+0x18>
 8021838:	2301      	movs	r3, #1
 802183a:	e000      	b.n	802183e <LL_USART_IsEnabled+0x1a>
 802183c:	2300      	movs	r3, #0
}
 802183e:	4618      	mov	r0, r3
 8021840:	370c      	adds	r7, #12
 8021842:	46bd      	mov	sp, r7
 8021844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021848:	4770      	bx	lr

0802184a <LL_USART_SetPrescaler>:
{
 802184a:	b480      	push	{r7}
 802184c:	b083      	sub	sp, #12
 802184e:	af00      	add	r7, sp, #0
 8021850:	6078      	str	r0, [r7, #4]
 8021852:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8021854:	687b      	ldr	r3, [r7, #4]
 8021856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8021858:	f023 030f 	bic.w	r3, r3, #15
 802185c:	683a      	ldr	r2, [r7, #0]
 802185e:	b292      	uxth	r2, r2
 8021860:	431a      	orrs	r2, r3
 8021862:	687b      	ldr	r3, [r7, #4]
 8021864:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8021866:	bf00      	nop
 8021868:	370c      	adds	r7, #12
 802186a:	46bd      	mov	sp, r7
 802186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021870:	4770      	bx	lr

08021872 <LL_USART_SetStopBitsLength>:
{
 8021872:	b480      	push	{r7}
 8021874:	b083      	sub	sp, #12
 8021876:	af00      	add	r7, sp, #0
 8021878:	6078      	str	r0, [r7, #4]
 802187a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 802187c:	687b      	ldr	r3, [r7, #4]
 802187e:	685b      	ldr	r3, [r3, #4]
 8021880:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8021884:	683b      	ldr	r3, [r7, #0]
 8021886:	431a      	orrs	r2, r3
 8021888:	687b      	ldr	r3, [r7, #4]
 802188a:	605a      	str	r2, [r3, #4]
}
 802188c:	bf00      	nop
 802188e:	370c      	adds	r7, #12
 8021890:	46bd      	mov	sp, r7
 8021892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021896:	4770      	bx	lr

08021898 <LL_USART_SetHWFlowCtrl>:
{
 8021898:	b480      	push	{r7}
 802189a:	b083      	sub	sp, #12
 802189c:	af00      	add	r7, sp, #0
 802189e:	6078      	str	r0, [r7, #4]
 80218a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80218a2:	687b      	ldr	r3, [r7, #4]
 80218a4:	689b      	ldr	r3, [r3, #8]
 80218a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80218aa:	683b      	ldr	r3, [r7, #0]
 80218ac:	431a      	orrs	r2, r3
 80218ae:	687b      	ldr	r3, [r7, #4]
 80218b0:	609a      	str	r2, [r3, #8]
}
 80218b2:	bf00      	nop
 80218b4:	370c      	adds	r7, #12
 80218b6:	46bd      	mov	sp, r7
 80218b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80218bc:	4770      	bx	lr
	...

080218c0 <LL_USART_SetBaudRate>:
{
 80218c0:	b480      	push	{r7}
 80218c2:	b087      	sub	sp, #28
 80218c4:	af00      	add	r7, sp, #0
 80218c6:	60f8      	str	r0, [r7, #12]
 80218c8:	60b9      	str	r1, [r7, #8]
 80218ca:	607a      	str	r2, [r7, #4]
 80218cc:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80218ce:	687b      	ldr	r3, [r7, #4]
 80218d0:	2b0b      	cmp	r3, #11
 80218d2:	d83c      	bhi.n	802194e <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 80218d4:	6a3b      	ldr	r3, [r7, #32]
 80218d6:	2b00      	cmp	r3, #0
 80218d8:	d039      	beq.n	802194e <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80218da:	683b      	ldr	r3, [r7, #0]
 80218dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80218e0:	d122      	bne.n	8021928 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80218e2:	687b      	ldr	r3, [r7, #4]
 80218e4:	b2db      	uxtb	r3, r3
 80218e6:	461a      	mov	r2, r3
 80218e8:	4b1c      	ldr	r3, [pc, #112]	@ (802195c <LL_USART_SetBaudRate+0x9c>)
 80218ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80218ee:	68ba      	ldr	r2, [r7, #8]
 80218f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80218f4:	005a      	lsls	r2, r3, #1
 80218f6:	6a3b      	ldr	r3, [r7, #32]
 80218f8:	085b      	lsrs	r3, r3, #1
 80218fa:	441a      	add	r2, r3
 80218fc:	6a3b      	ldr	r3, [r7, #32]
 80218fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8021902:	b29b      	uxth	r3, r3
 8021904:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8021906:	697a      	ldr	r2, [r7, #20]
 8021908:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 802190c:	4013      	ands	r3, r2
 802190e:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8021910:	697b      	ldr	r3, [r7, #20]
 8021912:	085b      	lsrs	r3, r3, #1
 8021914:	b29b      	uxth	r3, r3
 8021916:	f003 0307 	and.w	r3, r3, #7
 802191a:	693a      	ldr	r2, [r7, #16]
 802191c:	4313      	orrs	r3, r2
 802191e:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8021920:	68fb      	ldr	r3, [r7, #12]
 8021922:	693a      	ldr	r2, [r7, #16]
 8021924:	60da      	str	r2, [r3, #12]
}
 8021926:	e012      	b.n	802194e <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8021928:	687b      	ldr	r3, [r7, #4]
 802192a:	b2db      	uxtb	r3, r3
 802192c:	461a      	mov	r2, r3
 802192e:	4b0b      	ldr	r3, [pc, #44]	@ (802195c <LL_USART_SetBaudRate+0x9c>)
 8021930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8021934:	68ba      	ldr	r2, [r7, #8]
 8021936:	fbb2 f2f3 	udiv	r2, r2, r3
 802193a:	6a3b      	ldr	r3, [r7, #32]
 802193c:	085b      	lsrs	r3, r3, #1
 802193e:	441a      	add	r2, r3
 8021940:	6a3b      	ldr	r3, [r7, #32]
 8021942:	fbb2 f3f3 	udiv	r3, r2, r3
 8021946:	b29b      	uxth	r3, r3
 8021948:	461a      	mov	r2, r3
 802194a:	68fb      	ldr	r3, [r7, #12]
 802194c:	60da      	str	r2, [r3, #12]
}
 802194e:	bf00      	nop
 8021950:	371c      	adds	r7, #28
 8021952:	46bd      	mov	sp, r7
 8021954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021958:	4770      	bx	lr
 802195a:	bf00      	nop
 802195c:	0802641c 	.word	0x0802641c

08021960 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8021960:	b580      	push	{r7, lr}
 8021962:	b086      	sub	sp, #24
 8021964:	af02      	add	r7, sp, #8
 8021966:	6078      	str	r0, [r7, #4]
 8021968:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 802196a:	2301      	movs	r3, #1
 802196c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 802196e:	2300      	movs	r3, #0
 8021970:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8021972:	6878      	ldr	r0, [r7, #4]
 8021974:	f7ff ff56 	bl	8021824 <LL_USART_IsEnabled>
 8021978:	4603      	mov	r3, r0
 802197a:	2b00      	cmp	r3, #0
 802197c:	d17f      	bne.n	8021a7e <LL_USART_Init+0x11e>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 802197e:	687b      	ldr	r3, [r7, #4]
 8021980:	681a      	ldr	r2, [r3, #0]
 8021982:	4b41      	ldr	r3, [pc, #260]	@ (8021a88 <LL_USART_Init+0x128>)
 8021984:	4013      	ands	r3, r2
 8021986:	683a      	ldr	r2, [r7, #0]
 8021988:	6891      	ldr	r1, [r2, #8]
 802198a:	683a      	ldr	r2, [r7, #0]
 802198c:	6912      	ldr	r2, [r2, #16]
 802198e:	4311      	orrs	r1, r2
 8021990:	683a      	ldr	r2, [r7, #0]
 8021992:	6952      	ldr	r2, [r2, #20]
 8021994:	4311      	orrs	r1, r2
 8021996:	683a      	ldr	r2, [r7, #0]
 8021998:	69d2      	ldr	r2, [r2, #28]
 802199a:	430a      	orrs	r2, r1
 802199c:	431a      	orrs	r2, r3
 802199e:	687b      	ldr	r3, [r7, #4]
 80219a0:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80219a2:	683b      	ldr	r3, [r7, #0]
 80219a4:	68db      	ldr	r3, [r3, #12]
 80219a6:	4619      	mov	r1, r3
 80219a8:	6878      	ldr	r0, [r7, #4]
 80219aa:	f7ff ff62 	bl	8021872 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80219ae:	683b      	ldr	r3, [r7, #0]
 80219b0:	699b      	ldr	r3, [r3, #24]
 80219b2:	4619      	mov	r1, r3
 80219b4:	6878      	ldr	r0, [r7, #4]
 80219b6:	f7ff ff6f 	bl	8021898 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80219ba:	687b      	ldr	r3, [r7, #4]
 80219bc:	4a33      	ldr	r2, [pc, #204]	@ (8021a8c <LL_USART_Init+0x12c>)
 80219be:	4293      	cmp	r3, r2
 80219c0:	d104      	bne.n	80219cc <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 80219c2:	4833      	ldr	r0, [pc, #204]	@ (8021a90 <LL_USART_Init+0x130>)
 80219c4:	f7fe ff58 	bl	8020878 <LL_RCC_GetUSARTClockFreq>
 80219c8:	60b8      	str	r0, [r7, #8]
 80219ca:	e03d      	b.n	8021a48 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART2)
 80219cc:	687b      	ldr	r3, [r7, #4]
 80219ce:	4a31      	ldr	r2, [pc, #196]	@ (8021a94 <LL_USART_Init+0x134>)
 80219d0:	4293      	cmp	r3, r2
 80219d2:	d104      	bne.n	80219de <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 80219d4:	4830      	ldr	r0, [pc, #192]	@ (8021a98 <LL_USART_Init+0x138>)
 80219d6:	f7fe ff4f 	bl	8020878 <LL_RCC_GetUSARTClockFreq>
 80219da:	60b8      	str	r0, [r7, #8]
 80219dc:	e034      	b.n	8021a48 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART3)
 80219de:	687b      	ldr	r3, [r7, #4]
 80219e0:	4a2e      	ldr	r2, [pc, #184]	@ (8021a9c <LL_USART_Init+0x13c>)
 80219e2:	4293      	cmp	r3, r2
 80219e4:	d104      	bne.n	80219f0 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 80219e6:	482c      	ldr	r0, [pc, #176]	@ (8021a98 <LL_USART_Init+0x138>)
 80219e8:	f7fe ff46 	bl	8020878 <LL_RCC_GetUSARTClockFreq>
 80219ec:	60b8      	str	r0, [r7, #8]
 80219ee:	e02b      	b.n	8021a48 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART4)
 80219f0:	687b      	ldr	r3, [r7, #4]
 80219f2:	4a2b      	ldr	r2, [pc, #172]	@ (8021aa0 <LL_USART_Init+0x140>)
 80219f4:	4293      	cmp	r3, r2
 80219f6:	d104      	bne.n	8021a02 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 80219f8:	4827      	ldr	r0, [pc, #156]	@ (8021a98 <LL_USART_Init+0x138>)
 80219fa:	f7fe ff3d 	bl	8020878 <LL_RCC_GetUSARTClockFreq>
 80219fe:	60b8      	str	r0, [r7, #8]
 8021a00:	e022      	b.n	8021a48 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART5)
 8021a02:	687b      	ldr	r3, [r7, #4]
 8021a04:	4a27      	ldr	r2, [pc, #156]	@ (8021aa4 <LL_USART_Init+0x144>)
 8021a06:	4293      	cmp	r3, r2
 8021a08:	d104      	bne.n	8021a14 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8021a0a:	4823      	ldr	r0, [pc, #140]	@ (8021a98 <LL_USART_Init+0x138>)
 8021a0c:	f7fe ff34 	bl	8020878 <LL_RCC_GetUSARTClockFreq>
 8021a10:	60b8      	str	r0, [r7, #8]
 8021a12:	e019      	b.n	8021a48 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART6)
 8021a14:	687b      	ldr	r3, [r7, #4]
 8021a16:	4a24      	ldr	r2, [pc, #144]	@ (8021aa8 <LL_USART_Init+0x148>)
 8021a18:	4293      	cmp	r3, r2
 8021a1a:	d104      	bne.n	8021a26 <LL_USART_Init+0xc6>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8021a1c:	481c      	ldr	r0, [pc, #112]	@ (8021a90 <LL_USART_Init+0x130>)
 8021a1e:	f7fe ff2b 	bl	8020878 <LL_RCC_GetUSARTClockFreq>
 8021a22:	60b8      	str	r0, [r7, #8]
 8021a24:	e010      	b.n	8021a48 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART7)
 8021a26:	687b      	ldr	r3, [r7, #4]
 8021a28:	4a20      	ldr	r2, [pc, #128]	@ (8021aac <LL_USART_Init+0x14c>)
 8021a2a:	4293      	cmp	r3, r2
 8021a2c:	d104      	bne.n	8021a38 <LL_USART_Init+0xd8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8021a2e:	481a      	ldr	r0, [pc, #104]	@ (8021a98 <LL_USART_Init+0x138>)
 8021a30:	f7fe ff22 	bl	8020878 <LL_RCC_GetUSARTClockFreq>
 8021a34:	60b8      	str	r0, [r7, #8]
 8021a36:	e007      	b.n	8021a48 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART8)
 8021a38:	687b      	ldr	r3, [r7, #4]
 8021a3a:	4a1d      	ldr	r2, [pc, #116]	@ (8021ab0 <LL_USART_Init+0x150>)
 8021a3c:	4293      	cmp	r3, r2
 8021a3e:	d103      	bne.n	8021a48 <LL_USART_Init+0xe8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8021a40:	4815      	ldr	r0, [pc, #84]	@ (8021a98 <LL_USART_Init+0x138>)
 8021a42:	f7fe ff19 	bl	8020878 <LL_RCC_GetUSARTClockFreq>
 8021a46:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8021a48:	68bb      	ldr	r3, [r7, #8]
 8021a4a:	2b00      	cmp	r3, #0
 8021a4c:	d011      	beq.n	8021a72 <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 8021a4e:	683b      	ldr	r3, [r7, #0]
 8021a50:	685b      	ldr	r3, [r3, #4]
 8021a52:	2b00      	cmp	r3, #0
 8021a54:	d00d      	beq.n	8021a72 <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 8021a56:	2300      	movs	r3, #0
 8021a58:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 8021a5a:	683b      	ldr	r3, [r7, #0]
 8021a5c:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 8021a5e:	683b      	ldr	r3, [r7, #0]
 8021a60:	69d9      	ldr	r1, [r3, #28]
                           USART_InitStruct->BaudRate);
 8021a62:	683b      	ldr	r3, [r7, #0]
 8021a64:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 8021a66:	9300      	str	r3, [sp, #0]
 8021a68:	460b      	mov	r3, r1
 8021a6a:	68b9      	ldr	r1, [r7, #8]
 8021a6c:	6878      	ldr	r0, [r7, #4]
 8021a6e:	f7ff ff27 	bl	80218c0 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8021a72:	683b      	ldr	r3, [r7, #0]
 8021a74:	681b      	ldr	r3, [r3, #0]
 8021a76:	4619      	mov	r1, r3
 8021a78:	6878      	ldr	r0, [r7, #4]
 8021a7a:	f7ff fee6 	bl	802184a <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8021a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8021a80:	4618      	mov	r0, r3
 8021a82:	3710      	adds	r7, #16
 8021a84:	46bd      	mov	sp, r7
 8021a86:	bd80      	pop	{r7, pc}
 8021a88:	efff69f3 	.word	0xefff69f3
 8021a8c:	40011000 	.word	0x40011000
 8021a90:	07000308 	.word	0x07000308
 8021a94:	40004400 	.word	0x40004400
 8021a98:	07000008 	.word	0x07000008
 8021a9c:	40004800 	.word	0x40004800
 8021aa0:	40004c00 	.word	0x40004c00
 8021aa4:	40005000 	.word	0x40005000
 8021aa8:	40011400 	.word	0x40011400
 8021aac:	40007800 	.word	0x40007800
 8021ab0:	40007c00 	.word	0x40007c00

08021ab4 <atoi>:
 8021ab4:	220a      	movs	r2, #10
 8021ab6:	2100      	movs	r1, #0
 8021ab8:	f000 b8b8 	b.w	8021c2c <strtol>

08021abc <rand>:
 8021abc:	4b16      	ldr	r3, [pc, #88]	@ (8021b18 <rand+0x5c>)
 8021abe:	b510      	push	{r4, lr}
 8021ac0:	681c      	ldr	r4, [r3, #0]
 8021ac2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8021ac4:	b9b3      	cbnz	r3, 8021af4 <rand+0x38>
 8021ac6:	2018      	movs	r0, #24
 8021ac8:	f000 fbda 	bl	8022280 <malloc>
 8021acc:	4602      	mov	r2, r0
 8021ace:	6320      	str	r0, [r4, #48]	@ 0x30
 8021ad0:	b920      	cbnz	r0, 8021adc <rand+0x20>
 8021ad2:	4b12      	ldr	r3, [pc, #72]	@ (8021b1c <rand+0x60>)
 8021ad4:	4812      	ldr	r0, [pc, #72]	@ (8021b20 <rand+0x64>)
 8021ad6:	2152      	movs	r1, #82	@ 0x52
 8021ad8:	f000 fb6a 	bl	80221b0 <__assert_func>
 8021adc:	4911      	ldr	r1, [pc, #68]	@ (8021b24 <rand+0x68>)
 8021ade:	4b12      	ldr	r3, [pc, #72]	@ (8021b28 <rand+0x6c>)
 8021ae0:	e9c0 1300 	strd	r1, r3, [r0]
 8021ae4:	4b11      	ldr	r3, [pc, #68]	@ (8021b2c <rand+0x70>)
 8021ae6:	6083      	str	r3, [r0, #8]
 8021ae8:	230b      	movs	r3, #11
 8021aea:	8183      	strh	r3, [r0, #12]
 8021aec:	2100      	movs	r1, #0
 8021aee:	2001      	movs	r0, #1
 8021af0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8021af4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8021af6:	480e      	ldr	r0, [pc, #56]	@ (8021b30 <rand+0x74>)
 8021af8:	690b      	ldr	r3, [r1, #16]
 8021afa:	694c      	ldr	r4, [r1, #20]
 8021afc:	4a0d      	ldr	r2, [pc, #52]	@ (8021b34 <rand+0x78>)
 8021afe:	4358      	muls	r0, r3
 8021b00:	fb02 0004 	mla	r0, r2, r4, r0
 8021b04:	fba3 3202 	umull	r3, r2, r3, r2
 8021b08:	3301      	adds	r3, #1
 8021b0a:	eb40 0002 	adc.w	r0, r0, r2
 8021b0e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8021b12:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8021b16:	bd10      	pop	{r4, pc}
 8021b18:	240149f8 	.word	0x240149f8
 8021b1c:	0802644c 	.word	0x0802644c
 8021b20:	08026463 	.word	0x08026463
 8021b24:	abcd330e 	.word	0xabcd330e
 8021b28:	e66d1234 	.word	0xe66d1234
 8021b2c:	0005deec 	.word	0x0005deec
 8021b30:	5851f42d 	.word	0x5851f42d
 8021b34:	4c957f2d 	.word	0x4c957f2d

08021b38 <_strtol_l.isra.0>:
 8021b38:	2b24      	cmp	r3, #36	@ 0x24
 8021b3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021b3e:	4686      	mov	lr, r0
 8021b40:	4690      	mov	r8, r2
 8021b42:	d801      	bhi.n	8021b48 <_strtol_l.isra.0+0x10>
 8021b44:	2b01      	cmp	r3, #1
 8021b46:	d106      	bne.n	8021b56 <_strtol_l.isra.0+0x1e>
 8021b48:	f000 faf6 	bl	8022138 <__errno>
 8021b4c:	2316      	movs	r3, #22
 8021b4e:	6003      	str	r3, [r0, #0]
 8021b50:	2000      	movs	r0, #0
 8021b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021b56:	4834      	ldr	r0, [pc, #208]	@ (8021c28 <_strtol_l.isra.0+0xf0>)
 8021b58:	460d      	mov	r5, r1
 8021b5a:	462a      	mov	r2, r5
 8021b5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021b60:	5d06      	ldrb	r6, [r0, r4]
 8021b62:	f016 0608 	ands.w	r6, r6, #8
 8021b66:	d1f8      	bne.n	8021b5a <_strtol_l.isra.0+0x22>
 8021b68:	2c2d      	cmp	r4, #45	@ 0x2d
 8021b6a:	d110      	bne.n	8021b8e <_strtol_l.isra.0+0x56>
 8021b6c:	782c      	ldrb	r4, [r5, #0]
 8021b6e:	2601      	movs	r6, #1
 8021b70:	1c95      	adds	r5, r2, #2
 8021b72:	f033 0210 	bics.w	r2, r3, #16
 8021b76:	d115      	bne.n	8021ba4 <_strtol_l.isra.0+0x6c>
 8021b78:	2c30      	cmp	r4, #48	@ 0x30
 8021b7a:	d10d      	bne.n	8021b98 <_strtol_l.isra.0+0x60>
 8021b7c:	782a      	ldrb	r2, [r5, #0]
 8021b7e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8021b82:	2a58      	cmp	r2, #88	@ 0x58
 8021b84:	d108      	bne.n	8021b98 <_strtol_l.isra.0+0x60>
 8021b86:	786c      	ldrb	r4, [r5, #1]
 8021b88:	3502      	adds	r5, #2
 8021b8a:	2310      	movs	r3, #16
 8021b8c:	e00a      	b.n	8021ba4 <_strtol_l.isra.0+0x6c>
 8021b8e:	2c2b      	cmp	r4, #43	@ 0x2b
 8021b90:	bf04      	itt	eq
 8021b92:	782c      	ldrbeq	r4, [r5, #0]
 8021b94:	1c95      	addeq	r5, r2, #2
 8021b96:	e7ec      	b.n	8021b72 <_strtol_l.isra.0+0x3a>
 8021b98:	2b00      	cmp	r3, #0
 8021b9a:	d1f6      	bne.n	8021b8a <_strtol_l.isra.0+0x52>
 8021b9c:	2c30      	cmp	r4, #48	@ 0x30
 8021b9e:	bf14      	ite	ne
 8021ba0:	230a      	movne	r3, #10
 8021ba2:	2308      	moveq	r3, #8
 8021ba4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8021ba8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8021bac:	2200      	movs	r2, #0
 8021bae:	fbbc f9f3 	udiv	r9, ip, r3
 8021bb2:	4610      	mov	r0, r2
 8021bb4:	fb03 ca19 	mls	sl, r3, r9, ip
 8021bb8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8021bbc:	2f09      	cmp	r7, #9
 8021bbe:	d80f      	bhi.n	8021be0 <_strtol_l.isra.0+0xa8>
 8021bc0:	463c      	mov	r4, r7
 8021bc2:	42a3      	cmp	r3, r4
 8021bc4:	dd1b      	ble.n	8021bfe <_strtol_l.isra.0+0xc6>
 8021bc6:	1c57      	adds	r7, r2, #1
 8021bc8:	d007      	beq.n	8021bda <_strtol_l.isra.0+0xa2>
 8021bca:	4581      	cmp	r9, r0
 8021bcc:	d314      	bcc.n	8021bf8 <_strtol_l.isra.0+0xc0>
 8021bce:	d101      	bne.n	8021bd4 <_strtol_l.isra.0+0x9c>
 8021bd0:	45a2      	cmp	sl, r4
 8021bd2:	db11      	blt.n	8021bf8 <_strtol_l.isra.0+0xc0>
 8021bd4:	fb00 4003 	mla	r0, r0, r3, r4
 8021bd8:	2201      	movs	r2, #1
 8021bda:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021bde:	e7eb      	b.n	8021bb8 <_strtol_l.isra.0+0x80>
 8021be0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8021be4:	2f19      	cmp	r7, #25
 8021be6:	d801      	bhi.n	8021bec <_strtol_l.isra.0+0xb4>
 8021be8:	3c37      	subs	r4, #55	@ 0x37
 8021bea:	e7ea      	b.n	8021bc2 <_strtol_l.isra.0+0x8a>
 8021bec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8021bf0:	2f19      	cmp	r7, #25
 8021bf2:	d804      	bhi.n	8021bfe <_strtol_l.isra.0+0xc6>
 8021bf4:	3c57      	subs	r4, #87	@ 0x57
 8021bf6:	e7e4      	b.n	8021bc2 <_strtol_l.isra.0+0x8a>
 8021bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8021bfc:	e7ed      	b.n	8021bda <_strtol_l.isra.0+0xa2>
 8021bfe:	1c53      	adds	r3, r2, #1
 8021c00:	d108      	bne.n	8021c14 <_strtol_l.isra.0+0xdc>
 8021c02:	2322      	movs	r3, #34	@ 0x22
 8021c04:	f8ce 3000 	str.w	r3, [lr]
 8021c08:	4660      	mov	r0, ip
 8021c0a:	f1b8 0f00 	cmp.w	r8, #0
 8021c0e:	d0a0      	beq.n	8021b52 <_strtol_l.isra.0+0x1a>
 8021c10:	1e69      	subs	r1, r5, #1
 8021c12:	e006      	b.n	8021c22 <_strtol_l.isra.0+0xea>
 8021c14:	b106      	cbz	r6, 8021c18 <_strtol_l.isra.0+0xe0>
 8021c16:	4240      	negs	r0, r0
 8021c18:	f1b8 0f00 	cmp.w	r8, #0
 8021c1c:	d099      	beq.n	8021b52 <_strtol_l.isra.0+0x1a>
 8021c1e:	2a00      	cmp	r2, #0
 8021c20:	d1f6      	bne.n	8021c10 <_strtol_l.isra.0+0xd8>
 8021c22:	f8c8 1000 	str.w	r1, [r8]
 8021c26:	e794      	b.n	8021b52 <_strtol_l.isra.0+0x1a>
 8021c28:	0802652b 	.word	0x0802652b

08021c2c <strtol>:
 8021c2c:	4613      	mov	r3, r2
 8021c2e:	460a      	mov	r2, r1
 8021c30:	4601      	mov	r1, r0
 8021c32:	4802      	ldr	r0, [pc, #8]	@ (8021c3c <strtol+0x10>)
 8021c34:	6800      	ldr	r0, [r0, #0]
 8021c36:	f7ff bf7f 	b.w	8021b38 <_strtol_l.isra.0>
 8021c3a:	bf00      	nop
 8021c3c:	240149f8 	.word	0x240149f8

08021c40 <_strtoul_l.isra.0>:
 8021c40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8021c44:	4e34      	ldr	r6, [pc, #208]	@ (8021d18 <_strtoul_l.isra.0+0xd8>)
 8021c46:	4686      	mov	lr, r0
 8021c48:	460d      	mov	r5, r1
 8021c4a:	4628      	mov	r0, r5
 8021c4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021c50:	5d37      	ldrb	r7, [r6, r4]
 8021c52:	f017 0708 	ands.w	r7, r7, #8
 8021c56:	d1f8      	bne.n	8021c4a <_strtoul_l.isra.0+0xa>
 8021c58:	2c2d      	cmp	r4, #45	@ 0x2d
 8021c5a:	d110      	bne.n	8021c7e <_strtoul_l.isra.0+0x3e>
 8021c5c:	782c      	ldrb	r4, [r5, #0]
 8021c5e:	2701      	movs	r7, #1
 8021c60:	1c85      	adds	r5, r0, #2
 8021c62:	f033 0010 	bics.w	r0, r3, #16
 8021c66:	d115      	bne.n	8021c94 <_strtoul_l.isra.0+0x54>
 8021c68:	2c30      	cmp	r4, #48	@ 0x30
 8021c6a:	d10d      	bne.n	8021c88 <_strtoul_l.isra.0+0x48>
 8021c6c:	7828      	ldrb	r0, [r5, #0]
 8021c6e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8021c72:	2858      	cmp	r0, #88	@ 0x58
 8021c74:	d108      	bne.n	8021c88 <_strtoul_l.isra.0+0x48>
 8021c76:	786c      	ldrb	r4, [r5, #1]
 8021c78:	3502      	adds	r5, #2
 8021c7a:	2310      	movs	r3, #16
 8021c7c:	e00a      	b.n	8021c94 <_strtoul_l.isra.0+0x54>
 8021c7e:	2c2b      	cmp	r4, #43	@ 0x2b
 8021c80:	bf04      	itt	eq
 8021c82:	782c      	ldrbeq	r4, [r5, #0]
 8021c84:	1c85      	addeq	r5, r0, #2
 8021c86:	e7ec      	b.n	8021c62 <_strtoul_l.isra.0+0x22>
 8021c88:	2b00      	cmp	r3, #0
 8021c8a:	d1f6      	bne.n	8021c7a <_strtoul_l.isra.0+0x3a>
 8021c8c:	2c30      	cmp	r4, #48	@ 0x30
 8021c8e:	bf14      	ite	ne
 8021c90:	230a      	movne	r3, #10
 8021c92:	2308      	moveq	r3, #8
 8021c94:	f04f 38ff 	mov.w	r8, #4294967295
 8021c98:	2600      	movs	r6, #0
 8021c9a:	fbb8 f8f3 	udiv	r8, r8, r3
 8021c9e:	fb03 f908 	mul.w	r9, r3, r8
 8021ca2:	ea6f 0909 	mvn.w	r9, r9
 8021ca6:	4630      	mov	r0, r6
 8021ca8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8021cac:	f1bc 0f09 	cmp.w	ip, #9
 8021cb0:	d810      	bhi.n	8021cd4 <_strtoul_l.isra.0+0x94>
 8021cb2:	4664      	mov	r4, ip
 8021cb4:	42a3      	cmp	r3, r4
 8021cb6:	dd1e      	ble.n	8021cf6 <_strtoul_l.isra.0+0xb6>
 8021cb8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8021cbc:	d007      	beq.n	8021cce <_strtoul_l.isra.0+0x8e>
 8021cbe:	4580      	cmp	r8, r0
 8021cc0:	d316      	bcc.n	8021cf0 <_strtoul_l.isra.0+0xb0>
 8021cc2:	d101      	bne.n	8021cc8 <_strtoul_l.isra.0+0x88>
 8021cc4:	45a1      	cmp	r9, r4
 8021cc6:	db13      	blt.n	8021cf0 <_strtoul_l.isra.0+0xb0>
 8021cc8:	fb00 4003 	mla	r0, r0, r3, r4
 8021ccc:	2601      	movs	r6, #1
 8021cce:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021cd2:	e7e9      	b.n	8021ca8 <_strtoul_l.isra.0+0x68>
 8021cd4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8021cd8:	f1bc 0f19 	cmp.w	ip, #25
 8021cdc:	d801      	bhi.n	8021ce2 <_strtoul_l.isra.0+0xa2>
 8021cde:	3c37      	subs	r4, #55	@ 0x37
 8021ce0:	e7e8      	b.n	8021cb4 <_strtoul_l.isra.0+0x74>
 8021ce2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8021ce6:	f1bc 0f19 	cmp.w	ip, #25
 8021cea:	d804      	bhi.n	8021cf6 <_strtoul_l.isra.0+0xb6>
 8021cec:	3c57      	subs	r4, #87	@ 0x57
 8021cee:	e7e1      	b.n	8021cb4 <_strtoul_l.isra.0+0x74>
 8021cf0:	f04f 36ff 	mov.w	r6, #4294967295
 8021cf4:	e7eb      	b.n	8021cce <_strtoul_l.isra.0+0x8e>
 8021cf6:	1c73      	adds	r3, r6, #1
 8021cf8:	d106      	bne.n	8021d08 <_strtoul_l.isra.0+0xc8>
 8021cfa:	2322      	movs	r3, #34	@ 0x22
 8021cfc:	f8ce 3000 	str.w	r3, [lr]
 8021d00:	4630      	mov	r0, r6
 8021d02:	b932      	cbnz	r2, 8021d12 <_strtoul_l.isra.0+0xd2>
 8021d04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8021d08:	b107      	cbz	r7, 8021d0c <_strtoul_l.isra.0+0xcc>
 8021d0a:	4240      	negs	r0, r0
 8021d0c:	2a00      	cmp	r2, #0
 8021d0e:	d0f9      	beq.n	8021d04 <_strtoul_l.isra.0+0xc4>
 8021d10:	b106      	cbz	r6, 8021d14 <_strtoul_l.isra.0+0xd4>
 8021d12:	1e69      	subs	r1, r5, #1
 8021d14:	6011      	str	r1, [r2, #0]
 8021d16:	e7f5      	b.n	8021d04 <_strtoul_l.isra.0+0xc4>
 8021d18:	0802652b 	.word	0x0802652b

08021d1c <strtoul>:
 8021d1c:	4613      	mov	r3, r2
 8021d1e:	460a      	mov	r2, r1
 8021d20:	4601      	mov	r1, r0
 8021d22:	4802      	ldr	r0, [pc, #8]	@ (8021d2c <strtoul+0x10>)
 8021d24:	6800      	ldr	r0, [r0, #0]
 8021d26:	f7ff bf8b 	b.w	8021c40 <_strtoul_l.isra.0>
 8021d2a:	bf00      	nop
 8021d2c:	240149f8 	.word	0x240149f8

08021d30 <std>:
 8021d30:	2300      	movs	r3, #0
 8021d32:	b510      	push	{r4, lr}
 8021d34:	4604      	mov	r4, r0
 8021d36:	e9c0 3300 	strd	r3, r3, [r0]
 8021d3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8021d3e:	6083      	str	r3, [r0, #8]
 8021d40:	8181      	strh	r1, [r0, #12]
 8021d42:	6643      	str	r3, [r0, #100]	@ 0x64
 8021d44:	81c2      	strh	r2, [r0, #14]
 8021d46:	6183      	str	r3, [r0, #24]
 8021d48:	4619      	mov	r1, r3
 8021d4a:	2208      	movs	r2, #8
 8021d4c:	305c      	adds	r0, #92	@ 0x5c
 8021d4e:	f000 f976 	bl	802203e <memset>
 8021d52:	4b0d      	ldr	r3, [pc, #52]	@ (8021d88 <std+0x58>)
 8021d54:	6263      	str	r3, [r4, #36]	@ 0x24
 8021d56:	4b0d      	ldr	r3, [pc, #52]	@ (8021d8c <std+0x5c>)
 8021d58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8021d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8021d90 <std+0x60>)
 8021d5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8021d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8021d94 <std+0x64>)
 8021d60:	6323      	str	r3, [r4, #48]	@ 0x30
 8021d62:	4b0d      	ldr	r3, [pc, #52]	@ (8021d98 <std+0x68>)
 8021d64:	6224      	str	r4, [r4, #32]
 8021d66:	429c      	cmp	r4, r3
 8021d68:	d006      	beq.n	8021d78 <std+0x48>
 8021d6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8021d6e:	4294      	cmp	r4, r2
 8021d70:	d002      	beq.n	8021d78 <std+0x48>
 8021d72:	33d0      	adds	r3, #208	@ 0xd0
 8021d74:	429c      	cmp	r4, r3
 8021d76:	d105      	bne.n	8021d84 <std+0x54>
 8021d78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8021d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021d80:	f000 ba04 	b.w	802218c <__retarget_lock_init_recursive>
 8021d84:	bd10      	pop	{r4, pc}
 8021d86:	bf00      	nop
 8021d88:	08021f65 	.word	0x08021f65
 8021d8c:	08021f87 	.word	0x08021f87
 8021d90:	08021fbf 	.word	0x08021fbf
 8021d94:	08021fe3 	.word	0x08021fe3
 8021d98:	2405a8b4 	.word	0x2405a8b4

08021d9c <stdio_exit_handler>:
 8021d9c:	4a02      	ldr	r2, [pc, #8]	@ (8021da8 <stdio_exit_handler+0xc>)
 8021d9e:	4903      	ldr	r1, [pc, #12]	@ (8021dac <stdio_exit_handler+0x10>)
 8021da0:	4803      	ldr	r0, [pc, #12]	@ (8021db0 <stdio_exit_handler+0x14>)
 8021da2:	f000 b869 	b.w	8021e78 <_fwalk_sglue>
 8021da6:	bf00      	nop
 8021da8:	240149ec 	.word	0x240149ec
 8021dac:	08022abd 	.word	0x08022abd
 8021db0:	240149fc 	.word	0x240149fc

08021db4 <cleanup_stdio>:
 8021db4:	6841      	ldr	r1, [r0, #4]
 8021db6:	4b0c      	ldr	r3, [pc, #48]	@ (8021de8 <cleanup_stdio+0x34>)
 8021db8:	4299      	cmp	r1, r3
 8021dba:	b510      	push	{r4, lr}
 8021dbc:	4604      	mov	r4, r0
 8021dbe:	d001      	beq.n	8021dc4 <cleanup_stdio+0x10>
 8021dc0:	f000 fe7c 	bl	8022abc <_fflush_r>
 8021dc4:	68a1      	ldr	r1, [r4, #8]
 8021dc6:	4b09      	ldr	r3, [pc, #36]	@ (8021dec <cleanup_stdio+0x38>)
 8021dc8:	4299      	cmp	r1, r3
 8021dca:	d002      	beq.n	8021dd2 <cleanup_stdio+0x1e>
 8021dcc:	4620      	mov	r0, r4
 8021dce:	f000 fe75 	bl	8022abc <_fflush_r>
 8021dd2:	68e1      	ldr	r1, [r4, #12]
 8021dd4:	4b06      	ldr	r3, [pc, #24]	@ (8021df0 <cleanup_stdio+0x3c>)
 8021dd6:	4299      	cmp	r1, r3
 8021dd8:	d004      	beq.n	8021de4 <cleanup_stdio+0x30>
 8021dda:	4620      	mov	r0, r4
 8021ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021de0:	f000 be6c 	b.w	8022abc <_fflush_r>
 8021de4:	bd10      	pop	{r4, pc}
 8021de6:	bf00      	nop
 8021de8:	2405a8b4 	.word	0x2405a8b4
 8021dec:	2405a91c 	.word	0x2405a91c
 8021df0:	2405a984 	.word	0x2405a984

08021df4 <global_stdio_init.part.0>:
 8021df4:	b510      	push	{r4, lr}
 8021df6:	4b0b      	ldr	r3, [pc, #44]	@ (8021e24 <global_stdio_init.part.0+0x30>)
 8021df8:	4c0b      	ldr	r4, [pc, #44]	@ (8021e28 <global_stdio_init.part.0+0x34>)
 8021dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8021e2c <global_stdio_init.part.0+0x38>)
 8021dfc:	601a      	str	r2, [r3, #0]
 8021dfe:	4620      	mov	r0, r4
 8021e00:	2200      	movs	r2, #0
 8021e02:	2104      	movs	r1, #4
 8021e04:	f7ff ff94 	bl	8021d30 <std>
 8021e08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8021e0c:	2201      	movs	r2, #1
 8021e0e:	2109      	movs	r1, #9
 8021e10:	f7ff ff8e 	bl	8021d30 <std>
 8021e14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8021e18:	2202      	movs	r2, #2
 8021e1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021e1e:	2112      	movs	r1, #18
 8021e20:	f7ff bf86 	b.w	8021d30 <std>
 8021e24:	2405a9ec 	.word	0x2405a9ec
 8021e28:	2405a8b4 	.word	0x2405a8b4
 8021e2c:	08021d9d 	.word	0x08021d9d

08021e30 <__sfp_lock_acquire>:
 8021e30:	4801      	ldr	r0, [pc, #4]	@ (8021e38 <__sfp_lock_acquire+0x8>)
 8021e32:	f000 b9ac 	b.w	802218e <__retarget_lock_acquire_recursive>
 8021e36:	bf00      	nop
 8021e38:	2405a9f5 	.word	0x2405a9f5

08021e3c <__sfp_lock_release>:
 8021e3c:	4801      	ldr	r0, [pc, #4]	@ (8021e44 <__sfp_lock_release+0x8>)
 8021e3e:	f000 b9a7 	b.w	8022190 <__retarget_lock_release_recursive>
 8021e42:	bf00      	nop
 8021e44:	2405a9f5 	.word	0x2405a9f5

08021e48 <__sinit>:
 8021e48:	b510      	push	{r4, lr}
 8021e4a:	4604      	mov	r4, r0
 8021e4c:	f7ff fff0 	bl	8021e30 <__sfp_lock_acquire>
 8021e50:	6a23      	ldr	r3, [r4, #32]
 8021e52:	b11b      	cbz	r3, 8021e5c <__sinit+0x14>
 8021e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021e58:	f7ff bff0 	b.w	8021e3c <__sfp_lock_release>
 8021e5c:	4b04      	ldr	r3, [pc, #16]	@ (8021e70 <__sinit+0x28>)
 8021e5e:	6223      	str	r3, [r4, #32]
 8021e60:	4b04      	ldr	r3, [pc, #16]	@ (8021e74 <__sinit+0x2c>)
 8021e62:	681b      	ldr	r3, [r3, #0]
 8021e64:	2b00      	cmp	r3, #0
 8021e66:	d1f5      	bne.n	8021e54 <__sinit+0xc>
 8021e68:	f7ff ffc4 	bl	8021df4 <global_stdio_init.part.0>
 8021e6c:	e7f2      	b.n	8021e54 <__sinit+0xc>
 8021e6e:	bf00      	nop
 8021e70:	08021db5 	.word	0x08021db5
 8021e74:	2405a9ec 	.word	0x2405a9ec

08021e78 <_fwalk_sglue>:
 8021e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021e7c:	4607      	mov	r7, r0
 8021e7e:	4688      	mov	r8, r1
 8021e80:	4614      	mov	r4, r2
 8021e82:	2600      	movs	r6, #0
 8021e84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8021e88:	f1b9 0901 	subs.w	r9, r9, #1
 8021e8c:	d505      	bpl.n	8021e9a <_fwalk_sglue+0x22>
 8021e8e:	6824      	ldr	r4, [r4, #0]
 8021e90:	2c00      	cmp	r4, #0
 8021e92:	d1f7      	bne.n	8021e84 <_fwalk_sglue+0xc>
 8021e94:	4630      	mov	r0, r6
 8021e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021e9a:	89ab      	ldrh	r3, [r5, #12]
 8021e9c:	2b01      	cmp	r3, #1
 8021e9e:	d907      	bls.n	8021eb0 <_fwalk_sglue+0x38>
 8021ea0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8021ea4:	3301      	adds	r3, #1
 8021ea6:	d003      	beq.n	8021eb0 <_fwalk_sglue+0x38>
 8021ea8:	4629      	mov	r1, r5
 8021eaa:	4638      	mov	r0, r7
 8021eac:	47c0      	blx	r8
 8021eae:	4306      	orrs	r6, r0
 8021eb0:	3568      	adds	r5, #104	@ 0x68
 8021eb2:	e7e9      	b.n	8021e88 <_fwalk_sglue+0x10>

08021eb4 <sniprintf>:
 8021eb4:	b40c      	push	{r2, r3}
 8021eb6:	b530      	push	{r4, r5, lr}
 8021eb8:	4b18      	ldr	r3, [pc, #96]	@ (8021f1c <sniprintf+0x68>)
 8021eba:	1e0c      	subs	r4, r1, #0
 8021ebc:	681d      	ldr	r5, [r3, #0]
 8021ebe:	b09d      	sub	sp, #116	@ 0x74
 8021ec0:	da08      	bge.n	8021ed4 <sniprintf+0x20>
 8021ec2:	238b      	movs	r3, #139	@ 0x8b
 8021ec4:	602b      	str	r3, [r5, #0]
 8021ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8021eca:	b01d      	add	sp, #116	@ 0x74
 8021ecc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8021ed0:	b002      	add	sp, #8
 8021ed2:	4770      	bx	lr
 8021ed4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8021ed8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8021edc:	f04f 0300 	mov.w	r3, #0
 8021ee0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8021ee2:	bf14      	ite	ne
 8021ee4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8021ee8:	4623      	moveq	r3, r4
 8021eea:	9304      	str	r3, [sp, #16]
 8021eec:	9307      	str	r3, [sp, #28]
 8021eee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8021ef2:	9002      	str	r0, [sp, #8]
 8021ef4:	9006      	str	r0, [sp, #24]
 8021ef6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8021efa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8021efc:	ab21      	add	r3, sp, #132	@ 0x84
 8021efe:	a902      	add	r1, sp, #8
 8021f00:	4628      	mov	r0, r5
 8021f02:	9301      	str	r3, [sp, #4]
 8021f04:	f000 face 	bl	80224a4 <_svfiprintf_r>
 8021f08:	1c43      	adds	r3, r0, #1
 8021f0a:	bfbc      	itt	lt
 8021f0c:	238b      	movlt	r3, #139	@ 0x8b
 8021f0e:	602b      	strlt	r3, [r5, #0]
 8021f10:	2c00      	cmp	r4, #0
 8021f12:	d0da      	beq.n	8021eca <sniprintf+0x16>
 8021f14:	9b02      	ldr	r3, [sp, #8]
 8021f16:	2200      	movs	r2, #0
 8021f18:	701a      	strb	r2, [r3, #0]
 8021f1a:	e7d6      	b.n	8021eca <sniprintf+0x16>
 8021f1c:	240149f8 	.word	0x240149f8

08021f20 <siprintf>:
 8021f20:	b40e      	push	{r1, r2, r3}
 8021f22:	b510      	push	{r4, lr}
 8021f24:	b09d      	sub	sp, #116	@ 0x74
 8021f26:	ab1f      	add	r3, sp, #124	@ 0x7c
 8021f28:	9002      	str	r0, [sp, #8]
 8021f2a:	9006      	str	r0, [sp, #24]
 8021f2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8021f30:	480a      	ldr	r0, [pc, #40]	@ (8021f5c <siprintf+0x3c>)
 8021f32:	9107      	str	r1, [sp, #28]
 8021f34:	9104      	str	r1, [sp, #16]
 8021f36:	490a      	ldr	r1, [pc, #40]	@ (8021f60 <siprintf+0x40>)
 8021f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8021f3c:	9105      	str	r1, [sp, #20]
 8021f3e:	2400      	movs	r4, #0
 8021f40:	a902      	add	r1, sp, #8
 8021f42:	6800      	ldr	r0, [r0, #0]
 8021f44:	9301      	str	r3, [sp, #4]
 8021f46:	941b      	str	r4, [sp, #108]	@ 0x6c
 8021f48:	f000 faac 	bl	80224a4 <_svfiprintf_r>
 8021f4c:	9b02      	ldr	r3, [sp, #8]
 8021f4e:	701c      	strb	r4, [r3, #0]
 8021f50:	b01d      	add	sp, #116	@ 0x74
 8021f52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021f56:	b003      	add	sp, #12
 8021f58:	4770      	bx	lr
 8021f5a:	bf00      	nop
 8021f5c:	240149f8 	.word	0x240149f8
 8021f60:	ffff0208 	.word	0xffff0208

08021f64 <__sread>:
 8021f64:	b510      	push	{r4, lr}
 8021f66:	460c      	mov	r4, r1
 8021f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021f6c:	f000 f8c0 	bl	80220f0 <_read_r>
 8021f70:	2800      	cmp	r0, #0
 8021f72:	bfab      	itete	ge
 8021f74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8021f76:	89a3      	ldrhlt	r3, [r4, #12]
 8021f78:	181b      	addge	r3, r3, r0
 8021f7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8021f7e:	bfac      	ite	ge
 8021f80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8021f82:	81a3      	strhlt	r3, [r4, #12]
 8021f84:	bd10      	pop	{r4, pc}

08021f86 <__swrite>:
 8021f86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021f8a:	461f      	mov	r7, r3
 8021f8c:	898b      	ldrh	r3, [r1, #12]
 8021f8e:	05db      	lsls	r3, r3, #23
 8021f90:	4605      	mov	r5, r0
 8021f92:	460c      	mov	r4, r1
 8021f94:	4616      	mov	r6, r2
 8021f96:	d505      	bpl.n	8021fa4 <__swrite+0x1e>
 8021f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021f9c:	2302      	movs	r3, #2
 8021f9e:	2200      	movs	r2, #0
 8021fa0:	f000 f894 	bl	80220cc <_lseek_r>
 8021fa4:	89a3      	ldrh	r3, [r4, #12]
 8021fa6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8021faa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8021fae:	81a3      	strh	r3, [r4, #12]
 8021fb0:	4632      	mov	r2, r6
 8021fb2:	463b      	mov	r3, r7
 8021fb4:	4628      	mov	r0, r5
 8021fb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8021fba:	f000 b8ab 	b.w	8022114 <_write_r>

08021fbe <__sseek>:
 8021fbe:	b510      	push	{r4, lr}
 8021fc0:	460c      	mov	r4, r1
 8021fc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021fc6:	f000 f881 	bl	80220cc <_lseek_r>
 8021fca:	1c43      	adds	r3, r0, #1
 8021fcc:	89a3      	ldrh	r3, [r4, #12]
 8021fce:	bf15      	itete	ne
 8021fd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8021fd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8021fd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8021fda:	81a3      	strheq	r3, [r4, #12]
 8021fdc:	bf18      	it	ne
 8021fde:	81a3      	strhne	r3, [r4, #12]
 8021fe0:	bd10      	pop	{r4, pc}

08021fe2 <__sclose>:
 8021fe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021fe6:	f000 b861 	b.w	80220ac <_close_r>

08021fea <memcmp>:
 8021fea:	b510      	push	{r4, lr}
 8021fec:	3901      	subs	r1, #1
 8021fee:	4402      	add	r2, r0
 8021ff0:	4290      	cmp	r0, r2
 8021ff2:	d101      	bne.n	8021ff8 <memcmp+0xe>
 8021ff4:	2000      	movs	r0, #0
 8021ff6:	e005      	b.n	8022004 <memcmp+0x1a>
 8021ff8:	7803      	ldrb	r3, [r0, #0]
 8021ffa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8021ffe:	42a3      	cmp	r3, r4
 8022000:	d001      	beq.n	8022006 <memcmp+0x1c>
 8022002:	1b18      	subs	r0, r3, r4
 8022004:	bd10      	pop	{r4, pc}
 8022006:	3001      	adds	r0, #1
 8022008:	e7f2      	b.n	8021ff0 <memcmp+0x6>

0802200a <memmove>:
 802200a:	4288      	cmp	r0, r1
 802200c:	b510      	push	{r4, lr}
 802200e:	eb01 0402 	add.w	r4, r1, r2
 8022012:	d902      	bls.n	802201a <memmove+0x10>
 8022014:	4284      	cmp	r4, r0
 8022016:	4623      	mov	r3, r4
 8022018:	d807      	bhi.n	802202a <memmove+0x20>
 802201a:	1e43      	subs	r3, r0, #1
 802201c:	42a1      	cmp	r1, r4
 802201e:	d008      	beq.n	8022032 <memmove+0x28>
 8022020:	f811 2b01 	ldrb.w	r2, [r1], #1
 8022024:	f803 2f01 	strb.w	r2, [r3, #1]!
 8022028:	e7f8      	b.n	802201c <memmove+0x12>
 802202a:	4402      	add	r2, r0
 802202c:	4601      	mov	r1, r0
 802202e:	428a      	cmp	r2, r1
 8022030:	d100      	bne.n	8022034 <memmove+0x2a>
 8022032:	bd10      	pop	{r4, pc}
 8022034:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8022038:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802203c:	e7f7      	b.n	802202e <memmove+0x24>

0802203e <memset>:
 802203e:	4402      	add	r2, r0
 8022040:	4603      	mov	r3, r0
 8022042:	4293      	cmp	r3, r2
 8022044:	d100      	bne.n	8022048 <memset+0xa>
 8022046:	4770      	bx	lr
 8022048:	f803 1b01 	strb.w	r1, [r3], #1
 802204c:	e7f9      	b.n	8022042 <memset+0x4>

0802204e <strcat>:
 802204e:	b510      	push	{r4, lr}
 8022050:	4602      	mov	r2, r0
 8022052:	7814      	ldrb	r4, [r2, #0]
 8022054:	4613      	mov	r3, r2
 8022056:	3201      	adds	r2, #1
 8022058:	2c00      	cmp	r4, #0
 802205a:	d1fa      	bne.n	8022052 <strcat+0x4>
 802205c:	3b01      	subs	r3, #1
 802205e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8022062:	f803 2f01 	strb.w	r2, [r3, #1]!
 8022066:	2a00      	cmp	r2, #0
 8022068:	d1f9      	bne.n	802205e <strcat+0x10>
 802206a:	bd10      	pop	{r4, pc}

0802206c <strchr>:
 802206c:	b2c9      	uxtb	r1, r1
 802206e:	4603      	mov	r3, r0
 8022070:	4618      	mov	r0, r3
 8022072:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022076:	b112      	cbz	r2, 802207e <strchr+0x12>
 8022078:	428a      	cmp	r2, r1
 802207a:	d1f9      	bne.n	8022070 <strchr+0x4>
 802207c:	4770      	bx	lr
 802207e:	2900      	cmp	r1, #0
 8022080:	bf18      	it	ne
 8022082:	2000      	movne	r0, #0
 8022084:	4770      	bx	lr

08022086 <strncpy>:
 8022086:	b510      	push	{r4, lr}
 8022088:	3901      	subs	r1, #1
 802208a:	4603      	mov	r3, r0
 802208c:	b132      	cbz	r2, 802209c <strncpy+0x16>
 802208e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8022092:	f803 4b01 	strb.w	r4, [r3], #1
 8022096:	3a01      	subs	r2, #1
 8022098:	2c00      	cmp	r4, #0
 802209a:	d1f7      	bne.n	802208c <strncpy+0x6>
 802209c:	441a      	add	r2, r3
 802209e:	2100      	movs	r1, #0
 80220a0:	4293      	cmp	r3, r2
 80220a2:	d100      	bne.n	80220a6 <strncpy+0x20>
 80220a4:	bd10      	pop	{r4, pc}
 80220a6:	f803 1b01 	strb.w	r1, [r3], #1
 80220aa:	e7f9      	b.n	80220a0 <strncpy+0x1a>

080220ac <_close_r>:
 80220ac:	b538      	push	{r3, r4, r5, lr}
 80220ae:	4d06      	ldr	r5, [pc, #24]	@ (80220c8 <_close_r+0x1c>)
 80220b0:	2300      	movs	r3, #0
 80220b2:	4604      	mov	r4, r0
 80220b4:	4608      	mov	r0, r1
 80220b6:	602b      	str	r3, [r5, #0]
 80220b8:	f7f7 f895 	bl	80191e6 <_close>
 80220bc:	1c43      	adds	r3, r0, #1
 80220be:	d102      	bne.n	80220c6 <_close_r+0x1a>
 80220c0:	682b      	ldr	r3, [r5, #0]
 80220c2:	b103      	cbz	r3, 80220c6 <_close_r+0x1a>
 80220c4:	6023      	str	r3, [r4, #0]
 80220c6:	bd38      	pop	{r3, r4, r5, pc}
 80220c8:	2405a9f0 	.word	0x2405a9f0

080220cc <_lseek_r>:
 80220cc:	b538      	push	{r3, r4, r5, lr}
 80220ce:	4d07      	ldr	r5, [pc, #28]	@ (80220ec <_lseek_r+0x20>)
 80220d0:	4604      	mov	r4, r0
 80220d2:	4608      	mov	r0, r1
 80220d4:	4611      	mov	r1, r2
 80220d6:	2200      	movs	r2, #0
 80220d8:	602a      	str	r2, [r5, #0]
 80220da:	461a      	mov	r2, r3
 80220dc:	f7f7 f8aa 	bl	8019234 <_lseek>
 80220e0:	1c43      	adds	r3, r0, #1
 80220e2:	d102      	bne.n	80220ea <_lseek_r+0x1e>
 80220e4:	682b      	ldr	r3, [r5, #0]
 80220e6:	b103      	cbz	r3, 80220ea <_lseek_r+0x1e>
 80220e8:	6023      	str	r3, [r4, #0]
 80220ea:	bd38      	pop	{r3, r4, r5, pc}
 80220ec:	2405a9f0 	.word	0x2405a9f0

080220f0 <_read_r>:
 80220f0:	b538      	push	{r3, r4, r5, lr}
 80220f2:	4d07      	ldr	r5, [pc, #28]	@ (8022110 <_read_r+0x20>)
 80220f4:	4604      	mov	r4, r0
 80220f6:	4608      	mov	r0, r1
 80220f8:	4611      	mov	r1, r2
 80220fa:	2200      	movs	r2, #0
 80220fc:	602a      	str	r2, [r5, #0]
 80220fe:	461a      	mov	r2, r3
 8022100:	f7f7 f838 	bl	8019174 <_read>
 8022104:	1c43      	adds	r3, r0, #1
 8022106:	d102      	bne.n	802210e <_read_r+0x1e>
 8022108:	682b      	ldr	r3, [r5, #0]
 802210a:	b103      	cbz	r3, 802210e <_read_r+0x1e>
 802210c:	6023      	str	r3, [r4, #0]
 802210e:	bd38      	pop	{r3, r4, r5, pc}
 8022110:	2405a9f0 	.word	0x2405a9f0

08022114 <_write_r>:
 8022114:	b538      	push	{r3, r4, r5, lr}
 8022116:	4d07      	ldr	r5, [pc, #28]	@ (8022134 <_write_r+0x20>)
 8022118:	4604      	mov	r4, r0
 802211a:	4608      	mov	r0, r1
 802211c:	4611      	mov	r1, r2
 802211e:	2200      	movs	r2, #0
 8022120:	602a      	str	r2, [r5, #0]
 8022122:	461a      	mov	r2, r3
 8022124:	f7f7 f843 	bl	80191ae <_write>
 8022128:	1c43      	adds	r3, r0, #1
 802212a:	d102      	bne.n	8022132 <_write_r+0x1e>
 802212c:	682b      	ldr	r3, [r5, #0]
 802212e:	b103      	cbz	r3, 8022132 <_write_r+0x1e>
 8022130:	6023      	str	r3, [r4, #0]
 8022132:	bd38      	pop	{r3, r4, r5, pc}
 8022134:	2405a9f0 	.word	0x2405a9f0

08022138 <__errno>:
 8022138:	4b01      	ldr	r3, [pc, #4]	@ (8022140 <__errno+0x8>)
 802213a:	6818      	ldr	r0, [r3, #0]
 802213c:	4770      	bx	lr
 802213e:	bf00      	nop
 8022140:	240149f8 	.word	0x240149f8

08022144 <__libc_init_array>:
 8022144:	b570      	push	{r4, r5, r6, lr}
 8022146:	4d0d      	ldr	r5, [pc, #52]	@ (802217c <__libc_init_array+0x38>)
 8022148:	4c0d      	ldr	r4, [pc, #52]	@ (8022180 <__libc_init_array+0x3c>)
 802214a:	1b64      	subs	r4, r4, r5
 802214c:	10a4      	asrs	r4, r4, #2
 802214e:	2600      	movs	r6, #0
 8022150:	42a6      	cmp	r6, r4
 8022152:	d109      	bne.n	8022168 <__libc_init_array+0x24>
 8022154:	4d0b      	ldr	r5, [pc, #44]	@ (8022184 <__libc_init_array+0x40>)
 8022156:	4c0c      	ldr	r4, [pc, #48]	@ (8022188 <__libc_init_array+0x44>)
 8022158:	f000 ffd4 	bl	8023104 <_init>
 802215c:	1b64      	subs	r4, r4, r5
 802215e:	10a4      	asrs	r4, r4, #2
 8022160:	2600      	movs	r6, #0
 8022162:	42a6      	cmp	r6, r4
 8022164:	d105      	bne.n	8022172 <__libc_init_array+0x2e>
 8022166:	bd70      	pop	{r4, r5, r6, pc}
 8022168:	f855 3b04 	ldr.w	r3, [r5], #4
 802216c:	4798      	blx	r3
 802216e:	3601      	adds	r6, #1
 8022170:	e7ee      	b.n	8022150 <__libc_init_array+0xc>
 8022172:	f855 3b04 	ldr.w	r3, [r5], #4
 8022176:	4798      	blx	r3
 8022178:	3601      	adds	r6, #1
 802217a:	e7f2      	b.n	8022162 <__libc_init_array+0x1e>
 802217c:	08026634 	.word	0x08026634
 8022180:	08026634 	.word	0x08026634
 8022184:	08026634 	.word	0x08026634
 8022188:	08026638 	.word	0x08026638

0802218c <__retarget_lock_init_recursive>:
 802218c:	4770      	bx	lr

0802218e <__retarget_lock_acquire_recursive>:
 802218e:	4770      	bx	lr

08022190 <__retarget_lock_release_recursive>:
 8022190:	4770      	bx	lr

08022192 <memcpy>:
 8022192:	440a      	add	r2, r1
 8022194:	4291      	cmp	r1, r2
 8022196:	f100 33ff 	add.w	r3, r0, #4294967295
 802219a:	d100      	bne.n	802219e <memcpy+0xc>
 802219c:	4770      	bx	lr
 802219e:	b510      	push	{r4, lr}
 80221a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80221a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80221a8:	4291      	cmp	r1, r2
 80221aa:	d1f9      	bne.n	80221a0 <memcpy+0xe>
 80221ac:	bd10      	pop	{r4, pc}
	...

080221b0 <__assert_func>:
 80221b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80221b2:	4614      	mov	r4, r2
 80221b4:	461a      	mov	r2, r3
 80221b6:	4b09      	ldr	r3, [pc, #36]	@ (80221dc <__assert_func+0x2c>)
 80221b8:	681b      	ldr	r3, [r3, #0]
 80221ba:	4605      	mov	r5, r0
 80221bc:	68d8      	ldr	r0, [r3, #12]
 80221be:	b14c      	cbz	r4, 80221d4 <__assert_func+0x24>
 80221c0:	4b07      	ldr	r3, [pc, #28]	@ (80221e0 <__assert_func+0x30>)
 80221c2:	9100      	str	r1, [sp, #0]
 80221c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80221c8:	4906      	ldr	r1, [pc, #24]	@ (80221e4 <__assert_func+0x34>)
 80221ca:	462b      	mov	r3, r5
 80221cc:	f000 fc9e 	bl	8022b0c <fiprintf>
 80221d0:	f000 fcbe 	bl	8022b50 <abort>
 80221d4:	4b04      	ldr	r3, [pc, #16]	@ (80221e8 <__assert_func+0x38>)
 80221d6:	461c      	mov	r4, r3
 80221d8:	e7f3      	b.n	80221c2 <__assert_func+0x12>
 80221da:	bf00      	nop
 80221dc:	240149f8 	.word	0x240149f8
 80221e0:	080264bb 	.word	0x080264bb
 80221e4:	080264c8 	.word	0x080264c8
 80221e8:	080264f6 	.word	0x080264f6

080221ec <_free_r>:
 80221ec:	b538      	push	{r3, r4, r5, lr}
 80221ee:	4605      	mov	r5, r0
 80221f0:	2900      	cmp	r1, #0
 80221f2:	d041      	beq.n	8022278 <_free_r+0x8c>
 80221f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80221f8:	1f0c      	subs	r4, r1, #4
 80221fa:	2b00      	cmp	r3, #0
 80221fc:	bfb8      	it	lt
 80221fe:	18e4      	addlt	r4, r4, r3
 8022200:	f000 f8e8 	bl	80223d4 <__malloc_lock>
 8022204:	4a1d      	ldr	r2, [pc, #116]	@ (802227c <_free_r+0x90>)
 8022206:	6813      	ldr	r3, [r2, #0]
 8022208:	b933      	cbnz	r3, 8022218 <_free_r+0x2c>
 802220a:	6063      	str	r3, [r4, #4]
 802220c:	6014      	str	r4, [r2, #0]
 802220e:	4628      	mov	r0, r5
 8022210:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022214:	f000 b8e4 	b.w	80223e0 <__malloc_unlock>
 8022218:	42a3      	cmp	r3, r4
 802221a:	d908      	bls.n	802222e <_free_r+0x42>
 802221c:	6820      	ldr	r0, [r4, #0]
 802221e:	1821      	adds	r1, r4, r0
 8022220:	428b      	cmp	r3, r1
 8022222:	bf01      	itttt	eq
 8022224:	6819      	ldreq	r1, [r3, #0]
 8022226:	685b      	ldreq	r3, [r3, #4]
 8022228:	1809      	addeq	r1, r1, r0
 802222a:	6021      	streq	r1, [r4, #0]
 802222c:	e7ed      	b.n	802220a <_free_r+0x1e>
 802222e:	461a      	mov	r2, r3
 8022230:	685b      	ldr	r3, [r3, #4]
 8022232:	b10b      	cbz	r3, 8022238 <_free_r+0x4c>
 8022234:	42a3      	cmp	r3, r4
 8022236:	d9fa      	bls.n	802222e <_free_r+0x42>
 8022238:	6811      	ldr	r1, [r2, #0]
 802223a:	1850      	adds	r0, r2, r1
 802223c:	42a0      	cmp	r0, r4
 802223e:	d10b      	bne.n	8022258 <_free_r+0x6c>
 8022240:	6820      	ldr	r0, [r4, #0]
 8022242:	4401      	add	r1, r0
 8022244:	1850      	adds	r0, r2, r1
 8022246:	4283      	cmp	r3, r0
 8022248:	6011      	str	r1, [r2, #0]
 802224a:	d1e0      	bne.n	802220e <_free_r+0x22>
 802224c:	6818      	ldr	r0, [r3, #0]
 802224e:	685b      	ldr	r3, [r3, #4]
 8022250:	6053      	str	r3, [r2, #4]
 8022252:	4408      	add	r0, r1
 8022254:	6010      	str	r0, [r2, #0]
 8022256:	e7da      	b.n	802220e <_free_r+0x22>
 8022258:	d902      	bls.n	8022260 <_free_r+0x74>
 802225a:	230c      	movs	r3, #12
 802225c:	602b      	str	r3, [r5, #0]
 802225e:	e7d6      	b.n	802220e <_free_r+0x22>
 8022260:	6820      	ldr	r0, [r4, #0]
 8022262:	1821      	adds	r1, r4, r0
 8022264:	428b      	cmp	r3, r1
 8022266:	bf04      	itt	eq
 8022268:	6819      	ldreq	r1, [r3, #0]
 802226a:	685b      	ldreq	r3, [r3, #4]
 802226c:	6063      	str	r3, [r4, #4]
 802226e:	bf04      	itt	eq
 8022270:	1809      	addeq	r1, r1, r0
 8022272:	6021      	streq	r1, [r4, #0]
 8022274:	6054      	str	r4, [r2, #4]
 8022276:	e7ca      	b.n	802220e <_free_r+0x22>
 8022278:	bd38      	pop	{r3, r4, r5, pc}
 802227a:	bf00      	nop
 802227c:	2405a9fc 	.word	0x2405a9fc

08022280 <malloc>:
 8022280:	4b02      	ldr	r3, [pc, #8]	@ (802228c <malloc+0xc>)
 8022282:	4601      	mov	r1, r0
 8022284:	6818      	ldr	r0, [r3, #0]
 8022286:	f000 b825 	b.w	80222d4 <_malloc_r>
 802228a:	bf00      	nop
 802228c:	240149f8 	.word	0x240149f8

08022290 <sbrk_aligned>:
 8022290:	b570      	push	{r4, r5, r6, lr}
 8022292:	4e0f      	ldr	r6, [pc, #60]	@ (80222d0 <sbrk_aligned+0x40>)
 8022294:	460c      	mov	r4, r1
 8022296:	6831      	ldr	r1, [r6, #0]
 8022298:	4605      	mov	r5, r0
 802229a:	b911      	cbnz	r1, 80222a2 <sbrk_aligned+0x12>
 802229c:	f000 fc48 	bl	8022b30 <_sbrk_r>
 80222a0:	6030      	str	r0, [r6, #0]
 80222a2:	4621      	mov	r1, r4
 80222a4:	4628      	mov	r0, r5
 80222a6:	f000 fc43 	bl	8022b30 <_sbrk_r>
 80222aa:	1c43      	adds	r3, r0, #1
 80222ac:	d103      	bne.n	80222b6 <sbrk_aligned+0x26>
 80222ae:	f04f 34ff 	mov.w	r4, #4294967295
 80222b2:	4620      	mov	r0, r4
 80222b4:	bd70      	pop	{r4, r5, r6, pc}
 80222b6:	1cc4      	adds	r4, r0, #3
 80222b8:	f024 0403 	bic.w	r4, r4, #3
 80222bc:	42a0      	cmp	r0, r4
 80222be:	d0f8      	beq.n	80222b2 <sbrk_aligned+0x22>
 80222c0:	1a21      	subs	r1, r4, r0
 80222c2:	4628      	mov	r0, r5
 80222c4:	f000 fc34 	bl	8022b30 <_sbrk_r>
 80222c8:	3001      	adds	r0, #1
 80222ca:	d1f2      	bne.n	80222b2 <sbrk_aligned+0x22>
 80222cc:	e7ef      	b.n	80222ae <sbrk_aligned+0x1e>
 80222ce:	bf00      	nop
 80222d0:	2405a9f8 	.word	0x2405a9f8

080222d4 <_malloc_r>:
 80222d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80222d8:	1ccd      	adds	r5, r1, #3
 80222da:	f025 0503 	bic.w	r5, r5, #3
 80222de:	3508      	adds	r5, #8
 80222e0:	2d0c      	cmp	r5, #12
 80222e2:	bf38      	it	cc
 80222e4:	250c      	movcc	r5, #12
 80222e6:	2d00      	cmp	r5, #0
 80222e8:	4606      	mov	r6, r0
 80222ea:	db01      	blt.n	80222f0 <_malloc_r+0x1c>
 80222ec:	42a9      	cmp	r1, r5
 80222ee:	d904      	bls.n	80222fa <_malloc_r+0x26>
 80222f0:	230c      	movs	r3, #12
 80222f2:	6033      	str	r3, [r6, #0]
 80222f4:	2000      	movs	r0, #0
 80222f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80222fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80223d0 <_malloc_r+0xfc>
 80222fe:	f000 f869 	bl	80223d4 <__malloc_lock>
 8022302:	f8d8 3000 	ldr.w	r3, [r8]
 8022306:	461c      	mov	r4, r3
 8022308:	bb44      	cbnz	r4, 802235c <_malloc_r+0x88>
 802230a:	4629      	mov	r1, r5
 802230c:	4630      	mov	r0, r6
 802230e:	f7ff ffbf 	bl	8022290 <sbrk_aligned>
 8022312:	1c43      	adds	r3, r0, #1
 8022314:	4604      	mov	r4, r0
 8022316:	d158      	bne.n	80223ca <_malloc_r+0xf6>
 8022318:	f8d8 4000 	ldr.w	r4, [r8]
 802231c:	4627      	mov	r7, r4
 802231e:	2f00      	cmp	r7, #0
 8022320:	d143      	bne.n	80223aa <_malloc_r+0xd6>
 8022322:	2c00      	cmp	r4, #0
 8022324:	d04b      	beq.n	80223be <_malloc_r+0xea>
 8022326:	6823      	ldr	r3, [r4, #0]
 8022328:	4639      	mov	r1, r7
 802232a:	4630      	mov	r0, r6
 802232c:	eb04 0903 	add.w	r9, r4, r3
 8022330:	f000 fbfe 	bl	8022b30 <_sbrk_r>
 8022334:	4581      	cmp	r9, r0
 8022336:	d142      	bne.n	80223be <_malloc_r+0xea>
 8022338:	6821      	ldr	r1, [r4, #0]
 802233a:	1a6d      	subs	r5, r5, r1
 802233c:	4629      	mov	r1, r5
 802233e:	4630      	mov	r0, r6
 8022340:	f7ff ffa6 	bl	8022290 <sbrk_aligned>
 8022344:	3001      	adds	r0, #1
 8022346:	d03a      	beq.n	80223be <_malloc_r+0xea>
 8022348:	6823      	ldr	r3, [r4, #0]
 802234a:	442b      	add	r3, r5
 802234c:	6023      	str	r3, [r4, #0]
 802234e:	f8d8 3000 	ldr.w	r3, [r8]
 8022352:	685a      	ldr	r2, [r3, #4]
 8022354:	bb62      	cbnz	r2, 80223b0 <_malloc_r+0xdc>
 8022356:	f8c8 7000 	str.w	r7, [r8]
 802235a:	e00f      	b.n	802237c <_malloc_r+0xa8>
 802235c:	6822      	ldr	r2, [r4, #0]
 802235e:	1b52      	subs	r2, r2, r5
 8022360:	d420      	bmi.n	80223a4 <_malloc_r+0xd0>
 8022362:	2a0b      	cmp	r2, #11
 8022364:	d917      	bls.n	8022396 <_malloc_r+0xc2>
 8022366:	1961      	adds	r1, r4, r5
 8022368:	42a3      	cmp	r3, r4
 802236a:	6025      	str	r5, [r4, #0]
 802236c:	bf18      	it	ne
 802236e:	6059      	strne	r1, [r3, #4]
 8022370:	6863      	ldr	r3, [r4, #4]
 8022372:	bf08      	it	eq
 8022374:	f8c8 1000 	streq.w	r1, [r8]
 8022378:	5162      	str	r2, [r4, r5]
 802237a:	604b      	str	r3, [r1, #4]
 802237c:	4630      	mov	r0, r6
 802237e:	f000 f82f 	bl	80223e0 <__malloc_unlock>
 8022382:	f104 000b 	add.w	r0, r4, #11
 8022386:	1d23      	adds	r3, r4, #4
 8022388:	f020 0007 	bic.w	r0, r0, #7
 802238c:	1ac2      	subs	r2, r0, r3
 802238e:	bf1c      	itt	ne
 8022390:	1a1b      	subne	r3, r3, r0
 8022392:	50a3      	strne	r3, [r4, r2]
 8022394:	e7af      	b.n	80222f6 <_malloc_r+0x22>
 8022396:	6862      	ldr	r2, [r4, #4]
 8022398:	42a3      	cmp	r3, r4
 802239a:	bf0c      	ite	eq
 802239c:	f8c8 2000 	streq.w	r2, [r8]
 80223a0:	605a      	strne	r2, [r3, #4]
 80223a2:	e7eb      	b.n	802237c <_malloc_r+0xa8>
 80223a4:	4623      	mov	r3, r4
 80223a6:	6864      	ldr	r4, [r4, #4]
 80223a8:	e7ae      	b.n	8022308 <_malloc_r+0x34>
 80223aa:	463c      	mov	r4, r7
 80223ac:	687f      	ldr	r7, [r7, #4]
 80223ae:	e7b6      	b.n	802231e <_malloc_r+0x4a>
 80223b0:	461a      	mov	r2, r3
 80223b2:	685b      	ldr	r3, [r3, #4]
 80223b4:	42a3      	cmp	r3, r4
 80223b6:	d1fb      	bne.n	80223b0 <_malloc_r+0xdc>
 80223b8:	2300      	movs	r3, #0
 80223ba:	6053      	str	r3, [r2, #4]
 80223bc:	e7de      	b.n	802237c <_malloc_r+0xa8>
 80223be:	230c      	movs	r3, #12
 80223c0:	6033      	str	r3, [r6, #0]
 80223c2:	4630      	mov	r0, r6
 80223c4:	f000 f80c 	bl	80223e0 <__malloc_unlock>
 80223c8:	e794      	b.n	80222f4 <_malloc_r+0x20>
 80223ca:	6005      	str	r5, [r0, #0]
 80223cc:	e7d6      	b.n	802237c <_malloc_r+0xa8>
 80223ce:	bf00      	nop
 80223d0:	2405a9fc 	.word	0x2405a9fc

080223d4 <__malloc_lock>:
 80223d4:	4801      	ldr	r0, [pc, #4]	@ (80223dc <__malloc_lock+0x8>)
 80223d6:	f7ff beda 	b.w	802218e <__retarget_lock_acquire_recursive>
 80223da:	bf00      	nop
 80223dc:	2405a9f4 	.word	0x2405a9f4

080223e0 <__malloc_unlock>:
 80223e0:	4801      	ldr	r0, [pc, #4]	@ (80223e8 <__malloc_unlock+0x8>)
 80223e2:	f7ff bed5 	b.w	8022190 <__retarget_lock_release_recursive>
 80223e6:	bf00      	nop
 80223e8:	2405a9f4 	.word	0x2405a9f4

080223ec <__ssputs_r>:
 80223ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80223f0:	688e      	ldr	r6, [r1, #8]
 80223f2:	461f      	mov	r7, r3
 80223f4:	42be      	cmp	r6, r7
 80223f6:	680b      	ldr	r3, [r1, #0]
 80223f8:	4682      	mov	sl, r0
 80223fa:	460c      	mov	r4, r1
 80223fc:	4690      	mov	r8, r2
 80223fe:	d82d      	bhi.n	802245c <__ssputs_r+0x70>
 8022400:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8022404:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8022408:	d026      	beq.n	8022458 <__ssputs_r+0x6c>
 802240a:	6965      	ldr	r5, [r4, #20]
 802240c:	6909      	ldr	r1, [r1, #16]
 802240e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8022412:	eba3 0901 	sub.w	r9, r3, r1
 8022416:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 802241a:	1c7b      	adds	r3, r7, #1
 802241c:	444b      	add	r3, r9
 802241e:	106d      	asrs	r5, r5, #1
 8022420:	429d      	cmp	r5, r3
 8022422:	bf38      	it	cc
 8022424:	461d      	movcc	r5, r3
 8022426:	0553      	lsls	r3, r2, #21
 8022428:	d527      	bpl.n	802247a <__ssputs_r+0x8e>
 802242a:	4629      	mov	r1, r5
 802242c:	f7ff ff52 	bl	80222d4 <_malloc_r>
 8022430:	4606      	mov	r6, r0
 8022432:	b360      	cbz	r0, 802248e <__ssputs_r+0xa2>
 8022434:	6921      	ldr	r1, [r4, #16]
 8022436:	464a      	mov	r2, r9
 8022438:	f7ff feab 	bl	8022192 <memcpy>
 802243c:	89a3      	ldrh	r3, [r4, #12]
 802243e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8022442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022446:	81a3      	strh	r3, [r4, #12]
 8022448:	6126      	str	r6, [r4, #16]
 802244a:	6165      	str	r5, [r4, #20]
 802244c:	444e      	add	r6, r9
 802244e:	eba5 0509 	sub.w	r5, r5, r9
 8022452:	6026      	str	r6, [r4, #0]
 8022454:	60a5      	str	r5, [r4, #8]
 8022456:	463e      	mov	r6, r7
 8022458:	42be      	cmp	r6, r7
 802245a:	d900      	bls.n	802245e <__ssputs_r+0x72>
 802245c:	463e      	mov	r6, r7
 802245e:	6820      	ldr	r0, [r4, #0]
 8022460:	4632      	mov	r2, r6
 8022462:	4641      	mov	r1, r8
 8022464:	f7ff fdd1 	bl	802200a <memmove>
 8022468:	68a3      	ldr	r3, [r4, #8]
 802246a:	1b9b      	subs	r3, r3, r6
 802246c:	60a3      	str	r3, [r4, #8]
 802246e:	6823      	ldr	r3, [r4, #0]
 8022470:	4433      	add	r3, r6
 8022472:	6023      	str	r3, [r4, #0]
 8022474:	2000      	movs	r0, #0
 8022476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802247a:	462a      	mov	r2, r5
 802247c:	f000 fb6f 	bl	8022b5e <_realloc_r>
 8022480:	4606      	mov	r6, r0
 8022482:	2800      	cmp	r0, #0
 8022484:	d1e0      	bne.n	8022448 <__ssputs_r+0x5c>
 8022486:	6921      	ldr	r1, [r4, #16]
 8022488:	4650      	mov	r0, sl
 802248a:	f7ff feaf 	bl	80221ec <_free_r>
 802248e:	230c      	movs	r3, #12
 8022490:	f8ca 3000 	str.w	r3, [sl]
 8022494:	89a3      	ldrh	r3, [r4, #12]
 8022496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802249a:	81a3      	strh	r3, [r4, #12]
 802249c:	f04f 30ff 	mov.w	r0, #4294967295
 80224a0:	e7e9      	b.n	8022476 <__ssputs_r+0x8a>
	...

080224a4 <_svfiprintf_r>:
 80224a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80224a8:	4698      	mov	r8, r3
 80224aa:	898b      	ldrh	r3, [r1, #12]
 80224ac:	061b      	lsls	r3, r3, #24
 80224ae:	b09d      	sub	sp, #116	@ 0x74
 80224b0:	4607      	mov	r7, r0
 80224b2:	460d      	mov	r5, r1
 80224b4:	4614      	mov	r4, r2
 80224b6:	d510      	bpl.n	80224da <_svfiprintf_r+0x36>
 80224b8:	690b      	ldr	r3, [r1, #16]
 80224ba:	b973      	cbnz	r3, 80224da <_svfiprintf_r+0x36>
 80224bc:	2140      	movs	r1, #64	@ 0x40
 80224be:	f7ff ff09 	bl	80222d4 <_malloc_r>
 80224c2:	6028      	str	r0, [r5, #0]
 80224c4:	6128      	str	r0, [r5, #16]
 80224c6:	b930      	cbnz	r0, 80224d6 <_svfiprintf_r+0x32>
 80224c8:	230c      	movs	r3, #12
 80224ca:	603b      	str	r3, [r7, #0]
 80224cc:	f04f 30ff 	mov.w	r0, #4294967295
 80224d0:	b01d      	add	sp, #116	@ 0x74
 80224d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80224d6:	2340      	movs	r3, #64	@ 0x40
 80224d8:	616b      	str	r3, [r5, #20]
 80224da:	2300      	movs	r3, #0
 80224dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80224de:	2320      	movs	r3, #32
 80224e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80224e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80224e8:	2330      	movs	r3, #48	@ 0x30
 80224ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8022688 <_svfiprintf_r+0x1e4>
 80224ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80224f2:	f04f 0901 	mov.w	r9, #1
 80224f6:	4623      	mov	r3, r4
 80224f8:	469a      	mov	sl, r3
 80224fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80224fe:	b10a      	cbz	r2, 8022504 <_svfiprintf_r+0x60>
 8022500:	2a25      	cmp	r2, #37	@ 0x25
 8022502:	d1f9      	bne.n	80224f8 <_svfiprintf_r+0x54>
 8022504:	ebba 0b04 	subs.w	fp, sl, r4
 8022508:	d00b      	beq.n	8022522 <_svfiprintf_r+0x7e>
 802250a:	465b      	mov	r3, fp
 802250c:	4622      	mov	r2, r4
 802250e:	4629      	mov	r1, r5
 8022510:	4638      	mov	r0, r7
 8022512:	f7ff ff6b 	bl	80223ec <__ssputs_r>
 8022516:	3001      	adds	r0, #1
 8022518:	f000 80a7 	beq.w	802266a <_svfiprintf_r+0x1c6>
 802251c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802251e:	445a      	add	r2, fp
 8022520:	9209      	str	r2, [sp, #36]	@ 0x24
 8022522:	f89a 3000 	ldrb.w	r3, [sl]
 8022526:	2b00      	cmp	r3, #0
 8022528:	f000 809f 	beq.w	802266a <_svfiprintf_r+0x1c6>
 802252c:	2300      	movs	r3, #0
 802252e:	f04f 32ff 	mov.w	r2, #4294967295
 8022532:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022536:	f10a 0a01 	add.w	sl, sl, #1
 802253a:	9304      	str	r3, [sp, #16]
 802253c:	9307      	str	r3, [sp, #28]
 802253e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8022542:	931a      	str	r3, [sp, #104]	@ 0x68
 8022544:	4654      	mov	r4, sl
 8022546:	2205      	movs	r2, #5
 8022548:	f814 1b01 	ldrb.w	r1, [r4], #1
 802254c:	484e      	ldr	r0, [pc, #312]	@ (8022688 <_svfiprintf_r+0x1e4>)
 802254e:	f7dd fedf 	bl	8000310 <memchr>
 8022552:	9a04      	ldr	r2, [sp, #16]
 8022554:	b9d8      	cbnz	r0, 802258e <_svfiprintf_r+0xea>
 8022556:	06d0      	lsls	r0, r2, #27
 8022558:	bf44      	itt	mi
 802255a:	2320      	movmi	r3, #32
 802255c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8022560:	0711      	lsls	r1, r2, #28
 8022562:	bf44      	itt	mi
 8022564:	232b      	movmi	r3, #43	@ 0x2b
 8022566:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802256a:	f89a 3000 	ldrb.w	r3, [sl]
 802256e:	2b2a      	cmp	r3, #42	@ 0x2a
 8022570:	d015      	beq.n	802259e <_svfiprintf_r+0xfa>
 8022572:	9a07      	ldr	r2, [sp, #28]
 8022574:	4654      	mov	r4, sl
 8022576:	2000      	movs	r0, #0
 8022578:	f04f 0c0a 	mov.w	ip, #10
 802257c:	4621      	mov	r1, r4
 802257e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022582:	3b30      	subs	r3, #48	@ 0x30
 8022584:	2b09      	cmp	r3, #9
 8022586:	d94b      	bls.n	8022620 <_svfiprintf_r+0x17c>
 8022588:	b1b0      	cbz	r0, 80225b8 <_svfiprintf_r+0x114>
 802258a:	9207      	str	r2, [sp, #28]
 802258c:	e014      	b.n	80225b8 <_svfiprintf_r+0x114>
 802258e:	eba0 0308 	sub.w	r3, r0, r8
 8022592:	fa09 f303 	lsl.w	r3, r9, r3
 8022596:	4313      	orrs	r3, r2
 8022598:	9304      	str	r3, [sp, #16]
 802259a:	46a2      	mov	sl, r4
 802259c:	e7d2      	b.n	8022544 <_svfiprintf_r+0xa0>
 802259e:	9b03      	ldr	r3, [sp, #12]
 80225a0:	1d19      	adds	r1, r3, #4
 80225a2:	681b      	ldr	r3, [r3, #0]
 80225a4:	9103      	str	r1, [sp, #12]
 80225a6:	2b00      	cmp	r3, #0
 80225a8:	bfbb      	ittet	lt
 80225aa:	425b      	neglt	r3, r3
 80225ac:	f042 0202 	orrlt.w	r2, r2, #2
 80225b0:	9307      	strge	r3, [sp, #28]
 80225b2:	9307      	strlt	r3, [sp, #28]
 80225b4:	bfb8      	it	lt
 80225b6:	9204      	strlt	r2, [sp, #16]
 80225b8:	7823      	ldrb	r3, [r4, #0]
 80225ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80225bc:	d10a      	bne.n	80225d4 <_svfiprintf_r+0x130>
 80225be:	7863      	ldrb	r3, [r4, #1]
 80225c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80225c2:	d132      	bne.n	802262a <_svfiprintf_r+0x186>
 80225c4:	9b03      	ldr	r3, [sp, #12]
 80225c6:	1d1a      	adds	r2, r3, #4
 80225c8:	681b      	ldr	r3, [r3, #0]
 80225ca:	9203      	str	r2, [sp, #12]
 80225cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80225d0:	3402      	adds	r4, #2
 80225d2:	9305      	str	r3, [sp, #20]
 80225d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8022698 <_svfiprintf_r+0x1f4>
 80225d8:	7821      	ldrb	r1, [r4, #0]
 80225da:	2203      	movs	r2, #3
 80225dc:	4650      	mov	r0, sl
 80225de:	f7dd fe97 	bl	8000310 <memchr>
 80225e2:	b138      	cbz	r0, 80225f4 <_svfiprintf_r+0x150>
 80225e4:	9b04      	ldr	r3, [sp, #16]
 80225e6:	eba0 000a 	sub.w	r0, r0, sl
 80225ea:	2240      	movs	r2, #64	@ 0x40
 80225ec:	4082      	lsls	r2, r0
 80225ee:	4313      	orrs	r3, r2
 80225f0:	3401      	adds	r4, #1
 80225f2:	9304      	str	r3, [sp, #16]
 80225f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80225f8:	4824      	ldr	r0, [pc, #144]	@ (802268c <_svfiprintf_r+0x1e8>)
 80225fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80225fe:	2206      	movs	r2, #6
 8022600:	f7dd fe86 	bl	8000310 <memchr>
 8022604:	2800      	cmp	r0, #0
 8022606:	d036      	beq.n	8022676 <_svfiprintf_r+0x1d2>
 8022608:	4b21      	ldr	r3, [pc, #132]	@ (8022690 <_svfiprintf_r+0x1ec>)
 802260a:	bb1b      	cbnz	r3, 8022654 <_svfiprintf_r+0x1b0>
 802260c:	9b03      	ldr	r3, [sp, #12]
 802260e:	3307      	adds	r3, #7
 8022610:	f023 0307 	bic.w	r3, r3, #7
 8022614:	3308      	adds	r3, #8
 8022616:	9303      	str	r3, [sp, #12]
 8022618:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802261a:	4433      	add	r3, r6
 802261c:	9309      	str	r3, [sp, #36]	@ 0x24
 802261e:	e76a      	b.n	80224f6 <_svfiprintf_r+0x52>
 8022620:	fb0c 3202 	mla	r2, ip, r2, r3
 8022624:	460c      	mov	r4, r1
 8022626:	2001      	movs	r0, #1
 8022628:	e7a8      	b.n	802257c <_svfiprintf_r+0xd8>
 802262a:	2300      	movs	r3, #0
 802262c:	3401      	adds	r4, #1
 802262e:	9305      	str	r3, [sp, #20]
 8022630:	4619      	mov	r1, r3
 8022632:	f04f 0c0a 	mov.w	ip, #10
 8022636:	4620      	mov	r0, r4
 8022638:	f810 2b01 	ldrb.w	r2, [r0], #1
 802263c:	3a30      	subs	r2, #48	@ 0x30
 802263e:	2a09      	cmp	r2, #9
 8022640:	d903      	bls.n	802264a <_svfiprintf_r+0x1a6>
 8022642:	2b00      	cmp	r3, #0
 8022644:	d0c6      	beq.n	80225d4 <_svfiprintf_r+0x130>
 8022646:	9105      	str	r1, [sp, #20]
 8022648:	e7c4      	b.n	80225d4 <_svfiprintf_r+0x130>
 802264a:	fb0c 2101 	mla	r1, ip, r1, r2
 802264e:	4604      	mov	r4, r0
 8022650:	2301      	movs	r3, #1
 8022652:	e7f0      	b.n	8022636 <_svfiprintf_r+0x192>
 8022654:	ab03      	add	r3, sp, #12
 8022656:	9300      	str	r3, [sp, #0]
 8022658:	462a      	mov	r2, r5
 802265a:	4b0e      	ldr	r3, [pc, #56]	@ (8022694 <_svfiprintf_r+0x1f0>)
 802265c:	a904      	add	r1, sp, #16
 802265e:	4638      	mov	r0, r7
 8022660:	f3af 8000 	nop.w
 8022664:	1c42      	adds	r2, r0, #1
 8022666:	4606      	mov	r6, r0
 8022668:	d1d6      	bne.n	8022618 <_svfiprintf_r+0x174>
 802266a:	89ab      	ldrh	r3, [r5, #12]
 802266c:	065b      	lsls	r3, r3, #25
 802266e:	f53f af2d 	bmi.w	80224cc <_svfiprintf_r+0x28>
 8022672:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022674:	e72c      	b.n	80224d0 <_svfiprintf_r+0x2c>
 8022676:	ab03      	add	r3, sp, #12
 8022678:	9300      	str	r3, [sp, #0]
 802267a:	462a      	mov	r2, r5
 802267c:	4b05      	ldr	r3, [pc, #20]	@ (8022694 <_svfiprintf_r+0x1f0>)
 802267e:	a904      	add	r1, sp, #16
 8022680:	4638      	mov	r0, r7
 8022682:	f000 f879 	bl	8022778 <_printf_i>
 8022686:	e7ed      	b.n	8022664 <_svfiprintf_r+0x1c0>
 8022688:	080264f7 	.word	0x080264f7
 802268c:	08026501 	.word	0x08026501
 8022690:	00000000 	.word	0x00000000
 8022694:	080223ed 	.word	0x080223ed
 8022698:	080264fd 	.word	0x080264fd

0802269c <_printf_common>:
 802269c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80226a0:	4616      	mov	r6, r2
 80226a2:	4698      	mov	r8, r3
 80226a4:	688a      	ldr	r2, [r1, #8]
 80226a6:	690b      	ldr	r3, [r1, #16]
 80226a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80226ac:	4293      	cmp	r3, r2
 80226ae:	bfb8      	it	lt
 80226b0:	4613      	movlt	r3, r2
 80226b2:	6033      	str	r3, [r6, #0]
 80226b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80226b8:	4607      	mov	r7, r0
 80226ba:	460c      	mov	r4, r1
 80226bc:	b10a      	cbz	r2, 80226c2 <_printf_common+0x26>
 80226be:	3301      	adds	r3, #1
 80226c0:	6033      	str	r3, [r6, #0]
 80226c2:	6823      	ldr	r3, [r4, #0]
 80226c4:	0699      	lsls	r1, r3, #26
 80226c6:	bf42      	ittt	mi
 80226c8:	6833      	ldrmi	r3, [r6, #0]
 80226ca:	3302      	addmi	r3, #2
 80226cc:	6033      	strmi	r3, [r6, #0]
 80226ce:	6825      	ldr	r5, [r4, #0]
 80226d0:	f015 0506 	ands.w	r5, r5, #6
 80226d4:	d106      	bne.n	80226e4 <_printf_common+0x48>
 80226d6:	f104 0a19 	add.w	sl, r4, #25
 80226da:	68e3      	ldr	r3, [r4, #12]
 80226dc:	6832      	ldr	r2, [r6, #0]
 80226de:	1a9b      	subs	r3, r3, r2
 80226e0:	42ab      	cmp	r3, r5
 80226e2:	dc26      	bgt.n	8022732 <_printf_common+0x96>
 80226e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80226e8:	6822      	ldr	r2, [r4, #0]
 80226ea:	3b00      	subs	r3, #0
 80226ec:	bf18      	it	ne
 80226ee:	2301      	movne	r3, #1
 80226f0:	0692      	lsls	r2, r2, #26
 80226f2:	d42b      	bmi.n	802274c <_printf_common+0xb0>
 80226f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80226f8:	4641      	mov	r1, r8
 80226fa:	4638      	mov	r0, r7
 80226fc:	47c8      	blx	r9
 80226fe:	3001      	adds	r0, #1
 8022700:	d01e      	beq.n	8022740 <_printf_common+0xa4>
 8022702:	6823      	ldr	r3, [r4, #0]
 8022704:	6922      	ldr	r2, [r4, #16]
 8022706:	f003 0306 	and.w	r3, r3, #6
 802270a:	2b04      	cmp	r3, #4
 802270c:	bf02      	ittt	eq
 802270e:	68e5      	ldreq	r5, [r4, #12]
 8022710:	6833      	ldreq	r3, [r6, #0]
 8022712:	1aed      	subeq	r5, r5, r3
 8022714:	68a3      	ldr	r3, [r4, #8]
 8022716:	bf0c      	ite	eq
 8022718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802271c:	2500      	movne	r5, #0
 802271e:	4293      	cmp	r3, r2
 8022720:	bfc4      	itt	gt
 8022722:	1a9b      	subgt	r3, r3, r2
 8022724:	18ed      	addgt	r5, r5, r3
 8022726:	2600      	movs	r6, #0
 8022728:	341a      	adds	r4, #26
 802272a:	42b5      	cmp	r5, r6
 802272c:	d11a      	bne.n	8022764 <_printf_common+0xc8>
 802272e:	2000      	movs	r0, #0
 8022730:	e008      	b.n	8022744 <_printf_common+0xa8>
 8022732:	2301      	movs	r3, #1
 8022734:	4652      	mov	r2, sl
 8022736:	4641      	mov	r1, r8
 8022738:	4638      	mov	r0, r7
 802273a:	47c8      	blx	r9
 802273c:	3001      	adds	r0, #1
 802273e:	d103      	bne.n	8022748 <_printf_common+0xac>
 8022740:	f04f 30ff 	mov.w	r0, #4294967295
 8022744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022748:	3501      	adds	r5, #1
 802274a:	e7c6      	b.n	80226da <_printf_common+0x3e>
 802274c:	18e1      	adds	r1, r4, r3
 802274e:	1c5a      	adds	r2, r3, #1
 8022750:	2030      	movs	r0, #48	@ 0x30
 8022752:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8022756:	4422      	add	r2, r4
 8022758:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 802275c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8022760:	3302      	adds	r3, #2
 8022762:	e7c7      	b.n	80226f4 <_printf_common+0x58>
 8022764:	2301      	movs	r3, #1
 8022766:	4622      	mov	r2, r4
 8022768:	4641      	mov	r1, r8
 802276a:	4638      	mov	r0, r7
 802276c:	47c8      	blx	r9
 802276e:	3001      	adds	r0, #1
 8022770:	d0e6      	beq.n	8022740 <_printf_common+0xa4>
 8022772:	3601      	adds	r6, #1
 8022774:	e7d9      	b.n	802272a <_printf_common+0x8e>
	...

08022778 <_printf_i>:
 8022778:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802277c:	7e0f      	ldrb	r7, [r1, #24]
 802277e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8022780:	2f78      	cmp	r7, #120	@ 0x78
 8022782:	4691      	mov	r9, r2
 8022784:	4680      	mov	r8, r0
 8022786:	460c      	mov	r4, r1
 8022788:	469a      	mov	sl, r3
 802278a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 802278e:	d807      	bhi.n	80227a0 <_printf_i+0x28>
 8022790:	2f62      	cmp	r7, #98	@ 0x62
 8022792:	d80a      	bhi.n	80227aa <_printf_i+0x32>
 8022794:	2f00      	cmp	r7, #0
 8022796:	f000 80d1 	beq.w	802293c <_printf_i+0x1c4>
 802279a:	2f58      	cmp	r7, #88	@ 0x58
 802279c:	f000 80b8 	beq.w	8022910 <_printf_i+0x198>
 80227a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80227a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80227a8:	e03a      	b.n	8022820 <_printf_i+0xa8>
 80227aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80227ae:	2b15      	cmp	r3, #21
 80227b0:	d8f6      	bhi.n	80227a0 <_printf_i+0x28>
 80227b2:	a101      	add	r1, pc, #4	@ (adr r1, 80227b8 <_printf_i+0x40>)
 80227b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80227b8:	08022811 	.word	0x08022811
 80227bc:	08022825 	.word	0x08022825
 80227c0:	080227a1 	.word	0x080227a1
 80227c4:	080227a1 	.word	0x080227a1
 80227c8:	080227a1 	.word	0x080227a1
 80227cc:	080227a1 	.word	0x080227a1
 80227d0:	08022825 	.word	0x08022825
 80227d4:	080227a1 	.word	0x080227a1
 80227d8:	080227a1 	.word	0x080227a1
 80227dc:	080227a1 	.word	0x080227a1
 80227e0:	080227a1 	.word	0x080227a1
 80227e4:	08022923 	.word	0x08022923
 80227e8:	0802284f 	.word	0x0802284f
 80227ec:	080228dd 	.word	0x080228dd
 80227f0:	080227a1 	.word	0x080227a1
 80227f4:	080227a1 	.word	0x080227a1
 80227f8:	08022945 	.word	0x08022945
 80227fc:	080227a1 	.word	0x080227a1
 8022800:	0802284f 	.word	0x0802284f
 8022804:	080227a1 	.word	0x080227a1
 8022808:	080227a1 	.word	0x080227a1
 802280c:	080228e5 	.word	0x080228e5
 8022810:	6833      	ldr	r3, [r6, #0]
 8022812:	1d1a      	adds	r2, r3, #4
 8022814:	681b      	ldr	r3, [r3, #0]
 8022816:	6032      	str	r2, [r6, #0]
 8022818:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 802281c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8022820:	2301      	movs	r3, #1
 8022822:	e09c      	b.n	802295e <_printf_i+0x1e6>
 8022824:	6833      	ldr	r3, [r6, #0]
 8022826:	6820      	ldr	r0, [r4, #0]
 8022828:	1d19      	adds	r1, r3, #4
 802282a:	6031      	str	r1, [r6, #0]
 802282c:	0606      	lsls	r6, r0, #24
 802282e:	d501      	bpl.n	8022834 <_printf_i+0xbc>
 8022830:	681d      	ldr	r5, [r3, #0]
 8022832:	e003      	b.n	802283c <_printf_i+0xc4>
 8022834:	0645      	lsls	r5, r0, #25
 8022836:	d5fb      	bpl.n	8022830 <_printf_i+0xb8>
 8022838:	f9b3 5000 	ldrsh.w	r5, [r3]
 802283c:	2d00      	cmp	r5, #0
 802283e:	da03      	bge.n	8022848 <_printf_i+0xd0>
 8022840:	232d      	movs	r3, #45	@ 0x2d
 8022842:	426d      	negs	r5, r5
 8022844:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8022848:	4858      	ldr	r0, [pc, #352]	@ (80229ac <_printf_i+0x234>)
 802284a:	230a      	movs	r3, #10
 802284c:	e011      	b.n	8022872 <_printf_i+0xfa>
 802284e:	6821      	ldr	r1, [r4, #0]
 8022850:	6833      	ldr	r3, [r6, #0]
 8022852:	0608      	lsls	r0, r1, #24
 8022854:	f853 5b04 	ldr.w	r5, [r3], #4
 8022858:	d402      	bmi.n	8022860 <_printf_i+0xe8>
 802285a:	0649      	lsls	r1, r1, #25
 802285c:	bf48      	it	mi
 802285e:	b2ad      	uxthmi	r5, r5
 8022860:	2f6f      	cmp	r7, #111	@ 0x6f
 8022862:	4852      	ldr	r0, [pc, #328]	@ (80229ac <_printf_i+0x234>)
 8022864:	6033      	str	r3, [r6, #0]
 8022866:	bf14      	ite	ne
 8022868:	230a      	movne	r3, #10
 802286a:	2308      	moveq	r3, #8
 802286c:	2100      	movs	r1, #0
 802286e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8022872:	6866      	ldr	r6, [r4, #4]
 8022874:	60a6      	str	r6, [r4, #8]
 8022876:	2e00      	cmp	r6, #0
 8022878:	db05      	blt.n	8022886 <_printf_i+0x10e>
 802287a:	6821      	ldr	r1, [r4, #0]
 802287c:	432e      	orrs	r6, r5
 802287e:	f021 0104 	bic.w	r1, r1, #4
 8022882:	6021      	str	r1, [r4, #0]
 8022884:	d04b      	beq.n	802291e <_printf_i+0x1a6>
 8022886:	4616      	mov	r6, r2
 8022888:	fbb5 f1f3 	udiv	r1, r5, r3
 802288c:	fb03 5711 	mls	r7, r3, r1, r5
 8022890:	5dc7      	ldrb	r7, [r0, r7]
 8022892:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8022896:	462f      	mov	r7, r5
 8022898:	42bb      	cmp	r3, r7
 802289a:	460d      	mov	r5, r1
 802289c:	d9f4      	bls.n	8022888 <_printf_i+0x110>
 802289e:	2b08      	cmp	r3, #8
 80228a0:	d10b      	bne.n	80228ba <_printf_i+0x142>
 80228a2:	6823      	ldr	r3, [r4, #0]
 80228a4:	07df      	lsls	r7, r3, #31
 80228a6:	d508      	bpl.n	80228ba <_printf_i+0x142>
 80228a8:	6923      	ldr	r3, [r4, #16]
 80228aa:	6861      	ldr	r1, [r4, #4]
 80228ac:	4299      	cmp	r1, r3
 80228ae:	bfde      	ittt	le
 80228b0:	2330      	movle	r3, #48	@ 0x30
 80228b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80228b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80228ba:	1b92      	subs	r2, r2, r6
 80228bc:	6122      	str	r2, [r4, #16]
 80228be:	f8cd a000 	str.w	sl, [sp]
 80228c2:	464b      	mov	r3, r9
 80228c4:	aa03      	add	r2, sp, #12
 80228c6:	4621      	mov	r1, r4
 80228c8:	4640      	mov	r0, r8
 80228ca:	f7ff fee7 	bl	802269c <_printf_common>
 80228ce:	3001      	adds	r0, #1
 80228d0:	d14a      	bne.n	8022968 <_printf_i+0x1f0>
 80228d2:	f04f 30ff 	mov.w	r0, #4294967295
 80228d6:	b004      	add	sp, #16
 80228d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80228dc:	6823      	ldr	r3, [r4, #0]
 80228de:	f043 0320 	orr.w	r3, r3, #32
 80228e2:	6023      	str	r3, [r4, #0]
 80228e4:	4832      	ldr	r0, [pc, #200]	@ (80229b0 <_printf_i+0x238>)
 80228e6:	2778      	movs	r7, #120	@ 0x78
 80228e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80228ec:	6823      	ldr	r3, [r4, #0]
 80228ee:	6831      	ldr	r1, [r6, #0]
 80228f0:	061f      	lsls	r7, r3, #24
 80228f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80228f6:	d402      	bmi.n	80228fe <_printf_i+0x186>
 80228f8:	065f      	lsls	r7, r3, #25
 80228fa:	bf48      	it	mi
 80228fc:	b2ad      	uxthmi	r5, r5
 80228fe:	6031      	str	r1, [r6, #0]
 8022900:	07d9      	lsls	r1, r3, #31
 8022902:	bf44      	itt	mi
 8022904:	f043 0320 	orrmi.w	r3, r3, #32
 8022908:	6023      	strmi	r3, [r4, #0]
 802290a:	b11d      	cbz	r5, 8022914 <_printf_i+0x19c>
 802290c:	2310      	movs	r3, #16
 802290e:	e7ad      	b.n	802286c <_printf_i+0xf4>
 8022910:	4826      	ldr	r0, [pc, #152]	@ (80229ac <_printf_i+0x234>)
 8022912:	e7e9      	b.n	80228e8 <_printf_i+0x170>
 8022914:	6823      	ldr	r3, [r4, #0]
 8022916:	f023 0320 	bic.w	r3, r3, #32
 802291a:	6023      	str	r3, [r4, #0]
 802291c:	e7f6      	b.n	802290c <_printf_i+0x194>
 802291e:	4616      	mov	r6, r2
 8022920:	e7bd      	b.n	802289e <_printf_i+0x126>
 8022922:	6833      	ldr	r3, [r6, #0]
 8022924:	6825      	ldr	r5, [r4, #0]
 8022926:	6961      	ldr	r1, [r4, #20]
 8022928:	1d18      	adds	r0, r3, #4
 802292a:	6030      	str	r0, [r6, #0]
 802292c:	062e      	lsls	r6, r5, #24
 802292e:	681b      	ldr	r3, [r3, #0]
 8022930:	d501      	bpl.n	8022936 <_printf_i+0x1be>
 8022932:	6019      	str	r1, [r3, #0]
 8022934:	e002      	b.n	802293c <_printf_i+0x1c4>
 8022936:	0668      	lsls	r0, r5, #25
 8022938:	d5fb      	bpl.n	8022932 <_printf_i+0x1ba>
 802293a:	8019      	strh	r1, [r3, #0]
 802293c:	2300      	movs	r3, #0
 802293e:	6123      	str	r3, [r4, #16]
 8022940:	4616      	mov	r6, r2
 8022942:	e7bc      	b.n	80228be <_printf_i+0x146>
 8022944:	6833      	ldr	r3, [r6, #0]
 8022946:	1d1a      	adds	r2, r3, #4
 8022948:	6032      	str	r2, [r6, #0]
 802294a:	681e      	ldr	r6, [r3, #0]
 802294c:	6862      	ldr	r2, [r4, #4]
 802294e:	2100      	movs	r1, #0
 8022950:	4630      	mov	r0, r6
 8022952:	f7dd fcdd 	bl	8000310 <memchr>
 8022956:	b108      	cbz	r0, 802295c <_printf_i+0x1e4>
 8022958:	1b80      	subs	r0, r0, r6
 802295a:	6060      	str	r0, [r4, #4]
 802295c:	6863      	ldr	r3, [r4, #4]
 802295e:	6123      	str	r3, [r4, #16]
 8022960:	2300      	movs	r3, #0
 8022962:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8022966:	e7aa      	b.n	80228be <_printf_i+0x146>
 8022968:	6923      	ldr	r3, [r4, #16]
 802296a:	4632      	mov	r2, r6
 802296c:	4649      	mov	r1, r9
 802296e:	4640      	mov	r0, r8
 8022970:	47d0      	blx	sl
 8022972:	3001      	adds	r0, #1
 8022974:	d0ad      	beq.n	80228d2 <_printf_i+0x15a>
 8022976:	6823      	ldr	r3, [r4, #0]
 8022978:	079b      	lsls	r3, r3, #30
 802297a:	d413      	bmi.n	80229a4 <_printf_i+0x22c>
 802297c:	68e0      	ldr	r0, [r4, #12]
 802297e:	9b03      	ldr	r3, [sp, #12]
 8022980:	4298      	cmp	r0, r3
 8022982:	bfb8      	it	lt
 8022984:	4618      	movlt	r0, r3
 8022986:	e7a6      	b.n	80228d6 <_printf_i+0x15e>
 8022988:	2301      	movs	r3, #1
 802298a:	4632      	mov	r2, r6
 802298c:	4649      	mov	r1, r9
 802298e:	4640      	mov	r0, r8
 8022990:	47d0      	blx	sl
 8022992:	3001      	adds	r0, #1
 8022994:	d09d      	beq.n	80228d2 <_printf_i+0x15a>
 8022996:	3501      	adds	r5, #1
 8022998:	68e3      	ldr	r3, [r4, #12]
 802299a:	9903      	ldr	r1, [sp, #12]
 802299c:	1a5b      	subs	r3, r3, r1
 802299e:	42ab      	cmp	r3, r5
 80229a0:	dcf2      	bgt.n	8022988 <_printf_i+0x210>
 80229a2:	e7eb      	b.n	802297c <_printf_i+0x204>
 80229a4:	2500      	movs	r5, #0
 80229a6:	f104 0619 	add.w	r6, r4, #25
 80229aa:	e7f5      	b.n	8022998 <_printf_i+0x220>
 80229ac:	08026508 	.word	0x08026508
 80229b0:	08026519 	.word	0x08026519

080229b4 <__sflush_r>:
 80229b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80229b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80229bc:	0716      	lsls	r6, r2, #28
 80229be:	4605      	mov	r5, r0
 80229c0:	460c      	mov	r4, r1
 80229c2:	d454      	bmi.n	8022a6e <__sflush_r+0xba>
 80229c4:	684b      	ldr	r3, [r1, #4]
 80229c6:	2b00      	cmp	r3, #0
 80229c8:	dc02      	bgt.n	80229d0 <__sflush_r+0x1c>
 80229ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80229cc:	2b00      	cmp	r3, #0
 80229ce:	dd48      	ble.n	8022a62 <__sflush_r+0xae>
 80229d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80229d2:	2e00      	cmp	r6, #0
 80229d4:	d045      	beq.n	8022a62 <__sflush_r+0xae>
 80229d6:	2300      	movs	r3, #0
 80229d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80229dc:	682f      	ldr	r7, [r5, #0]
 80229de:	6a21      	ldr	r1, [r4, #32]
 80229e0:	602b      	str	r3, [r5, #0]
 80229e2:	d030      	beq.n	8022a46 <__sflush_r+0x92>
 80229e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80229e6:	89a3      	ldrh	r3, [r4, #12]
 80229e8:	0759      	lsls	r1, r3, #29
 80229ea:	d505      	bpl.n	80229f8 <__sflush_r+0x44>
 80229ec:	6863      	ldr	r3, [r4, #4]
 80229ee:	1ad2      	subs	r2, r2, r3
 80229f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80229f2:	b10b      	cbz	r3, 80229f8 <__sflush_r+0x44>
 80229f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80229f6:	1ad2      	subs	r2, r2, r3
 80229f8:	2300      	movs	r3, #0
 80229fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80229fc:	6a21      	ldr	r1, [r4, #32]
 80229fe:	4628      	mov	r0, r5
 8022a00:	47b0      	blx	r6
 8022a02:	1c43      	adds	r3, r0, #1
 8022a04:	89a3      	ldrh	r3, [r4, #12]
 8022a06:	d106      	bne.n	8022a16 <__sflush_r+0x62>
 8022a08:	6829      	ldr	r1, [r5, #0]
 8022a0a:	291d      	cmp	r1, #29
 8022a0c:	d82b      	bhi.n	8022a66 <__sflush_r+0xb2>
 8022a0e:	4a2a      	ldr	r2, [pc, #168]	@ (8022ab8 <__sflush_r+0x104>)
 8022a10:	40ca      	lsrs	r2, r1
 8022a12:	07d6      	lsls	r6, r2, #31
 8022a14:	d527      	bpl.n	8022a66 <__sflush_r+0xb2>
 8022a16:	2200      	movs	r2, #0
 8022a18:	6062      	str	r2, [r4, #4]
 8022a1a:	04d9      	lsls	r1, r3, #19
 8022a1c:	6922      	ldr	r2, [r4, #16]
 8022a1e:	6022      	str	r2, [r4, #0]
 8022a20:	d504      	bpl.n	8022a2c <__sflush_r+0x78>
 8022a22:	1c42      	adds	r2, r0, #1
 8022a24:	d101      	bne.n	8022a2a <__sflush_r+0x76>
 8022a26:	682b      	ldr	r3, [r5, #0]
 8022a28:	b903      	cbnz	r3, 8022a2c <__sflush_r+0x78>
 8022a2a:	6560      	str	r0, [r4, #84]	@ 0x54
 8022a2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8022a2e:	602f      	str	r7, [r5, #0]
 8022a30:	b1b9      	cbz	r1, 8022a62 <__sflush_r+0xae>
 8022a32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8022a36:	4299      	cmp	r1, r3
 8022a38:	d002      	beq.n	8022a40 <__sflush_r+0x8c>
 8022a3a:	4628      	mov	r0, r5
 8022a3c:	f7ff fbd6 	bl	80221ec <_free_r>
 8022a40:	2300      	movs	r3, #0
 8022a42:	6363      	str	r3, [r4, #52]	@ 0x34
 8022a44:	e00d      	b.n	8022a62 <__sflush_r+0xae>
 8022a46:	2301      	movs	r3, #1
 8022a48:	4628      	mov	r0, r5
 8022a4a:	47b0      	blx	r6
 8022a4c:	4602      	mov	r2, r0
 8022a4e:	1c50      	adds	r0, r2, #1
 8022a50:	d1c9      	bne.n	80229e6 <__sflush_r+0x32>
 8022a52:	682b      	ldr	r3, [r5, #0]
 8022a54:	2b00      	cmp	r3, #0
 8022a56:	d0c6      	beq.n	80229e6 <__sflush_r+0x32>
 8022a58:	2b1d      	cmp	r3, #29
 8022a5a:	d001      	beq.n	8022a60 <__sflush_r+0xac>
 8022a5c:	2b16      	cmp	r3, #22
 8022a5e:	d11e      	bne.n	8022a9e <__sflush_r+0xea>
 8022a60:	602f      	str	r7, [r5, #0]
 8022a62:	2000      	movs	r0, #0
 8022a64:	e022      	b.n	8022aac <__sflush_r+0xf8>
 8022a66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022a6a:	b21b      	sxth	r3, r3
 8022a6c:	e01b      	b.n	8022aa6 <__sflush_r+0xf2>
 8022a6e:	690f      	ldr	r7, [r1, #16]
 8022a70:	2f00      	cmp	r7, #0
 8022a72:	d0f6      	beq.n	8022a62 <__sflush_r+0xae>
 8022a74:	0793      	lsls	r3, r2, #30
 8022a76:	680e      	ldr	r6, [r1, #0]
 8022a78:	bf08      	it	eq
 8022a7a:	694b      	ldreq	r3, [r1, #20]
 8022a7c:	600f      	str	r7, [r1, #0]
 8022a7e:	bf18      	it	ne
 8022a80:	2300      	movne	r3, #0
 8022a82:	eba6 0807 	sub.w	r8, r6, r7
 8022a86:	608b      	str	r3, [r1, #8]
 8022a88:	f1b8 0f00 	cmp.w	r8, #0
 8022a8c:	dde9      	ble.n	8022a62 <__sflush_r+0xae>
 8022a8e:	6a21      	ldr	r1, [r4, #32]
 8022a90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8022a92:	4643      	mov	r3, r8
 8022a94:	463a      	mov	r2, r7
 8022a96:	4628      	mov	r0, r5
 8022a98:	47b0      	blx	r6
 8022a9a:	2800      	cmp	r0, #0
 8022a9c:	dc08      	bgt.n	8022ab0 <__sflush_r+0xfc>
 8022a9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022aa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022aa6:	81a3      	strh	r3, [r4, #12]
 8022aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8022aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022ab0:	4407      	add	r7, r0
 8022ab2:	eba8 0800 	sub.w	r8, r8, r0
 8022ab6:	e7e7      	b.n	8022a88 <__sflush_r+0xd4>
 8022ab8:	20400001 	.word	0x20400001

08022abc <_fflush_r>:
 8022abc:	b538      	push	{r3, r4, r5, lr}
 8022abe:	690b      	ldr	r3, [r1, #16]
 8022ac0:	4605      	mov	r5, r0
 8022ac2:	460c      	mov	r4, r1
 8022ac4:	b913      	cbnz	r3, 8022acc <_fflush_r+0x10>
 8022ac6:	2500      	movs	r5, #0
 8022ac8:	4628      	mov	r0, r5
 8022aca:	bd38      	pop	{r3, r4, r5, pc}
 8022acc:	b118      	cbz	r0, 8022ad6 <_fflush_r+0x1a>
 8022ace:	6a03      	ldr	r3, [r0, #32]
 8022ad0:	b90b      	cbnz	r3, 8022ad6 <_fflush_r+0x1a>
 8022ad2:	f7ff f9b9 	bl	8021e48 <__sinit>
 8022ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022ada:	2b00      	cmp	r3, #0
 8022adc:	d0f3      	beq.n	8022ac6 <_fflush_r+0xa>
 8022ade:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8022ae0:	07d0      	lsls	r0, r2, #31
 8022ae2:	d404      	bmi.n	8022aee <_fflush_r+0x32>
 8022ae4:	0599      	lsls	r1, r3, #22
 8022ae6:	d402      	bmi.n	8022aee <_fflush_r+0x32>
 8022ae8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8022aea:	f7ff fb50 	bl	802218e <__retarget_lock_acquire_recursive>
 8022aee:	4628      	mov	r0, r5
 8022af0:	4621      	mov	r1, r4
 8022af2:	f7ff ff5f 	bl	80229b4 <__sflush_r>
 8022af6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8022af8:	07da      	lsls	r2, r3, #31
 8022afa:	4605      	mov	r5, r0
 8022afc:	d4e4      	bmi.n	8022ac8 <_fflush_r+0xc>
 8022afe:	89a3      	ldrh	r3, [r4, #12]
 8022b00:	059b      	lsls	r3, r3, #22
 8022b02:	d4e1      	bmi.n	8022ac8 <_fflush_r+0xc>
 8022b04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8022b06:	f7ff fb43 	bl	8022190 <__retarget_lock_release_recursive>
 8022b0a:	e7dd      	b.n	8022ac8 <_fflush_r+0xc>

08022b0c <fiprintf>:
 8022b0c:	b40e      	push	{r1, r2, r3}
 8022b0e:	b503      	push	{r0, r1, lr}
 8022b10:	4601      	mov	r1, r0
 8022b12:	ab03      	add	r3, sp, #12
 8022b14:	4805      	ldr	r0, [pc, #20]	@ (8022b2c <fiprintf+0x20>)
 8022b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8022b1a:	6800      	ldr	r0, [r0, #0]
 8022b1c:	9301      	str	r3, [sp, #4]
 8022b1e:	f000 f875 	bl	8022c0c <_vfiprintf_r>
 8022b22:	b002      	add	sp, #8
 8022b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8022b28:	b003      	add	sp, #12
 8022b2a:	4770      	bx	lr
 8022b2c:	240149f8 	.word	0x240149f8

08022b30 <_sbrk_r>:
 8022b30:	b538      	push	{r3, r4, r5, lr}
 8022b32:	4d06      	ldr	r5, [pc, #24]	@ (8022b4c <_sbrk_r+0x1c>)
 8022b34:	2300      	movs	r3, #0
 8022b36:	4604      	mov	r4, r0
 8022b38:	4608      	mov	r0, r1
 8022b3a:	602b      	str	r3, [r5, #0]
 8022b3c:	f7f6 fb88 	bl	8019250 <_sbrk>
 8022b40:	1c43      	adds	r3, r0, #1
 8022b42:	d102      	bne.n	8022b4a <_sbrk_r+0x1a>
 8022b44:	682b      	ldr	r3, [r5, #0]
 8022b46:	b103      	cbz	r3, 8022b4a <_sbrk_r+0x1a>
 8022b48:	6023      	str	r3, [r4, #0]
 8022b4a:	bd38      	pop	{r3, r4, r5, pc}
 8022b4c:	2405a9f0 	.word	0x2405a9f0

08022b50 <abort>:
 8022b50:	b508      	push	{r3, lr}
 8022b52:	2006      	movs	r0, #6
 8022b54:	f000 fa2e 	bl	8022fb4 <raise>
 8022b58:	2001      	movs	r0, #1
 8022b5a:	f7f6 fb00 	bl	801915e <_exit>

08022b5e <_realloc_r>:
 8022b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022b62:	4607      	mov	r7, r0
 8022b64:	4614      	mov	r4, r2
 8022b66:	460d      	mov	r5, r1
 8022b68:	b921      	cbnz	r1, 8022b74 <_realloc_r+0x16>
 8022b6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8022b6e:	4611      	mov	r1, r2
 8022b70:	f7ff bbb0 	b.w	80222d4 <_malloc_r>
 8022b74:	b92a      	cbnz	r2, 8022b82 <_realloc_r+0x24>
 8022b76:	f7ff fb39 	bl	80221ec <_free_r>
 8022b7a:	4625      	mov	r5, r4
 8022b7c:	4628      	mov	r0, r5
 8022b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022b82:	f000 fa33 	bl	8022fec <_malloc_usable_size_r>
 8022b86:	4284      	cmp	r4, r0
 8022b88:	4606      	mov	r6, r0
 8022b8a:	d802      	bhi.n	8022b92 <_realloc_r+0x34>
 8022b8c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8022b90:	d8f4      	bhi.n	8022b7c <_realloc_r+0x1e>
 8022b92:	4621      	mov	r1, r4
 8022b94:	4638      	mov	r0, r7
 8022b96:	f7ff fb9d 	bl	80222d4 <_malloc_r>
 8022b9a:	4680      	mov	r8, r0
 8022b9c:	b908      	cbnz	r0, 8022ba2 <_realloc_r+0x44>
 8022b9e:	4645      	mov	r5, r8
 8022ba0:	e7ec      	b.n	8022b7c <_realloc_r+0x1e>
 8022ba2:	42b4      	cmp	r4, r6
 8022ba4:	4622      	mov	r2, r4
 8022ba6:	4629      	mov	r1, r5
 8022ba8:	bf28      	it	cs
 8022baa:	4632      	movcs	r2, r6
 8022bac:	f7ff faf1 	bl	8022192 <memcpy>
 8022bb0:	4629      	mov	r1, r5
 8022bb2:	4638      	mov	r0, r7
 8022bb4:	f7ff fb1a 	bl	80221ec <_free_r>
 8022bb8:	e7f1      	b.n	8022b9e <_realloc_r+0x40>

08022bba <__sfputc_r>:
 8022bba:	6893      	ldr	r3, [r2, #8]
 8022bbc:	3b01      	subs	r3, #1
 8022bbe:	2b00      	cmp	r3, #0
 8022bc0:	b410      	push	{r4}
 8022bc2:	6093      	str	r3, [r2, #8]
 8022bc4:	da08      	bge.n	8022bd8 <__sfputc_r+0x1e>
 8022bc6:	6994      	ldr	r4, [r2, #24]
 8022bc8:	42a3      	cmp	r3, r4
 8022bca:	db01      	blt.n	8022bd0 <__sfputc_r+0x16>
 8022bcc:	290a      	cmp	r1, #10
 8022bce:	d103      	bne.n	8022bd8 <__sfputc_r+0x1e>
 8022bd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022bd4:	f000 b932 	b.w	8022e3c <__swbuf_r>
 8022bd8:	6813      	ldr	r3, [r2, #0]
 8022bda:	1c58      	adds	r0, r3, #1
 8022bdc:	6010      	str	r0, [r2, #0]
 8022bde:	7019      	strb	r1, [r3, #0]
 8022be0:	4608      	mov	r0, r1
 8022be2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022be6:	4770      	bx	lr

08022be8 <__sfputs_r>:
 8022be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022bea:	4606      	mov	r6, r0
 8022bec:	460f      	mov	r7, r1
 8022bee:	4614      	mov	r4, r2
 8022bf0:	18d5      	adds	r5, r2, r3
 8022bf2:	42ac      	cmp	r4, r5
 8022bf4:	d101      	bne.n	8022bfa <__sfputs_r+0x12>
 8022bf6:	2000      	movs	r0, #0
 8022bf8:	e007      	b.n	8022c0a <__sfputs_r+0x22>
 8022bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022bfe:	463a      	mov	r2, r7
 8022c00:	4630      	mov	r0, r6
 8022c02:	f7ff ffda 	bl	8022bba <__sfputc_r>
 8022c06:	1c43      	adds	r3, r0, #1
 8022c08:	d1f3      	bne.n	8022bf2 <__sfputs_r+0xa>
 8022c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08022c0c <_vfiprintf_r>:
 8022c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022c10:	460d      	mov	r5, r1
 8022c12:	b09d      	sub	sp, #116	@ 0x74
 8022c14:	4614      	mov	r4, r2
 8022c16:	4698      	mov	r8, r3
 8022c18:	4606      	mov	r6, r0
 8022c1a:	b118      	cbz	r0, 8022c24 <_vfiprintf_r+0x18>
 8022c1c:	6a03      	ldr	r3, [r0, #32]
 8022c1e:	b90b      	cbnz	r3, 8022c24 <_vfiprintf_r+0x18>
 8022c20:	f7ff f912 	bl	8021e48 <__sinit>
 8022c24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022c26:	07d9      	lsls	r1, r3, #31
 8022c28:	d405      	bmi.n	8022c36 <_vfiprintf_r+0x2a>
 8022c2a:	89ab      	ldrh	r3, [r5, #12]
 8022c2c:	059a      	lsls	r2, r3, #22
 8022c2e:	d402      	bmi.n	8022c36 <_vfiprintf_r+0x2a>
 8022c30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022c32:	f7ff faac 	bl	802218e <__retarget_lock_acquire_recursive>
 8022c36:	89ab      	ldrh	r3, [r5, #12]
 8022c38:	071b      	lsls	r3, r3, #28
 8022c3a:	d501      	bpl.n	8022c40 <_vfiprintf_r+0x34>
 8022c3c:	692b      	ldr	r3, [r5, #16]
 8022c3e:	b99b      	cbnz	r3, 8022c68 <_vfiprintf_r+0x5c>
 8022c40:	4629      	mov	r1, r5
 8022c42:	4630      	mov	r0, r6
 8022c44:	f000 f938 	bl	8022eb8 <__swsetup_r>
 8022c48:	b170      	cbz	r0, 8022c68 <_vfiprintf_r+0x5c>
 8022c4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022c4c:	07dc      	lsls	r4, r3, #31
 8022c4e:	d504      	bpl.n	8022c5a <_vfiprintf_r+0x4e>
 8022c50:	f04f 30ff 	mov.w	r0, #4294967295
 8022c54:	b01d      	add	sp, #116	@ 0x74
 8022c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022c5a:	89ab      	ldrh	r3, [r5, #12]
 8022c5c:	0598      	lsls	r0, r3, #22
 8022c5e:	d4f7      	bmi.n	8022c50 <_vfiprintf_r+0x44>
 8022c60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022c62:	f7ff fa95 	bl	8022190 <__retarget_lock_release_recursive>
 8022c66:	e7f3      	b.n	8022c50 <_vfiprintf_r+0x44>
 8022c68:	2300      	movs	r3, #0
 8022c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8022c6c:	2320      	movs	r3, #32
 8022c6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8022c72:	f8cd 800c 	str.w	r8, [sp, #12]
 8022c76:	2330      	movs	r3, #48	@ 0x30
 8022c78:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8022e28 <_vfiprintf_r+0x21c>
 8022c7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8022c80:	f04f 0901 	mov.w	r9, #1
 8022c84:	4623      	mov	r3, r4
 8022c86:	469a      	mov	sl, r3
 8022c88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022c8c:	b10a      	cbz	r2, 8022c92 <_vfiprintf_r+0x86>
 8022c8e:	2a25      	cmp	r2, #37	@ 0x25
 8022c90:	d1f9      	bne.n	8022c86 <_vfiprintf_r+0x7a>
 8022c92:	ebba 0b04 	subs.w	fp, sl, r4
 8022c96:	d00b      	beq.n	8022cb0 <_vfiprintf_r+0xa4>
 8022c98:	465b      	mov	r3, fp
 8022c9a:	4622      	mov	r2, r4
 8022c9c:	4629      	mov	r1, r5
 8022c9e:	4630      	mov	r0, r6
 8022ca0:	f7ff ffa2 	bl	8022be8 <__sfputs_r>
 8022ca4:	3001      	adds	r0, #1
 8022ca6:	f000 80a7 	beq.w	8022df8 <_vfiprintf_r+0x1ec>
 8022caa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022cac:	445a      	add	r2, fp
 8022cae:	9209      	str	r2, [sp, #36]	@ 0x24
 8022cb0:	f89a 3000 	ldrb.w	r3, [sl]
 8022cb4:	2b00      	cmp	r3, #0
 8022cb6:	f000 809f 	beq.w	8022df8 <_vfiprintf_r+0x1ec>
 8022cba:	2300      	movs	r3, #0
 8022cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8022cc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022cc4:	f10a 0a01 	add.w	sl, sl, #1
 8022cc8:	9304      	str	r3, [sp, #16]
 8022cca:	9307      	str	r3, [sp, #28]
 8022ccc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8022cd0:	931a      	str	r3, [sp, #104]	@ 0x68
 8022cd2:	4654      	mov	r4, sl
 8022cd4:	2205      	movs	r2, #5
 8022cd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022cda:	4853      	ldr	r0, [pc, #332]	@ (8022e28 <_vfiprintf_r+0x21c>)
 8022cdc:	f7dd fb18 	bl	8000310 <memchr>
 8022ce0:	9a04      	ldr	r2, [sp, #16]
 8022ce2:	b9d8      	cbnz	r0, 8022d1c <_vfiprintf_r+0x110>
 8022ce4:	06d1      	lsls	r1, r2, #27
 8022ce6:	bf44      	itt	mi
 8022ce8:	2320      	movmi	r3, #32
 8022cea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8022cee:	0713      	lsls	r3, r2, #28
 8022cf0:	bf44      	itt	mi
 8022cf2:	232b      	movmi	r3, #43	@ 0x2b
 8022cf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8022cf8:	f89a 3000 	ldrb.w	r3, [sl]
 8022cfc:	2b2a      	cmp	r3, #42	@ 0x2a
 8022cfe:	d015      	beq.n	8022d2c <_vfiprintf_r+0x120>
 8022d00:	9a07      	ldr	r2, [sp, #28]
 8022d02:	4654      	mov	r4, sl
 8022d04:	2000      	movs	r0, #0
 8022d06:	f04f 0c0a 	mov.w	ip, #10
 8022d0a:	4621      	mov	r1, r4
 8022d0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022d10:	3b30      	subs	r3, #48	@ 0x30
 8022d12:	2b09      	cmp	r3, #9
 8022d14:	d94b      	bls.n	8022dae <_vfiprintf_r+0x1a2>
 8022d16:	b1b0      	cbz	r0, 8022d46 <_vfiprintf_r+0x13a>
 8022d18:	9207      	str	r2, [sp, #28]
 8022d1a:	e014      	b.n	8022d46 <_vfiprintf_r+0x13a>
 8022d1c:	eba0 0308 	sub.w	r3, r0, r8
 8022d20:	fa09 f303 	lsl.w	r3, r9, r3
 8022d24:	4313      	orrs	r3, r2
 8022d26:	9304      	str	r3, [sp, #16]
 8022d28:	46a2      	mov	sl, r4
 8022d2a:	e7d2      	b.n	8022cd2 <_vfiprintf_r+0xc6>
 8022d2c:	9b03      	ldr	r3, [sp, #12]
 8022d2e:	1d19      	adds	r1, r3, #4
 8022d30:	681b      	ldr	r3, [r3, #0]
 8022d32:	9103      	str	r1, [sp, #12]
 8022d34:	2b00      	cmp	r3, #0
 8022d36:	bfbb      	ittet	lt
 8022d38:	425b      	neglt	r3, r3
 8022d3a:	f042 0202 	orrlt.w	r2, r2, #2
 8022d3e:	9307      	strge	r3, [sp, #28]
 8022d40:	9307      	strlt	r3, [sp, #28]
 8022d42:	bfb8      	it	lt
 8022d44:	9204      	strlt	r2, [sp, #16]
 8022d46:	7823      	ldrb	r3, [r4, #0]
 8022d48:	2b2e      	cmp	r3, #46	@ 0x2e
 8022d4a:	d10a      	bne.n	8022d62 <_vfiprintf_r+0x156>
 8022d4c:	7863      	ldrb	r3, [r4, #1]
 8022d4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8022d50:	d132      	bne.n	8022db8 <_vfiprintf_r+0x1ac>
 8022d52:	9b03      	ldr	r3, [sp, #12]
 8022d54:	1d1a      	adds	r2, r3, #4
 8022d56:	681b      	ldr	r3, [r3, #0]
 8022d58:	9203      	str	r2, [sp, #12]
 8022d5a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8022d5e:	3402      	adds	r4, #2
 8022d60:	9305      	str	r3, [sp, #20]
 8022d62:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8022e38 <_vfiprintf_r+0x22c>
 8022d66:	7821      	ldrb	r1, [r4, #0]
 8022d68:	2203      	movs	r2, #3
 8022d6a:	4650      	mov	r0, sl
 8022d6c:	f7dd fad0 	bl	8000310 <memchr>
 8022d70:	b138      	cbz	r0, 8022d82 <_vfiprintf_r+0x176>
 8022d72:	9b04      	ldr	r3, [sp, #16]
 8022d74:	eba0 000a 	sub.w	r0, r0, sl
 8022d78:	2240      	movs	r2, #64	@ 0x40
 8022d7a:	4082      	lsls	r2, r0
 8022d7c:	4313      	orrs	r3, r2
 8022d7e:	3401      	adds	r4, #1
 8022d80:	9304      	str	r3, [sp, #16]
 8022d82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022d86:	4829      	ldr	r0, [pc, #164]	@ (8022e2c <_vfiprintf_r+0x220>)
 8022d88:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8022d8c:	2206      	movs	r2, #6
 8022d8e:	f7dd fabf 	bl	8000310 <memchr>
 8022d92:	2800      	cmp	r0, #0
 8022d94:	d03f      	beq.n	8022e16 <_vfiprintf_r+0x20a>
 8022d96:	4b26      	ldr	r3, [pc, #152]	@ (8022e30 <_vfiprintf_r+0x224>)
 8022d98:	bb1b      	cbnz	r3, 8022de2 <_vfiprintf_r+0x1d6>
 8022d9a:	9b03      	ldr	r3, [sp, #12]
 8022d9c:	3307      	adds	r3, #7
 8022d9e:	f023 0307 	bic.w	r3, r3, #7
 8022da2:	3308      	adds	r3, #8
 8022da4:	9303      	str	r3, [sp, #12]
 8022da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022da8:	443b      	add	r3, r7
 8022daa:	9309      	str	r3, [sp, #36]	@ 0x24
 8022dac:	e76a      	b.n	8022c84 <_vfiprintf_r+0x78>
 8022dae:	fb0c 3202 	mla	r2, ip, r2, r3
 8022db2:	460c      	mov	r4, r1
 8022db4:	2001      	movs	r0, #1
 8022db6:	e7a8      	b.n	8022d0a <_vfiprintf_r+0xfe>
 8022db8:	2300      	movs	r3, #0
 8022dba:	3401      	adds	r4, #1
 8022dbc:	9305      	str	r3, [sp, #20]
 8022dbe:	4619      	mov	r1, r3
 8022dc0:	f04f 0c0a 	mov.w	ip, #10
 8022dc4:	4620      	mov	r0, r4
 8022dc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022dca:	3a30      	subs	r2, #48	@ 0x30
 8022dcc:	2a09      	cmp	r2, #9
 8022dce:	d903      	bls.n	8022dd8 <_vfiprintf_r+0x1cc>
 8022dd0:	2b00      	cmp	r3, #0
 8022dd2:	d0c6      	beq.n	8022d62 <_vfiprintf_r+0x156>
 8022dd4:	9105      	str	r1, [sp, #20]
 8022dd6:	e7c4      	b.n	8022d62 <_vfiprintf_r+0x156>
 8022dd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8022ddc:	4604      	mov	r4, r0
 8022dde:	2301      	movs	r3, #1
 8022de0:	e7f0      	b.n	8022dc4 <_vfiprintf_r+0x1b8>
 8022de2:	ab03      	add	r3, sp, #12
 8022de4:	9300      	str	r3, [sp, #0]
 8022de6:	462a      	mov	r2, r5
 8022de8:	4b12      	ldr	r3, [pc, #72]	@ (8022e34 <_vfiprintf_r+0x228>)
 8022dea:	a904      	add	r1, sp, #16
 8022dec:	4630      	mov	r0, r6
 8022dee:	f3af 8000 	nop.w
 8022df2:	4607      	mov	r7, r0
 8022df4:	1c78      	adds	r0, r7, #1
 8022df6:	d1d6      	bne.n	8022da6 <_vfiprintf_r+0x19a>
 8022df8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022dfa:	07d9      	lsls	r1, r3, #31
 8022dfc:	d405      	bmi.n	8022e0a <_vfiprintf_r+0x1fe>
 8022dfe:	89ab      	ldrh	r3, [r5, #12]
 8022e00:	059a      	lsls	r2, r3, #22
 8022e02:	d402      	bmi.n	8022e0a <_vfiprintf_r+0x1fe>
 8022e04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022e06:	f7ff f9c3 	bl	8022190 <__retarget_lock_release_recursive>
 8022e0a:	89ab      	ldrh	r3, [r5, #12]
 8022e0c:	065b      	lsls	r3, r3, #25
 8022e0e:	f53f af1f 	bmi.w	8022c50 <_vfiprintf_r+0x44>
 8022e12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022e14:	e71e      	b.n	8022c54 <_vfiprintf_r+0x48>
 8022e16:	ab03      	add	r3, sp, #12
 8022e18:	9300      	str	r3, [sp, #0]
 8022e1a:	462a      	mov	r2, r5
 8022e1c:	4b05      	ldr	r3, [pc, #20]	@ (8022e34 <_vfiprintf_r+0x228>)
 8022e1e:	a904      	add	r1, sp, #16
 8022e20:	4630      	mov	r0, r6
 8022e22:	f7ff fca9 	bl	8022778 <_printf_i>
 8022e26:	e7e4      	b.n	8022df2 <_vfiprintf_r+0x1e6>
 8022e28:	080264f7 	.word	0x080264f7
 8022e2c:	08026501 	.word	0x08026501
 8022e30:	00000000 	.word	0x00000000
 8022e34:	08022be9 	.word	0x08022be9
 8022e38:	080264fd 	.word	0x080264fd

08022e3c <__swbuf_r>:
 8022e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022e3e:	460e      	mov	r6, r1
 8022e40:	4614      	mov	r4, r2
 8022e42:	4605      	mov	r5, r0
 8022e44:	b118      	cbz	r0, 8022e4e <__swbuf_r+0x12>
 8022e46:	6a03      	ldr	r3, [r0, #32]
 8022e48:	b90b      	cbnz	r3, 8022e4e <__swbuf_r+0x12>
 8022e4a:	f7fe fffd 	bl	8021e48 <__sinit>
 8022e4e:	69a3      	ldr	r3, [r4, #24]
 8022e50:	60a3      	str	r3, [r4, #8]
 8022e52:	89a3      	ldrh	r3, [r4, #12]
 8022e54:	071a      	lsls	r2, r3, #28
 8022e56:	d501      	bpl.n	8022e5c <__swbuf_r+0x20>
 8022e58:	6923      	ldr	r3, [r4, #16]
 8022e5a:	b943      	cbnz	r3, 8022e6e <__swbuf_r+0x32>
 8022e5c:	4621      	mov	r1, r4
 8022e5e:	4628      	mov	r0, r5
 8022e60:	f000 f82a 	bl	8022eb8 <__swsetup_r>
 8022e64:	b118      	cbz	r0, 8022e6e <__swbuf_r+0x32>
 8022e66:	f04f 37ff 	mov.w	r7, #4294967295
 8022e6a:	4638      	mov	r0, r7
 8022e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022e6e:	6823      	ldr	r3, [r4, #0]
 8022e70:	6922      	ldr	r2, [r4, #16]
 8022e72:	1a98      	subs	r0, r3, r2
 8022e74:	6963      	ldr	r3, [r4, #20]
 8022e76:	b2f6      	uxtb	r6, r6
 8022e78:	4283      	cmp	r3, r0
 8022e7a:	4637      	mov	r7, r6
 8022e7c:	dc05      	bgt.n	8022e8a <__swbuf_r+0x4e>
 8022e7e:	4621      	mov	r1, r4
 8022e80:	4628      	mov	r0, r5
 8022e82:	f7ff fe1b 	bl	8022abc <_fflush_r>
 8022e86:	2800      	cmp	r0, #0
 8022e88:	d1ed      	bne.n	8022e66 <__swbuf_r+0x2a>
 8022e8a:	68a3      	ldr	r3, [r4, #8]
 8022e8c:	3b01      	subs	r3, #1
 8022e8e:	60a3      	str	r3, [r4, #8]
 8022e90:	6823      	ldr	r3, [r4, #0]
 8022e92:	1c5a      	adds	r2, r3, #1
 8022e94:	6022      	str	r2, [r4, #0]
 8022e96:	701e      	strb	r6, [r3, #0]
 8022e98:	6962      	ldr	r2, [r4, #20]
 8022e9a:	1c43      	adds	r3, r0, #1
 8022e9c:	429a      	cmp	r2, r3
 8022e9e:	d004      	beq.n	8022eaa <__swbuf_r+0x6e>
 8022ea0:	89a3      	ldrh	r3, [r4, #12]
 8022ea2:	07db      	lsls	r3, r3, #31
 8022ea4:	d5e1      	bpl.n	8022e6a <__swbuf_r+0x2e>
 8022ea6:	2e0a      	cmp	r6, #10
 8022ea8:	d1df      	bne.n	8022e6a <__swbuf_r+0x2e>
 8022eaa:	4621      	mov	r1, r4
 8022eac:	4628      	mov	r0, r5
 8022eae:	f7ff fe05 	bl	8022abc <_fflush_r>
 8022eb2:	2800      	cmp	r0, #0
 8022eb4:	d0d9      	beq.n	8022e6a <__swbuf_r+0x2e>
 8022eb6:	e7d6      	b.n	8022e66 <__swbuf_r+0x2a>

08022eb8 <__swsetup_r>:
 8022eb8:	b538      	push	{r3, r4, r5, lr}
 8022eba:	4b29      	ldr	r3, [pc, #164]	@ (8022f60 <__swsetup_r+0xa8>)
 8022ebc:	4605      	mov	r5, r0
 8022ebe:	6818      	ldr	r0, [r3, #0]
 8022ec0:	460c      	mov	r4, r1
 8022ec2:	b118      	cbz	r0, 8022ecc <__swsetup_r+0x14>
 8022ec4:	6a03      	ldr	r3, [r0, #32]
 8022ec6:	b90b      	cbnz	r3, 8022ecc <__swsetup_r+0x14>
 8022ec8:	f7fe ffbe 	bl	8021e48 <__sinit>
 8022ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022ed0:	0719      	lsls	r1, r3, #28
 8022ed2:	d422      	bmi.n	8022f1a <__swsetup_r+0x62>
 8022ed4:	06da      	lsls	r2, r3, #27
 8022ed6:	d407      	bmi.n	8022ee8 <__swsetup_r+0x30>
 8022ed8:	2209      	movs	r2, #9
 8022eda:	602a      	str	r2, [r5, #0]
 8022edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022ee0:	81a3      	strh	r3, [r4, #12]
 8022ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8022ee6:	e033      	b.n	8022f50 <__swsetup_r+0x98>
 8022ee8:	0758      	lsls	r0, r3, #29
 8022eea:	d512      	bpl.n	8022f12 <__swsetup_r+0x5a>
 8022eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8022eee:	b141      	cbz	r1, 8022f02 <__swsetup_r+0x4a>
 8022ef0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8022ef4:	4299      	cmp	r1, r3
 8022ef6:	d002      	beq.n	8022efe <__swsetup_r+0x46>
 8022ef8:	4628      	mov	r0, r5
 8022efa:	f7ff f977 	bl	80221ec <_free_r>
 8022efe:	2300      	movs	r3, #0
 8022f00:	6363      	str	r3, [r4, #52]	@ 0x34
 8022f02:	89a3      	ldrh	r3, [r4, #12]
 8022f04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8022f08:	81a3      	strh	r3, [r4, #12]
 8022f0a:	2300      	movs	r3, #0
 8022f0c:	6063      	str	r3, [r4, #4]
 8022f0e:	6923      	ldr	r3, [r4, #16]
 8022f10:	6023      	str	r3, [r4, #0]
 8022f12:	89a3      	ldrh	r3, [r4, #12]
 8022f14:	f043 0308 	orr.w	r3, r3, #8
 8022f18:	81a3      	strh	r3, [r4, #12]
 8022f1a:	6923      	ldr	r3, [r4, #16]
 8022f1c:	b94b      	cbnz	r3, 8022f32 <__swsetup_r+0x7a>
 8022f1e:	89a3      	ldrh	r3, [r4, #12]
 8022f20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8022f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8022f28:	d003      	beq.n	8022f32 <__swsetup_r+0x7a>
 8022f2a:	4621      	mov	r1, r4
 8022f2c:	4628      	mov	r0, r5
 8022f2e:	f000 f88b 	bl	8023048 <__smakebuf_r>
 8022f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022f36:	f013 0201 	ands.w	r2, r3, #1
 8022f3a:	d00a      	beq.n	8022f52 <__swsetup_r+0x9a>
 8022f3c:	2200      	movs	r2, #0
 8022f3e:	60a2      	str	r2, [r4, #8]
 8022f40:	6962      	ldr	r2, [r4, #20]
 8022f42:	4252      	negs	r2, r2
 8022f44:	61a2      	str	r2, [r4, #24]
 8022f46:	6922      	ldr	r2, [r4, #16]
 8022f48:	b942      	cbnz	r2, 8022f5c <__swsetup_r+0xa4>
 8022f4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8022f4e:	d1c5      	bne.n	8022edc <__swsetup_r+0x24>
 8022f50:	bd38      	pop	{r3, r4, r5, pc}
 8022f52:	0799      	lsls	r1, r3, #30
 8022f54:	bf58      	it	pl
 8022f56:	6962      	ldrpl	r2, [r4, #20]
 8022f58:	60a2      	str	r2, [r4, #8]
 8022f5a:	e7f4      	b.n	8022f46 <__swsetup_r+0x8e>
 8022f5c:	2000      	movs	r0, #0
 8022f5e:	e7f7      	b.n	8022f50 <__swsetup_r+0x98>
 8022f60:	240149f8 	.word	0x240149f8

08022f64 <_raise_r>:
 8022f64:	291f      	cmp	r1, #31
 8022f66:	b538      	push	{r3, r4, r5, lr}
 8022f68:	4605      	mov	r5, r0
 8022f6a:	460c      	mov	r4, r1
 8022f6c:	d904      	bls.n	8022f78 <_raise_r+0x14>
 8022f6e:	2316      	movs	r3, #22
 8022f70:	6003      	str	r3, [r0, #0]
 8022f72:	f04f 30ff 	mov.w	r0, #4294967295
 8022f76:	bd38      	pop	{r3, r4, r5, pc}
 8022f78:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8022f7a:	b112      	cbz	r2, 8022f82 <_raise_r+0x1e>
 8022f7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8022f80:	b94b      	cbnz	r3, 8022f96 <_raise_r+0x32>
 8022f82:	4628      	mov	r0, r5
 8022f84:	f000 f830 	bl	8022fe8 <_getpid_r>
 8022f88:	4622      	mov	r2, r4
 8022f8a:	4601      	mov	r1, r0
 8022f8c:	4628      	mov	r0, r5
 8022f8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022f92:	f000 b817 	b.w	8022fc4 <_kill_r>
 8022f96:	2b01      	cmp	r3, #1
 8022f98:	d00a      	beq.n	8022fb0 <_raise_r+0x4c>
 8022f9a:	1c59      	adds	r1, r3, #1
 8022f9c:	d103      	bne.n	8022fa6 <_raise_r+0x42>
 8022f9e:	2316      	movs	r3, #22
 8022fa0:	6003      	str	r3, [r0, #0]
 8022fa2:	2001      	movs	r0, #1
 8022fa4:	e7e7      	b.n	8022f76 <_raise_r+0x12>
 8022fa6:	2100      	movs	r1, #0
 8022fa8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8022fac:	4620      	mov	r0, r4
 8022fae:	4798      	blx	r3
 8022fb0:	2000      	movs	r0, #0
 8022fb2:	e7e0      	b.n	8022f76 <_raise_r+0x12>

08022fb4 <raise>:
 8022fb4:	4b02      	ldr	r3, [pc, #8]	@ (8022fc0 <raise+0xc>)
 8022fb6:	4601      	mov	r1, r0
 8022fb8:	6818      	ldr	r0, [r3, #0]
 8022fba:	f7ff bfd3 	b.w	8022f64 <_raise_r>
 8022fbe:	bf00      	nop
 8022fc0:	240149f8 	.word	0x240149f8

08022fc4 <_kill_r>:
 8022fc4:	b538      	push	{r3, r4, r5, lr}
 8022fc6:	4d07      	ldr	r5, [pc, #28]	@ (8022fe4 <_kill_r+0x20>)
 8022fc8:	2300      	movs	r3, #0
 8022fca:	4604      	mov	r4, r0
 8022fcc:	4608      	mov	r0, r1
 8022fce:	4611      	mov	r1, r2
 8022fd0:	602b      	str	r3, [r5, #0]
 8022fd2:	f7f6 f8b4 	bl	801913e <_kill>
 8022fd6:	1c43      	adds	r3, r0, #1
 8022fd8:	d102      	bne.n	8022fe0 <_kill_r+0x1c>
 8022fda:	682b      	ldr	r3, [r5, #0]
 8022fdc:	b103      	cbz	r3, 8022fe0 <_kill_r+0x1c>
 8022fde:	6023      	str	r3, [r4, #0]
 8022fe0:	bd38      	pop	{r3, r4, r5, pc}
 8022fe2:	bf00      	nop
 8022fe4:	2405a9f0 	.word	0x2405a9f0

08022fe8 <_getpid_r>:
 8022fe8:	f7f6 b8a1 	b.w	801912e <_getpid>

08022fec <_malloc_usable_size_r>:
 8022fec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8022ff0:	1f18      	subs	r0, r3, #4
 8022ff2:	2b00      	cmp	r3, #0
 8022ff4:	bfbc      	itt	lt
 8022ff6:	580b      	ldrlt	r3, [r1, r0]
 8022ff8:	18c0      	addlt	r0, r0, r3
 8022ffa:	4770      	bx	lr

08022ffc <__swhatbuf_r>:
 8022ffc:	b570      	push	{r4, r5, r6, lr}
 8022ffe:	460c      	mov	r4, r1
 8023000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023004:	2900      	cmp	r1, #0
 8023006:	b096      	sub	sp, #88	@ 0x58
 8023008:	4615      	mov	r5, r2
 802300a:	461e      	mov	r6, r3
 802300c:	da0d      	bge.n	802302a <__swhatbuf_r+0x2e>
 802300e:	89a3      	ldrh	r3, [r4, #12]
 8023010:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8023014:	f04f 0100 	mov.w	r1, #0
 8023018:	bf14      	ite	ne
 802301a:	2340      	movne	r3, #64	@ 0x40
 802301c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8023020:	2000      	movs	r0, #0
 8023022:	6031      	str	r1, [r6, #0]
 8023024:	602b      	str	r3, [r5, #0]
 8023026:	b016      	add	sp, #88	@ 0x58
 8023028:	bd70      	pop	{r4, r5, r6, pc}
 802302a:	466a      	mov	r2, sp
 802302c:	f000 f848 	bl	80230c0 <_fstat_r>
 8023030:	2800      	cmp	r0, #0
 8023032:	dbec      	blt.n	802300e <__swhatbuf_r+0x12>
 8023034:	9901      	ldr	r1, [sp, #4]
 8023036:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 802303a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 802303e:	4259      	negs	r1, r3
 8023040:	4159      	adcs	r1, r3
 8023042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8023046:	e7eb      	b.n	8023020 <__swhatbuf_r+0x24>

08023048 <__smakebuf_r>:
 8023048:	898b      	ldrh	r3, [r1, #12]
 802304a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802304c:	079d      	lsls	r5, r3, #30
 802304e:	4606      	mov	r6, r0
 8023050:	460c      	mov	r4, r1
 8023052:	d507      	bpl.n	8023064 <__smakebuf_r+0x1c>
 8023054:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8023058:	6023      	str	r3, [r4, #0]
 802305a:	6123      	str	r3, [r4, #16]
 802305c:	2301      	movs	r3, #1
 802305e:	6163      	str	r3, [r4, #20]
 8023060:	b003      	add	sp, #12
 8023062:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023064:	ab01      	add	r3, sp, #4
 8023066:	466a      	mov	r2, sp
 8023068:	f7ff ffc8 	bl	8022ffc <__swhatbuf_r>
 802306c:	9f00      	ldr	r7, [sp, #0]
 802306e:	4605      	mov	r5, r0
 8023070:	4639      	mov	r1, r7
 8023072:	4630      	mov	r0, r6
 8023074:	f7ff f92e 	bl	80222d4 <_malloc_r>
 8023078:	b948      	cbnz	r0, 802308e <__smakebuf_r+0x46>
 802307a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802307e:	059a      	lsls	r2, r3, #22
 8023080:	d4ee      	bmi.n	8023060 <__smakebuf_r+0x18>
 8023082:	f023 0303 	bic.w	r3, r3, #3
 8023086:	f043 0302 	orr.w	r3, r3, #2
 802308a:	81a3      	strh	r3, [r4, #12]
 802308c:	e7e2      	b.n	8023054 <__smakebuf_r+0xc>
 802308e:	89a3      	ldrh	r3, [r4, #12]
 8023090:	6020      	str	r0, [r4, #0]
 8023092:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8023096:	81a3      	strh	r3, [r4, #12]
 8023098:	9b01      	ldr	r3, [sp, #4]
 802309a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802309e:	b15b      	cbz	r3, 80230b8 <__smakebuf_r+0x70>
 80230a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80230a4:	4630      	mov	r0, r6
 80230a6:	f000 f81d 	bl	80230e4 <_isatty_r>
 80230aa:	b128      	cbz	r0, 80230b8 <__smakebuf_r+0x70>
 80230ac:	89a3      	ldrh	r3, [r4, #12]
 80230ae:	f023 0303 	bic.w	r3, r3, #3
 80230b2:	f043 0301 	orr.w	r3, r3, #1
 80230b6:	81a3      	strh	r3, [r4, #12]
 80230b8:	89a3      	ldrh	r3, [r4, #12]
 80230ba:	431d      	orrs	r5, r3
 80230bc:	81a5      	strh	r5, [r4, #12]
 80230be:	e7cf      	b.n	8023060 <__smakebuf_r+0x18>

080230c0 <_fstat_r>:
 80230c0:	b538      	push	{r3, r4, r5, lr}
 80230c2:	4d07      	ldr	r5, [pc, #28]	@ (80230e0 <_fstat_r+0x20>)
 80230c4:	2300      	movs	r3, #0
 80230c6:	4604      	mov	r4, r0
 80230c8:	4608      	mov	r0, r1
 80230ca:	4611      	mov	r1, r2
 80230cc:	602b      	str	r3, [r5, #0]
 80230ce:	f7f6 f896 	bl	80191fe <_fstat>
 80230d2:	1c43      	adds	r3, r0, #1
 80230d4:	d102      	bne.n	80230dc <_fstat_r+0x1c>
 80230d6:	682b      	ldr	r3, [r5, #0]
 80230d8:	b103      	cbz	r3, 80230dc <_fstat_r+0x1c>
 80230da:	6023      	str	r3, [r4, #0]
 80230dc:	bd38      	pop	{r3, r4, r5, pc}
 80230de:	bf00      	nop
 80230e0:	2405a9f0 	.word	0x2405a9f0

080230e4 <_isatty_r>:
 80230e4:	b538      	push	{r3, r4, r5, lr}
 80230e6:	4d06      	ldr	r5, [pc, #24]	@ (8023100 <_isatty_r+0x1c>)
 80230e8:	2300      	movs	r3, #0
 80230ea:	4604      	mov	r4, r0
 80230ec:	4608      	mov	r0, r1
 80230ee:	602b      	str	r3, [r5, #0]
 80230f0:	f7f6 f895 	bl	801921e <_isatty>
 80230f4:	1c43      	adds	r3, r0, #1
 80230f6:	d102      	bne.n	80230fe <_isatty_r+0x1a>
 80230f8:	682b      	ldr	r3, [r5, #0]
 80230fa:	b103      	cbz	r3, 80230fe <_isatty_r+0x1a>
 80230fc:	6023      	str	r3, [r4, #0]
 80230fe:	bd38      	pop	{r3, r4, r5, pc}
 8023100:	2405a9f0 	.word	0x2405a9f0

08023104 <_init>:
 8023104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023106:	bf00      	nop
 8023108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802310a:	bc08      	pop	{r3}
 802310c:	469e      	mov	lr, r3
 802310e:	4770      	bx	lr

08023110 <_fini>:
 8023110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023112:	bf00      	nop
 8023114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023116:	bc08      	pop	{r3}
 8023118:	469e      	mov	lr, r3
 802311a:	4770      	bx	lr
