# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../linia_opozniajaca_JG.srcs/sources_1/new/delay_line.v" \
"../../../../linia_opozniajaca_JG.srcs/sources_1/new/register.v" \
"../../../../linia_opozniajaca_JG.srcs/sim_1/new/tb_delay_line_odd_delay.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
