URL: http://www.eecis.udel.edu:80/~elias/ps1.ps
Refering-URL: http://www.eecis.udel.edu:80/~elias/postscript_papers.html
Root-URL: http://www.cis.udel.edu
Title: ABSTRACT  
Abstract: The use of switched capacitors as wide-range, programmable resistive elements in spatially extensive artificial dendritic trees is described. We show that silicon neuromorphs with artificial dendritic trees can produce impulse responses that last millions of times longer than the initiating impulse and that dynamical responses are tunable in both shape and duration over a wide range. The switched-capacitor resistors forming a dendritic tree are shown indirectly to have a useful programmable resistance range between 500 KW and 1000 GW . Experimental results are presented that show variable impulse response functions, tunable frequency selectivity, and rate-invariance of spatiotemporal pattern responses. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> J. G. Elias, </author> <title> Artificial Dendritic Trees, </title> <booktitle> Neural Computation vol. </booktitle> <volume> 5, </volume> <pages> pp. 648-664, </pages> <year> 1993. </year>
Reference-contexts: INTRODUCTION Our neuromorphs are VLSI circuits that comprise a spatially extensive artificial dendritic tree and a spike generating soma <ref> [1] </ref>. When incorporated into a network connected by a virtual wire system [1]-[3], a neuromorphs output can be transmitted over multiple pathways, each of which imparts a programmable delay to the spikes traveling on it. Figure 1a is a simplified circuit diagram of a short, five-compartment section of silicon dendrite.
Reference: [2] <author> J. G. Elias, H. Chu, and S. M. Meshreki, </author> <title> A neuromorphic impulsive circuit for processing dynamic signals, </title> <booktitle> Proc. Int. Sym. Circuits and Systems, </booktitle> <volume> 5, </volume> <pages> 2208-2211, </pages> <year> 1992. </year>
Reference: [3] <author> J. G. Elias, </author> <title> Silicon dendritic trees, in Silicon Implementation of Pulse-Coded Neural Networks, </title> <editor> eds. M. E. Zaghloul, J. Meador, and R. W. Newcomb, </editor> <volume> Chap 3, </volume> <year> 1994. </year>
Reference: [4] <author> V. Torre and T. Poggio, </author> <title> A synaptic mechanism possibly underlying directional selectivity to motion, </title> <journal> Proc. R. Soc. Lond. B. </journal> <volume> vol 202, </volume> <pages> pp. 409-416, </pages> <year> 1978. </year>
Reference: [5] <author> C. Koch and T. Poggio, </author> <title> Biophysics of computation: neurons, synapses, and membranes, In Synaptic Function edited by G.M. Edelman, W.E. </title> <editor> Gall, W.M. Cowan. Wiley-Liss, </editor> <address> New York, </address> <pages> pp. 637-697, </pages> <year> 1987. </year>
Reference: [6] <author> C. Koch, T. Poggio, and V. Torre, </author> <title> Nonlinear interactions in a dendritic tree: Localization, timing and role in information processing, </title> <journal> Proc. Natl. Acad. Sci. </journal> <volume> vol. </volume> <pages> 80 pp. 2799-2802. </pages>
Reference: [7] <author> W. Rall, </author> <title> Theoretical significance of dendritic trees for neuronal input-output relations, in Neural Theory and Modeling, </title> <editor> R. F. Reiss, Ed., </editor> <publisher> Stanford University Press, </publisher> <pages> pp. 73-79, </pages> <year> 1964. </year>
Reference-contexts: The peak amplitude of the response is largest for synaptic activation nearest the soma and diminishes rapidly for sites farther away, while the latency to peak increases with distance from the soma. These effects of synapse position mimic those occurring in passive dendrites of biological neurons <ref> [7] </ref>, [8]. They also illustrate how the ADT structure inherently 3 accords different weights to synapses: pulsatile afferent signals exert effects in time and amplitude that depend upon synapse position and the local membrane voltage.
Reference: [8] <author> G. M. Shepherd and C. Koch, </author> <title> Dendritic electrotonus and synaptic integration, in The Synaptic Organization of the Brain, </title> <editor> ed. G. M. Shepherd, </editor> <publisher> Oxford University Press, appendix, </publisher> <year> 1990. </year>
Reference-contexts: The peak amplitude of the response is largest for synaptic activation nearest the soma and diminishes rapidly for sites farther away, while the latency to peak increases with distance from the soma. These effects of synapse position mimic those occurring in passive dendrites of biological neurons [7], <ref> [8] </ref>. They also illustrate how the ADT structure inherently 3 accords different weights to synapses: pulsatile afferent signals exert effects in time and amplitude that depend upon synapse position and the local membrane voltage.
Reference: [9] <author> W. Rall, </author> <title> Cable properties of dendrites and effect of synaptic location, in Excitatory Synaptic Mechanisms, </title> <editor> P. Andersen and J. K. S. Jansen, eds. Universitetsforlaget, </editor> <address> Oslo, </address> <year> 1970. </year>
Reference-contexts: In this paper, we show, by using several examples, that ADT dynamics can be tuned to optimize the response for a particular signal processing goal. VLSI IMPLEMENTATION The dynamic behavior of our ADT-neuromorphs, like their biological counterparts <ref> [9] </ref>, depends on the relative values of R m , R a , and C m . The compartmental capacitor, C m , has a fixed value between 100-1000 fF, depending on the particular chip design.
Reference: [10] <author> P. E. Allen and D. R. Holberg, </author> <title> CMOS Analog Circuit Design, </title> <publisher> Holt, Rinehart and Winston, </publisher> <address> New York, </address> <year> 1987. </year>
Reference: [11] <author> C. Mead, </author> <title> Analog VLSI and Neural Systems, </title> <publisher> Addison Wesley, </publisher> <year> 1989. </year>
Reference: [12] <author> M. Banu and Y. Tsividis, </author> <title> Floating voltage-controlled resistors in CMOS technology, </title> <journal> Electronics Letters, </journal> <volume> vol. 18, no. 15, </volume> <pages> pp. 678-679, </pages> <year> 1982. </year>
Reference: [13] <author> K. Nagaraj, </author> <title> New CMOS oating voltage-controlled resistor, </title> <journal> Electron. Lett., </journal> <volume> vol. 22, </volume> <pages> pp. 667-668, </pages> <year> 1986. </year>
Reference: [14] <author> S. P. Singh, J. V. Hanson, and J. Vlach, </author> <title> A New Floating Resistor for CMOS Technology, </title> <journal> IEEE Trans. Circuits Systems, </journal> <volume> vol. 36, no. 9, </volume> <pages> pp. 1217-1220, </pages> <year> 1989. </year>
Reference: [15] <author> M. Steyaert, J. Silva-Martinez, and W. Sansen, </author> <title> High frequency saturated CMOS oating resistor for full-differential analog signal processors, </title> <journal> Electron. Lett., </journal> <volume> vol. 27, </volume> <pages> pp. 1609 1611, </pages> <year> 1991. </year>
Reference: [16] <author> S. Sakurai and M. Ismail, </author> <title> A CMOS square-law programmable oating resistor independent of the threshold voltage, </title> <journal> IEEE Trans. Circuits Systems II, </journal> <volume> vol. 39, </volume> <pages> pp. 565 574, </pages> <year> 1992. </year>
Reference: [17] <author> P. M. Embree, </author> <title> The analysis and performance of a tunable state variable filter employing switched resistor elements, </title> <booktitle> in Proc. Int. Symp. Circuits Systems, </booktitle> <year> 1983, </year> <pages> pp. 857-860. </pages>
Reference: [18] <author> S. E. Rehan and M. I. Elmasry, </author> <title> VLSI implementation of a prototype MLP using novel programmable switched-resistor CMOS ANN chip, </title> <booktitle> in Proc. World Congress Neural Networks, 1993, </booktitle> <volume> vol. IV, </volume> <pages> pp. 95-98. </pages>
Reference: [19] <author> S. Y. Foo, L. R. Anderson, and Y. Takefuji, </author> <title> Analog components for the VLSI of neural networks, </title> <journal> IEEE Circuits Dev. Mag., </journal> <volume> vol. 6, no. 4, </volume> <pages> pp. 18-26, </pages> <year> 1990. </year>
Reference: [20] <author> S. Fukai, M. Tsukahara, and H. Ishikawa, </author> <title> Realization of grounded/ungrounded and equal/unequal-valued switched-resistors, </title> <journal> Electronics Comm. Japan Part 1, </journal> <volume> vol. 71, no. 5, </volume> <pages> pp. 6-14, </pages> <year> 1988. </year>
Reference: [21] <author> R. L. Geiger, P. E. Allen, and D. T. Ngo, </author> <title> Switched-resistor filters---a continuous time approach to monolithic MOS filter design, </title> <journal> IEEE Trans. Circuits Systems, </journal> <volume> vol. 29, no. 5, </volume> <pages> pp. 306-315, </pages> <year> 1982. </year>
Reference: [22] <author> S. E. Rehan, </author> <title> Design considerations for switched-resistor active filters, M. Sc. </title> <type> Thesis, </type> <institution> Mansoura University, Egypt, </institution> <year> 1987. </year>
Reference: [23] <author> P. E. Allen and E. Sanchez-Sinencio, </author> <title> Switched Capacitor Circuits. </title> <address> New York: </address> <publisher> Van Nostrand Reinhold Company, </publisher> <year> 1984. </year>
Reference: [24] <author> A. Rodriguez-Vazquez, R. Dominguez-Castro, A. Rueda, J. L. Huertas, and E. Sanchez-Sinencio, </author> <title> Nonlinear switched-capacitor neural networks for optimization problems, </title> <journal> IEEE Trans. on Circuits Syst., </journal> <volume> vol. 37, no. 3, </volume> <pages> pp. 384-398, </pages> <year> 1990. </year>
Reference: [25] <author> B. J. Maundy and E. I. Elmasry, </author> <title> A self-organizing switched-capacitor neural network, </title> <journal> IEEE Trans. on Circuits Syst., </journal> <volume> vol. 38, no. 12, </volume> <pages> pp. 1556-1563, </pages> <year> 1991. </year>
Reference: [26] <author> Y. P. Tsividis and D. Anastassiou, </author> <title> Switched capacitor neural networks, </title> <journal> Electronics Letters, </journal> <volume> vol. 23, no. 18, </volume> <pages> pp. 958-959, </pages> <year> 1987. </year>
Reference: [27] <author> A. Rodriguez-Vazquez, A. Rueda, J. L. Huertas, and R. Dominguez-Castro, </author> <title> Switched-capacitor neural networks for linear programming, </title> <journal> Electronics Letters, </journal> <volume> vol. 24, no. 8, </volume> <pages> pp. 496-497, </pages> <year> 1988. </year>
Reference: [28] <author> Y. He and U. Cilingiroglu, </author> <title> A charge-based on-chip adaptation Kohonen neural network, </title> <journal> IEEE Trans. Neural Networks, </journal> <volume> vol. 4, no. 3, </volume> <pages> pp. 462-469, </pages> <year> 1993. </year>
Reference: [29] <author> I. Daubechies, </author> <title> Ten Lectures on Wavelets. </title> <publisher> Capital City Press, </publisher> <address> Montpelier, Vermont, </address> <year> 1992. </year>
Reference-contexts: In this case, the response waveforms exhibit very different behavior (Figures 5a-c). However, variable dynamics allows a synaptic pattern activated at different rates to generate soma voltage waveforms that are essentially identical in shape over different time scales (Figures 5d-f), analogous to wavelet dilation and contraction <ref> [29] </ref>.

References-found: 29

