{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556751006399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556751006400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 19:50:06 2019 " "Processing started: Wed May  1 19:50:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556751006400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751006400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751006401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556751006676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556751006676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/moduloSram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/moduloSram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/moduloSram/sram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556751025597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/SVGAGrafico/SVGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/SVGAGrafico/SVGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 SVGA_sync " "Found entity 1: SVGA_sync" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/SVGAGrafico/SVGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556751025599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/SVGAGrafico/SVGA_top.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/SVGAGrafico/SVGA_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SVGA_top " "Found entity 1: SVGA_top" {  } { { "Modulos/SVGAGrafico/SVGA_top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/SVGAGrafico/SVGA_top.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556751025600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/top.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556751025601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556751025698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count top.v(43) " "Verilog HDL or VHDL warning at top.v(43): object \"count\" assigned a value but never read" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556751025700 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 top.v(81) " "Verilog HDL assignment warning at top.v(81): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556751025703 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.data_a 0 top.v(61) " "Net \"palette.data_a\" at top.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556751025706 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.waddr_a 0 top.v(61) " "Net \"palette.waddr_a\" at top.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556751025706 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.we_a 0 top.v(61) " "Net \"palette.we_a\" at top.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556751025706 "|top"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[10\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[10\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "top.v(70) " "Constant driver at top.v(70)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 70 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[9\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[9\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[8\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[8\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[7\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[7\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[6\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[6\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[5\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[5\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[4\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[4\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[3\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[3\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[2\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[2\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025708 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[1\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[1\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025709 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "address\[0\] top.v(99) " "Can't resolve multiple constant drivers for net \"address\[0\]\" at top.v(99)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v" 99 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025709 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556751025709 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "887 " "Peak virtual memory: 887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556751025779 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  1 19:50:25 2019 " "Processing ended: Wed May  1 19:50:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556751025779 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556751025779 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556751025779 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025779 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 15 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556751025958 ""}
