--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/count_mem_sch/count_mem_sch.ise
-intstyle ise -v 3 -s 6 -xml count_mem count_mem.ncd -o count_mem.twr
count_mem.pcf -ucf count_mem_VHDL_pinout.ucf

Design file:              count_mem.ncd
Physical constraint file: count_mem.pcf
Device,package,speed:     xc2s200,pq208,-6 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CE          |   -0.373(R)|    1.923(R)|XLXN_9            |   0.000|
RST         |   -0.242(R)|    1.615(R)|XLXN_9            |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OUT_MEM<0>  |   18.197(R)|XLXN_9            |   0.000|
OUT_MEM<1>  |   18.551(R)|XLXN_9            |   0.000|
OUT_MEM<2>  |   18.159(R)|XLXN_9            |   0.000|
OUT_MEM<3>  |   17.623(R)|XLXN_9            |   0.000|
OUT_MEM<4>  |   17.754(R)|XLXN_9            |   0.000|
OUT_MEM<5>  |   17.530(R)|XLXN_9            |   0.000|
OUT_MEM<6>  |   18.611(R)|XLXN_9            |   0.000|
OUT_MEM<7>  |   17.017(R)|XLXN_9            |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.419|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 28 15:56:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 65 MB



