INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_6/Lab_4_6.srcs/sources_1/new/Lab_4_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_4_6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_6/Lab_4_6.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_6/Lab_4_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
