`timescale 1ns / 1ps

module inv_tb;

reg a,b,b_n_1;

wire d,b_n;

inv u_inv (
.a (a ),
.b (b ),
.b_n_1 (b_n_1 ),
.d (d ),
.b_n (b_n )
 );

initial a = 1'b0;
initial b = 1'b0;
initial b_n_1 = 1'b0;
always a = #200 ~a;
always b = #100 ~b;
always b_n_1 = #50 ~b_n_1;
initial begin
    #1000
    $finish;
end

endmodule