<!doctype html><html><head><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><title>Design Space Exploration with A Stream Compiler</title><link rel=stylesheet href=https://davepearce.github.io/Homepage/css/page.css><link rel=stylesheet href=https://davepearce.github.io/Homepage/css/menu.css><link rel=stylesheet href=https://davepearce.github.io/Homepage/css/style.css></head><body><script>function toggleMenu(){var content=document.getElementById("menu-content");if(content.style.display==='none'){content.style.display='block';}else{content.style.display='none';}}
function clearMenu(){document.getElementById("menu-content").style.display='none';}</script><header class=topbar><div class=name><b>Dr. David J. Pearce</b><i>, Associate Professor of Computer Science</i></div><nav><div id=menu onclick=toggleMenu();><img src=https://davepearce.github.io/Homepage//images/menu.png><div id=menu-content><a href=https://davepearce.github.io/Homepage/>Home</a>
<a href=https://davepearce.github.io/Homepage/projects/>Projects</a>
<a href=https://davepearce.github.io/Homepage/publications/>Publications</a></div></div></nav></header><div class=container><div class=content><h1>Design Space Exploration with A Stream Compiler</h1><p><strong>Abstract:</strong> We consider speeding up general-purpose applications with hardware accelerators. Traditionally hardware accelera- tors are tediously hand-crafted to achieve top performance. ASC (A Stream Compiler) simplifies exploration of hard- ware accelerators by transforming the hardware design task into a software design process using only ’gcc’ and ’make’ to obtain a hardware netlist. ASC enables programmers to customize hardware accelerators at three levels of abstraction: the architecture level, the functional block level, and the bit level. All three customizations are based on one uniform representation: a single C++ program with custom types and operators for each level of abstraction.
This representation allows ASC users to express and reason about the design space, extract parallelism at each level and quickly evaluate different design choices. In addition, since the user has full control over each gate-level resource in the entire design, ASC accelerator performance can always be equal to or better than hand-crafted designs, usually with much less effort. We present several ASC benchmarks, including wavelet compression and Kasumi encryption.</p></div></div><script>clearMenu();</script></body></html>