[{"commit":{"message":"Remove remaining macros as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"2ecdc92ba37f44e79365c403e6cc25a6bdbb5086"},{"commit":{"message":"Remain an 'minimum_alignment' unchanged"},"files":[],"sha":"42abb1b834a4fbb1e122846fd844dc7798314e14"},{"commit":{"message":"Manually inline all macros into functions as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"e0de8c92ca8de56e4c5891597d6bd1b34630d2fb"},{"commit":{"message":"Remove assembler_riscv_c.hpp as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"a2f6c1fe1d545bc220ab11ce1803a3066d267768"},{"commit":{"message":"Remove COMPRESSIBLE & NOT_COMPRESSIBLE macros by adding one layer as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"d033aedab5a23925dc87ddc5d3380823a1d8f79d"},{"commit":{"message":"Fix remaining CEXT -> RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"26ac93dd1a4797693e30fe309210a05f99b1a680"},{"commit":{"message":"Remove Alignment-related changes as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"25b934dde517fcef81a8550b232bd8a1145c69cf"},{"commit":{"message":"Update licenses to the new year"},"files":[],"sha":"84de97e9409c001ed94bdade9b85a150cfc15c1d"},{"commit":{"message":"Cover most RVC instructions by using CompressibleRegion to cover minimal functions in C2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"5df07a189cd709dd13d4e39ca8f8fcd7c15202ac"},{"commit":{"message":"Revise as proposed comments, including\n- Fix macros in assembler_riscv_c.hpp\n- Remove UncompressibleRegion\n- Modify comments\n- Change names: C-Ext to RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"a8a3491b62752d64338d9a4df306c8532f44ad40"},{"commit":{"message":"Enable RVC instructions (based on the basic patch)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetNMethod_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"238665d76af3a6797286a29f0946e9ba6d28eee1"},{"commit":{"message":"RVC: basic instruction set"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"d79411a4ddf8e0920bbc5d23c0b6779dd0efe696"}]