Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: shift.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "shift.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "shift"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : shift
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Olivia\OneDrive\Desktop\sepehr\Practice\shift\shift.v" into library work
Parsing module <shift>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <shift>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <shift>.
    Related source file is "C:\Users\Olivia\OneDrive\Desktop\sepehr\Practice\shift\shift.v".
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'shift', is tied to its initial value.
    Found 1-bit register for signal <clk_user>.
    Found 32-bit register for signal <counter2>.
    Found 1-bit register for signal <clk_sseg>.
    Found 6-bit register for signal <en>.
    Found 8-bit register for signal <sseg>.
    Found 3-bit register for signal <flag>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 32-bit register for signal <c>.
    Found 32-bit register for signal <d>.
    Found 32-bit register for signal <e>.
    Found 32-bit register for signal <f>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit adder for signal <counter1[31]_GND_1_o_add_2_OUT> created at line 36.
    Found 32-bit adder for signal <counter2[31]_GND_1_o_add_6_OUT> created at line 41.
    Found 3-bit adder for signal <flag[2]_GND_1_o_add_35_OUT> created at line 104.
    Found 32-bit adder for signal <a[31]_GND_1_o_add_42_OUT> created at line 112.
    Found 32-bit adder for signal <b[31]_GND_1_o_add_45_OUT> created at line 115.
    Found 32-bit adder for signal <c[31]_GND_1_o_add_48_OUT> created at line 118.
    Found 32-bit adder for signal <d[31]_GND_1_o_add_51_OUT> created at line 121.
    Found 32-bit adder for signal <e[31]_GND_1_o_add_54_OUT> created at line 124.
    Found 32-bit adder for signal <f[31]_GND_1_o_add_57_OUT> created at line 127.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 10x8-bit dual-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 32-bit comparator greater for signal <n0000> created at line 30
    Found 32-bit comparator greater for signal <n0009> created at line 42
    Found 32-bit comparator greater for signal <a[31]_GND_1_o_LessThan_44_o> created at line 113
    Found 32-bit comparator greater for signal <b[31]_GND_1_o_LessThan_47_o> created at line 116
    Found 32-bit comparator greater for signal <c[31]_GND_1_o_LessThan_50_o> created at line 119
    Found 32-bit comparator greater for signal <d[31]_GND_1_o_LessThan_53_o> created at line 122
    Found 32-bit comparator greater for signal <e[31]_GND_1_o_LessThan_56_o> created at line 125
    Found 32-bit comparator greater for signal <f[31]_GND_1_o_LessThan_59_o> created at line 128
    Summary:
	inferred   3 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 275 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <shift> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 10x8-bit dual-port Read Only RAM                      : 3
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 1
 32-bit adder                                          : 8
# Registers                                            : 13
 1-bit register                                        : 2
 3-bit register                                        : 1
 32-bit register                                       : 8
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 8
 32-bit comparator greater                             : 8
# Multiplexers                                         : 13
 32-bit 2-to-1 multiplexer                             : 6
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <shift>.
The following registers are absorbed into counter <counter2>: 1 register on signal <counter2>.
The following registers are absorbed into counter <counter1>: 1 register on signal <counter1>.
The following registers are absorbed into counter <flag>: 1 register on signal <flag>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <a<3:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     addrB          | connected to signal <b<3:0>>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <c<3:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     addrB          | connected to signal <d<3:0>>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <e<3:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 10-word x 8-bit                     |          |
    |     addrB          | connected to signal <f<3:0>>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <shift> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 10x8-bit dual-port distributed Read Only RAM          : 3
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 6
# Counters                                             : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Registers                                            : 208
 Flip-Flops                                            : 208
# Comparators                                          : 8
 32-bit comparator greater                             : 8
# Multiplexers                                         : 13
 32-bit 2-to-1 multiplexer                             : 6
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 275
 Flip-Flops                                            : 275

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : shift.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1103
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 248
#      LUT2                        : 190
#      LUT3                        : 13
#      LUT4                        : 4
#      LUT5                        : 57
#      LUT6                        : 8
#      MUXCY                       : 307
#      VCC                         : 1
#      XORCY                       : 256
# FlipFlops/Latches                : 275
#      FD                          : 192
#      FDE                         : 16
#      FDR                         : 67
# RAMS                             : 24
#      RAM16X1D                    : 24
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             275  out of  11440     2%  
 Number of Slice LUTs:                  586  out of   5720    10%  
    Number used as Logic:               538  out of   5720     9%  
    Number used as Memory:               48  out of   1440     3%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    592
   Number with an unused Flip Flop:     317  out of    592    53%  
   Number with an unused LUT:             6  out of    592     1%  
   Number of fully used LUT-FF pairs:   269  out of    592    45%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    186     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 66    |
clk_user                           | BUFG                   | 192   |
clk_sseg                           | NONE(en_0)             | 17    |
N0                                 | NONE(Mram_mem4)        | 24    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.626ns (Maximum Frequency: 177.742MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.607ns (frequency: 217.038MHz)
  Total number of paths / destination ports: 4028 / 132
-------------------------------------------------------------------------
Delay:               4.607ns (Levels of Logic = 7)
  Source:            counter2_4 (FF)
  Destination:       counter2_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter2_4 to counter2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  counter2_4 (counter2_4)
     LUT5:I0->O            1   0.203   0.000  Mcompar_n0009_lut<0> (Mcompar_n0009_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0009_cy<0> (Mcompar_n0009_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0009_cy<1> (Mcompar_n0009_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0009_cy<2> (Mcompar_n0009_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0009_cy<3> (Mcompar_n0009_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_n0009_cy<4> (Mcompar_n0009_cy<4>)
     LUT5:I4->O           33   0.205   1.305  Mcompar_n0009_cy<5> (Mcompar_n0009_cy<5>)
     FDR:R                     0.430          counter2_0
    ----------------------------------------
    Total                      4.607ns (1.727ns logic, 2.880ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_user'
  Clock period: 5.626ns (frequency: 177.742MHz)
  Total number of paths / destination ports: 113376 / 192
-------------------------------------------------------------------------
Delay:               5.626ns (Levels of Logic = 32)
  Source:            a_0 (FF)
  Destination:       a_0 (FF)
  Source Clock:      clk_user rising
  Destination Clock: clk_user rising

  Data Path: a_0 to a_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              25   0.447   1.192  a_0 (a_0)
     INV:I->O              1   0.206   0.000  Madd_a[31]_GND_1_o_add_42_OUT_lut<0>_INV_0 (Madd_a[31]_GND_1_o_add_42_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<0> (Madd_a[31]_GND_1_o_add_42_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<1> (Madd_a[31]_GND_1_o_add_42_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<2> (Madd_a[31]_GND_1_o_add_42_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<3> (Madd_a[31]_GND_1_o_add_42_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<4> (Madd_a[31]_GND_1_o_add_42_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<5> (Madd_a[31]_GND_1_o_add_42_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<6> (Madd_a[31]_GND_1_o_add_42_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<7> (Madd_a[31]_GND_1_o_add_42_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<8> (Madd_a[31]_GND_1_o_add_42_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<9> (Madd_a[31]_GND_1_o_add_42_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<10> (Madd_a[31]_GND_1_o_add_42_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<11> (Madd_a[31]_GND_1_o_add_42_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<12> (Madd_a[31]_GND_1_o_add_42_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<13> (Madd_a[31]_GND_1_o_add_42_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<14> (Madd_a[31]_GND_1_o_add_42_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<15> (Madd_a[31]_GND_1_o_add_42_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<16> (Madd_a[31]_GND_1_o_add_42_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<17> (Madd_a[31]_GND_1_o_add_42_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<18> (Madd_a[31]_GND_1_o_add_42_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<19> (Madd_a[31]_GND_1_o_add_42_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<20> (Madd_a[31]_GND_1_o_add_42_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<21> (Madd_a[31]_GND_1_o_add_42_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<22> (Madd_a[31]_GND_1_o_add_42_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<23> (Madd_a[31]_GND_1_o_add_42_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<24> (Madd_a[31]_GND_1_o_add_42_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_a[31]_GND_1_o_add_42_OUT_cy<25> (Madd_a[31]_GND_1_o_add_42_OUT_cy<25>)
     XORCY:CI->O           2   0.180   0.961  Madd_a[31]_GND_1_o_add_42_OUT_xor<26> (a[31]_GND_1_o_add_42_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  Mcompar_a[31]_GND_1_o_LessThan_44_o_lut<5> (Mcompar_a[31]_GND_1_o_LessThan_44_o_lut<5>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_a[31]_GND_1_o_LessThan_44_o_cy<5> (Mcompar_a[31]_GND_1_o_LessThan_44_o_cy<5>)
     MUXCY:CI->O          32   0.019   1.292  Mcompar_a[31]_GND_1_o_LessThan_44_o_cy<6> (Mcompar_a[31]_GND_1_o_LessThan_44_o_cy<6>)
     LUT2:I1->O            1   0.205   0.000  Mmux_a[31]_GND_1_o_mux_44_OUT231 (a[31]_GND_1_o_mux_44_OUT<2>)
     FD:D                      0.102          a_2
    ----------------------------------------
    Total                      5.626ns (2.181ns logic, 3.445ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_sseg'
  Clock period: 3.094ns (frequency: 323.253MHz)
  Total number of paths / destination ports: 90 / 34
-------------------------------------------------------------------------
Delay:               3.094ns (Levels of Logic = 2)
  Source:            flag_0 (FF)
  Destination:       sseg_0 (FF)
  Source Clock:      clk_sseg rising
  Destination Clock: clk_sseg rising

  Data Path: flag_0 to sseg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.447   1.557  flag_0 (flag_0)
     LUT6:I0->O            1   0.203   0.580  sseg[7]_GND_1_o_mux_34_OUT<6>1 (sseg[7]_GND_1_o_mux_34_OUT<6>1)
     LUT5:I4->O            1   0.205   0.000  sseg[7]_GND_1_o_mux_34_OUT<6>2 (sseg[7]_GND_1_o_mux_34_OUT<6>)
     FDE:D                     0.102          sseg_6
    ----------------------------------------
    Total                      3.094ns (0.957ns logic, 2.137ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_sseg'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            sseg_7 (FF)
  Destination:       sseg<7> (PAD)
  Source Clock:      clk_sseg rising

  Data Path: sseg_7 to sseg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  sseg_7 (sseg_7)
     OBUF:I->O                 2.571          sseg_7_OBUF (sseg<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock N0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_user       |    1.673|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.607|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_sseg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |    2.907|         |         |         |
clk_sseg       |    3.094|         |         |         |
clk_user       |    3.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_user
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_user       |    5.626|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.44 secs
 
--> 

Total memory usage is 4486800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

