m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/simulation/modelsim
vpart1
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1700151227
!i10b 1
!s100 CT]YchPigD[60E;ea?`J^0
IfRGMBKj[f]VmS7Xb2@JE62
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 part1_sv_unit
S1
R0
w1700150068
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/part1.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/part1.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1700151227.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/part1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/part1.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1
Z8 tCvgOpt 0
vtb_part1
R1
R2
!i10b 1
!s100 f2]YE9;h0`753V6@=C6NX0
IED5hY]?g[KnV`CURfZPAd2
R3
!s105 tb_sr_latchpart1_sv_unit
S1
R0
w1700151166
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/tb_sr_latchpart1.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/tb_sr_latchpart1.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/tb_sr_latchpart1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/tb_sr_latchpart1.sv|
!i113 1
R6
R7
R8
