/***************************************************************************//**
 * @file
 * @brief CPU - ARM Cortex-M Port
 *******************************************************************************
 * # License
 * <b>Copyright 2018 Silicon Laboratories Inc. www.silabs.com</b>
 *******************************************************************************
 *
 * The licensor of this software is Silicon Laboratories Inc.  Your use of this
 * software is governed by the terms of Silicon Labs Master Software License
 * Agreement (MSLA) available at
 * www.silabs.com/about-us/legal/master-software-license-agreement.  This
 * software is distributed to you in Source Code format and is governed by the
 * sections of the MSLA applicable to Source Code.
 *
 ******************************************************************************/

/****************************************************************************************************//**
 * @note     (1) This driver targets the following:
 *                   Core      : ARMv7M and ARMv8M Cortex-M
 *                   Mode      : Thumb-2 ISA
 *                   Toolchain : GNU C Compiler
 *******************************************************************************************************/

/********************************************************************************************************
 ********************************************************************************************************
 *                                                   MODULE
 ********************************************************************************************************
 *******************************************************************************************************/

#ifndef  _ARMV7M_CPU_PORT_H_
#define  _ARMV7M_CPU_PORT_H_

/********************************************************************************************************
 ********************************************************************************************************
 *                                               INCLUDE FILES
 ********************************************************************************************************
 *******************************************************************************************************/

#include <cpu/include/cpu_def.h>
#include <cpu_cfg.h>
#include "em_core.h"

#ifdef __cplusplus
extern  "C" {
#endif

/********************************************************************************************************
 *                                       CONFIGURE STANDARD DATA TYPES
 *
 * @note     (1) Configure standard data types according to CPU-/compiler-specifications.
 *
 *           (2) (a) (1) 'CPU_FNCT_VOID' data type defined to replace the commonly-used function pointer
 *                       data type of a pointer to a function which returns void & has no arguments.
 *
 *                   (2) Example function pointer usage :
 *
 *                           CPU_FNCT_VOID  FnctName;
 *
 *                           FnctName();
 *
 *               (b) (1) 'CPU_FNCT_PTR'  data type defined to replace the commonly-used function pointer
 *                       data type of a pointer to a function which returns void & has a single void
 *                       pointer argument.
 *
 *                   (2) Example function pointer usage :
 *
 *                           CPU_FNCT_PTR   FnctName;
 *                           void          *p_obj
 *
 *                           FnctName(p_obj);
 *******************************************************************************************************/

typedef void CPU_VOID;
typedef char CPU_CHAR;                                          // 8-bit character
typedef unsigned char CPU_BOOLEAN;                              // 8-bit boolean or logical
typedef unsigned char CPU_INT08U;                               // 8-bit unsigned integer
typedef signed char CPU_INT08S;                                 // 8-bit   signed integer
typedef unsigned short CPU_INT16U;                              // 16-bit unsigned integer
typedef signed short CPU_INT16S;                                // 16-bit   signed integer
typedef unsigned int CPU_INT32U;                                // 32-bit unsigned integer
typedef signed int CPU_INT32S;                                  // 32-bit   signed integer
typedef unsigned long long CPU_INT64U;                          // 64-bit unsigned integer
typedef signed long long CPU_INT64S;                            // 64-bit   signed integer

typedef float CPU_FP32;                                         // 32-bit floating point
typedef double CPU_FP64;                                        // 64-bit floating point

typedef volatile CPU_INT08U CPU_REG08;                          // 8-bit register
typedef volatile CPU_INT16U CPU_REG16;                          // 16-bit register
typedef volatile CPU_INT32U CPU_REG32;                          // 32-bit register
typedef volatile CPU_INT64U CPU_REG64;                          // 64-bit register

typedef void (*CPU_FNCT_VOID)(void);                            // See Note #2a.
typedef void (*CPU_FNCT_PTR )(void *p_obj);                     // See Note #2b.

/********************************************************************************************************
 *                                           CPU WORD CONFIGURATION
 *
 * @note     (1) Configure CPU_CFG_ADDR_SIZE, CPU_CFG_DATA_SIZE, & CPU_CFG_DATA_SIZE_MAX with CPU's &/or
 *               compiler's word sizes :
 *
 *                   CPU_WORD_SIZE_08     8-bit word size
 *                   CPU_WORD_SIZE_16    16-bit word size
 *                   CPU_WORD_SIZE_32    32-bit word size
 *                   CPU_WORD_SIZE_64    64-bit word size
 *
 *           (2) Configure CPU_CFG_ENDIAN_TYPE with CPU's data-word-memory order :
 *
 *               (a) CPU_ENDIAN_TYPE_BIG     Big-   endian word order (CPU words' most  significant
 *                                                                       octet @ lowest memory address)
 *               (b) CPU_ENDIAN_TYPE_LITTLE  Little-endian word order (CPU words' least significant
 *                                                                       octet @ lowest memory address)
 *******************************************************************************************************/

//                                                                 Define  CPU         word sizes (see Note #1) :
#define  CPU_CFG_ADDR_SIZE              CPU_WORD_SIZE_32        // Defines CPU address word size  (in octets).
#define  CPU_CFG_DATA_SIZE              CPU_WORD_SIZE_32        // Defines CPU data    word size  (in octets).
#define  CPU_CFG_DATA_SIZE_MAX          CPU_WORD_SIZE_64        // Defines CPU maximum word size  (in octets).

#define  CPU_CFG_ENDIAN_TYPE            CPU_ENDIAN_TYPE_LITTLE  // Defines CPU data    word-memory order (see Note #2).

/********************************************************************************************************
 *                                   CONFIGURE CPU ADDRESS & DATA TYPES
 *******************************************************************************************************/

//                                                                 CPU address type based on address bus size.
#if     (CPU_CFG_ADDR_SIZE == CPU_WORD_SIZE_32)
typedef CPU_INT32U CPU_ADDR;
#elif   (CPU_CFG_ADDR_SIZE == CPU_WORD_SIZE_16)
typedef CPU_INT16U CPU_ADDR;
#else
typedef CPU_INT08U CPU_ADDR;
#endif

//                                                                 CPU data    type based on data    bus size.
#if     (CPU_CFG_DATA_SIZE == CPU_WORD_SIZE_32)
typedef CPU_INT32U CPU_DATA;
#elif   (CPU_CFG_DATA_SIZE == CPU_WORD_SIZE_16)
typedef CPU_INT16U CPU_DATA;
#else
typedef CPU_INT08U CPU_DATA;
#endif

typedef CPU_DATA CPU_ALIGN;                                     // Defines CPU data-word-alignment size.
typedef CPU_ADDR CPU_SIZE_T;                                    // Defines CPU standard 'size_t'   size.

/********************************************************************************************************
 *                                           CPU STACK CONFIGURATION
 *
 * @note     (1) Configure CPU_CFG_STK_GROWTH in 'cpu_port.h' with CPU's stack growth order :
 *
 *               (a) CPU_STK_GROWTH_LO_TO_HI     CPU stack pointer increments to the next higher  stack
 *                                                   memory address after data is pushed onto the stack
 *               (b) CPU_STK_GROWTH_HI_TO_LO     CPU stack pointer decrements to the next lower   stack
 *                                                   memory address after data is pushed onto the stack
 *
 *           (2) Configure CPU_CFG_STK_ALIGN_BYTES with the highest minimum alignement required for
 *               cpu stacks.
 *
 *               (a) ARM Procedure Calls Standard requires an 8 bytes stack alignment.
 *******************************************************************************************************/

#define  CPU_CFG_STK_GROWTH       CPU_STK_GROWTH_HI_TO_LO       // Defines CPU stack growth order (see Note #1).

#define  CPU_CFG_STK_ALIGN_BYTES  (8u)                          // Defines CPU stack alignment in bytes. (see Note #2).

typedef CPU_INT32U CPU_STK;                                     // Defines CPU stack data type.
typedef CPU_ADDR CPU_STK_SIZE;                                  // Defines CPU stack size data type.

/********************************************************************************************************
 *                                                DEPRECATED
 *                                       CRITICAL SECTION CONFIGURATION
 *
 * @note     (1) Configure CPU_CFG_CRITICAL_METHOD with CPU's/compiler's critical section method :
 *
 *                                                       Enter/Exit critical sections by ...
 *
 *                   CPU_CRITICAL_METHOD_INT_DIS_EN      Disable/Enable interrupts
 *                   CPU_CRITICAL_METHOD_STATUS_STK      Push/Pop       interrupt status onto stack
 *                   CPU_CRITICAL_METHOD_STATUS_LOCAL    Save/Restore   interrupt status to local variable
 *
 *               (a) CPU_CRITICAL_METHOD_INT_DIS_EN  is NOT a preferred method since it does NOT support
 *                   multiple levels of interrupts.  However, with some CPUs/compilers, this is the only
 *                   available method.
 *
 *               (b) CPU_CRITICAL_METHOD_STATUS_STK    is one preferred method since it supports multiple
 *                   levels of interrupts.  However, this method assumes that the compiler provides C-level
 *                   &/or assembly-level functionality for the following :
 *
 *                       ENTER CRITICAL SECTION :
 *                       (1) Push/save   interrupt status onto a local stack
 *                       (2) Disable     interrupts
 *
 *                       EXIT  CRITICAL SECTION :
 *                       (3) Pop/restore interrupt status from a local stack
 *
 *               (c) CPU_CRITICAL_METHOD_STATUS_LOCAL  is one preferred method since it supports multiple
 *                   levels of interrupts.  However, this method assumes that the compiler provides C-level
 *                   &/or assembly-level functionality for the following :
 *
 *                       ENTER CRITICAL SECTION :
 *                       (1) Save    interrupt status into a local variable
 *                       (2) Disable interrupts
 *
 *                       EXIT  CRITICAL SECTION :
 *                       (3) Restore interrupt status from a local variable
 *
 * @note     (2) Critical section macro's most likely require inline assembly.  If the compiler does NOT
 *               allow inline assembly in C source files, critical section macro's MUST call an assembly
 *               subroutine defined in a 'cpu_a.asm' file located in the following software directory :
 *
 *                   \<CPU-Compiler Directory>\<cpu>\<compiler>\
 *
 *                       where
 *                               <CPU-Compiler Directory>    directory path for common   CPU-compiler software
 *                               <cpu>                       directory name for specific CPU
 *                               <compiler>                  directory name for specific compiler
 *
 * @note     (3) (a) To save/restore interrupt status, a local variable 'cpu_sr' of type 'CPU_SR' MAY need
 *                   to be declared (e.g. if 'CPU_CRITICAL_METHOD_STATUS_LOCAL' method is configured).
 *
 *                   (1) 'cpu_sr' local variable SHOULD be declared via the CPU_SR_ALLOC() macro which, if
 *                           used, MUST be declared following ALL other local variables.
 *
 *                           Example :
 *
 *                           void  Fnct (void)
 *                           {
 *                               CPU_INT08U  val_08;
 *                               CPU_INT16U  val_16;
 *                               CPU_INT32U  val_32;
 *                               CPU_SR_ALLOC();         MUST be declared after ALL other local variables
 *                                   :
 *                                   :
 *                           }
 *
 * @note     (4) (a) The CPU CRITICAL sections are deprecated and now rely on the em_core CRITICAL sections
 *                   from the em_core.h file. The user should call directly em_core CRITICAL sections.
 *                   These sections prevent your code to be interrupted by any ISR or exception by setting
 *                   or clearing the PRIMASK register.
 *
 *                   Example :
 *                   void  Fnct (void)
 *                   {
 *                     CORE_DECLARE_IRQ_STATE;
 *                     CORE_ENTER_CRITICAL();
 *                     {
 *                       yourcode;
 *                     }
 *                     CORE_EXIT_CRITICAL();
 *                   }
 *
 *               (b) If the user doesn't wants to disable every ISRs and exceptions, em_core ATOMIC section
 *                   macros should be used. These sections prevent your code to be interrupted by any ISR
 *                   with a priority below the BASEPRI register value. But The user will have to take care
 *                   of setting the ISR priorities and the BASEPRI value accordingly.
 *******************************************************************************************************/
//                                                                 Configure CPU critical method      (see Note #1) :
#define  CPU_CFG_CRITICAL_METHOD    CPU_CRITICAL_METHOD_STATUS_LOCAL

typedef CPU_INT32U CPU_SR;                                      // Defines   CPU status register size.

//                                                                 Allocates CPU status register word (see Note #3a).
#if     (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
#define  CPU_SR_ALLOC()             CORE_DECLARE_IRQ_STATE
#else
#define  CPU_SR_ALLOC()
#endif

#define  CPU_INT_DIS()          CORE_ENTER_CRITICAL()           // Save    CPU status word & disable interrupts.
#define  CPU_INT_EN()           CORE_EXIT_CRITICAL()            // Restore CPU status word.

#ifdef   CPU_CFG_INT_DIS_MEAS_EN
//                                                                 Disable interrupts, ...
//                                                                 & start interrupts disabled time measurement.
#define  CPU_CRITICAL_ENTER()  do { CORE_ENTER_CRITICAL(); \
                                    CPU_IntDisMeasStart(); }  while (0)
//                                                                 Stop & measure   interrupts disabled time,
//                                                                 ...  & re-enable interrupts.
#define  CPU_CRITICAL_EXIT()   do { CPU_IntDisMeasStop(); \
                                    CORE_EXIT_CRITICAL(); }  while (0)

#else

#define  CPU_CRITICAL_ENTER()   CORE_ENTER_CRITICAL()           // Disable   interrupts.
#define  CPU_CRITICAL_EXIT()    CORE_EXIT_CRITICAL()            // Re-enable interrupts.

#endif

/********************************************************************************************************
 *                                       MEMORY BARRIERS CONFIGURATION
 *
 * @note     (1) (a) Configure memory barriers if required by the architecture.
 *
 *                   CPU_MB      Full memory barrier.
 *                   CPU_RMB     Read (Loads) memory barrier.
 *                   CPU_WMB     Write (Stores) memory barrier.
 *******************************************************************************************************/

#define  CPU_MB()       __asm__ __volatile__ ("dsb" : : : "memory")
#define  CPU_RMB()      __asm__ __volatile__ ("dsb" : : : "memory")
#define  CPU_WMB()      __asm__ __volatile__ ("dsb" : : : "memory")

/********************************************************************************************************
 *                                       CPU COUNT ZEROS CONFIGURATION
 *
 * @note     (1) (a) Configure CPU_CFG_LEAD_ZEROS_ASM_PRESENT  to define count leading  zeros bits
 *                   function(s) in :
 *
 *                   (1) 'cpu_a.asm',  if CPU_CFG_LEAD_ZEROS_ASM_PRESENT       #define'd in 'cpu_port.h'
 *                                           to enable assembly-optimized function(s)
 *
 *                   (2) 'cpu_core.c', if CPU_CFG_LEAD_ZEROS_ASM_PRESENT   NOT #define'd in 'cpu_port.h'
 *                                           to enable C-source-optimized function(s) otherwise
 *
 *               (b) Configure CPU_CFG_TRAIL_ZEROS_ASM_PRESENT to define count trailing zeros bits
 *                   function(s) in :
 *
 *                   (1) 'cpu_a.asm',  if CPU_CFG_TRAIL_ZEROS_ASM_PRESENT      #define'd in 'cpu_port.h'
 *                                           to enable assembly-optimized function(s)
 *
 *                   (2) 'cpu_core.c', if CPU_CFG_TRAIL_ZEROS_ASM_PRESENT  NOT #define'd in 'cpu_port.h'
 *                                           to enable C-source-optimized function(s) otherwise
 *******************************************************************************************************/

//                                                                 Configure CPU count leading  zeros bits assembly-version (see Note #1a).
#define  CPU_CFG_LEAD_ZEROS_ASM_PRESENT

//                                                                 Configure CPU count trailing zeros bits assembly-version (see Note #1b).
#define  CPU_CFG_TRAIL_ZEROS_ASM_PRESENT

/********************************************************************************************************
 *                                     CPU REVERSE BIT CONFIGURATION
 * @note     (1) (a) Configure CPU_CFG_REVERSE_BIT_ASM_PRESENT  to define reverse bits
 *                   function(s) in :
 *
 *                   (1) 'cpu_a.asm',  if CPU_CFG_REVERSE_BIT_ASM_PRESENT      #define'd in 'cpu_port.h'
 *                                         to enable assembly-optimized function(s)
 *
 *                   (2) 'cpu_core.c', if CPU_CFG_REVERSE_BIT_ASM_PRESENT  NOT #define'd in 'cpu_port.h'
 *                                         to enable C-source-optimized function(s) otherwise
 *******************************************************************************************************/

#define  CPU_CFG_REVERSE_BIT_ASM_PRESENT

/********************************************************************************************************
 *                                               CPU_BREAK()
 *
 * @note     (1) See 'CPU_BREAK()' in 'cpu.h'.
 *******************************************************************************************************/

#define  CPU_BREAK()    __asm__ __volatile__ ("bkpt #55")

#ifdef __cplusplus
extern  "C" {
#endif

/********************************************************************************************************
 *                                       DEPRECATED FUNCTION PROTOTYPES
 *******************************************************************************************************/

void CPU_IntDis(void);                                          // em_core CRITICAL sections should be used
void CPU_IntEn(void);                                           // to enable and disable interrupts.

CPU_SR CPU_SR_Save(void);
void CPU_SR_Restore(CPU_SR cpu_sr);

void CPU_WaitForInt(void);                                      // cmsis intrinsic function __WFI() should be used.
void CPU_WaitForExcept(void);                                   // cmsis intrinsic function __WFE() should be used.

CPU_DATA CPU_RevBits(CPU_DATA val);

void CPU_BitBandClr(CPU_ADDR   addr,
                    CPU_INT08U bit_nbr);
void CPU_BitBandSet(CPU_ADDR   addr,
                    CPU_INT08U bit_nbr);

#ifdef __cplusplus
}
#endif

/********************************************************************************************************
 *                                           INTERRUPT SOURCES
 *******************************************************************************************************/

#define  CPU_INT_STK_PTR                                   0u
#define  CPU_INT_RESET                                     1u
#define  CPU_INT_NMI                                       2u
#define  CPU_INT_HFAULT                                    3u
#define  CPU_INT_MEM                                       4u
#define  CPU_INT_BUSFAULT                                  5u
#define  CPU_INT_USAGEFAULT                                6u
#define  CPU_INT_RSVD_07                                   7u
#define  CPU_INT_RSVD_08                                   8u
#define  CPU_INT_RSVD_09                                   9u
#define  CPU_INT_RSVD_10                                  10u
#define  CPU_INT_SVCALL                                   11u
#define  CPU_INT_DBGMON                                   12u
#define  CPU_INT_RSVD_13                                  13u
#define  CPU_INT_PENDSV                                   14u
#define  CPU_INT_SYSTICK                                  15u
#define  CPU_INT_EXT0                                     16u

/********************************************************************************************************
 *                                       EXTERNAL INTERRUPT OFFSET
 *******************************************************************************************************/

#define  CPU_INT_EXT_OFFSET                               CPU_INT_EXT0

/********************************************************************************************************
 *                                               CPU REGISTERS
 *******************************************************************************************************/

#define  CPU_REG_NVIC_NVIC           (*((CPU_REG32 *)(0xE000E004)))            // Int Ctrl'er Type Reg.
#define  CPU_REG_NVIC_ST_CTRL        (*((CPU_REG32 *)(0xE000E010)))            // SysTick Ctrl & Status Reg.
#define  CPU_REG_NVIC_ST_RELOAD      (*((CPU_REG32 *)(0xE000E014)))            // SysTick Reload      Value Reg.
#define  CPU_REG_NVIC_ST_CURRENT     (*((CPU_REG32 *)(0xE000E018)))            // SysTick Current     Value Reg.
#define  CPU_REG_NVIC_ST_CAL         (*((CPU_REG32 *)(0xE000E01C)))            // SysTick Calibration Value Reg.

#define  CPU_REG_NVIC_SETEN(n)       (*((CPU_REG32 *)(0xE000E100 + (n) * 4u))) // IRQ Set En Reg.
#define  CPU_REG_NVIC_CLREN(n)       (*((CPU_REG32 *)(0xE000E180 + (n) * 4u))) // IRQ Clr En Reg.
#define  CPU_REG_NVIC_SETPEND(n)     (*((CPU_REG32 *)(0xE000E200 + (n) * 4u))) // IRQ Set Pending Reg.
#define  CPU_REG_NVIC_CLRPEND(n)     (*((CPU_REG32 *)(0xE000E280 + (n) * 4u))) // IRQ Clr Pending Reg.
#define  CPU_REG_NVIC_ACTIVE(n)      (*((CPU_REG32 *)(0xE000E300 + (n) * 4u))) // IRQ Active Reg.
#define  CPU_REG_NVIC_PRIO(n)        (*((CPU_REG32 *)(0xE000E400 + (n) * 4u))) // IRQ Prio Reg.

#define  CPU_REG_NVIC_CPUID          (*((CPU_REG32 *)(0xE000ED00)))            // CPUID Base Reg.
#define  CPU_REG_NVIC_ICSR           (*((CPU_REG32 *)(0xE000ED04)))            // Int Ctrl State  Reg.
#define  CPU_REG_NVIC_VTOR           (*((CPU_REG32 *)(0xE000ED08)))            // Vect Tbl Offset Reg.
#define  CPU_REG_NVIC_AIRCR          (*((CPU_REG32 *)(0xE000ED0C)))            // App Int/Reset Ctrl Reg.
#define  CPU_REG_NVIC_SCR            (*((CPU_REG32 *)(0xE000ED10)))            // System Ctrl Reg.
#define  CPU_REG_NVIC_CCR            (*((CPU_REG32 *)(0xE000ED14)))            // Cfg    Ctrl Reg.
#define  CPU_REG_NVIC_SHPRI1         (*((CPU_REG32 *)(0xE000ED18)))            // System Handlers  4 to  7 Prio.
#define  CPU_REG_NVIC_SHPRI2         (*((CPU_REG32 *)(0xE000ED1C)))            // System Handlers  8 to 11 Prio.
#define  CPU_REG_NVIC_SHPRI3         (*((CPU_REG32 *)(0xE000ED20)))            // System Handlers 12 to 15 Prio.
#define  CPU_REG_NVIC_SHCSR          (*((CPU_REG32 *)(0xE000ED24)))            // System Handler Ctrl & State Reg.
#define  CPU_REG_NVIC_CFSR           (*((CPU_REG32 *)(0xE000ED28)))            // Configurable Fault Status Reg.
#define  CPU_REG_NVIC_HFSR           (*((CPU_REG32 *)(0xE000ED2C)))            // Hard  Fault Status Reg.
#define  CPU_REG_NVIC_DFSR           (*((CPU_REG32 *)(0xE000ED30)))            // Debug Fault Status Reg.
#define  CPU_REG_NVIC_MMFAR          (*((CPU_REG32 *)(0xE000ED34)))            // Mem Manage Addr Reg.
#define  CPU_REG_NVIC_BFAR           (*((CPU_REG32 *)(0xE000ED38)))            // Bus Fault  Addr Reg.
#define  CPU_REG_NVIC_AFSR           (*((CPU_REG32 *)(0xE000ED3C)))            // Aux Fault Status Reg.

#define  CPU_REG_NVIC_PFR0           (*((CPU_REG32 *)(0xE000ED40)))            // Processor Feature Reg 0.
#define  CPU_REG_NVIC_PFR1           (*((CPU_REG32 *)(0xE000ED44)))            // Processor Feature Reg 1.
#define  CPU_REG_NVIC_DFR0           (*((CPU_REG32 *)(0xE000ED48)))            // Debug     Feature Reg 0.
#define  CPU_REG_NVIC_AFR0           (*((CPU_REG32 *)(0xE000ED4C)))            // Aux       Feature Reg 0.
#define  CPU_REG_NVIC_MMFR0          (*((CPU_REG32 *)(0xE000ED50)))            // Memory Model Feature Reg 0.
#define  CPU_REG_NVIC_MMFR1          (*((CPU_REG32 *)(0xE000ED54)))            // Memory Model Feature Reg 1.
#define  CPU_REG_NVIC_MMFR2          (*((CPU_REG32 *)(0xE000ED58)))            // Memory Model Feature Reg 2.
#define  CPU_REG_NVIC_MMFR3          (*((CPU_REG32 *)(0xE000ED5C)))            // Memory Model Feature Reg 3.
#define  CPU_REG_NVIC_ISAFR0         (*((CPU_REG32 *)(0xE000ED60)))            // ISA Feature Reg 0.
#define  CPU_REG_NVIC_ISAFR1         (*((CPU_REG32 *)(0xE000ED64)))            // ISA Feature Reg 1.
#define  CPU_REG_NVIC_ISAFR2         (*((CPU_REG32 *)(0xE000ED68)))            // ISA Feature Reg 2.
#define  CPU_REG_NVIC_ISAFR3         (*((CPU_REG32 *)(0xE000ED6C)))            // ISA Feature Reg 3.
#define  CPU_REG_NVIC_ISAFR4         (*((CPU_REG32 *)(0xE000ED70)))            // ISA Feature Reg 4.
#define  CPU_REG_NVIC_SW_TRIG        (*((CPU_REG32 *)(0xE000EF00)))            // Software Trigger Int Reg.
#define  CPU_REG_NVIC_CPACR          (*((CPU_REG32 *)(0xE000ED88)))            // Coprocessor Access Control Reg.

#define  CPU_REG_MPU_TYPE            (*((CPU_REG32 *)(0xE000ED90)))            // MPU Type Reg.
#define  CPU_REG_MPU_CTRL            (*((CPU_REG32 *)(0xE000ED94)))            // MPU Ctrl Reg.
#define  CPU_REG_MPU_REG_NBR         (*((CPU_REG32 *)(0xE000ED98)))            // MPU Region Nbr Reg.
#define  CPU_REG_MPU_REG_BASE        (*((CPU_REG32 *)(0xE000ED9C)))            // MPU Region Base Addr Reg.
#define  CPU_REG_MPU_REG_ATTR        (*((CPU_REG32 *)(0xE000EDA0)))            // MPU Region Attrib & Size Reg.

#define  CPU_REG_DBG_CTRL            (*((CPU_REG32 *)(0xE000EDF0)))            // Debug Halting Ctrl & Status Reg.
#define  CPU_REG_DBG_SELECT          (*((CPU_REG32 *)(0xE000EDF4)))            // Debug Core Reg Selector Reg.
#define  CPU_REG_DBG_DATA            (*((CPU_REG32 *)(0xE000EDF8)))            // Debug Core Reg Data     Reg.
#define  CPU_REG_DBG_INT             (*((CPU_REG32 *)(0xE000EDFC)))            // Debug Except & Monitor Ctrl Reg.

#define  CPU_REG_SCB_FPCCR           (*((CPU_REG32 *)(0xE000EF34)))            // Floating-Point Context Control Reg.
#define  CPU_REG_SCB_FPCAR           (*((CPU_REG32 *)(0xE000EF38)))            // Floating-Point Context Address Reg.
#define  CPU_REG_SCB_FPDSCR          (*((CPU_REG32 *)(0xE000EF3C)))            // FP Default Status Control Reg.

/********************************************************************************************************
 *                                           CPU REGISTER BITS
 *******************************************************************************************************/

//                                                                 ---------- SYSTICK CTRL & STATUS REG BITS ----------
#define  CPU_REG_NVIC_ST_CTRL_COUNTFLAG           0x00010000
#define  CPU_REG_NVIC_ST_CTRL_CLKSOURCE           0x00000004
#define  CPU_REG_NVIC_ST_CTRL_TICKINT             0x00000002
#define  CPU_REG_NVIC_ST_CTRL_ENABLE              0x00000001

//                                                                 -------- SYSTICK CALIBRATION VALUE REG BITS --------
#define  CPU_REG_NVIC_ST_CAL_NOREF                0x80000000
#define  CPU_REG_NVIC_ST_CAL_SKEW                 0x40000000

//                                                                 -------------- INT CTRL STATE REG BITS -------------
#define  CPU_REG_NVIC_ICSR_NMIPENDSET             0x80000000
#define  CPU_REG_NVIC_ICSR_PENDSVSET              0x10000000
#define  CPU_REG_NVIC_ICSR_PENDSVCLR              0x08000000
#define  CPU_REG_NVIC_ICSR_PENDSTSET              0x04000000
#define  CPU_REG_NVIC_ICSR_PENDSTCLR              0x02000000
#define  CPU_REG_NVIC_ICSR_ISRPREEMPT             0x00800000
#define  CPU_REG_NVIC_ICSR_ISRPENDING             0x00400000
#define  CPU_REG_NVIC_ICSR_RETTOBASE              0x00000800

//                                                                 ------------- VECT TBL OFFSET REG BITS -------------
#define  CPU_REG_NVIC_VTOR_TBLBASE                0x20000000

//                                                                 ------------ APP INT/RESET CTRL REG BITS -----------
#define  CPU_REG_NVIC_AIRCR_ENDIANNESS            0x00008000
#define  CPU_REG_NVIC_AIRCR_SYSRESETREQ           0x00000004
#define  CPU_REG_NVIC_AIRCR_VECTCLRACTIVE         0x00000002
#define  CPU_REG_NVIC_AIRCR_VECTRESET             0x00000001

//                                                                 --------------- SYSTEM CTRL REG BITS ---------------
#define  CPU_REG_NVIC_SCR_SEVONPEND               0x00000010
#define  CPU_REG_NVIC_SCR_SLEEPDEEP               0x00000004
#define  CPU_REG_NVIC_SCR_SLEEPONEXIT             0x00000002

//                                                                 ----------------- CFG CTRL REG BITS ----------------
#define  CPU_REG_NVIC_CCR_STKALIGN                0x00000200
#define  CPU_REG_NVIC_CCR_BFHFNMIGN               0x00000100
#define  CPU_REG_NVIC_CCR_DIV_0_TRP               0x00000010
#define  CPU_REG_NVIC_CCR_UNALIGN_TRP             0x00000008
#define  CPU_REG_NVIC_CCR_USERSETMPEND            0x00000002
#define  CPU_REG_NVIC_CCR_NONBASETHRDENA          0x00000001

//                                                                 ------- SYSTEM HANDLER CTRL & STATE REG BITS -------
#define  CPU_REG_NVIC_SHCSR_USGFAULTENA           0x00040000
#define  CPU_REG_NVIC_SHCSR_BUSFAULTENA           0x00020000
#define  CPU_REG_NVIC_SHCSR_MEMFAULTENA           0x00010000
#define  CPU_REG_NVIC_SHCSR_SVCALLPENDED          0x00008000
#define  CPU_REG_NVIC_SHCSR_BUSFAULTPENDED        0x00004000
#define  CPU_REG_NVIC_SHCSR_MEMFAULTPENDED        0x00002000
#define  CPU_REG_NVIC_SHCSR_USGFAULTPENDED        0x00001000
#define  CPU_REG_NVIC_SHCSR_SYSTICKACT            0x00000800
#define  CPU_REG_NVIC_SHCSR_PENDSVACT             0x00000400
#define  CPU_REG_NVIC_SHCSR_MONITORACT            0x00000100
#define  CPU_REG_NVIC_SHCSR_SVCALLACT             0x00000080
#define  CPU_REG_NVIC_SHCSR_USGFAULTACT           0x00000008
#define  CPU_REG_NVIC_SHCSR_BUSFAULTACT           0x00000002
#define  CPU_REG_NVIC_SHCSR_MEMFAULTACT           0x00000001

//                                                                 -------- CONFIGURABLE FAULT STATUS REG BITS --------
#define  CPU_REG_NVIC_CFSR_DIVBYZERO              0x02000000
#define  CPU_REG_NVIC_CFSR_UNALIGNED              0x01000000
#define  CPU_REG_NVIC_CFSR_NOCP                   0x00080000
#define  CPU_REG_NVIC_CFSR_INVPC                  0x00040000
#define  CPU_REG_NVIC_CFSR_INVSTATE               0x00020000
#define  CPU_REG_NVIC_CFSR_UNDEFINSTR             0x00010000
#define  CPU_REG_NVIC_CFSR_BFARVALID              0x00008000
#define  CPU_REG_NVIC_CFSR_STKERR                 0x00001000
#define  CPU_REG_NVIC_CFSR_UNSTKERR               0x00000800
#define  CPU_REG_NVIC_CFSR_IMPRECISERR            0x00000400
#define  CPU_REG_NVIC_CFSR_PRECISERR              0x00000200
#define  CPU_REG_NVIC_CFSR_IBUSERR                0x00000100
#define  CPU_REG_NVIC_CFSR_MMARVALID              0x00000080
#define  CPU_REG_NVIC_CFSR_MSTKERR                0x00000010
#define  CPU_REG_NVIC_CFSR_MUNSTKERR              0x00000008
#define  CPU_REG_NVIC_CFSR_DACCVIOL               0x00000002
#define  CPU_REG_NVIC_CFSR_IACCVIOL               0x00000001

//                                                                 ------------ HARD FAULT STATUS REG BITS ------------
#define  CPU_REG_NVIC_HFSR_DEBUGEVT               0x80000000
#define  CPU_REG_NVIC_HFSR_FORCED                 0x40000000
#define  CPU_REG_NVIC_HFSR_VECTTBL                0x00000002

//                                                                 ------------ DEBUG FAULT STATUS REG BITS -----------
#define  CPU_REG_NVIC_DFSR_EXTERNAL               0x00000010
#define  CPU_REG_NVIC_DFSR_VCATCH                 0x00000008
#define  CPU_REG_NVIC_DFSR_DWTTRAP                0x00000004
#define  CPU_REG_NVIC_DFSR_BKPT                   0x00000002
#define  CPU_REG_NVIC_DFSR_HALTED                 0x00000001

//                                                                 -------- COPROCESSOR ACCESS CONTROL REG BITS -------
#define  CPU_REG_NVIC_CPACR_CP10_FULL_ACCESS      0x00300000
#define  CPU_REG_NVIC_CPACR_CP11_FULL_ACCESS      0x00C00000

/********************************************************************************************************
 *                                           CPU REGISTER MASK
 *******************************************************************************************************/

#define  CPU_MSK_NVIC_ICSR_VECT_ACTIVE            0x000001FF

/********************************************************************************************************
 *                                           CONFIGURATION ERRORS
 *******************************************************************************************************/

#ifndef  CPU_CFG_ADDR_SIZE
#error  "CPU_CFG_ADDR_SIZE              not #define'd in 'cpu_port.h'               "
#error  "                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_64  64-bit alignment]"

#elif  ((CPU_CFG_ADDR_SIZE != CPU_WORD_SIZE_08) \
  && (CPU_CFG_ADDR_SIZE != CPU_WORD_SIZE_16)    \
  && (CPU_CFG_ADDR_SIZE != CPU_WORD_SIZE_32)    \
  && (CPU_CFG_ADDR_SIZE != CPU_WORD_SIZE_64))
#error  "CPU_CFG_ADDR_SIZE        illegally #define'd in 'cpu_port.h'               "
#error  "                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_64  64-bit alignment]"
#endif

#ifndef  CPU_CFG_DATA_SIZE
#error  "CPU_CFG_DATA_SIZE              not #define'd in 'cpu_port.h'               "
#error  "                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_64  64-bit alignment]"

#elif  ((CPU_CFG_DATA_SIZE != CPU_WORD_SIZE_08) \
  && (CPU_CFG_DATA_SIZE != CPU_WORD_SIZE_16)    \
  && (CPU_CFG_DATA_SIZE != CPU_WORD_SIZE_32)    \
  && (CPU_CFG_DATA_SIZE != CPU_WORD_SIZE_64))
#error  "CPU_CFG_DATA_SIZE        illegally #define'd in 'cpu_port.h'               "
#error  "                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_64  64-bit alignment]"
#endif

#ifndef  CPU_CFG_DATA_SIZE_MAX
#error  "CPU_CFG_DATA_SIZE_MAX          not #define'd in 'cpu_port.h'               "
#error  "                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_64  64-bit alignment]"

#elif  ((CPU_CFG_DATA_SIZE_MAX != CPU_WORD_SIZE_08) \
  && (CPU_CFG_DATA_SIZE_MAX != CPU_WORD_SIZE_16)    \
  && (CPU_CFG_DATA_SIZE_MAX != CPU_WORD_SIZE_32)    \
  && (CPU_CFG_DATA_SIZE_MAX != CPU_WORD_SIZE_64))
#error  "CPU_CFG_DATA_SIZE_MAX    illegally #define'd in 'cpu_port.h'               "
#error  "                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]"
#error  "                         [     ||  CPU_WORD_SIZE_64  64-bit alignment]"
#endif

#if     (CPU_CFG_DATA_SIZE_MAX < CPU_CFG_DATA_SIZE)
#error  "CPU_CFG_DATA_SIZE_MAX    illegally #define'd in 'cpu_port.h' "
#error  "                         [MUST be  >= CPU_CFG_DATA_SIZE]"
#endif

#ifndef  CPU_CFG_ENDIAN_TYPE
#error  "CPU_CFG_ENDIAN_TYPE            not #define'd in 'cpu_port.h'   "
#error  "                         [MUST be  CPU_ENDIAN_TYPE_BIG   ]"
#error  "                         [     ||  CPU_ENDIAN_TYPE_LITTLE]"

#elif  ((CPU_CFG_ENDIAN_TYPE != CPU_ENDIAN_TYPE_BIG) \
  && (CPU_CFG_ENDIAN_TYPE != CPU_ENDIAN_TYPE_LITTLE))
#error  "CPU_CFG_ENDIAN_TYPE      illegally #define'd in 'cpu_port.h'   "
#error  "                         [MUST be  CPU_ENDIAN_TYPE_BIG   ]"
#error  "                         [     ||  CPU_ENDIAN_TYPE_LITTLE]"
#endif

#ifndef  CPU_CFG_STK_GROWTH
#error  "CPU_CFG_STK_GROWTH             not #define'd in 'cpu_port.h'    "
#error  "                         [MUST be  CPU_STK_GROWTH_LO_TO_HI]"
#error  "                         [     ||  CPU_STK_GROWTH_HI_TO_LO]"

#elif  ((CPU_CFG_STK_GROWTH != CPU_STK_GROWTH_LO_TO_HI) \
  && (CPU_CFG_STK_GROWTH != CPU_STK_GROWTH_HI_TO_LO))
#error  "CPU_CFG_STK_GROWTH       illegally #define'd in 'cpu_port.h'    "
#error  "                         [MUST be  CPU_STK_GROWTH_LO_TO_HI]"
#error  "                         [     ||  CPU_STK_GROWTH_HI_TO_LO]"
#endif

#ifndef  CPU_CFG_CRITICAL_METHOD
#error  "CPU_CFG_CRITICAL_METHOD        not #define'd in 'cpu_port.h'             "
#error  "                         [MUST be  CPU_CRITICAL_METHOD_INT_DIS_EN  ]"
#error  "                         [     ||  CPU_CRITICAL_METHOD_STATUS_STK  ]"
#error  "                         [     ||  CPU_CRITICAL_METHOD_STATUS_LOCAL]"

#elif  ((CPU_CFG_CRITICAL_METHOD != CPU_CRITICAL_METHOD_INT_DIS_EN) \
  && (CPU_CFG_CRITICAL_METHOD != CPU_CRITICAL_METHOD_STATUS_STK)    \
  && (CPU_CFG_CRITICAL_METHOD != CPU_CRITICAL_METHOD_STATUS_LOCAL))
#error  "CPU_CFG_CRITICAL_METHOD  illegally #define'd in 'cpu_port.h'             "
#error  "                         [MUST be  CPU_CRITICAL_METHOD_INT_DIS_EN  ]"
#error  "                         [     ||  CPU_CRITICAL_METHOD_STATUS_STK  ]"
#error  "                         [     ||  CPU_CRITICAL_METHOD_STATUS_LOCAL]"
#endif

/********************************************************************************************************
 ********************************************************************************************************
 *                                               MODULE END
 ********************************************************************************************************
 *******************************************************************************************************/

#ifdef __cplusplus
}
#endif

#endif // End of CPU module include.
