// Seed: 762038432
module module_0 (
    id_1
);
  input wire id_1;
  tri id_2, id_3;
  assign id_3 = 1 <-> -1'd0;
  parameter id_5 = -1'b0;
  always
    if (id_4)
      do begin : LABEL_0
        id_3 = id_5;
      end while (-1 / id_4 | 1 && id_4);
    else id_4 = 1;
  initial begin : LABEL_0
    if (id_1) begin : LABEL_0$display
      ;
    end
  end
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    output wire  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    output tri   id_5,
    output wire  id_6,
    input  uwire id_7,
    input  wor   id_8,
    output wor   id_9,
    output tri   id_10
);
  assign id_5 = "" ^ -1;
  uwire id_12;
  assign id_3 = ~id_12;
  module_0 modCall_1 (id_12);
  assign id_0 = id_8;
  assign id_9 = -1;
  wire id_13;
endmodule
