SR:C04-MG{zPSC1:Chan1}dcct1_gain,1.007733,1.0,1.0
SR:C04-MG{zPSC1:Chan1}dcct2_gain,1.007694,1.0,1.0
SR:C04-MG{zPSC1:Chan2}dcct1_gain,1.008110,1.0,1.0
SR:C04-MG{zPSC1:Chan2}dcct2_gain,1.008105,1.0,1.0
SR:C04-MG{zPSC1:Chan3}dcct1_gain,1.000000,1.0,1.0
SR:C04-MG{zPSC1:Chan3}dcct2_gain,1.000000,1.0,1.0
SR:C04-MG{zPSC1:Chan4}dcct1_gain,1.011583,1.0,1.0
SR:C04-MG{zPSC1:Chan4}dcct2_gain,1.008193,1.0,1.0
SR:C04-MG{zPSC1:Chan1}dac_rdbck_gain,0.998176,1.0,1.0
SR:C04-MG{zPSC1:Chan1}volt_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan1}gnd_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan1}spare_gain,1.004,1.0,1.0
SR:C04-MG{zPSC1:Chan1}reg_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan1}error_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan2}dac_rdbck_gain,0.999731,1.0,1.0
SR:C04-MG{zPSC1:Chan2}volt_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan2}gnd_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan2}spare_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan2}reg_gain,1.00,1.0,1.0
SR:C04-MG{zPSC1:Chan2}error_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan3}dac_rdbck_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan3}volt_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan3}gnd_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan3}spare_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan3}reg_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan3}error_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan4}dac_rdbck_gain,1.003138,1.0,1.00
SR:C04-MG{zPSC1:Chan4}volt_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan4}gnd_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan4}spare_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan4}reg_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan4}error_gain,1.000,1.0,1.0
SR:C04-MG{zPSC1:Chan1}dac_gain,0.999806,1.0,1.0
SR:C04-MG{zPSC1:Chan2}dac_gain,0.999731,1.0,1.0
SR:C04-MG{zPSC1:Chan3}dac_gain,1.0,1.0,1.0
SR:C04-MG{zPSC1:Chan4}dac_gain,0.996019,1.0,1.0
SR:C04-MG{zPSC1:Chan1}dcct1_offset,-0.006620,13107.2,1.2
SR:C04-MG{zPSC1:Chan1}dcct2_offset,-0.008070,13107.2,1.2
SR:C04-MG{zPSC1:Chan2}dcct1_offset,-0.004810,13107.2,1.2
SR:C04-MG{zPSC1:Chan2}dcct2_offset,-0.008140,13107.2,1.2
SR:C04-MG{zPSC1:Chan3}dcct1_offset,-0.000000,13107.2,1.2
SR:C04-MG{zPSC1:Chan3}dcct2_offset,-0.000000,13107.2,1.2
SR:C04-MG{zPSC1:Chan4}dcct1_offset,-0.008410,13107.2,1.2
SR:C04-MG{zPSC1:Chan4}dcct2_offset,-0.006190,13107.2,1.2
SR:C04-MG{zPSC1:Chan1}dac_rdbck_offset,-0.002280,3276.7,1.2
SR:C04-MG{zPSC1:Chan1}volt_offset,0.000,3276.7,1.9
SR:C04-MG{zPSC1:Chan1}gnd_offset,0.000,3276.7,10.0
SR:C04-MG{zPSC1:Chan1}spare_offset,0.000,3276.7,5.0
SR:C04-MG{zPSC1:Chan1}reg_offset,0.000,3276.7,1.0
SR:C04-MG{zPSC1:Chan1}error_offset,0.000,3276.7,1.0
SR:C04-MG{zPSC1:Chan2}dac_rdbck_offset,-0.003860,3276.7,1.2
SR:C04-MG{zPSC1:Chan2}volt_offset,0.0,3276.7,1.9
SR:C04-MG{zPSC1:Chan2}gnd_offset,0,3276.7,10.0
SR:C04-MG{zPSC1:Chan2}spare_offset,0,3276.7,5.0
SR:C04-MG{zPSC1:Chan2}reg_offset,0,3276.7,1.0
SR:C04-MG{zPSC1:Chan2}error_offset,0.0,3276.7,1.0
SR:C04-MG{zPSC1:Chan3}dac_rdbck_offset,0.000000,3276.7,1.2
SR:C04-MG{zPSC1:Chan3}volt_offset,0.0,3276.7,1.9
SR:C04-MG{zPSC1:Chan3}gnd_offset,0,3276.7,10.0
SR:C04-MG{zPSC1:Chan3}spare_offset,0,3276.7,5.0
SR:C04-MG{zPSC1:Chan3}reg_offset,0,3276.7,1.0
SR:C04-MG{zPSC1:Chan3}error_offset,0.0,3276.7,1.0
SR:C04-MG{zPSC1:Chan4}dac_rdbck_offset,0.000210,3276.7,1.2
SR:C04-MG{zPSC1:Chan4}volt_offset,0.0,3276.7,1.9
SR:C04-MG{zPSC1:Chan4}gnd_offset,0.0,3276.7,10.0
SR:C04-MG{zPSC1:Chan4}spare_offset,0.0,3276.7,5.0
SR:C04-MG{zPSC1:Chan4}reg_offset,0.00,3276.7,1.0
SR:C04-MG{zPSC1:Chan4}error_offset,0.000,3276.7,1.0
SR:C04-MG{zPSC1:Chan1}dac_offset,-0.000519,13107.2,1.2
SR:C04-MG{zPSC1:Chan2}dac_offset,0.003860,13107.2,1.2
SR:C04-MG{zPSC1:Chan3}dac_offset,0.0000000,13107.2,1.2
SR:C04-MG{zPSC1:Chan4}dac_offset,-0.001890,13107.2,1.2
SR:C04-MG{zPSC1:Chan1}OvcThresh1-sp,10,13107.2,1.2
SR:C04-MG{zPSC1:Chan1}OvcThresh2-sp,10,13107.2,1.2
SR:C04-MG{zPSC1:Chan1}OvvThresh-sp,10,3276.7,1.9
SR:C04-MG{zPSC1:Chan1}RegConErr-sp,0.04,3276.7,0.003
SR:C04-MG{zPSC1:Chan1}RegConErrGlitchFlag-sp,0.04,3276.7,0.003
SR:C04-MG{zPSC1:Chan1}IgndThresh-sp,30.0,3276.7,10.0
SR:C04-MG{zPSC1:Chan2}OvcThresh1-sp,10,13107.2,1.2
SR:C04-MG{zPSC1:Chan2}OvcThresh2-sp,10,13107.2,1.2
SR:C04-MG{zPSC1:Chan2}OvvThresh-sp,10,3276.7,1.9
SR:C04-MG{zPSC1:Chan2}RegConErr-sp,0.04,3276.7,0.003
SR:C04-MG{zPSC1:Chan2}RegConErrGlitchFlag-sp,0.04,3276.7,0.003
SR:C04-MG{zPSC1:Chan2}IgndThresh-sp,30,3276.7,10.0
SR:C04-MG{zPSC1:Chan3}OvcThresh1-sp,10,13107.2,1.2
SR:C04-MG{zPSC1:Chan3}OvcThresh2-sp,10,13101.2,1.2
SR:C04-MG{zPSC1:Chan3}OvvThresh-sp,10,3276.7,1.9
SR:C04-MG{zPSC1:Chan3}RegConErr-sp,0.04,3276.7,0.003
SR:C04-MG{zPSC1:Chan3}RegConErrGlitchFlag-sp,0.04,3276.7,0.003
SR:C04-MG{zPSC1:Chan3}IgndThresh-sp,30,3276.7,10.0
SR:C04-MG{zPSC1:Chan4}OvcThresh1-sp,10,13107.2,1.2
SR:C04-MG{zPSC1:Chan4}OvcThresh2-sp,10,13107.2,1.2
SR:C04-MG{zPSC1:Chan4}OvvThresh-sp,10,3276.7,1.9
SR:C04-MG{zPSC1:Chan4}RegConErr-sp,0.04,3276.7,0.003
SR:C04-MG{zPSC1:Chan4}RegConErrGlitchFlag-sp,0.04,3276.7,0.003
SR:C04-MG{zPSC1:Chan4}IgndThresh-sp,30,3276.7,10.0
