module counter
#
(
	parameter CNT_MA = 25'd24_999_999,	//位宽需要25位二进制，如果我用10进制还要25位吗？
)
(
	input wire sys_clk,
	input wire sys_rst_n,
	
	output reg led_out
);


reg [24:0] cnt;

always@(posedge sys_clk or negedge sys_rst_n)
	if(!sys_rst_n)
		cnt <= 25'b0;
	else if(cnt == CNT_MA)
		cnt <= 25'b0;
	else
		cnt <= cnt + 25'd1;
		
always@(posedge sys_clk or negedge sys_rst_n)
	if(!sys_rst_n)
		led_out <= 1'b0;
	else 	if(cnt == CNT_MA)
		led_out <= ~led_out;
	else	
		led_out <= led_out;

endmodule
		





endmodule