<profile>

<section name = "Vivado HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s'" level="0">
<item name = "Date">Tue Nov 28 14:13:56 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.616 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">23, 24, 0.230 us, 0.240 us, 23, 24, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_fu_499">dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s, 16, 17, 0.160 us, 0.170 us, 16, 16, loop rewind(delay=0 initiation interval(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DataPrepare">4, 4, 2, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">18, 78, 2701, 4946, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 231, -</column>
<column name="Register">-, -, 1038, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, 2, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_fu_499">dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s, 18, 78, 2701, 4946, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_in_fu_543_p2">+, 0, 0, 11, 3, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op194">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op76">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln36_fu_537_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="data_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="i_in_0_reg_488">9, 2, 3, 6</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="data_24_V_1_fu_338">32, 0, 32, 0</column>
<column name="data_24_V_2_fu_370">32, 0, 32, 0</column>
<column name="data_24_V_3_fu_402">32, 0, 32, 0</column>
<column name="data_24_V_fu_306">32, 0, 32, 0</column>
<column name="data_25_V_1_fu_342">32, 0, 32, 0</column>
<column name="data_25_V_2_fu_374">32, 0, 32, 0</column>
<column name="data_25_V_3_fu_406">32, 0, 32, 0</column>
<column name="data_25_V_fu_310">32, 0, 32, 0</column>
<column name="data_26_V_1_fu_346">32, 0, 32, 0</column>
<column name="data_26_V_2_fu_378">32, 0, 32, 0</column>
<column name="data_26_V_3_fu_410">32, 0, 32, 0</column>
<column name="data_26_V_fu_314">32, 0, 32, 0</column>
<column name="data_27_V_1_fu_350">32, 0, 32, 0</column>
<column name="data_27_V_2_fu_382">32, 0, 32, 0</column>
<column name="data_27_V_3_fu_414">32, 0, 32, 0</column>
<column name="data_27_V_fu_318">32, 0, 32, 0</column>
<column name="data_28_V_1_fu_354">32, 0, 32, 0</column>
<column name="data_28_V_2_fu_386">32, 0, 32, 0</column>
<column name="data_28_V_3_fu_418">32, 0, 32, 0</column>
<column name="data_28_V_fu_322">32, 0, 32, 0</column>
<column name="data_29_V_1_fu_358">32, 0, 32, 0</column>
<column name="data_29_V_2_fu_390">32, 0, 32, 0</column>
<column name="data_29_V_3_fu_422">32, 0, 32, 0</column>
<column name="data_29_V_fu_326">32, 0, 32, 0</column>
<column name="data_30_V_1_fu_362">32, 0, 32, 0</column>
<column name="data_30_V_2_fu_394">32, 0, 32, 0</column>
<column name="data_30_V_3_fu_426">32, 0, 32, 0</column>
<column name="data_30_V_fu_330">32, 0, 32, 0</column>
<column name="data_31_V_1_fu_366">32, 0, 32, 0</column>
<column name="data_31_V_2_fu_398">32, 0, 32, 0</column>
<column name="data_31_V_3_fu_430">32, 0, 32, 0</column>
<column name="data_31_V_fu_334">32, 0, 32, 0</column>
<column name="grp_dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_fu_499_ap_start_reg">1, 0, 1, 0</column>
<column name="i_in_0_reg_488">3, 0, 3, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln203_reg_1124">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;32,16,5,3,0&gt;,10u&gt;,config9&gt;, return value</column>
<column name="data_stream_V_data_0_V_dout">in, 32, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_empty_n">in, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_read">out, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_1_V_dout">in, 32, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_empty_n">in, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_read">out, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_2_V_dout">in, 32, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_empty_n">in, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_read">out, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_3_V_dout">in, 32, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_empty_n">in, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_read">out, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_4_V_dout">in, 32, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_empty_n">in, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_read">out, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_5_V_dout">in, 32, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_empty_n">in, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_read">out, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_6_V_dout">in, 32, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_empty_n">in, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_read">out, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_7_V_dout">in, 32, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_empty_n">in, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_read">out, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_0_V_din">out, 32, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 32, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 32, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 32, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 32, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 32, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 32, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 32, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 32, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 32, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
</table>
</item>
</section>
</profile>
