
*** Running vivado
    with args -log Clock.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Clock.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Clock.tcl -notrace
Command: link_design -top Clock -part xc7a100tcsg324-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-2L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1013.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc]
Finished Parsing XDC File [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.875 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net AN_OBUF[4] has multiple drivers: utt/AN_OBUF[4]_inst_i_1/O, and AN_OBUF[4]_inst_i_2/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net AN_OBUF[6] has multiple drivers: utt/AN_OBUF[6]_inst_i_1/O, and AN_OBUF[6]_inst_i_2/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net utt/AN_OBUF[0] has multiple drivers: div500ms/AN_OBUF[0]_inst_i_1/O, and utt/AN_OBUF[0]_inst_i_2/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net utt/AN_OBUF[1] has multiple drivers: div500ms/AN_OBUF[1]_inst_i_1/O, and utt/AN_OBUF[1]_inst_i_2/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net utt/AN_OBUF[2] has multiple drivers: div500ms/AN_OBUF[2]_inst_i_1/O, and utt/AN_OBUF[2]_inst_i_2/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net utt/AN_OBUF[3] has multiple drivers: div500ms/AN_OBUF[3]_inst_i_1/O, and utt/AN_OBUF[3]_inst_i_2/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net utt/AN_OBUF[5] has multiple drivers: div500ms/AN_OBUF[5]_inst_i_1/O, and utt/AN_OBUF[5]_inst_i_2/O.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net utt/AN_OBUF[7] has multiple drivers: div500ms/AN_OBUF[7]_inst_i_1/O, and utt/AN_OBUF[7]_inst_i_2/O.
INFO: [Project 1-461] DRC finished with 8 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1013.875 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 9 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 19:23:17 2023...
