<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html;
      charset=windows-1252">
    <title>Fast Protection Support</title>
  </head>
  <body>
    <h1>Introduction</h1>
    This document describes the EPICS database records and IOC start up
    script commands associated with the FPGA-based fast protection
    system.<span style="font-weight: bold;"></span>&nbsp; The protection
    system consists of a mitigation node and one or more acquisition
    nodes.&nbsp; Only the mitigation node communicates directly with the
    IOC.&nbsp; The support module is distributed with a script to ease
    the generation of the EPICS database.
    <p></p>
    <h1>Database Development </h1>
    <p>All record names begin with the macros <span style="font-family:
        monospace;">$(P)$(R)</span>.&nbsp; Only the portions of the
      record name following these macros are shown in the following
      tables.<br>
    </p>
    <p>The support module database is built from a substitutions file
      that is produced by the makeSubs.py script in the fast protection
      support module &lt;TOP&gt;/FastProtectSup/Db
      directory.&nbsp;&nbsp; To build the database first edit this
      script and specify the number of mitigation outputs and number of
      acquisition nodes per link in your protection system.&nbsp; Then
      run 'make clean ; make' to build the driver, database and example
      IOC. </p>
    <h2>Mitigation Output Control<br>
    </h2>
    There is a single longout record, "$(P)$(R)EnableOutput" used to
    control the mitigation outputs.&nbsp; Each bit in the value written
    to this record corresponds to one mitigation output.&nbsp; The least
    significant bit of the value corresponds to mitigation output 00,
    the next-most significant bit to mitigation output 01 and so
    on.&nbsp; Writing a ‘1’ attempts to set the corresponding mitigation
    output.&nbsp; If all required interlock inputs are in the correct
    state the FPGA will set the output&nbsp; ‘TRUE’.&nbsp; Writing a ‘0’
    to a given bit position has no effect.<br>
    <h2>Per-Output Records<br>
    </h2>
    There are two waveform records and one binary input record
    associated with each mitigation output.&nbsp; The binary input
    record reflects the state of the mitigation output and the waveform
    records define the ‘good’ state of each of the 2560 possible
    interlock inputs and whether or not that interlock's state is to be
    considered in the evaluation of the ‘good’/‘fault’ state of the
    output.&nbsp; The record data type is ‘LONG’ so each array element
    corresponds to 32 interlock inputs and there are 80 array elements
    in the waveform record.&nbsp; The least significant bit of the first
    array element corresponds to interlock input 0 and the most
    significant bit of the first array element corresponds to interlock
    input 31. The least significant bit of the second array element
    corresponds to interlock input 32 and so on upwards until the most
    significant bit of the final array element (element index 79)
    corresponds to interlock input 2559.<br>
    <br>
    The interlock inputs are mapped to acquisition nodes inputs as
    described by the following expression:<br>
    <blockquote>Interlock_Number = (((Node × 8) + Link) × 64) +
      Acquisition_Node_Input_Number<br>
    </blockquote>
    where the Node number ranges from 0 through 4, the Link number
    ranges from 0 through 7, and the Acquisition node input number
    ranges from 0 through 63.&nbsp; In each link the acquisition node
    connected directly to the mitigation node is ‘node 0’ in that
    link.&nbsp; The acquisition node connected to ‘node 0’&nbsp; is
    ‘node 1’ and so on.<br>
    <h3>‘Good State’ waveform record </h3>
    The waveform record with NAME="$(P)$(R)O<i>xx</i><i></i>GoodState<span
      style="font-style: italic;"></span>", where <i>xx</i> is the
    mitigation output number, beginning at 00,&nbsp; specifies the state
    in which each interlock input is in the ‘good’ (non-fault)
    state.&nbsp; Set OUT="@asyn($(PORT) 0x00<span style="font-style:
      italic;">hh</span> 0)", where $(PORT) expands to the port name in
    the fastProtectConfigure command and <span style="font-style:
      italic;">hh</span> is the hexadecimal equivalent of the mitigation
    output number <span style="font-style: italic;">xx</span><span
      style="font-style: italic;"></span>.<br>
    <br>
    <h3>‘Important’ waveform record </h3>
    The waveform record with NAME="$(P)$(R)O<i>xx</i>Important<span
      style="font-style: italic;"></span>", where <i>xx</i> is the
    mitigation output number, beginning at 00,&nbsp; specifies which
    interlock input take part in the evaluation of the mitigation
    output.&nbsp; A ‘1’ bit indicates that the state of the
    corresponding input is to be used in the evaluation.&nbsp; Set
    OUT="@asyn($(PORT) 0x01<span style="font-style: italic;">hh</span>
    0)", where $(PORT) expands to the port name in the
    fastProtectConfigure command and <span style="font-style: italic;">hh</span>
    is the hexadecimal equivalent of the mitigation output number <span
      style="font-style: italic;">xx</span><span style="font-style:
      italic;"></span>.<br>
    <br>
    <h3>Mitigation output state<br>
    </h3>
    <h3> </h3>
    The binary input record with NAME="$(P)$(R)Mitigate<i>xx</i><span
      style="font-style: italic;"></span>", where <i>xx</i> is the
    mitigation output number tracks the mitigation output state.&nbsp;
    Set SCAN="I/O Intr", INP="@asyn($(PORT) 0x10<span style="font-style:
      italic;">hh</span> 0)", where $(PORT) expands to the port name in
    the fastProtectConfigure command and <span style="font-style:
      italic;">hh</span> is the hexadecimal equivalent of the mitigation
    output number <span style="font-style: italic;">xx</span><span
      style="font-style: italic;"></span>.<br>
    <h2>Interlock Monitors</h2>
    There are up to 2560 binary input records showing the state of the
    interlock inputs.&nbsp; Record names are of the form L<i>xI</i>N<i>y</i>I<i>ii</i>,
    where <i>x</i> is the link number (0-7), <i>y</i> is the node
    number (0-5) on that link, and <i>ii</i> is the interlock input
    (0-63) on that node.&nbsp; Set SCAN="I/O Intr" and DTYP=asynInt32.<br>
    <h2>Acquisition Node Monitors</h2>
    There are three long input records which together form a bit map
    indicating the set of acquisition nodes from which the mitigation
    node has not received data within the past couple of
    microseconds.&nbsp; A bit with a value of 0 indicates that the data
    from the corresponding node is up to date.&nbsp; A bit with a value
    of 1 indicates that the data from the corresponding node is out of
    date.&nbsp; Set SCAN="I/O Intr" and DTYP=asynInt32.&nbsp; <br>
    <br>
    <table style=" text-align: left; width: 80%; margin-left: auto;
      margin-right: auto;" border="1" cellpadding="2" cellspacing="2">
      <tbody>
        <tr>
          <td style="text-align: center;" align="center" valign="middle"><span
              style="font-weight: bold;">Name</span><br>
          </td>
          <td align="center" valign="middle"><b>ASYN</b><b><br>
            </b><b>Subaddress</b><br>
          </td>
          <th style="vertical-align: middle; text-align: center;">Description<br>
          </th>
        </tr>
        <tr>
          <td style="text-align: center;" align="center" valign="middle">StaleNodes15_00<br>
          </td>
          <td align="center" valign="middle">0x501EA<br>
          </td>
          <td style="text-align: left;">Least significant bit (bit 0)
            indicate status of data from link 0, node 0,&nbsp; next most
            significant bit (bit 1) indicates status of data from link
            1, node 0 on till bit 8 which indicates the status of data
            from link 0, node 1, and so on until bit 15 which indicates
            the status of data from link 7, node 1. </td>
        </tr>
        <tr>
          <td style="text-align: center;" align="center" valign="middle">StaleNodes31_16</td>
          <td align="center" valign="middle">0x501EB<br>
          </td>
          <td style="text-align: left;">Least significant bit (bit 0)
            indicate status of data from link 0, node 2,&nbsp; next most
            significant bit (bit 1) indicates status of data from link
            1, node 2 on till bit 8 which indicates the status of data
            from link 0, node 3, and so on until bit 15 which indicates
            the status of data from link 7, node 3. </td>
        </tr>
        <tr>
          <td style="text-align: center;" align="center" valign="middle">StaleNodes39_32</td>
          <td align="center" valign="middle">0x501EC<br>
          </td>
          <td style="text-align: left;">Least significant bit (bit 0)
            indicate status of data from link 0, node 4,&nbsp; next most
            significant bit (bit 1) indicates status of data from link
            1, node 4 and so on until bit 7 which indicates the status
            of data from link 7, node 4. </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h2>System Monitors</h2>
    There are a number of system monitor records showing the value of
    assorted points in the hardware.&nbsp; Set SCAN="I/O Intr" and
    DTYP=asynInt32.&nbsp; <span style="font-weight: bold;"></span>The
    records process at the rate at which the "$(P)$(R)SysmonRbk_" (ASYN
    subaddress 0x50000) bi record processes.<br>
    <br>
    <h3>Per-FPGA monitors</h3>
    <p>Each of the names below is prefixed with either ‘M:’ (for the
      mitigation node) or ‘L<i>x</i>N<i>y</i>:’(for the acquisition
      node(s)).<br>
    </p>
    <table style=" text-align: left; width: 80%; margin-left: auto;
      margin-right: auto;" border="1" cellpadding="2" cellspacing="2">
      <tbody>
        <tr>
          <td style="text-align: center;"><span style="font-weight:
              bold;">Name</span><br>
          </td>
          <th style="vertical-align: middle; text-align: center;">Description<br>
          </th>
        </tr>
        <tr>
          <td style="text-align: center;">FPGA:temperature<br>
          </td>
          <td style="text-align: left;">FPGA core temperature<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center;">FPGA:VccINT</td>
          <td style="text-align: left;">FPGA core voltage<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center;">FPGA:VccAUX</td>
          <td style="text-align: left;">FPGA auxiliary voltage<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center;">FPGA:VccBRAM<br>
          </td>
          <td style="text-align: left;">FPGA block ram voltage<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center;">FPGA:VccPINT</td>
          <td style="text-align: left;">FPGA processing section core
            voltage </td>
        </tr>
        <tr>
          <td style="text-align: center;">FPGA:VccPAUX </td>
          <td style="text-align: left;">FPGA processing section
            auxiliary voltage </td>
        </tr>
        <tr>
          <td style="text-align: center;">FPGA:VccDDR </td>
          <td style="text-align: left;">FPGA processing section DDR
            interface voltage<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center;">FPGA:FanSpeed</td>
          <td style="text-align: left;">Speed of FPGA cooling fan<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h3>Per-SFP monitors</h3>
    <p>Each of the names below is prefixed with:<br>
    </p>
    <ul>
      <li>&nbsp;‘M:SFP:EVR:’ for the mitigation node event receiver.<br>
      </li>
      <li>&nbsp;‘M:SFP:L<i>x</i>:’for the mitigation node link(s).</li>
      <li>&nbsp;‘L<i>x</i>N<i>y</i>:SFP<i>i</i>’ for the acquisition
        node link(s).&nbsp; The value <i>i</i> is 0 for the SFP(s)
        connecting to the mitigation node or to the acquisition node
        nearer the mitigation node and is 1 for the SFP(s) connecting to
        the acquisition node further from the mitigation node. </li>
    </ul>
    <table style=" text-align: left; width: 80%; margin-left: auto;
      margin-right: auto;" border="1" cellpadding="2" cellspacing="2">
      <tbody>
        <tr>
          <td style="text-align: center;"><span style="font-weight:
              bold;">Name</span><br>
          </td>
          <th style="vertical-align: middle; text-align: center;">Description<br>
          </th>
        </tr>
        <tr>
          <td style="text-align: center;">Temperature<br>
          </td>
          <td style="text-align: left;">SFP temperature<br>
          </td>
        </tr>
        <tr>
          <td style="text-align: center;">RxPower<br>
          </td>
          <td style="text-align: left;">SFP received power<br>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
    <h1>Change-of-State Logging</h1>
    When an input or output changes state the IOC adds an entry to the
    current change-of-state logging file.&nbsp; The files are placed in
    the directory specified by the fpConfigure startup script command
    and have names made up of the date and time at which they were
    created.&nbsp; Each log file entry consists of seven 32 bit words:<br>
    <ol>
      <li>A header word.&nbsp; If the most significant bit (0x80000000)
        is set it indicates that this entry was created because the IOC
        ceased receiving values from the mitigation node.&nbsp; The time
        stamp in this case is that obtained by the IOC from its current
        time provider.&nbsp; If the most significant bit is clear then
        the time stamp is that provided by the mitigation node based on
        the value it obtained from the system event generator and the
        least significant bits of the header word contain the start of
        the mitigation node outputs.<br>
        If bit 22 (0x400000) is set then bits 16 through 18 specify the
        link number (0 to 7) and bits 18 through 21 specify the node
        number (0 to 4) of the acquisition ode which is reporting the
        input change of state stored in the final four words of the log
        entry.</li>
      <li>The integral POSIX seconds of the time at this log entry.</li>
      <li>The nanoseconds of the time at this log entry.</li>
      <li>The state of acquisition node inputs 32 through 63.&nbsp;
        Valid only if bit 22 of header is set.</li>
      <li>The state of acquisition node inputs 0 through 31.&nbsp; Valid
        only if bit 22 of header is set.</li>
      <li>A bitmap with a 1 in a bit position if there was any
        transition on the corresponding input bit (32 through 63) in the
        interval.&nbsp; This ensure that input signal glitches narrower
        than a sample interval of 400 ns are detected, acted upon, and
        logged.&nbsp; Valid only if bit 22 of header is set.</li>
      <li>A bitmap with a 1 in a bit position if there was any
        transition on the corresponding input bit (0 through 31) in the
        interval.&nbsp; Valid only if bit 22 of header is set.</li>
    </ol>
    <p>At midnight the IOC closes the current log file then creates and
      begins logging to another.<br>
    </p>
    <h1><br>
    </h1>
    <p><br>
    </p>
    <h1>Startup Script Command</h1>
    Add one fpConfigure command for each fast protection mitigation
    node.<br>
    <ol>
      <li>The ASYN port name.</li>
      <li>The IPv4 address of the fast protection mitigation node.</li>
      <li>The directory where system logging packets will be
        written.&nbsp; To disable data logging set the value to an empty
        string("").</li>
      <li>The priority at which the port threads will run.&nbsp; A
        missing value or a value of 0 confirms the default medium
        priority.</li>
      <li>The symbol rate of the event link, in Hz.&nbsp; This value is
        used to convert the time stamps from the mitigation node from
        ticks to seconds.&nbsp; A missing or zero value declares the
        link rate to be 125.0e6.</li>
    </ol>
    <p>For each fast protection node add one
      dbLoadRecords("db/fastProtect.db","P=FP:,R=1:,PORT=FP") command,
      where the PORT macro assignment matches the first argument to the
      corresponding fpConfigure command and the P and R macros are set
      to give the desired prefix to all record names.<br>
    </p>
    <h1>Console Commands and Messages<br>
    </h1>
    <p>The mitigation and acquisition FPGAs send startup and diagnostic
      messages to their console serial ports.&nbsp; A simple command
      line interpreter is provided. &nbsp; There is no command history
      and the only editing available is the backspace or delete key
      which erases the character currently at the end of the line.&nbsp;
      A carriage-return or line-feed character marks the end of a
      line.&nbsp; Only enough of a command to make it unique is
      required.&nbsp; Since no existing commands share a common single
      letter this means that only the first character of the command is
      needed.&nbsp; The complete set of commands is</p>
    <ul>
      <li><b>aurora</b><br>
        Show status of Aurora links from acquisition nodes.</li>
      <li><b>buf</b><br>
        Memory dump of system monitor buffer for mitigation node or
        acquisition node.&nbsp; Argument is acquisition node index, use
        a value of -1 to get a memory dump of the mitigation node system
        monitor buffer.</li>
      <li><b>debug</b><br>
        View/set system diagnostic flags.&nbsp; Bit assignments are
        described in util.h.</li>
      <li><b>eye</b><br>
        Produce an eye diagram of the received fiber link signal.&nbsp;
        Argument is link number, use a value of -1 to get an eye diagram
        of the event link.&nbsp; By default the eye diagram is in the
        form of ASCII-art.&nbsp; Specifying the ‘-n’ option changes the
        display to log2(error count) at each point unless the error
        count is 0, in which case a space is printed or the error count
        limit has been reached in which case an @ sign is printed.&nbsp;
        Values greater than 9 are shown starting with A, B, C and so on.</li>
      <li><b>log</b><br>
        Reply the startup message log.&nbsp; Specifying the ‘-r’ option
        resets the message log and begins storing messages again until
        another character is received from the console or until the log
        buffer fills up.</li>
      <li><b>mac</b><br>
        Show the Ethernet MAC address or set the Ethernet MAC address to
        the <i>uu</i>:<i>vv</i>:<i>ww</i>:<i>xx</i>:<i>yy</i>:<i>zz</i>
        value specified.</li>
      <li><b>net</b><br>
        Show the IPv4 network address and network mask or set the IPv4
        network address and network mask to the <u>aaa</u>.<i>bbb</i>.<i>ccc</i>.<i>ddd</i>/<i>nn</i>
        value specified.&nbsp; A missing /<i>nn</i> value is taken to be
        /24, indicating a 24 bit network address, a ‘class C‘ address.</li>
      <li><b>reboot</b><br>
        Queries for confirmation then restarts the FPGA.</li>
      <li><b>stats</b><br>
        Show LWIP network statistics.&nbsp; There is no mechanism for
        setting the counters back to 0.</li>
    </ul>
    <p><br>
    </p>
    <h1>Diagnostic Scripts<br>
    </h1>
    These scripts are useful for checking the operation of the fast
    protection system.<br>
    <ul>
      <li>enableInputs.py<br>
        Make all the inputs of a particular acquisition node ‘Important’
        for a single mitigation output.</li>
      <li>showInterlocks.py<br>
        Similar to running ‘camonitor’ on all the acquisition input and
        mitigation output binary-in records.</li>
      <li>showLog.py<br>
        Dump the contents of one or more log files.&nbsp; Can be used to
        display live data as well.</li>
      <li>showSysmon.py<br>
        Similar to running ‘camonitor’ on all the system monitor records
        (temperatures, SFP received power, etc.).<br>
      </li>
    </ul>
  </body>
</html>
