--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml test_receiver.twx test_receiver.ncd -o test_receiver.twr
test_receiver.pcf -ucf pin.ucf

Design file:              test_receiver.ncd
Physical constraint file: test_receiver.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2732 paths analyzed, 187 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.684ns.
--------------------------------------------------------------------------------

Paths for end point anode_count_30 (SLICE_X35Y68.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_counter_13 (FF)
  Destination:          anode_count_30 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.110 - 0.128)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_counter_13 to anode_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.YQ      Tcko                  0.587   prescale_counter<12>
                                                       prescale_counter_13
    SLICE_X32Y70.F1      net (fanout=2)        1.052   prescale_counter<13>
    SLICE_X32Y70.X       Tilo                  0.759   anode_count_cmp_eq000033
                                                       anode_count_cmp_eq000033
    SLICE_X32Y67.F1      net (fanout=2)        0.379   anode_count_cmp_eq000033
    SLICE_X32Y67.X       Tilo                  0.759   anode_count_cmp_eq0000
                                                       anode_count_cmp_eq000057
    SLICE_X34Y51.F4      net (fanout=1)        0.932   anode_count_cmp_eq0000
    SLICE_X34Y51.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y68.SR      net (fanout=16)       1.529   anode_count_and0000
    SLICE_X35Y68.CLK     Tsrck                 0.910   anode_count<30>
                                                       anode_count_30
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (3.774ns logic, 3.892ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_10 (FF)
  Destination:          anode_count_30 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.659ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.043 - 0.044)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_10 to anode_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.XQ      Tcko                  0.591   anode_count<10>
                                                       anode_count_10
    SLICE_X37Y62.F3      net (fanout=2)        1.229   anode_count<10>
    SLICE_X37Y62.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_lut<4>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.XB      Tcinxb                0.404   N0
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X34Y51.F1      net (fanout=5)        1.075   N0
    SLICE_X34Y51.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y68.SR      net (fanout=16)       1.529   anode_count_and0000
    SLICE_X35Y68.CLK     Tsrck                 0.910   anode_count<30>
                                                       anode_count_30
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (3.826ns logic, 3.833ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_20 (FF)
  Destination:          anode_count_30 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.639ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_20 to anode_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.XQ      Tcko                  0.591   anode_count<20>
                                                       anode_count_20
    SLICE_X37Y60.F3      net (fanout=2)        0.973   anode_count<20>
    SLICE_X37Y60.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<1>
                                                       anode_count_and00001_wg_lut<0>
                                                       anode_count_and00001_wg_cy<0>
                                                       anode_count_and00001_wg_cy<1>
    SLICE_X37Y61.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<1>
    SLICE_X37Y61.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<3>
                                                       anode_count_and00001_wg_cy<2>
                                                       anode_count_and00001_wg_cy<3>
    SLICE_X37Y62.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<3>
    SLICE_X37Y62.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.XB      Tcinxb                0.404   N0
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X34Y51.F1      net (fanout=5)        1.075   N0
    SLICE_X34Y51.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y68.SR      net (fanout=16)       1.529   anode_count_and0000
    SLICE_X35Y68.CLK     Tsrck                 0.910   anode_count<30>
                                                       anode_count_30
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (4.062ns logic, 3.577ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point anode_count_26 (SLICE_X35Y66.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_counter_13 (FF)
  Destination:          anode_count_26 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.418ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.110 - 0.128)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_counter_13 to anode_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.YQ      Tcko                  0.587   prescale_counter<12>
                                                       prescale_counter_13
    SLICE_X32Y70.F1      net (fanout=2)        1.052   prescale_counter<13>
    SLICE_X32Y70.X       Tilo                  0.759   anode_count_cmp_eq000033
                                                       anode_count_cmp_eq000033
    SLICE_X32Y67.F1      net (fanout=2)        0.379   anode_count_cmp_eq000033
    SLICE_X32Y67.X       Tilo                  0.759   anode_count_cmp_eq0000
                                                       anode_count_cmp_eq000057
    SLICE_X34Y51.F4      net (fanout=1)        0.932   anode_count_cmp_eq0000
    SLICE_X34Y51.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y66.SR      net (fanout=16)       1.281   anode_count_and0000
    SLICE_X35Y66.CLK     Tsrck                 0.910   anode_count<26>
                                                       anode_count_26
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (3.774ns logic, 3.644ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_10 (FF)
  Destination:          anode_count_26 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.043 - 0.044)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_10 to anode_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.XQ      Tcko                  0.591   anode_count<10>
                                                       anode_count_10
    SLICE_X37Y62.F3      net (fanout=2)        1.229   anode_count<10>
    SLICE_X37Y62.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_lut<4>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.XB      Tcinxb                0.404   N0
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X34Y51.F1      net (fanout=5)        1.075   N0
    SLICE_X34Y51.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y66.SR      net (fanout=16)       1.281   anode_count_and0000
    SLICE_X35Y66.CLK     Tsrck                 0.910   anode_count<26>
                                                       anode_count_26
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (3.826ns logic, 3.585ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_20 (FF)
  Destination:          anode_count_26 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.391ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_20 to anode_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.XQ      Tcko                  0.591   anode_count<20>
                                                       anode_count_20
    SLICE_X37Y60.F3      net (fanout=2)        0.973   anode_count<20>
    SLICE_X37Y60.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<1>
                                                       anode_count_and00001_wg_lut<0>
                                                       anode_count_and00001_wg_cy<0>
                                                       anode_count_and00001_wg_cy<1>
    SLICE_X37Y61.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<1>
    SLICE_X37Y61.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<3>
                                                       anode_count_and00001_wg_cy<2>
                                                       anode_count_and00001_wg_cy<3>
    SLICE_X37Y62.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<3>
    SLICE_X37Y62.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.XB      Tcinxb                0.404   N0
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X34Y51.F1      net (fanout=5)        1.075   N0
    SLICE_X34Y51.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y66.SR      net (fanout=16)       1.281   anode_count_and0000
    SLICE_X35Y66.CLK     Tsrck                 0.910   anode_count<26>
                                                       anode_count_26
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (4.062ns logic, 3.329ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point anode_count_27 (SLICE_X35Y66.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_counter_13 (FF)
  Destination:          anode_count_27 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.418ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.110 - 0.128)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_counter_13 to anode_count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.YQ      Tcko                  0.587   prescale_counter<12>
                                                       prescale_counter_13
    SLICE_X32Y70.F1      net (fanout=2)        1.052   prescale_counter<13>
    SLICE_X32Y70.X       Tilo                  0.759   anode_count_cmp_eq000033
                                                       anode_count_cmp_eq000033
    SLICE_X32Y67.F1      net (fanout=2)        0.379   anode_count_cmp_eq000033
    SLICE_X32Y67.X       Tilo                  0.759   anode_count_cmp_eq0000
                                                       anode_count_cmp_eq000057
    SLICE_X34Y51.F4      net (fanout=1)        0.932   anode_count_cmp_eq0000
    SLICE_X34Y51.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y66.SR      net (fanout=16)       1.281   anode_count_and0000
    SLICE_X35Y66.CLK     Tsrck                 0.910   anode_count<26>
                                                       anode_count_27
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (3.774ns logic, 3.644ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_10 (FF)
  Destination:          anode_count_27 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.043 - 0.044)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_10 to anode_count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.XQ      Tcko                  0.591   anode_count<10>
                                                       anode_count_10
    SLICE_X37Y62.F3      net (fanout=2)        1.229   anode_count<10>
    SLICE_X37Y62.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_lut<4>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.XB      Tcinxb                0.404   N0
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X34Y51.F1      net (fanout=5)        1.075   N0
    SLICE_X34Y51.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y66.SR      net (fanout=16)       1.281   anode_count_and0000
    SLICE_X35Y66.CLK     Tsrck                 0.910   anode_count<26>
                                                       anode_count_27
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (3.826ns logic, 3.585ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_20 (FF)
  Destination:          anode_count_27 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.391ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_20 to anode_count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.XQ      Tcko                  0.591   anode_count<20>
                                                       anode_count_20
    SLICE_X37Y60.F3      net (fanout=2)        0.973   anode_count<20>
    SLICE_X37Y60.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<1>
                                                       anode_count_and00001_wg_lut<0>
                                                       anode_count_and00001_wg_cy<0>
                                                       anode_count_and00001_wg_cy<1>
    SLICE_X37Y61.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<1>
    SLICE_X37Y61.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<3>
                                                       anode_count_and00001_wg_cy<2>
                                                       anode_count_and00001_wg_cy<3>
    SLICE_X37Y62.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<3>
    SLICE_X37Y62.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y63.XB      Tcinxb                0.404   N0
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X34Y51.F1      net (fanout=5)        1.075   N0
    SLICE_X34Y51.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y66.SR      net (fanout=16)       1.281   anode_count_and0000
    SLICE_X35Y66.CLK     Tsrck                 0.910   anode_count<26>
                                                       anode_count_27
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (4.062ns logic, 3.329ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point anode_count_4 (SLICE_X35Y55.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anode_count_4 (FF)
  Destination:          anode_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: anode_count_4 to anode_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y55.XQ      Tcko                  0.473   anode_count<4>
                                                       anode_count_4
    SLICE_X35Y55.F4      net (fanout=2)        0.333   anode_count<4>
    SLICE_X35Y55.CLK     Tckf        (-Th)    -0.801   anode_count<4>
                                                       anode_count<4>_rt
                                                       Mcount_anode_count_xor<4>
                                                       anode_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point anode_count_20 (SLICE_X35Y63.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anode_count_20 (FF)
  Destination:          anode_count_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: anode_count_20 to anode_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.XQ      Tcko                  0.473   anode_count<20>
                                                       anode_count_20
    SLICE_X35Y63.F3      net (fanout=2)        0.344   anode_count<20>
    SLICE_X35Y63.CLK     Tckf        (-Th)    -0.801   anode_count<20>
                                                       anode_count<20>_rt
                                                       Mcount_anode_count_xor<20>
                                                       anode_count_20
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (1.274ns logic, 0.344ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point prescale_counter_4 (SLICE_X33Y68.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               prescale_counter_4 (FF)
  Destination:          prescale_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: prescale_counter_4 to prescale_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y68.XQ      Tcko                  0.473   prescale_counter<4>
                                                       prescale_counter_4
    SLICE_X33Y68.F3      net (fanout=2)        0.348   prescale_counter<4>
    SLICE_X33Y68.CLK     Tckf        (-Th)    -0.801   prescale_counter<4>
                                                       prescale_counter<4>_rt
                                                       Mcount_prescale_counter_xor<4>
                                                       prescale_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (1.274ns logic, 0.348ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.654ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: prescale_counter<4>/CLK
  Logical resource: prescale_counter_4/CK
  Location pin: SLICE_X33Y68.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.654ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: prescale_counter<4>/CLK
  Logical resource: prescale_counter_4/CK
  Location pin: SLICE_X33Y68.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.654ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: prescale_counter<4>/CLK
  Logical resource: prescale_counter_4/CK
  Location pin: SLICE_X33Y68.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.684|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2732 paths, 0 nets, and 193 connections

Design statistics:
   Minimum period:   7.684ns{1}   (Maximum frequency: 130.141MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov  6 11:39:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



