var struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip =
[
    [ "channel", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#acd095a7e6c6eb0185ba0e44003e51506", null ],
    [ "slot", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a933b10e921d7d160635c74c6423bde90", null ],
    [ "timer", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#ac9974a69de796d8447f95e04ef3023d5", null ],
    [ "eg_timer", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#aebe305576a6782257ed2d092b0c0005b", null ],
    [ "eg_timerrem", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#afe176e1a7fd2747373b6b710c691730a", null ],
    [ "eg_state", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#adb7c3ed065a816334ed0fd2d882a6028", null ],
    [ "eg_add", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a81daf863e74025cdb9b13e07cdb72ab3", null ],
    [ "newm", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a7b93c5df360f7dfd9ebc5975e3be56e5", null ],
    [ "nts", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#ab84b4aad5e2ea2b0f0a0383217e9d023", null ],
    [ "rhy", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a96feb597d3ed87f85ddcbd15eb601e34", null ],
    [ "vibpos", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a448af87dff8670c6b5d0ca9fa0d5d40f", null ],
    [ "vibshift", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a949e94829a593f6ce633c755bc2ebe0e", null ],
    [ "tremolo", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a4cdfd3d95905a4d1f8cccda902253fcb", null ],
    [ "tremolopos", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a1e988cede713244367417e7a20024ea9", null ],
    [ "tremoloshift", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a85b9e47801a17e1a05c9e982a42f647b", null ],
    [ "noise", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#aa3889399db3520d7c607ab2c846c1aac", null ],
    [ "zeromod", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a214ad63404fa150868df303035acec3f", null ],
    [ "mixbuff", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a9e483b9faeb5eb47b70337b88f122959", null ],
    [ "rm_hh_bit2", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a83a3f80f881937c2150989a752c1724e", null ],
    [ "rm_hh_bit3", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a06979e66e4aead7a13ac5ef99e2d8526", null ],
    [ "rm_hh_bit7", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a66badfbfccdb317d93e9730a441ff96a", null ],
    [ "rm_hh_bit8", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#ab50acc0f5eadfaaf1c571fda77f67f95", null ],
    [ "rm_tc_bit3", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a5b8c6607092744a79cc83d0def03f907", null ],
    [ "rm_tc_bit5", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a87362bb27fb83fc0f9cc45ad4f50faa8", null ],
    [ "rateratio", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a4359a1cf1250ec3a37690a86cad7dde5", null ],
    [ "samplecnt", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#ab4e39d53793182b00a66a26620316669", null ],
    [ "oldsamples", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#adb1608680905f40d3c4879c2655b2735", null ],
    [ "samples", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#aac8e3bcf38b1a22bedb0174c2a512b7b", null ],
    [ "writebuf_samplecnt", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a19a07f85aeb0c9248c3ca56439426a13", null ],
    [ "writebuf_cur", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a55d116478303f151bfd002051c3d89be", null ],
    [ "writebuf_last", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#adcec7cde89dcaef53d9273a3fcff4fc9", null ],
    [ "writebuf_lasttime", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#af443ed6bcf72a347b6d737119925005b", null ],
    [ "writebuf", "struct_o_p_l_1_1_n_u_k_e_d_1_1__opl3__chip.html#a6b10fcb6c7d79a0e032d211b4764a903", null ]
];