read_verilog ../top_single_port.v
proc
memory
