Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Oct 16 10:40:14 2017
| Host             : DESKTOP-BV4C82J running 64-bit major release  (build 9200)
| Command          : report_power -file Datapath_power_routed.rpt -pb Datapath_power_summary_routed.pb -rpx Datapath_power_routed.rpx
| Design           : Datapath
| Device           : xcku5p-ffvb676-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 20.917 |
| Dynamic (W)              | 20.130 |
| Device Static (W)        | 0.787  |
| Effective TJA (C/W)      | 1.7    |
| Max Ambient (C)          | 63.8   |
| Junction Temperature (C) | 61.2   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| CLB Logic               |     8.650 |     2490 |       --- |             --- |
|   LUT as Logic          |     7.251 |     1202 |    216960 |            0.55 |
|   Register              |     0.677 |      873 |    433920 |            0.20 |
|   CARRY8                |     0.553 |       83 |     27120 |            0.31 |
|   LUT as Shift Register |     0.168 |       10 |     99840 |            0.01 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      263 |       --- |             --- |
| Signals                 |     8.878 |     1887 |       --- |             --- |
| DSPs                    |     1.345 |        3 |      1824 |            0.16 |
| I/O                     |     1.256 |      137 |       280 |           48.93 |
| Static Power            |     0.787 |          |           |                 |
| Total                   |    20.917 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+--------------+-------------+-----------+-------------+------------+
| Source       | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+--------------+-------------+-----------+-------------+------------+
| Vccint       |       0.850 |    22.733 |      22.204 |      0.528 |
| Vccint_io    |       0.850 |     0.636 |       0.597 |      0.039 |
| Vccint_xiphy |       0.850 |     0.006 |       0.000 |      0.006 |
| Vccbram      |       0.850 |     0.008 |       0.000 |      0.008 |
| Vccaux       |       1.800 |     0.123 |       0.000 |      0.123 |
| Vccaux_io    |       1.800 |     0.085 |       0.054 |      0.031 |
| Vcco33       |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25       |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18       |       1.800 |     0.362 |       0.362 |      0.000 |
| Vcco15       |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135      |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12       |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10       |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc       |       1.800 |     0.008 |       0.000 |      0.008 |
| MGTYAVcc     |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt     |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux   |       1.800 |     0.000 |       0.000 |      0.000 |
+--------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------+-----------+
| Name                                                                | Power (W) |
+---------------------------------------------------------------------+-----------+
| Datapath                                                            |    20.130 |
|   Rx1_IBUF[0]_inst                                                  |     0.011 |
|   Rx1_IBUF[10]_inst                                                 |     0.012 |
|   Rx1_IBUF[1]_inst                                                  |     0.012 |
|   Rx1_IBUF[2]_inst                                                  |     0.012 |
|   Rx1_IBUF[3]_inst                                                  |     0.013 |
|   Rx1_IBUF[4]_inst                                                  |     0.012 |
|   Rx1_IBUF[5]_inst                                                  |     0.014 |
|   Rx1_IBUF[6]_inst                                                  |     0.012 |
|   Rx1_IBUF[7]_inst                                                  |     0.012 |
|   Rx1_IBUF[8]_inst                                                  |     0.012 |
|   Rx1_IBUF[9]_inst                                                  |     0.013 |
|   Rx2_IBUF[0]_inst                                                  |     0.013 |
|   Rx2_IBUF[10]_inst                                                 |     0.014 |
|   Rx2_IBUF[1]_inst                                                  |     0.013 |
|   Rx2_IBUF[2]_inst                                                  |     0.014 |
|   Rx2_IBUF[3]_inst                                                  |     0.013 |
|   Rx2_IBUF[4]_inst                                                  |     0.012 |
|   Rx2_IBUF[5]_inst                                                  |     0.015 |
|   Rx2_IBUF[6]_inst                                                  |     0.012 |
|   Rx2_IBUF[7]_inst                                                  |     0.014 |
|   Rx2_IBUF[8]_inst                                                  |     0.013 |
|   Rx2_IBUF[9]_inst                                                  |     0.014 |
|   Rx3_IBUF[0]_inst                                                  |     0.016 |
|   Rx3_IBUF[10]_inst                                                 |     0.018 |
|   Rx3_IBUF[1]_inst                                                  |     0.014 |
|   Rx3_IBUF[2]_inst                                                  |     0.015 |
|   Rx3_IBUF[3]_inst                                                  |     0.014 |
|   Rx3_IBUF[4]_inst                                                  |     0.013 |
|   Rx3_IBUF[5]_inst                                                  |     0.014 |
|   Rx3_IBUF[6]_inst                                                  |     0.013 |
|   Rx3_IBUF[7]_inst                                                  |     0.013 |
|   Rx3_IBUF[8]_inst                                                  |     0.015 |
|   Rx3_IBUF[9]_inst                                                  |     0.016 |
|   Ry1_IBUF[0]_inst                                                  |     0.019 |
|   Ry1_IBUF[10]_inst                                                 |     0.020 |
|   Ry1_IBUF[1]_inst                                                  |     0.020 |
|   Ry1_IBUF[2]_inst                                                  |     0.018 |
|   Ry1_IBUF[3]_inst                                                  |     0.021 |
|   Ry1_IBUF[4]_inst                                                  |     0.021 |
|   Ry1_IBUF[5]_inst                                                  |     0.018 |
|   Ry1_IBUF[6]_inst                                                  |     0.022 |
|   Ry1_IBUF[7]_inst                                                  |     0.017 |
|   Ry1_IBUF[8]_inst                                                  |     0.019 |
|   Ry1_IBUF[9]_inst                                                  |     0.018 |
|   Ry2_IBUF[0]_inst                                                  |     0.017 |
|   Ry2_IBUF[10]_inst                                                 |     0.018 |
|   Ry2_IBUF[1]_inst                                                  |     0.019 |
|   Ry2_IBUF[2]_inst                                                  |     0.020 |
|   Ry2_IBUF[3]_inst                                                  |     0.018 |
|   Ry2_IBUF[4]_inst                                                  |     0.017 |
|   Ry2_IBUF[5]_inst                                                  |     0.020 |
|   Ry2_IBUF[6]_inst                                                  |     0.021 |
|   Ry2_IBUF[7]_inst                                                  |     0.018 |
|   Ry2_IBUF[8]_inst                                                  |     0.019 |
|   Ry2_IBUF[9]_inst                                                  |     0.017 |
|   Ry3_IBUF[0]_inst                                                  |     0.018 |
|   Ry3_IBUF[10]_inst                                                 |     0.019 |
|   Ry3_IBUF[1]_inst                                                  |     0.018 |
|   Ry3_IBUF[2]_inst                                                  |     0.018 |
|   Ry3_IBUF[3]_inst                                                  |     0.018 |
|   Ry3_IBUF[4]_inst                                                  |     0.018 |
|   Ry3_IBUF[5]_inst                                                  |     0.017 |
|   Ry3_IBUF[6]_inst                                                  |     0.018 |
|   Ry3_IBUF[7]_inst                                                  |     0.019 |
|   Ry3_IBUF[8]_inst                                                  |     0.018 |
|   Ry3_IBUF[9]_inst                                                  |     0.020 |
|   clk_IBUF_inst                                                     |     0.006 |
|   clr_IBUF_inst                                                     |     0.008 |
|   divider                                                           |     4.548 |
|     U0                                                              |     4.548 |
|       i_synth                                                       |     4.548 |
|         i_nonzero_fract.i_synth                                     |     4.548 |
|           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     4.548 |
|             i_sdivider.divider_blk                                  |     4.548 |
|               div_loop[0].adder_gen.reg_req.adsu_mod                |     0.078 |
|                 add1                                                |     0.078 |
|                   no_pipelining.the_addsub                          |     0.078 |
|                     i_q_simple.qreg                                 |     0.052 |
|               div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.042 |
|               div_loop[0].num_stages.numerator_gen.del_numer        |     0.034 |
|               div_loop[10].adder_gen.reg_req.adsu_mod               |     0.189 |
|                 add1                                                |     0.189 |
|                   no_pipelining.the_addsub                          |     0.189 |
|                     i_q_simple.qreg                                 |     0.089 |
|               div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs |     0.026 |
|               div_loop[10].num_stages.numerator_gen.del_numer       |     0.003 |
|               div_loop[11].adder_gen.reg_req.adsu_mod               |     0.198 |
|                 add1                                                |     0.198 |
|                   no_pipelining.the_addsub                          |     0.198 |
|                     i_q_simple.qreg                                 |     0.107 |
|               div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs |     0.032 |
|               div_loop[11].num_stages.numerator_gen.del_numer       |     0.003 |
|               div_loop[12].adder_gen.reg_req.adsu_mod               |     0.207 |
|                 add1                                                |     0.207 |
|                   no_pipelining.the_addsub                          |     0.207 |
|                     i_q_simple.qreg                                 |     0.107 |
|               div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |     0.028 |
|               div_loop[13].adder_gen.reg_req.adsu_mod               |     0.221 |
|                 add1                                                |     0.221 |
|                   no_pipelining.the_addsub                          |     0.221 |
|                     i_q_simple.qreg                                 |     0.129 |
|               div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs |     0.034 |
|               div_loop[14].adder_gen.reg_req.adsu_mod               |     0.164 |
|                 add1                                                |     0.164 |
|                   no_pipelining.the_addsub                          |     0.164 |
|                     i_q_simple.qreg                                 |     0.077 |
|               div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs |     0.029 |
|               div_loop[15].adder_gen.reg_req.adsu_mod               |     0.183 |
|                 add1                                                |     0.183 |
|                   no_pipelining.the_addsub                          |     0.183 |
|                     i_q_simple.qreg                                 |     0.094 |
|               div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs |     0.027 |
|               div_loop[16].adder_gen.reg_req.adsu_mod               |     0.189 |
|                 add1                                                |     0.189 |
|                   no_pipelining.the_addsub                          |     0.189 |
|                     i_q_simple.qreg                                 |     0.092 |
|               div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs |     0.031 |
|               div_loop[17].adder_gen.reg_req.adsu_mod               |     0.206 |
|                 add1                                                |     0.206 |
|                   no_pipelining.the_addsub                          |     0.206 |
|                     i_q_simple.qreg                                 |     0.115 |
|               div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs |     0.027 |
|               div_loop[18].adder_gen.reg_req.adsu_mod               |     0.181 |
|                 add1                                                |     0.181 |
|                   no_pipelining.the_addsub                          |     0.181 |
|                     i_q_simple.qreg                                 |     0.095 |
|               div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs |     0.027 |
|               div_loop[18].quot_gen.quot_reg.i_div1.quot_out        |     0.004 |
|               div_loop[19].adder_gen.reg_req.adsu_mod               |     0.104 |
|                 add1                                                |     0.104 |
|                   no_pipelining.the_addsub                          |     0.104 |
|                     i_q_simple.qreg                                 |     0.007 |
|               div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs |     0.016 |
|               div_loop[19].quot_gen.quot_reg.i_div1.quot_out        |     0.009 |
|               div_loop[1].adder_gen.reg_req.adsu_mod                |     0.158 |
|                 add1                                                |     0.158 |
|                   no_pipelining.the_addsub                          |     0.158 |
|                     i_q_simple.qreg                                 |     0.088 |
|               div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.029 |
|               div_loop[1].num_stages.numerator_gen.del_numer        |     0.031 |
|               div_loop[2].adder_gen.reg_req.adsu_mod                |     0.195 |
|                 add1                                                |     0.195 |
|                   no_pipelining.the_addsub                          |     0.195 |
|                     i_q_simple.qreg                                 |     0.088 |
|               div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.029 |
|               div_loop[2].num_stages.numerator_gen.del_numer        |     0.032 |
|               div_loop[3].adder_gen.reg_req.adsu_mod                |     0.206 |
|                 add1                                                |     0.206 |
|                   no_pipelining.the_addsub                          |     0.206 |
|                     i_q_simple.qreg                                 |     0.096 |
|               div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.031 |
|               div_loop[3].num_stages.numerator_gen.del_numer        |     0.029 |
|               div_loop[4].adder_gen.reg_req.adsu_mod                |     0.204 |
|                 add1                                                |     0.204 |
|                   no_pipelining.the_addsub                          |     0.204 |
|                     i_q_simple.qreg                                 |     0.095 |
|               div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.034 |
|               div_loop[4].num_stages.numerator_gen.del_numer        |     0.020 |
|               div_loop[5].adder_gen.reg_req.adsu_mod                |     0.214 |
|                 add1                                                |     0.214 |
|                   no_pipelining.the_addsub                          |     0.214 |
|                     i_q_simple.qreg                                 |     0.109 |
|               div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.034 |
|               div_loop[5].num_stages.numerator_gen.del_numer        |     0.017 |
|               div_loop[6].adder_gen.reg_req.adsu_mod                |     0.199 |
|                 add1                                                |     0.199 |
|                   no_pipelining.the_addsub                          |     0.199 |
|                     i_q_simple.qreg                                 |     0.084 |
|               div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.032 |
|               div_loop[6].num_stages.numerator_gen.del_numer        |     0.014 |
|               div_loop[7].adder_gen.reg_req.adsu_mod                |     0.193 |
|                 add1                                                |     0.193 |
|                   no_pipelining.the_addsub                          |     0.193 |
|                     i_q_simple.qreg                                 |     0.096 |
|               div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.035 |
|               div_loop[7].num_stages.numerator_gen.del_numer        |     0.013 |
|               div_loop[8].adder_gen.reg_req.adsu_mod                |     0.193 |
|                 add1                                                |     0.193 |
|                   no_pipelining.the_addsub                          |     0.193 |
|                     i_q_simple.qreg                                 |     0.093 |
|               div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.026 |
|               div_loop[8].num_stages.numerator_gen.del_numer        |     0.007 |
|               div_loop[9].adder_gen.reg_req.adsu_mod                |     0.195 |
|                 add1                                                |     0.195 |
|                   no_pipelining.the_addsub                          |     0.195 |
|                     i_q_simple.qreg                                 |     0.089 |
|               div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.034 |
|               div_loop[9].num_stages.numerator_gen.del_numer        |     0.008 |
|               reg_quot_out.reg_quot                                 |     0.022 |
|   enable_IBUF_inst                                                  |     0.004 |
|   mul1                                                              |     0.587 |
|   mul2                                                              |     0.526 |
|   mul3                                                              |     0.584 |
|   mux1add1                                                          |     0.179 |
|   mux1add2                                                          |     0.153 |
|   mux1add3                                                          |     0.268 |
|   mux1add4                                                          |     0.138 |
|   mux1div                                                           |     0.048 |
|   mux1mul1                                                          |     0.051 |
|   mux1mul2                                                          |     0.053 |
|   mux1mul3                                                          |     0.041 |
|   mux2add1                                                          |     0.084 |
|   mux2add2                                                          |     0.095 |
|   mux2add3                                                          |     0.201 |
|   mux2add4                                                          |     0.085 |
|   mux2div                                                           |     0.400 |
|   mux2mul1                                                          |     0.049 |
|   mux2mul2                                                          |     0.056 |
|   mux2mul3                                                          |     0.044 |
|   muxr1                                                             |     0.177 |
|   muxr10                                                            |     0.215 |
|   muxr11                                                            |     0.010 |
|   muxr2                                                             |     0.161 |
|   muxr3                                                             |     0.309 |
|   muxr4                                                             |     0.196 |
|   muxr6                                                             |     0.228 |
|   muxr7                                                             |     0.058 |
|   muxr8                                                             |     0.163 |
|   muxr9                                                             |     0.262 |
|   muxsqrt                                                           |     0.607 |
|   opadd1_IBUF[0]_inst                                               |     0.025 |
|   opadd1_IBUF[1]_inst                                               |     0.024 |
|   opadd2_IBUF[0]_inst                                               |     0.021 |
|   opadd2_IBUF[1]_inst                                               |     0.018 |
|   opadd3_IBUF[0]_inst                                               |     0.021 |
|   opadd3_IBUF[1]_inst                                               |     0.023 |
|   opadd4_IBUF[0]_inst                                               |     0.021 |
|   opadd4_IBUF[1]_inst                                               |     0.022 |
|   opadd5_IBUF[0]_inst                                               |     0.010 |
|   opadd5_IBUF[1]_inst                                               |     0.010 |
|   r1                                                                |     0.281 |
|   r10                                                               |     0.332 |
|   r11                                                               |     0.052 |
|   r2                                                                |     0.888 |
|   r3                                                                |     0.054 |
|   r4                                                                |     0.074 |
|   r6                                                                |     0.529 |
|   r7                                                                |     0.040 |
|   r8                                                                |     1.270 |
|   r9                                                                |     0.127 |
|   seladd1_1_IBUF[0]_inst                                            |     0.027 |
|   seladd1_1_IBUF[1]_inst                                            |     0.028 |
|   seladd1_2_IBUF[0]_inst                                            |     0.029 |
|   seladd1_2_IBUF[1]_inst                                            |     0.032 |
|   seladd1_2_IBUF[2]_inst                                            |     0.024 |
|   seladd2_1_IBUF[0]_inst                                            |     0.034 |
|   seladd2_1_IBUF[1]_inst                                            |     0.036 |
|   seladd2_1_IBUF[2]_inst                                            |     0.029 |
|   seladd2_2_IBUF[0]_inst                                            |     0.027 |
|   seladd2_2_IBUF[1]_inst                                            |     0.029 |
|   seladd3_1_IBUF[0]_inst                                            |     0.043 |
|   seladd3_1_IBUF[1]_inst                                            |     0.037 |
|   seladd3_1_IBUF[2]_inst                                            |     0.031 |
|   seladd3_2_IBUF[0]_inst                                            |     0.035 |
|   seladd3_2_IBUF[1]_inst                                            |     0.037 |
|   seladd3_2_IBUF[2]_inst                                            |     0.032 |
|   seladd4_1_IBUF[0]_inst                                            |     0.025 |
|   seladd4_1_IBUF[1]_inst                                            |     0.024 |
|   seladd4_2_IBUF[0]_inst                                            |     0.031 |
|   seladd4_2_IBUF[1]_inst                                            |     0.033 |
|   seladd4_2_IBUF[2]_inst                                            |     0.022 |
|   seladd5_1_IBUF_inst                                               |     0.009 |
|   seladd5_2_IBUF_inst                                               |     0.009 |
|   seldiv_1_IBUF[0]_inst                                             |     0.019 |
|   seldiv_1_IBUF[1]_inst                                             |     0.017 |
|   seldiv_2_IBUF[0]_inst                                             |     0.016 |
|   seldiv_2_IBUF[1]_inst                                             |     0.015 |
|   selmul1_1_IBUF[0]_inst                                            |     0.017 |
|   selmul1_1_IBUF[1]_inst                                            |     0.018 |
|   selmul1_2_IBUF[0]_inst                                            |     0.016 |
|   selmul1_2_IBUF[1]_inst                                            |     0.017 |
|   selmul2_1_IBUF[0]_inst                                            |     0.018 |
|   selmul2_1_IBUF[1]_inst                                            |     0.020 |
|   selmul2_2_IBUF[0]_inst                                            |     0.016 |
|   selmul2_2_IBUF[1]_inst                                            |     0.016 |
|   selmul3_1_IBUF_inst                                               |     0.012 |
|   selmul3_2_IBUF_inst                                               |     0.010 |
|   selr10_IBUF[0]_inst                                               |     0.026 |
|   selr10_IBUF[1]_inst                                               |     0.027 |
|   selr11_IBUF[0]_inst                                               |     0.009 |
|   selr11_IBUF[1]_inst                                               |     0.009 |
|   selr1_IBUF[0]_inst                                                |     0.030 |
|   selr1_IBUF[1]_inst                                                |     0.026 |
|   selr2_IBUF[0]_inst                                                |     0.028 |
|   selr2_IBUF[1]_inst                                                |     0.032 |
|   selr3_IBUF[0]_inst                                                |     0.026 |
|   selr3_IBUF[1]_inst                                                |     0.025 |
|   selr4_IBUF[0]_inst                                                |     0.025 |
|   selr4_IBUF[1]_inst                                                |     0.026 |
|   selr6_IBUF[0]_inst                                                |     0.027 |
|   selr6_IBUF[1]_inst                                                |     0.022 |
|   selr7_IBUF_inst                                                   |     0.012 |
|   selr8_IBUF[0]_inst                                                |     0.026 |
|   selr8_IBUF[1]_inst                                                |     0.026 |
|   selr9_IBUF[0]_inst                                                |     0.023 |
|   selr9_IBUF[1]_inst                                                |     0.024 |
|   selsqrt_IBUF_inst                                                 |     0.018 |
|   sqrtcalc                                                          |     2.779 |
|     U0                                                              |     2.779 |
|       i_synth                                                       |     2.779 |
|         i_synth                                                     |     2.779 |
|           gen_sqrt.square_root                                      |     2.779 |
|             gen_iterations[10].gen_post_mid.gen_rem                 |     0.379 |
|               gen_data_int                                          |     0.064 |
|               gen_rem_inc                                           |     0.150 |
|                 inst                                                |     0.150 |
|                   i_baseblox.i_baseblox_addsub                      |     0.150 |
|                     no_pipelining.the_addsub                        |     0.150 |
|                       i_lut6.i_lut6_addsub                          |     0.150 |
|             gen_iterations[10].gen_pre_mid.gen_rem                  |     0.151 |
|               gen_data_int                                          |     0.010 |
|               gen_inv_sqrt_out                                      |     0.022 |
|               gen_rem.gen_rem_out                                   |     0.051 |
|               gen_rem_inc                                           |     0.067 |
|                 inst                                                |     0.054 |
|                   i_baseblox.i_baseblox_addsub                      |     0.054 |
|                     no_pipelining.the_addsub                        |     0.054 |
|                       i_lut6.i_lut6_addsub                          |     0.054 |
|             gen_iterations[11].gen_post_mid.gen_rem                 |     0.484 |
|               gen_data_int                                          |     0.061 |
|               gen_inv_sqrt_out                                      |     0.057 |
|               gen_rem.gen_rem_out                                   |     0.069 |
|               gen_rem_inc                                           |     0.170 |
|                 inst                                                |     0.170 |
|                   i_baseblox.i_baseblox_addsub                      |     0.170 |
|                     no_pipelining.the_addsub                        |     0.170 |
|                       i_lut6.i_lut6_addsub                          |     0.170 |
|             gen_iterations[11].gen_pre_mid.gen_rem                  |     0.145 |
|               gen_data_int                                          |     0.012 |
|               gen_rem_inc                                           |     0.133 |
|                 inst                                                |     0.049 |
|                   i_baseblox.i_baseblox_addsub                      |     0.049 |
|                     no_pipelining.the_addsub                        |     0.049 |
|                       i_lut6.i_lut6_addsub                          |     0.049 |
|             gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp   |     0.083 |
|             gen_iterations[12].gen_last.gen_rem                     |     0.143 |
|               gen_data_int                                          |     0.053 |
|               gen_rem_inc                                           |     0.091 |
|                 inst                                                |     0.091 |
|                   i_baseblox.i_baseblox_addsub                      |     0.091 |
|                     no_pipelining.the_addsub                        |     0.091 |
|                       i_lut6.i_lut6_addsub                          |     0.091 |
|             gen_iterations[12].gen_pre_mid.gen_rem                  |     0.080 |
|               gen_inv_sqrt_out                                      |     0.008 |
|               gen_rem.gen_rem_out                                   |     0.018 |
|               gen_rem_inc                                           |     0.055 |
|                 inst                                                |     0.021 |
|                   i_baseblox.i_baseblox_addsub                      |     0.021 |
|                     no_pipelining.the_addsub                        |     0.021 |
|                       i_lut6.i_lut6_addsub                          |     0.021 |
|             gen_iterations[8].gen_post_mid.gen_rem                  |     0.301 |
|               gen_data_int                                          |     0.065 |
|               gen_rem_inc                                           |     0.117 |
|                 inst                                                |     0.117 |
|                   i_baseblox.i_baseblox_addsub                      |     0.117 |
|                     no_pipelining.the_addsub                        |     0.117 |
|                       i_lut6.i_lut6_addsub                          |     0.117 |
|             gen_iterations[8].gen_pre_mid.gen_rem                   |     0.303 |
|               gen_data_int                                          |     0.020 |
|               gen_inv_sqrt_out                                      |     0.042 |
|               gen_rem.gen_rem_out                                   |     0.067 |
|               gen_rem_inc                                           |     0.100 |
|                 inst                                                |     0.100 |
|                   i_baseblox.i_baseblox_addsub                      |     0.100 |
|                     no_pipelining.the_addsub                        |     0.100 |
|                       i_lut6.i_lut6_addsub                          |     0.100 |
|             gen_iterations[9].gen_post_mid.gen_rem                  |     0.464 |
|               gen_data_int                                          |     0.064 |
|               gen_inv_sqrt_out                                      |     0.068 |
|               gen_rem.gen_rem_out                                   |     0.097 |
|               gen_rem_inc                                           |     0.133 |
|                 inst                                                |     0.133 |
|                   i_baseblox.i_baseblox_addsub                      |     0.133 |
|                     no_pipelining.the_addsub                        |     0.133 |
|                       i_lut6.i_lut6_addsub                          |     0.133 |
|             gen_iterations[9].gen_pre_mid.gen_rem                   |     0.201 |
|               gen_data_int                                          |     0.022 |
|               gen_rem_inc                                           |     0.179 |
|                 inst                                                |     0.088 |
|                   i_baseblox.i_baseblox_addsub                      |     0.088 |
|                     no_pipelining.the_addsub                        |     0.088 |
|                       i_lut6.i_lut6_addsub                          |     0.088 |
|             gen_rdy_int                                             |     0.000 |
+---------------------------------------------------------------------+-----------+


