// Seed: 1635773258
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4
    , id_15,
    input supply0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    inout uwire id_8,
    input supply1 id_9,
    input wand id_10
    , id_16,
    input wor id_11,
    input supply0 id_12,
    output uwire id_13
);
  always id_15 <= id_8;
  final if (1) if (-1) $signed(45);
  ;
  assign id_16 = this;
  logic id_17;
  ;
endmodule
module module_1 (
    inout uwire id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3
    , id_13,
    input wor id_4,
    input wire id_5,
    output tri id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    output uwire id_11
);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9,
      id_9,
      id_10,
      id_0,
      id_8,
      id_1,
      id_0,
      id_2,
      id_7
  );
  assign modCall_1.id_13 = 0;
endmodule
