Info (10281): Verilog HDL Declaration information at RAM_1p_32w_18a_8b.sv(58): object "BRL" differs only in case from object "bRL" in the same scope File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv Line: 58
Info (10281): Verilog HDL Declaration information at RAM_2p_32w_18a_8b.sv(97): object "BRL_1" differs only in case from object "bRL_1" in the same scope File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv Line: 97
Info (10281): Verilog HDL Declaration information at RAM_2p_32w_18a_8b.sv(109): object "BRL_2" differs only in case from object "bRL_2" in the same scope File: /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv Line: 109
