set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Cwiczenie5_5.vo Cwiczenie5_5_v.sdo}}
	{{"Fast Model"} {Cwiczenie5_5_fast.vo Cwiczenie5_5_v_fast.sdo}}
}
