// Seed: 1671457252
module module_0;
  assign id_1 = id_1 + 1;
  assign module_1.type_16 = 0;
  id_2 :
  assert property (@(posedge 1) 1)
  else $display;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    output wand module_1,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wor id_7,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    input wire id_11,
    input supply0 id_12,
    output tri0 id_13,
    input supply1 id_14
    , id_36,
    output uwire id_15,
    input tri1 id_16,
    input supply1 id_17,
    output tri id_18,
    input tri0 id_19,
    output tri id_20
    , id_37,
    input supply1 id_21,
    output uwire id_22,
    input tri0 id_23,
    output wor id_24,
    output tri1 id_25,
    input tri0 id_26,
    output wire id_27,
    input tri0 id_28,
    input wire id_29,
    output wor id_30,
    output wire id_31,
    output tri1 id_32,
    output supply0 id_33,
    input wand id_34
);
  assign id_32 = 1;
  module_0 modCall_1 ();
endmodule
