
---------- Begin Simulation Statistics ----------
final_tick                               1653984112000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150916                       # Simulator instruction rate (inst/s)
host_mem_usage                                4596816                       # Number of bytes of host memory used
host_op_rate                                   291960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13583.70                       # Real time elapsed on the host
host_tick_rate                               29041456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3965900559                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394490                       # Number of seconds simulated
sim_ticks                                394490490000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1051380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2102659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          387                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11884531                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    221800830                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    101016463                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    125187538                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     24171075                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     246969474                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      12137624                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8002411                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1023124322                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      590199789                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11886568                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020285                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    124809846                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    409969076                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177478                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    729051843                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.624199                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.961745                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    267676417     36.72%     36.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    105001087     14.40%     51.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     65311673      8.96%     60.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     81055389     11.12%     71.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32695458      4.48%     75.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     23745117      3.26%     78.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14897299      2.04%     80.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13859557      1.90%     82.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    124809846     17.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    729051843                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843514                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446734                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783843      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346449001     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644759      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526795      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177478                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320239                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177478                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.788981                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.788981                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    188695777                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2490376252                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      198774216                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       369303071                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11898361                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     19108185                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         263094810                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              953054                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121648577                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              110917                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         246969474                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       194214465                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           559241866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3278645                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          504                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1343732682                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3326                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        20690                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      23796722                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.313023                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    216614870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    113154087                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.703124                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    787779617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.250782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.544112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      370137594     46.98%     46.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29669929      3.77%     50.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       25878916      3.29%     54.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34164534      4.34%     58.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20327479      2.58%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       32546919      4.13%     65.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24731202      3.14%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       18037734      2.29%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      232285310     29.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    787779617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       589136945                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      343181218                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1201363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15001653                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      203039092                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.720444                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          385274623                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121593825                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      96037781                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    283118242                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       163746                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       672738                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    132928808                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2323236844                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    263680798                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     30515224                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2146378197                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       684765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17198466                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11898361                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18118690                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       182338                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27971140                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       172510                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        15380                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        83240                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     48671503                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     20055300                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        15380                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13373941                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1627712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2533656393                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2134315248                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.620585                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1572349230                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.705154                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2139815042                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2659209495                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1449433404                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.267458                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.267458                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     10072372      0.46%      0.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1534933251     70.51%     70.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1247884      0.06%     71.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5973514      0.27%     71.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     55514524      2.55%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          572      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     25037589      1.15%     75.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       721650      0.03%     75.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5426976      0.25%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14826524      0.68%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     54364217      2.50%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     49857777      2.29%     80.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1924398      0.09%     80.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23654011      1.09%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    197776842      9.09%     91.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    112522960      5.17%     96.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70946247      3.26%     99.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12092117      0.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2176893425                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     395173707                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    788901809                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    385699713                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    516658135                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25995061                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011941                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      22422558     86.26%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            2      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        12884      0.05%     86.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        13037      0.05%     86.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       176941      0.68%     87.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       114579      0.44%     87.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     87.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     87.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     87.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     87.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     87.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     87.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       330812      1.27%     88.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     88.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     88.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       984542      3.79%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        20144      0.08%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     92.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1258987      4.84%     97.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       237261      0.91%     98.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       219521      0.84%     99.22% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       203793      0.78%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1797642407                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4382670911                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1748615535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2216648445                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2322788894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2176893425                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       447950                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    410059336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      4011196                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       447172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    571523902                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    787779617                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.763328                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.503456                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    245919153     31.22%     31.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     64306600      8.16%     39.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     85852951     10.90%     50.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     87133620     11.06%     61.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     85339367     10.83%     72.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     75998220      9.65%     81.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72150745      9.16%     90.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     43404663      5.51%     96.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     27674298      3.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    787779617                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.759120                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         194217994                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                3951                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18430035                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4888043                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    283118242                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    132928808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     856623797                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              788980980                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     138515441                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497261                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8033108                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      209477328                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11539973                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2388252                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5964226557                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2436003782                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2720575267                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       376129253                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     26926848                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11898361                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     51671272                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      575077956                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    697816116                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3088875206                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        87955                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        24108                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        50959346                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        24684                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2927347276                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4705445066                       # The number of ROB writes
system.switch_cpus_1.timesIdled                241989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2279673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4900                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4380509                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4900                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1355439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        48531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2543762                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          48531                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             900645                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       304039                       # Transaction distribution
system.membus.trans_dist::CleanEvict           747262                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               78                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150635                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150635                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        900645                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3153939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3153939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3153939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     86740416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     86740416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86740416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1051358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1051358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1051358                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3576629500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5560204500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1653984112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1653984112000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1897507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       713101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       831567                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          938149                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          178997                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         178997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           203252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          203252                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1897507                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2494709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4165552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6660261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    106440704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105690176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212130880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          382068                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21176448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2661820                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001952                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044135                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2656625     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5195      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2661820                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3404044500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1993298957                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1247359999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       828700                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        83612                       # number of demand (read+write) hits
system.l2.demand_hits::total                   912312                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       828700                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        83612                       # number of overall hits
system.l2.overall_hits::total                  912312                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2869                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1185574                       # number of demand (read+write) misses
system.l2.demand_misses::total                1188443                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2869                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1185574                       # number of overall misses
system.l2.overall_misses::total               1188443                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    262604000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 103696038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     103958642000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    262604000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 103696038000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    103958642000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       831569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1269186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2100755                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       831569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1269186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2100755                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.934122                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565722                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.934122                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565722                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 91531.544092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87464.838129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87474.655495                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 91531.544092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87464.838129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87474.655495                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330872                       # number of writebacks
system.l2.writebacks::total                    330872                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1185571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1188440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1185571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1188440                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    233914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  91840155500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92074069500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    233914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  91840155500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92074069500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.934119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.565720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.934119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.565720                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81531.544092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77464.913953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77474.731160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81531.544092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77464.913953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77474.731160                       # average overall mshr miss latency
system.l2.replacements                         333563                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382223                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382223                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382223                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382223                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       831567                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           831567                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       831567                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       831567                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       854782                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        854782                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        12020                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12020                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       166977                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             166977                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       178997                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           178997                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.932848                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932848                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       166977                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        166977                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   2756708500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2756708500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.932848                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932848                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16509.510292                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16509.510292                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        39528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39528                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163724                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14869391500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14869391500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       203252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            203252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.805522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90819.864528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90819.864528                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13232151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13232151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.805522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80819.864528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80819.864528                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       828700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        44084                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             872784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      1021850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1024719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    262604000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  88826646500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  89089250500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       831569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1065934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1897503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.958643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.540036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91531.544092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 86927.285316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86940.176282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1021847                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1024716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    233914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  78608004000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  78841918000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.958640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.540034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81531.544092                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76927.371710                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76940.262473                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4082.924657                       # Cycle average of tags in use
system.l2.tags.total_refs                     2189574                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1217880                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.797857                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4082.924657                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996808                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4069                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3159                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993408                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36256710                       # Number of tag accesses
system.l2.tags.data_accesses                 36256710                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          312                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       136848                       # number of demand (read+write) hits
system.l3.demand_hits::total                   137160                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          312                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       136848                       # number of overall hits
system.l3.overall_hits::total                  137160                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2557                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1048723                       # number of demand (read+write) misses
system.l3.demand_misses::total                1051280                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2557                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1048723                       # number of overall misses
system.l3.overall_misses::total               1051280                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    212676000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  82993876500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      83206552500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    212676000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  82993876500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     83206552500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2869                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1185571                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1188440                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2869                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1185571                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1188440                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.891251                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.884572                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.884588                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.891251                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.884572                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.884588                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83174.032069                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79138.034066                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79147.850715                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83174.032069                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79138.034066                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79147.850715                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              304039                       # number of writebacks
system.l3.writebacks::total                    304039                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2557                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1048723                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1051280                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2557                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1048723                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1051280                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    187106000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  72506646500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  72693752500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    187106000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  72506646500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  72693752500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.891251                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.884572                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.884588                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.891251                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.884572                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.884588                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73174.032069                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69138.034066                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69147.850715                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73174.032069                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69138.034066                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69147.850715                       # average overall mshr miss latency
system.l3.replacements                        1095611                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       330872                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           330872                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       330872                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       330872                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         4213                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4213                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       166899                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               166899                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           78                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 78                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       166977                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           166977                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000467                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000467                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data   365.384615                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total   365.384615                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           78                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            78                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1498000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      1498000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000467                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000467                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19205.128205                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19205.128205                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        13089                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13089                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       150635                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              150635                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12080774500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12080774500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       163724                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            163724                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.920054                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.920054                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80198.987619                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80198.987619                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       150635                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         150635                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10574424500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10574424500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.920054                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.920054                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70198.987619                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70198.987619                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          312                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       123759                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             124071                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         2557                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       898088                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           900645                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    212676000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  70913102000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  71125778000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2869                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      1021847                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        1024716                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.891251                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.878887                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.878922                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 83174.032069                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 78960.081863                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 78972.045590                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2557                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       898088                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       900645                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    187106000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  61932222000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  62119328000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.891251                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.878887                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.878922                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73174.032069                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 68960.081863                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 68972.045590                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2694318                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1128379                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.387778                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     564.682635                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         2.231779                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      3317.279931                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1050.292313                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   123.052785                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 27710.460557                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.017233                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000068                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.101235                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.032052                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003755                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.845656                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32400                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  41795803                       # Number of tag accesses
system.l3.tags.data_accesses                 41795803                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1024716                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       634911                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1649045                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          166977                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         166977                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           163724                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          163724                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       1024716                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3899179                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     97235968                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1095611                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19458496                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2451028                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.019800                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.139313                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2402497     98.02%     98.02% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  48531      1.98%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2451028                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1602753000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1866148500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       163648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67118272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67281920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       163648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        163648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19458496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19458496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1048723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1051280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       304039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             304039                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       414834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    170139138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170553972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       414834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           414834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49325640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49325640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49325640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       414834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    170139138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            219879612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    304039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1048559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.028733468500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17835                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17835                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2483297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1051280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     304039                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1051280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   304039                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18877                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9812208500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5255580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29520633500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9335.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28085.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   859893                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  217403                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1051280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               304039                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  781671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  206865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       277837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    312.156092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.582609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.419412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       129557     46.63%     46.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        45787     16.48%     63.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19401      6.98%     70.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16637      5.99%     76.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10954      3.94%     80.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5377      1.94%     81.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4637      1.67%     83.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5741      2.07%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        39746     14.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       277837                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.935296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    781.006529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        17804     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           19      0.11%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17835                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.046145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.015800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8538     47.87%     47.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              180      1.01%     48.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8904     49.92%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      1.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17835                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               67271424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19457152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67281920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19458496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        49.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394504153000                       # Total gap between requests
system.mem_ctrls.avgGap                     291078.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       163648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67107776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19457152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 414833.827806596761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 170112531.736823350191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 49322233.344585821033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1048723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       304039                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     81788750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29438844750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9342213178000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     31986.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28071.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30727022.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            983363640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            522666375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3747357600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          793471320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31140735600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      89165580510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      76397543520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       202750718565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.955909                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 197609073500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13172900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 183708516500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1000399680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            531725040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3757610640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          793502640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31140735600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      88135649790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      77264853600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       202624476990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.635898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 199868812750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13172900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 181448791000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    193349126                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1646319599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    193349126                       # number of overall hits
system.cpu.icache.overall_hits::total      1646319599                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       865332                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1199675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       865332                       # number of overall misses
system.cpu.icache.overall_misses::total       1199675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  11386477494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11593432494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  11386477494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11593432494                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    194214458                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1647519274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    194214458                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1647519274                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004456                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000728                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004456                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000728                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13158.507364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9663.811027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13158.507364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9663.811027                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3237                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                79                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.974684                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1165398                       # number of writebacks
system.cpu.icache.writebacks::total           1165398                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        33759                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33759                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        33759                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33759                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       831573                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       847490                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       831573                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       847490                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  10213347994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10404385994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  10213347994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10404385994                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000514                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12281.962009                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12276.706503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12281.962009                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12276.706503                       # average overall mshr miss latency
system.cpu.icache.replacements                1165398                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    193349126                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1646319599                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       865332                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1199675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  11386477494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11593432494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    194214458                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1647519274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004456                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13158.507364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9663.811027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        33759                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33759                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       831573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       847490                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  10213347994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10404385994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12281.962009                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12276.706503                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.978442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1647485515                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1165916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1413.039632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.987764                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.267608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.723071                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.179147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6591243012                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6591243012                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    340358536                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        758524677                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    340358536                       # number of overall hits
system.cpu.dcache.overall_hits::total       758524677                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6737221                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6975986                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6737221                       # number of overall misses
system.cpu.dcache.overall_misses::total       6975986                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    643839000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 477481257086                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 478125096086                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    643839000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 477481257086                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 478125096086                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    347095757                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    765500663                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    347095757                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    765500663                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019410                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009113                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019410                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009113                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68030.325444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70872.138095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68538.712103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68030.325444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70872.138095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68538.712103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8507379                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            207809                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              75                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.938453                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.880000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512225                       # number of writebacks
system.cpu.dcache.writebacks::total            512225                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5290612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5290612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5290612                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5290612                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1446609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1456073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1446609                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1456073                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    634375000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 111327122086                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 111961497086                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    634375000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 111327122086                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 111961497086                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004168                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001902                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004168                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001902                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67030.325444                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76957.299509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76892.777413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67030.325444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76957.299509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76892.777413                       # average overall mshr miss latency
system.cpu.dcache.replacements                1505271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    227818355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461498818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6354972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6463447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    158823000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 456674981500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 456833804500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    234173327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467962265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34214.347264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71861.053282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70679.593180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5289038                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5289038                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1065934                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1070576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    154181000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  90903095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  91057276500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33214.347264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 85280.228888                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85054.472079                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112540181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      297025859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       382249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       512539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    485016000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  20806275586                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21291291586                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922430                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538398                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 100583.990046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 54431.209986                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41540.822427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       380675                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       385497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    480194000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20424026586                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20904220586                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001296                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 99583.990046                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 53652.135249                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54226.675139                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995473                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           760223690                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1505783                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.869354                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   371.783007                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.366210                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   117.846256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043684                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.230168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3063508435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3063508435                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653984112000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 484445310000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
