C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/emb_mem_gen_v1_0_6
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap emb_mem_gen_v1_0_6 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/emb_mem_gen_v1_0_6
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L emb_mem_gen_v1_0_6 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work emb_mem_gen_v1_0_6 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/emb_mem_gen_v1_0_6/.cxl.systemverilog.emb_mem_gen_v1_0_6.emb_mem_gen_v1_0_6.nt64.cmf
