
---------- Begin Simulation Statistics ----------
final_tick                               114900501500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124961                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661436                       # Number of bytes of host memory used
host_op_rate                                   141102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2245.33                       # Real time elapsed on the host
host_tick_rate                               51173162                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   280579389                       # Number of instructions simulated
sim_ops                                     316819327                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114901                       # Number of seconds simulated
sim_ticks                                114900501500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                1138313222                       # number of cc regfile reads
system.cpu.cc_regfile_writes                233717832                       # number of cc regfile writes
system.cpu.committedInsts                   280579389                       # Number of Instructions Simulated
system.cpu.committedOps                     316819327                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.819023                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.819023                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                        41861309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3301288                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 50426609                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.531903                       # Inst execution rate
system.cpu.iew.exec_refs                     54643020                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   24494749                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11712176                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              31478443                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             175239                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            823530                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27823273                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           415505643                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              30148271                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2925708                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             352032828                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  53599                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 13453                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2875153                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 72464                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6103                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1581278                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1720010                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 638959789                       # num instructions consuming a value
system.cpu.iew.wb_count                     348246157                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.380752                       # average fanout of values written-back
system.cpu.iew.wb_producers                 243285374                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.515425                       # insts written-back per cycle
system.cpu.iew.wb_sent                      348861385                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                450365904                       # number of integer regfile reads
system.cpu.int_regfile_writes               264571151                       # number of integer regfile writes
system.cpu.ipc                               1.220967                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.220967                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6360      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             294630673     83.00%     83.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              4161920      1.17%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         146358      0.04%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30909607      8.71%     92.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25103618      7.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              354958536                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4085408                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011510                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2801422     68.57%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     68.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 681850     16.69%     85.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                602136     14.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              359037584                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          902121970                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    348246157                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         514197644                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  415214934                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 354958536                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              290709                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        98686315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            179795                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          19041                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    314566050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     187939695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.888683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.896429                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            53696796     28.57%     28.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            49566258     26.37%     54.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26875567     14.30%     69.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17405526      9.26%     78.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            19418859     10.33%     88.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8775529      4.67%     93.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8851655      4.71%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2034485      1.08%     99.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1315020      0.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       187939695                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.544634                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1328168                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6696284                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             31478443                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27823273                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               472982107                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 482863                       # number of misc regfile writes
system.cpu.numCycles                        229801004                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          517103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                 19743                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       337583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        675659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        18986                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1047                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1172455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       764336                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2345902                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         765383                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                68854326                       # Number of BP lookups
system.cpu.branchPred.condPredicted          50239122                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3449668                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             27776270                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26593638                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.742294                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 7437950                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect             387610                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1036842                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             914459                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           122383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         5250                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        98687648                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          271668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2830479                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    174100937                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.819745                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.135864                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50612352     29.07%     29.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        60355480     34.67%     63.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        19097807     10.97%     74.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12042819      6.92%     81.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        12421093      7.13%     88.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4596901      2.64%     91.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4239851      2.44%     93.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1845279      1.06%     94.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8889355      5.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    174100937                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            280579389                       # Number of instructions committed
system.cpu.commit.opsCommitted              316819327                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    46810585                       # Number of memory references committed
system.cpu.commit.loads                      24374900                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                      115470                       # Number of memory barriers committed
system.cpu.commit.branches                   45256995                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   284775217                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               6130748                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    265929883     83.94%     83.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      3932501      1.24%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc       146358      0.05%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24374900      7.69%     92.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     22435685      7.08%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    316819327                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8889355                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     45928957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45928957                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45928957                       # number of overall hits
system.cpu.dcache.overall_hits::total        45928957                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        52700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        52700                       # number of overall misses
system.cpu.dcache.overall_misses::total         52700                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1415547997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1415547997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1415547997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1415547997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45981657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45981657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45981657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45981657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001146                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001146                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001146                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001146                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26860.493302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26860.493302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26860.493302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26860.493302                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          645                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.615385                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2191                       # number of writebacks
system.cpu.dcache.writebacks::total              2191                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21752                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21752                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21752                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21752                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30948                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    806684500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    806684500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    806684500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    806684500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000673                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000673                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000673                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26065.803929                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26065.803929                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26065.803929                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26065.803929                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30427                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     24427297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24427297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1335592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1335592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     24475347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24475347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27795.879292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27795.879292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        19028                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19028                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    778985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    778985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26841.189442                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26841.189442                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     21501660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21501660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4650                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4650                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     79955997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79955997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     21506310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21506310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17194.838065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17194.838065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     27699500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27699500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 14381.879543                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14381.879543                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       115474                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       115474                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       115475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       115475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       115469                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       115469                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       115469                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       115469                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.972792                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46190875                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30939                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1492.965998                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.972792                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92456141                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92456141                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 65223520                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              44258853                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  63769560                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              11812609                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2875153                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             25769283                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                635558                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              442257347                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1403214                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           79286986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      413214271                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    68854326                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           34946047                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     105098460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 6996390                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                11450                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         44542                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  53837869                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1562660                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          187939695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.496791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.235390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 98811349     52.58%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 12240970      6.51%     59.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10962329      5.83%     64.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  6493677      3.46%     68.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  6121653      3.26%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  5606962      2.98%     74.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  5721801      3.04%     77.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  7100287      3.78%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 34880667     18.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            187939695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.299626                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.798140                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     52391602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         52391602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     52391602                       # number of overall hits
system.cpu.icache.overall_hits::total        52391602                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1446266                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1446266                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1446266                       # number of overall misses
system.cpu.icache.overall_misses::total       1446266                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49988195500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49988195500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49988195500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49988195500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53837868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53837868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53837868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53837868                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026863                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026863                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026863                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026863                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34563.624880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34563.624880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34563.624880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34563.624880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          907                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.388889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1142003                       # number of writebacks
system.cpu.icache.writebacks::total           1142003                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       303742                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       303742                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       303742                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       303742                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1142524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1142524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1142524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1142524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  36917915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  36917915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  36917915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  36917915000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021222                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021222                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021222                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021222                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32312.594746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32312.594746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32312.594746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32312.594746                       # average overall mshr miss latency
system.cpu.icache.replacements                1142003                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     52391602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        52391602                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1446266                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1446266                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49988195500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49988195500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53837868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53837868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34563.624880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34563.624880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       303742                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       303742                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1142524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1142524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  36917915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  36917915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021222                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021222                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32312.594746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32312.594746                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.533733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53534123                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1142521                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.856139                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.533733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         108818257                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        108818257                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      805806                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7103543                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17368                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                6103                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5387588                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              2340398                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 114900501500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2875153                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 71043894                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12354428                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5654874                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  69666632                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              26344714                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              432890971                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    66                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               24908517                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1959                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           629152144                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  2016774992                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                601356126                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps             457296913                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                171855231                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  306916                       # count of serializing insts renamed
system.cpu.rename.tempSerializing              175248                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  53139740                       # count of insts added to the skid buffer
system.cpu.rob.reads                        580440886                       # The number of ROB reads
system.cpu.rob.writes                       844869119                       # The number of ROB writes
system.cpu.thread_0.numInsts                280579389                       # Number of Instructions committed
system.cpu.thread_0.numOps                  316819327                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               808938                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25394                       # number of demand (read+write) hits
system.l2.demand_hits::total                   834332                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              808938                       # number of overall hits
system.l2.overall_hits::.cpu.data               25394                       # number of overall hits
system.l2.overall_hits::total                  834332                       # number of overall hits
system.l2.demand_misses::.cpu.inst             333577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5545                       # number of demand (read+write) misses
system.l2.demand_misses::total                 339122                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst            333577                       # number of overall misses
system.l2.overall_misses::.cpu.data              5545                       # number of overall misses
system.l2.overall_misses::total                339122                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst  26404581500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    492585500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26897167000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst  26404581500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    492585500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26897167000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1142515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            30939                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1173454                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1142515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           30939                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1173454                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.291967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.179224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.288995                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.291967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.179224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.288995                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79155.881551                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88834.174932                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79314.131787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79155.881551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88834.174932                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79314.131787                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  74                       # number of writebacks
system.l2.writebacks::total                        74                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst        333575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            339107                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst       333575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           339107                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst  23068719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    436317500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23505037000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst  23068719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    436317500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23505037000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.291966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.178803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.288982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.291966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.178803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.288982                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69156.020385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78871.565437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69314.514298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69156.020385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78871.565437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69314.514298                       # average overall mshr miss latency
system.l2.replacements                        1098250                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2191                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2191                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1123284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1123284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1123284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1123284                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3678                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3678                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       136500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       136500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1842                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              75                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  75                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      5232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.039124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.039124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        69760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        69760                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.039124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        59760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        59760                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         808938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             808938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst       333577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           333577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst  26404581500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  26404581500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1142515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1142515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.291967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.291967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79155.881551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79155.881551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       333575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       333575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  23068719500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23068719500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.291966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.291966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69156.020385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69156.020385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    487353500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    487353500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.188478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.188478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89095.703839                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89095.703839                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    431835500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    431835500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.188030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79134.231263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79134.231263                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   996.820870                       # Cycle average of tags in use
system.l2.tags.total_refs                     2323223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1099273                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.113418                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     126.849227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       142.925960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       727.045684                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.044375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.060841                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          611                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.062439                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38330089                       # Number of tag accesses
system.l2.tags.data_accesses                 38330089                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    333575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019273880250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              707664                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 32                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      339107                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         74                       # Number of write requests accepted
system.mem_ctrls.readBursts                    339107                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       74                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                339107                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   74                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  337281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          19226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  19201.666256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1367.544515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                21702848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    188.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  114900487000                       # Total gap between requests
system.mem_ctrls.avgGap                     338758.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst     21348800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       350784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 185802496.258034169674                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3052937.066597572528                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18938.124478072881                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst       333575                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5532                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           74                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   9359143750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    208482500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 143190209000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28057.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37686.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1935002824.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst     21348608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       354048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      21702656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst     21348608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total     21348608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         4736                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         4736                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst       333572                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5532                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         339104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           74                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            74                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    185800825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3081344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        188882170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    185800825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    185800825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        41218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           41218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        41218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    185800825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3081344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       188923388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               339056                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  34                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       163586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        51756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        66925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        49710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3210326250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1695280000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9567626250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9468.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28218.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              235584                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 30                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103468                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   209.728225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   177.785746                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   107.376411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        24174     23.36%     23.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29029     28.06%     51.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        40373     39.02%     90.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8230      7.95%     98.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1528      1.48%     99.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           48      0.05%     99.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           34      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           14      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           38      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103468                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              21699584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              188.855433                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.018938                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       527089080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       280139310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1567615560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        177480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9069627840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  42679634640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8181048000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   62305331910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   542.254656                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20648997250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3836560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  90414944250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       211722420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       112521750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      853237140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9069627840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  43088570310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7836681120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   61172360580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.394200                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  20000365250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3836560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  91063576250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             339029                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           74                       # Transaction distribution
system.membus.trans_dist::CleanEvict           336471                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        339032                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1014763                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1014763                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     21707392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                21707392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            339114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  339114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              339114                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           767601000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1816011250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1171543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2265                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1142003                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1126412                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1142524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29022                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3427039                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        92323                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3519362                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    146208960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2120320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              148329280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1098259                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2271722                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.345747                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.476579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1487328     65.47%     65.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 783347     34.48%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1047      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2271722                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 114900501500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2317145000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1713786989                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          46419487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
