/*
 * Core driver for the d4400 pin controller
 *
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include <linux/err.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/of_address.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/pinctrl/machine.h>
#include <linux/pinctrl/pinconf.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/pinctrl/pinmux.h>
#include <linux/slab.h>

#include "core.h"
#include "pinctrl-d4400.h"

#define D4400_PMX_DUMP(info, p, m, c, n)		\
{							\
	int i, j;					\
	pr_debug("Format: Pin Mux Config\n");	\
	for (i = 0; i < n; i++) {			\
		j = p[i];				\
		pr_debug("%s %d 0x%lx\n",	\
			info->pins[j].name,		\
			m[i], c[i]);			\
	}						\
}

/* The bits in CONFIG cell defined in binding doc*/
#define D4400_NO_PAD_CTL	0x80000000	/* no pin config need */

#define IOMUXC_DDR_REGS_ADDR_RES_NAME    "iomuxc-ddr"
#define IOMUXC_MAIN_REGS_ADDR_RES_NAME   "iomuxc-main"

enum d4400_pads {
	D4400_PAD_DDR_DQ0 = 0,
	D4400_PAD_DDR_DQ1 = 1,
	D4400_PAD_DDR_DQ2 = 2,
	D4400_PAD_DDR_DQ3 = 3,
	D4400_PAD_DDR_DQ4 = 4,
	D4400_PAD_DDR_DQ5 = 5,
	D4400_PAD_DDR_DQ6 = 6,
	D4400_PAD_DDR_DQ7 = 7,
	D4400_PAD_DDR_DQ8 = 8,
	D4400_PAD_DDR_DQ9 = 9,
	D4400_PAD_DDR_DQ10 = 10,
	D4400_PAD_DDR_DQ11 = 11,
	D4400_PAD_DDR_DQ12 = 12,
	D4400_PAD_DDR_DQ13 = 13,
	D4400_PAD_DDR_DQ14 = 14,
	D4400_PAD_DDR_DQ15 = 15,
	D4400_PAD_DDR_DQ16 = 16,
	D4400_PAD_DDR_DQ17 = 17,
	D4400_PAD_DDR_DQ18 = 18,
	D4400_PAD_DDR_DQ19 = 19,
	D4400_PAD_DDR_DQ20 = 20,
	D4400_PAD_DDR_DQ21 = 21,
	D4400_PAD_DDR_DQ22 = 22,
	D4400_PAD_DDR_DQ23 = 23,
	D4400_PAD_DDR_DQ24 = 24,
	D4400_PAD_DDR_DQ25 = 25,
	D4400_PAD_DDR_DQ26 = 26,
	D4400_PAD_DDR_DQ27 = 27,
	D4400_PAD_DDR_DQ28 = 28,
	D4400_PAD_DDR_DQ29 = 29,
	D4400_PAD_DDR_DQ30 = 30,
	D4400_PAD_DDR_DQ31 = 31,
	D4400_PAD_DDR_DM0 = 32,
	D4400_PAD_DDR_DM1 = 33,
	D4400_PAD_DDR_DM2 = 34,
	D4400_PAD_DDR_DM3 = 35,
	D4400_PAD_DDR_DQS0 = 36,
	D4400_PAD_DDR_DQS0_B = 37,
	D4400_PAD_DDR_DQS1 = 38,
	D4400_PAD_DDR_DQS1_B = 39,
	D4400_PAD_DDR_DQS2 = 40,
	D4400_PAD_DDR_DQS2_B = 41,
	D4400_PAD_DDR_DQS3 = 42,
	D4400_PAD_DDR_DQS3_B = 43,
	D4400_PAD_DDR_BA0 = 44,
	D4400_PAD_DDR_BA1 = 45,
	D4400_PAD_DDR_BA2 = 46,
	D4400_PAD_DDR_A0 = 47,
	D4400_PAD_DDR_A1 = 48,
	D4400_PAD_DDR_A2 = 49,
	D4400_PAD_DDR_A3 = 50,
	D4400_PAD_DDR_A4 = 51,
	D4400_PAD_DDR_A5 = 52,
	D4400_PAD_DDR_A6 = 53,
	D4400_PAD_DDR_A7 = 54,
	D4400_PAD_DDR_A8 = 55,
	D4400_PAD_DDR_A9 = 56,
	D4400_PAD_DDR_A10 = 57,
	D4400_PAD_DDR_A11 = 58,
	D4400_PAD_DDR_A12 = 59,
	D4400_PAD_DDR_A13 = 60,
	D4400_PAD_DDR_A14 = 61,
	D4400_PAD_DDR_A15 = 62,
	D4400_PAD_DDR_WE_B = 63,
	D4400_PAD_DDR_RAS_B = 64,
	D4400_PAD_DDR_CAS_B = 65,
	D4400_PAD_DDR_CS_0_B = 66,
	D4400_PAD_DDR_CS_1_B = 67,
	D4400_PAD_DDR_CKE0 = 68,
	D4400_PAD_DDR_CKE1 = 69,
	D4400_PAD_DDR_CK0 = 70,
	D4400_PAD_DDR_CK0_B = 71,
	D4400_PAD_DDR_CK1 = 72,
	D4400_PAD_DDR_CK1_B = 73,
	D4400_PAD_DDR_ODT0 = 74,
	D4400_PAD_DDR_ODT1 = 75,
	D4400_PAD_DDR_RESET = 76,
	D4400_PAD_DDR_ZQ = 77,
	D4400_PAD_FLASH_DAT0 = 78,
	D4400_PAD_FLASH_DAT1 = 79,
	D4400_PAD_FLASH_DAT2 = 80,
	D4400_PAD_FLASH_DAT3 = 81,
	D4400_PAD_FLASH_DAT4 = 82,
	D4400_PAD_FLASH_DAT5 = 83,
	D4400_PAD_FLASH_DAT6 = 84,
	D4400_PAD_FLASH_DAT7 = 85,
	D4400_PAD_FLASH_DAT8 = 86,
	D4400_PAD_FLASH_DAT9 = 87,
	D4400_PAD_FLASH_DAT10 = 88,
	D4400_PAD_FLASH_DAT11 = 89,
	D4400_PAD_FLASH_DAT12 = 90,
	D4400_PAD_FLASH_DAT13 = 91,
	D4400_PAD_FLASH_DAT14 = 92,
	D4400_PAD_FLASH_DAT15 = 93,
	D4400_PAD_FLASH_A0 = 94,
	D4400_PAD_FLASH_A1 = 95,
	D4400_PAD_FLASH_A2 = 96,
	D4400_PAD_FLASH_A3 = 97,
	D4400_PAD_FLASH_A4 = 98,
	D4400_PAD_FLASH_A5 = 99,
	D4400_PAD_FLASH_A6 = 100,
	D4400_PAD_FLASH_A7 = 101,
	D4400_PAD_FLASH_A8 = 102,
	D4400_PAD_FLASH_A9 = 103,
	D4400_PAD_FLASH_A10 = 104,
	D4400_PAD_FLASH_A11 = 105,
	D4400_PAD_FLASH_A12 = 106,
	D4400_PAD_FLASH_A13 = 107,
	D4400_PAD_FLASH_A14 = 108,
	D4400_PAD_FLASH_A15 = 109,
	D4400_PAD_FLASH_A16 = 110,
	D4400_PAD_FLASH_A17 = 111,
	D4400_PAD_FLASH_A18 = 112,
	D4400_PAD_FLASH_A19 = 113,
	D4400_PAD_FLASH_A20 = 114,
	D4400_PAD_FLASH_A21 = 115,
	D4400_PAD_FLASH_A22 = 116,
	D4400_PAD_FLASH_A23 = 117,
	D4400_PAD_FLASH_A24 = 118,
	D4400_PAD_FLASH_A25 = 119,
	D4400_PAD_FLASH_CS0_B = 120,
	D4400_PAD_FLASH_CS1_B = 121,
	D4400_PAD_FLASH_CS2_B = 122,
	D4400_PAD_FLASH_BE_0_B = 123,
	D4400_PAD_FLASH_BE_1_B = 124,
	D4400_PAD_FLASH_OE_B = 125,
	D4400_PAD_FLASH_WE_B = 126,
	D4400_PAD_FLASH_WAIT_B = 127,
	D4400_PAD_FLASH_BCLK_B = 128,
	D4400_PAD_FLASH_ADV_B = 129,
	D4400_PAD_SPI1_MOSI = 130,
	D4400_PAD_SPI1_MISO = 131,
	D4400_PAD_SPI1_CLK = 132,
	D4400_PAD_SPI1_SS0 = 133,
	D4400_PAD_SPI1_SS1 = 134,
	D4400_PAD_SPI2_MOSI = 135,
	D4400_PAD_SPI2_MISO = 136,
	D4400_PAD_SPI2_CLK = 137,
	D4400_PAD_SPI2_SS0 = 138,
	D4400_PAD_SPI2_SS1 = 139,
	D4400_PAD_SPI3_MOSI = 140,
	D4400_PAD_SPI3_MISO = 141,
	D4400_PAD_SPI3_CLK = 142,
	D4400_PAD_SPI3_SS0 = 143,
	D4400_PAD_SPI3_SS1 = 144,
	D4400_PAD_SPI4_MOSI = 145,
	D4400_PAD_SPI4_MISO = 146,
	D4400_PAD_SPI4_CLK = 147,
	D4400_PAD_SPI4_SS0 = 148,
	D4400_PAD_SPI4_SS1 = 149,
	D4400_PAD_SPI5_MOSI = 150,
	D4400_PAD_SPI5_MISO = 151,
	D4400_PAD_SPI5_CLK = 152,
	D4400_PAD_SPI5_SS0 = 153,
	D4400_PAD_SPI5_SS1 = 154,
	D4400_PAD_SPI6_MOSI = 155,
	D4400_PAD_SPI6_MISO = 156,
	D4400_PAD_SPI6_CLK = 157,
	D4400_PAD_SPI6_SS0 = 158,
	D4400_PAD_SPI6_SS1 = 159,
	D4400_PAD_SPI7_MOSI = 160,
	D4400_PAD_SPI7_MISO = 161,
	D4400_PAD_SPI7_CLK = 162,
	D4400_PAD_SPI7_SS0 = 163,
	D4400_PAD_SPI7_SS1 = 164,
	D4400_PAD_SPI8_MOSI = 165,
	D4400_PAD_SPI8_MISO = 166,
	D4400_PAD_SPI8_CLK = 167,
	D4400_PAD_SPI8_SS0 = 168,
	D4400_PAD_SPI8_SS1 = 169,
	D4400_PAD_UART1_TXD = 170,
	D4400_PAD_UART1_RXD = 171,
	D4400_PAD_UART2_TXD = 172,
	D4400_PAD_UART2_RXD = 173,
	D4400_PAD_UART3_TXD = 174,
	D4400_PAD_UART3_RXD = 175,
	D4400_PAD_UART4_TXD = 176,
	D4400_PAD_UART4_RXD = 177,
	D4400_PAD_I2C1_SDA = 178,
	D4400_PAD_I2C1_SCL = 179,
	D4400_PAD_I2C2_SDA = 180,
	D4400_PAD_I2C2_SCL = 181,
	D4400_PAD_I2C3_SDA = 182,
	D4400_PAD_I2C3_SCL = 183,
	D4400_PAD_I2C4_SDA = 184,
	D4400_PAD_I2C4_SCL = 185,
	D4400_PAD_I2C5_SDA = 186,
	D4400_PAD_I2C5_SCL = 187,
	D4400_PAD_I2C6_SDA = 188,
	D4400_PAD_I2C6_SCL = 189,
	D4400_PAD_I2C7_SDA = 190,
	D4400_PAD_I2C7_SCL = 191,
	D4400_PAD_I2C8_SDA = 192,
	D4400_PAD_I2C8_SCL = 193,
	D4400_PAD_I2C9_SDA = 194,
	D4400_PAD_I2C9_SCL = 195,
	D4400_PAD_I2C10_SDA = 196,
	D4400_PAD_I2C10_SCL = 197,
	D4400_PAD_I2C11_SDA = 198,
	D4400_PAD_I2C11_SCL = 199,
	D4400_PAD_GPIOA0 = 200,
	D4400_PAD_GPIOA1 = 201,
	D4400_PAD_GPIOA2 = 202,
	D4400_PAD_GPIOA3 = 203,
	D4400_PAD_GPIOA4 = 204,
	D4400_PAD_GPIOA5 = 205,
	D4400_PAD_GPIOA6 = 206,
	D4400_PAD_GPIOA7 = 207,
	D4400_PAD_GPIOA8 = 208,
	D4400_PAD_GPIOA9 = 209,
	D4400_PAD_GPIOA10 = 210,
	D4400_PAD_GPIOA11 = 211,
	D4400_PAD_GPIOA12 = 212,
	D4400_PAD_GPIOA13 = 213,
	D4400_PAD_GPIOA14 = 214,
	D4400_PAD_GPIOA15 = 215,
	D4400_PAD_GPIOA16 = 216,
	D4400_PAD_GPIOA17 = 217,
	D4400_PAD_GPIOA18 = 218,
	D4400_PAD_GPIOA19 = 219,
	D4400_PAD_GPIOA20 = 220,
	D4400_PAD_GPIOA21 = 221,
	D4400_PAD_GPIOA22 = 222,
	D4400_PAD_GPIOA23 = 223,
	D4400_PAD_GPIOA24 = 224,
	D4400_PAD_GPIOA25 = 225,
	D4400_PAD_GPIOA26 = 226,
	D4400_PAD_GPIOA27 = 227,
	D4400_PAD_GPIOA28 = 228,
	D4400_PAD_GPIOA29 = 229,
	D4400_PAD_GPIOA30 = 230,
	D4400_PAD_GPIOA31 = 231,
	D4400_PAD_GPIOB0 = 232,
	D4400_PAD_GPIOB1 = 233,
	D4400_PAD_GPIOB2 = 234,
	D4400_PAD_GPIOB3 = 235,
	D4400_PAD_GPIOB4 = 236,
	D4400_PAD_GPIOB5 = 237,
	D4400_PAD_GPIOB6 = 238,
	D4400_PAD_GPIOB7 = 239,
	D4400_PAD_GPIOB8 = 240,
	D4400_PAD_GPIOB9 = 241,
	D4400_PAD_GPIOB10 = 242,
	D4400_PAD_GPIOB11 = 243,
	D4400_PAD_GPIOB12 = 244,
	D4400_PAD_GPIOB13 = 245,
	D4400_PAD_GPIOB14 = 246,
	D4400_PAD_GPIOB15 = 247,
	D4400_PAD_GPIOB16 = 248,
	D4400_PAD_GPIOB17 = 249,
	D4400_PAD_GPIOB18 = 250,
	D4400_PAD_GPIOB19 = 251,
	D4400_PAD_GPIOB20 = 252,
	D4400_PAD_GPIOB21 = 253,
	D4400_PAD_GPIOB22 = 254,
	D4400_PAD_GPIOB23 = 255,
	D4400_PAD_GPIOB24 = 256,
	D4400_PAD_GPIOB25 = 257,
	D4400_PAD_GPIOB26 = 258,
	D4400_PAD_GPIOB27 = 259,
	D4400_PAD_GPIOB28 = 260,
	D4400_PAD_GPIOB29 = 261,
	D4400_PAD_GPIOB30 = 262,
	D4400_PAD_GPIOB31 = 263,
	D4400_PAD_GPIOC0 = 264,
	D4400_PAD_GPIOC1 = 265,
	D4400_PAD_GPIOC2 = 266,
	D4400_PAD_GPIOC3 = 267,
	D4400_PAD_GPIOC4 = 268,
	D4400_PAD_GPIOC5 = 269,
	D4400_PAD_GPIOC6 = 270,
	D4400_PAD_GPIOC7 = 271,
	D4400_PAD_GPIOC8 = 272,
	D4400_PAD_GPIOC9 = 273,
	D4400_PAD_GPIOC10 = 274,
	D4400_PAD_GPIOC11 = 275,
	D4400_PAD_GPIOC12 = 276,
	D4400_PAD_GPIOC13 = 277,
	D4400_PAD_GPIOC14 = 278,
	D4400_PAD_GPIOC15 = 279,
	D4400_PAD_GPIOC16 = 280,
	D4400_PAD_GPIOC17 = 281,
	D4400_PAD_GPIOC18 = 282,
	D4400_PAD_GPIOC19 = 283,
	D4400_PAD_GPIOC20 = 284,
	D4400_PAD_GPIOC21 = 285,
	D4400_PAD_GPIOC22 = 286,
	D4400_PAD_GPIOC23 = 287,
	D4400_PAD_GPIOC24 = 288,
	D4400_PAD_GPIOC25 = 289,
	D4400_PAD_GPIOC26 = 290,
	D4400_PAD_GPIOC27 = 291,
	D4400_PAD_GPIOC28 = 292,
	D4400_PAD_GPIOC29 = 293,
	D4400_PAD_GPIOC30 = 294,
	D4400_PAD_GPIOC31 = 295,
	D4400_PAD_GPIOD0 = 296,
	D4400_PAD_GPIOD1 = 297,
	D4400_PAD_GPIOD2 = 298,
	D4400_PAD_GPIOD3 = 299,
	D4400_PAD_GPIOD4 = 300,
	D4400_PAD_GPIOD5 = 301,
	D4400_PAD_GPIOD6 = 302,
	D4400_PAD_GPIOD7 = 303,
	D4400_PAD_GPIOD8 = 304,
	D4400_PAD_TSEC_MDC = 305,
	D4400_PAD_TSEC_MDIO = 306,
	D4400_PAD_URST_B = 307,
	D4400_PAD_RSTOUT_B = 308,
	D4400_PAD_RSTOUT1_B = 309,
	D4400_PAD_RSTOUT2_B = 310,
	D4400_PAD_RSTOUT3_B = 311,
	D4400_PAD_RSTOUT4_B = 312,
	D4400_PAD_RSTOUT5_B = 313,
	D4400_PAD_RSTOUT6_B = 314,
	D4400_PAD_RSTOUT7_B = 315,
	D4400_PAD_WDOG_B = 316,
	D4400_PAD_CPRI_REV_CLK = 317,
	D4400_PAD_SGMII_PHY_REF_CLK = 318,
	D4400_PAD_MC_SYNC_IN = 319,
	D4400_PAD_TG_RF_SYNC = 320,
	D4400_PAD_BMOD0 = 321,
	D4400_PAD_BMOD1 = 322,
	D4400_PAD_JTAG_TDO = 323,
	D4400_PAD_JTAG_TCK = 324,
	D4400_PAD_JTAG_VSP_SEL = 325,
	D4400_PAD_SJC_MOD_B = 326,
	D4400_PAD_CKO = 327,
	D4400_PAD_TRACE_CLK = 328,
	D4400_PAD_TRACE_IN_CLK = 329,
	D4400_PAD_TRACE_CTL = 330,
	D4400_PAD_TRACE_DATA0 = 331,
	D4400_PAD_TRACE_DATA1 = 332,
	D4400_PAD_TRACE_DATA2 = 333,
	D4400_PAD_TRACE_DATA3 = 334,
	D4400_PAD_TRACE_DATA4 = 335,
	D4400_PAD_TRACE_DATA5 = 336,
	D4400_PAD_TRACE_DATA6 = 337,
	D4400_PAD_TRACE_DATA7 = 338,
	D4400_PAD_TRACE_DATA8 = 339,
	D4400_PAD_TRACE_DATA9 = 340,
	D4400_PAD_TRACE_DATA10 = 341,
	D4400_PAD_TRACE_DATA11 = 342,
	D4400_PAD_TRACE_DATA12 = 343,
	D4400_PAD_TRACE_DATA13 = 344,
	D4400_PAD_TRACE_DATA14 = 345,
	D4400_PAD_TRACE_DATA15 = 346,
	D4400_PAD_TRACE_DATA16 = 347,
	D4400_PAD_TRACE_DATA17 = 348,
	D4400_PAD_TRACE_DATA18 = 349,
	D4400_PAD_TRACE_DATA19 = 350,
	D4400_PAD_TRACE_DATA20 = 351,
	D4400_PAD_TRACE_DATA21 = 352,
	D4400_PAD_TRACE_DATA22 = 353,
	D4400_PAD_TRACE_DATA23 = 354,
	D4400_PAD_TRACE_DATA24 = 355,
	D4400_PAD_TRACE_DATA25 = 356,
	D4400_PAD_TRACE_DATA26 = 357,
	D4400_PAD_TRACE_DATA27 = 358,
	D4400_PAD_TRACE_DATA28 = 359,
	D4400_PAD_TRACE_DATA29 = 360,
	D4400_PAD_TRACE_DATA30 = 361,
	D4400_PAD_TRACE_DATA31 = 362,
};

/* d4400 register maps */
static struct d4400_pin_reg d4400_pin_regs[] = {
	/* D4400_PAD_DDR_DQ0_DDR3_DQ_0 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ0, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ1_DDR3_DQ_1 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ1, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ2_DDR3_DQ_2 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ2, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ3_DDR3_DQ_3 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ3, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ4_DDR3_DQ_4 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ4, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ5_DDR3_DQ_5 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ5, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ6_DDR3_DQ_6 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ6, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ7_DDR3_DQ_7 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ7, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ8_DDR3_DQ_8 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ8, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ9_DDR3_DQ_9 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ9, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ10_DDR3_DQ_10 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ10, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ11_DDR3_DQ_11 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ11, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ12_DDR3_DQ_12 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ12, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ13_DDR3_DQ_13 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ13, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ14_DDR3_DQ_14 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ14, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ15_DDR3_DQ_15 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ15, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ16_DDR3_DQ_16 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ16, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ17_DDR3_DQ_17 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ17, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ18_DDR3_DQ_18 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ18, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ19_DDR3_DQ_19 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ19, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ20_DDR3_DQ_20 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ20, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ21_DDR3_DQ_21 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ21, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ22_DDR3_DQ_22 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ22, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ23_DDR3_DQ_23 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ23, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ24_DDR3_DQ_24 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ24, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ25_DDR3_DQ_25 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ25, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ26_DDR3_DQ_26 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ26, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ27_DDR3_DQ_27 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ27, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ28_DDR3_DQ_28 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ28, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ29_DDR3_DQ_29 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ29, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ30_DDR3_DQ_30 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ30, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DQ31_DDR3_DQ_31 */
	D4400_PIN_REG(D4400_PAD_DDR_DQ31, 0x0200, NO_MUX, 0),
	/* D4400_PAD_DDR_DM0_DDR3_DM_0 */
	D4400_PIN_REG(D4400_PAD_DDR_DM0, 0x0202, NO_MUX, 0),
	/* D4400_PAD_DDR_DM1_DDR3_DM_1 */
	D4400_PIN_REG(D4400_PAD_DDR_DM1, 0x0202, NO_MUX, 0),
	/* D4400_PAD_DDR_DM2_DDR3_DM_2 */
	D4400_PIN_REG(D4400_PAD_DDR_DM2, 0x0202, NO_MUX, 0),
	/* D4400_PAD_DDR_DM3_DDR3_DM_3 */
	D4400_PIN_REG(D4400_PAD_DDR_DM3, 0x0202, NO_MUX, 0),
	/* D4400_PAD_DDR_DQS0_DDR3_DQS_0 */
	D4400_PIN_REG(D4400_PAD_DDR_DQS0, 0x0204, NO_MUX, 0),
	/* D4400_PAD_DDR_DQS0_B_DDR3_DQS_0_B */
	D4400_PIN_REG(D4400_PAD_DDR_DQS0_B, 0x0204, NO_MUX, 0),
	/* D4400_PAD_DDR_DQS1_DDR3_DQS_1 */
	D4400_PIN_REG(D4400_PAD_DDR_DQS1, 0x0204, NO_MUX, 0),
	/* D4400_PAD_DDR_DQS1_B_DDR3_DQS_1_B */
	D4400_PIN_REG(D4400_PAD_DDR_DQS1_B, 0x0204, NO_MUX, 0),
	/* D4400_PAD_DDR_DQS2_DDR3_DQS_2 */
	D4400_PIN_REG(D4400_PAD_DDR_DQS2, 0x0204, NO_MUX, 0),
	/* D4400_PAD_DDR_DQS2_B_DDR3_DQS_2_B */
	D4400_PIN_REG(D4400_PAD_DDR_DQS2_B, 0x0204, NO_MUX, 0),
	/* D4400_PAD_DDR_DQS3_DDR3_DQS_3 */
	D4400_PIN_REG(D4400_PAD_DDR_DQS3, 0x0204, NO_MUX, 0),
	/* D4400_PAD_DDR_DQS3_B_DDR3_DQS_3_B */
	D4400_PIN_REG(D4400_PAD_DDR_DQS3_B, 0x0204, NO_MUX, 0),
	/* D4400_PAD_DDR_BA0_DDR3_BA_0 */
	D4400_PIN_REG(D4400_PAD_DDR_BA0, 0x0206, NO_MUX, 0),
	/* D4400_PAD_DDR_BA1_DDR3_BA_1 */
	D4400_PIN_REG(D4400_PAD_DDR_BA1, 0x0206, NO_MUX, 0),
	/* D4400_PAD_DDR_BA2_DDR3_BA_2 */
	D4400_PIN_REG(D4400_PAD_DDR_BA2, 0x0206, NO_MUX, 0),
	/* D4400_PAD_DDR_A0_DDR3_A_0 */
	D4400_PIN_REG(D4400_PAD_DDR_A0, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A1_DDR3_A_1 */
	D4400_PIN_REG(D4400_PAD_DDR_A1, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A2_DDR3_A_2 */
	D4400_PIN_REG(D4400_PAD_DDR_A2, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A3_DDR3_A_3 */
	D4400_PIN_REG(D4400_PAD_DDR_A3, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A4_DDR3_A_4 */
	D4400_PIN_REG(D4400_PAD_DDR_A4, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A5_DDR3_A_5 */
	D4400_PIN_REG(D4400_PAD_DDR_A5, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A6_DDR3_A_6 */
	D4400_PIN_REG(D4400_PAD_DDR_A6, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A7_DDR3_A_7 */
	D4400_PIN_REG(D4400_PAD_DDR_A7, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A8_DDR3_A_8 */
	D4400_PIN_REG(D4400_PAD_DDR_A8, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A9_DDR3_A_9 */
	D4400_PIN_REG(D4400_PAD_DDR_A9, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A10_DDR3_A_10 */
	D4400_PIN_REG(D4400_PAD_DDR_A10, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A11_DDR3_A_11 */
	D4400_PIN_REG(D4400_PAD_DDR_A11, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A12_DDR3_A_12 */
	D4400_PIN_REG(D4400_PAD_DDR_A12, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A13_DDR3_A_13 */
	D4400_PIN_REG(D4400_PAD_DDR_A13, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A14_DDR3_A_14 */
	D4400_PIN_REG(D4400_PAD_DDR_A14, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_A15_DDR3_A_15 */
	D4400_PIN_REG(D4400_PAD_DDR_A15, 0x0208, NO_MUX, 0),
	/* D4400_PAD_DDR_WE_B_DDR3_WE_B */
	D4400_PIN_REG(D4400_PAD_DDR_WE_B, 0x020A, NO_MUX, 0),
	/* D4400_PAD_DDR_WE_B_DDR3_RAS_B */
	D4400_PIN_REG(D4400_PAD_DDR_RAS_B, 0x020A, NO_MUX, 0),
	/* D4400_PAD_DDR_WE_B_DDR3_CAS_B */
	D4400_PIN_REG(D4400_PAD_DDR_CAS_B, 0x020A, NO_MUX, 0),
	/* D4400_PAD_DDR_CS_0_B_DDR3_CS_0_B */
	D4400_PIN_REG(D4400_PAD_DDR_CS_0_B, 0x020A, NO_MUX, 0),
	/* D4400_PAD_DDR_CS_1_B_DDR3_CS_1_B */
	D4400_PIN_REG(D4400_PAD_DDR_CS_1_B, 0x020A, NO_MUX, 0),
	/* D4400_PAD_DDR_CKE0_B_DDR3_CKE_0 */
	D4400_PIN_REG(D4400_PAD_DDR_CKE0, 0x020C, NO_MUX, 0),
	/* D4400_PAD_DDR_CKE0_DDR3_CKE_1 */
	D4400_PIN_REG(D4400_PAD_DDR_CKE1, 0x020C, NO_MUX, 0),
	/* D4400_PAD_DDR_CK0_DDR3_CK0 */
	D4400_PIN_REG(D4400_PAD_DDR_CK0,  0x020F, NO_MUX, 0),
	/* D4400_PAD_DDR_CK0_B_DDR3_CK0_B */
	D4400_PIN_REG(D4400_PAD_DDR_CK0_B, 0x020F, NO_MUX, 0),
	/* D4400_PAD_DDR_CK1_DDR3_CK1 */
	D4400_PIN_REG(D4400_PAD_DDR_CK1,  0x020F, NO_MUX, 0),
	/* D4400_PAD_DDR_CK1_B_DDR3_CK1_B */
	D4400_PIN_REG(D4400_PAD_DDR_CK1_B, 0x020F, NO_MUX, 0),
	/* D4400_PAD_DDR_ODT0_DDR3_ODT_0 */
	D4400_PIN_REG(D4400_PAD_DDR_ODT0, 0x020A, NO_MUX, 0),
	/* D4400_PAD_DDR_ODT1_DDR3_ODT_1 */
	D4400_PIN_REG(D4400_PAD_DDR_ODT1, 0x020A, NO_MUX, 0),
	/* D4400_PAD_DDR_RESET_DDR3_RESET */
	D4400_PIN_REG(D4400_PAD_DDR_RESET, 0x020A, NO_MUX, 0),
	/* D4400_PAD_DDR_ZQ_DDR3_ZQ */
	D4400_PIN_REG(D4400_PAD_DDR_ZQ, 0x020A, NO_MUX, 0),
	/* D4400_PAD_FLASH_DAT0_EIM_DATA_0 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT0, 0x0202, 0x8B, 0x01),
	/* D4400_PAD_FLASH_DAT0_GPIOE_0 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT0, 0x0202, 0x8B, 0x12),
	/* D4400_PAD_FLASH_DAT1_EIM_DATA_1 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT1, 0x0202, 0xD6, 0x01),
	/* D4400_PAD_FLASH_DAT1_GPIOE_1 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT1, 0x0202, 0xD6, 0x12),
	/* D4400_PAD_FLASH_DAT2_EIM_DATA_2 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT2, 0x0202, 0x6F, 0x01),
	/* D4400_PAD_FLASH_DAT2_GPIOE_2 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT2, 0x0202, 0x6F, 0x12),
	/* D4400_PAD_FLASH_DAT3_EIM_DATA_3 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT3, 0x0202, 0xB, 0x01),
	/* D4400_PAD_FLASH_DAT3_GPIOE_3 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT3, 0x0202, 0xB, 0x12),
	/* D4400_PAD_FLASH_DAT4_EIM_DATA_4 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT4, 0x0202, 0xAE, 0x01),
	/* D4400_PAD_FLASH_DAT4_GPIOE_4 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT4, 0x0202, 0xAE, 0x12),
	/* D4400_PAD_FLASH_DAT5_EIM_DATA_5 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT5, 0x0202, 0x6D, 0x01),
	/* D4400_PAD_FLASH_DAT5_GPIOE_5 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT5, 0x0202, 0x6D, 0x12),
	/* D4400_PAD_FLASH_DAT6_EIM_DATA_6 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT6, 0x0202, 0x53, 0x01),
	/* D4400_PAD_FLASH_DAT6_GPIOE_6 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT6, 0x0202, 0x53, 0x12),
	/* D4400_PAD_FLASH_DAT7_EIM_DATA_7 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT7, 0x0202, 0x107, 0x01),
	/* D4400_PAD_FLASH_DAT7_GPIOE_7 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT7, 0x0202, 0x107, 0x12),
	/* D4400_PAD_FLASH_DAT8_EIM_DATA_8 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT8, 0x0202, 0x82, 0x01),
	/* D4400_PAD_FLASH_DAT8_GPIOE_8 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT8, 0x0202, 0x82, 0x12),
	/* D4400_PAD_FLASH_DAT9_EIM_DATA_9 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT9, 0x0202, 0x55, 0x01),
	/* D4400_PAD_FLASH_DAT9_GPIOE_9 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT9, 0x0202, 0x55, 0x12),
	/* D4400_PAD_FLASH_DAT10_EIM_DATA_10 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT10, 0x0202, 0x68, 0x01),
	/* D4400_PAD_FLASH_DAT10_GPIOE_10 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT10, 0x0202, 0x68, 0x12),
	/* D4400_PAD_FLASH_DAT11_EIM_DATA_11 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT11, 0x0202, 0x7F, 0x01),
	/* D4400_PAD_FLASH_DAT11_GPIOE_11 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT11, 0x0202, 0x7F, 0x12),
	/* D4400_PAD_FLASH_DAT12_EIM_DATA_12 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT12, 0x0202, 0xA0, 0x01),
	/* D4400_PAD_FLASH_DAT12_GPIOE_12 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT12, 0x0202, 0xA0, 0x12),
	/* D4400_PAD_FLASH_DAT13_EIM_DATA_13 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT13, 0x0202, 0xEF, 0x01),
	/* D4400_PAD_FLASH_DAT13_GPIOE_13 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT13, 0x0202, 0xEF, 0x12),
	/* D4400_PAD_FLASH_DAT14_EIM_DATA_14 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT14, 0x0202, 0x2B, 0x01),
	/* D4400_PAD_FLASH_DAT14_GPIOE_14 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT14, 0x0202, 0x2B, 0x12),
	/* D4400_PAD_FLASH_DAT15_EIM_DATA_15 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT15, 0x0202, 0x0D, 0x01),
	/* D4400_PAD_FLASH_DAT15_GPIOE_15 */
	D4400_PIN_REG(D4400_PAD_FLASH_DAT15, 0x0202, 0x0D, 0x12),
	/* D4400_PAD_FLASH_A0_EIM_A0 */
	D4400_PIN_REG(D4400_PAD_FLASH_A0, 0x0204, 0xB3, 0x01),
	/* D4400_PAD_FLASH_A0_GPIOE_16 */
	D4400_PIN_REG(D4400_PAD_FLASH_A0, 0x0204, 0xB3, 0x12),
	/* D4400_PAD_FLASH_A1_EIM_A1 */
	D4400_PIN_REG(D4400_PAD_FLASH_A1, 0x0204, 0x8A, 0x01),
	/* D4400_PAD_FLASH_A1_GPIOE_17 */
	D4400_PIN_REG(D4400_PAD_FLASH_A1, 0x0204, 0x8A, 0x12),
	/* D4400_PAD_FLASH_A2_EIM_A2 */
	D4400_PIN_REG(D4400_PAD_FLASH_A2, 0x0204, 0xD9, 0x01),
	/* D4400_PAD_FLASH_A2_GPIOE_18 */
	D4400_PIN_REG(D4400_PAD_FLASH_A2, 0x0204, 0xD9, 0x12),
	/* D4400_PAD_FLASH_A3_EIM_A3 */
	D4400_PIN_REG(D4400_PAD_FLASH_A3, 0x0204, 0x89, 0x01),
	/* D4400_PAD_FLASH_A3_GPIOE_19 */
	D4400_PIN_REG(D4400_PAD_FLASH_A3, 0x0204, 0x89, 0x12),
	/* D4400_PAD_FLASH_A4_EIM_A4 */
	D4400_PIN_REG(D4400_PAD_FLASH_A4, 0x0204, 0x42, 0x01),
	/* D4400_PAD_FLASH_A4_GPIOE_20 */
	D4400_PIN_REG(D4400_PAD_FLASH_A4, 0x0204, 0x42, 0x12),
	/* D4400_PAD_FLASH_A5_EIM_A5 */
	D4400_PIN_REG(D4400_PAD_FLASH_A5, 0x0204, 0x10, 0x01),
	/* D4400_PAD_FLASH_A5_GPIOE_21 */
	D4400_PIN_REG(D4400_PAD_FLASH_A5, 0x0204, 0x10, 0x12),
	/* D4400_PAD_FLASH_A6_EIM_A6 */
	D4400_PIN_REG(D4400_PAD_FLASH_A6, 0x0204, 0xCD, 0x01),
	/* D4400_PAD_FLASH_A6_GPIOE_22 */
	D4400_PIN_REG(D4400_PAD_FLASH_A6, 0x0204, 0xCD, 0x12),
	/* D4400_PAD_FLASH_A7_EIM_A7 */
	D4400_PIN_REG(D4400_PAD_FLASH_A7, 0x0204, 0x83, 0x01),
	/* D4400_PAD_FLASH_A7_GPIOE_23 */
	D4400_PIN_REG(D4400_PAD_FLASH_A7, 0x0204, 0x83, 0x12),
	/* D4400_PAD_FLASH_A8_EIM_A8 */
	D4400_PIN_REG(D4400_PAD_FLASH_A8, 0x0204, 0x4D, 0x01),
	/* D4400_PAD_FLASH_A8_GPIOE_24 */
	D4400_PIN_REG(D4400_PAD_FLASH_A8, 0x0204, 0x4D, 0x12),
	/* D4400_PAD_FLASH_A9_EIM_A9 */
	D4400_PIN_REG(D4400_PAD_FLASH_A9, 0x0204, 0x1A, 0x01),
	/* D4400_PAD_FLASH_A9_GPIOE_25 */
	D4400_PIN_REG(D4400_PAD_FLASH_A9, 0x0204, 0x1A, 0x12),
	/* D4400_PAD_FLASH_A10_EIM_A10 */
	D4400_PIN_REG(D4400_PAD_FLASH_A10, 0x0204, 0x9C, 0x01),
	/* D4400_PAD_FLASH_A10_GPIOE_26 */
	D4400_PIN_REG(D4400_PAD_FLASH_A10, 0x0204, 0x9C, 0x12),
	/* D4400_PAD_FLASH_A11_EIM_A11 */
	D4400_PIN_REG(D4400_PAD_FLASH_A11, 0x0204, 0x79, 0x01),
	/* D4400_PAD_FLASH_A11_GPIOE_27 */
	D4400_PIN_REG(D4400_PAD_FLASH_A11, 0x0204, 0x79, 0x12),
	/* D4400_PAD_FLASH_A12_EIM_A12 */
	D4400_PIN_REG(D4400_PAD_FLASH_A12, 0x0204, 0x32, 0x01),
	/* D4400_PAD_FLASH_A12_GPIOE_28 */
	D4400_PIN_REG(D4400_PAD_FLASH_A12, 0x0204, 0x32, 0x12),
	/* D4400_PAD_FLASH_A13_EIM_A13 */
	D4400_PIN_REG(D4400_PAD_FLASH_A13, 0x0204, 0xC2, 0x01),
	/* D4400_PAD_FLASH_A13_GPIOE_29 */
	D4400_PIN_REG(D4400_PAD_FLASH_A13, 0x0204, 0xC2, 0x12),
	/* D4400_PAD_FLASH_A14_EIM_A14 */
	D4400_PIN_REG(D4400_PAD_FLASH_A14, 0x0204, 0x71, 0x01),
	/* D4400_PAD_FLASH_A14_GPIOE_30 */
	D4400_PIN_REG(D4400_PAD_FLASH_A14, 0x0204, 0x71, 0x12),
	/* D4400_PAD_FLASH_A15_EIM_A15 */
	D4400_PIN_REG(D4400_PAD_FLASH_A15, 0x0204, 0xF1, 0x01),
	/* D4400_PAD_FLASH_A15_GPIOE_31 */
	D4400_PIN_REG(D4400_PAD_FLASH_A15, 0x0204, 0xF1, 0x12),
	/* D4400_PAD_FLASH_A16_EIM_A16 */
	D4400_PIN_REG(D4400_PAD_FLASH_A16, 0x0204, 0xAA, 0x00),
	/* D4400_PAD_FLASH_A16_GPIOD_9 */
	D4400_PIN_REG(D4400_PAD_FLASH_A16, 0x0204, 0xAA, 0x12),
	/* D4400_PAD_FLASH_A17_EIM_A17 */
	D4400_PIN_REG(D4400_PAD_FLASH_A17, 0x0204, 0xAF, 0x00),
	/* D4400_PAD_FLASH_A17_GPIOD_10 */
	D4400_PIN_REG(D4400_PAD_FLASH_A17, 0x0204, 0xAF, 0x12),
	/* D4400_PAD_FLASH_A18_EIM_A18 */
	D4400_PIN_REG(D4400_PAD_FLASH_A18, 0x0204, 0x7C, 0x00),
	/* D4400_PAD_FLASH_A18_GPIOD_11 */
	D4400_PIN_REG(D4400_PAD_FLASH_A18, 0x0204, 0x7C, 0x12),
	/* D4400_PAD_FLASH_A19_EIM_A19 */
	D4400_PIN_REG(D4400_PAD_FLASH_A19, 0x0204, 0xD0, 0x00),
	/* D4400_PAD_FLASH_A19_GPIOD_12 */
	D4400_PIN_REG(D4400_PAD_FLASH_A19, 0x0204, 0xD0, 0x12),
	/* D4400_PAD_FLASH_A20_EIM_A20 */
	D4400_PIN_REG(D4400_PAD_FLASH_A20, 0x0204, 0xFF, 0x00),
	/* D4400_PAD_FLASH_A20_GPIOD_13 */
	D4400_PIN_REG(D4400_PAD_FLASH_A20, 0x0204, 0xFF, 0x12),
	/* D4400_PAD_FLASH_A21_EIM_A21 */
	D4400_PIN_REG(D4400_PAD_FLASH_A21, 0x0208, 0x57, 0x00),
	/* D4400_PAD_FLASH_A21_QSPI_CK */
	D4400_PIN_REG(D4400_PAD_FLASH_A21, 0x0208, 0x57, 0x10),
	/* D4400_PAD_FLASH_A22_EIM_A22 */
	D4400_PIN_REG(D4400_PAD_FLASH_A22, 0x020A, 0x7A, 0x00),
	/* D4400_PAD_FLASH_A22_QSPI_IO_0 */
	D4400_PIN_REG(D4400_PAD_FLASH_A22, 0x020A, 0x7A, 0x12),
	/* D4400_PAD_FLASH_A23_EIM_A23 */
	D4400_PIN_REG(D4400_PAD_FLASH_A23, 0x020A, 0x3C, 0x00),
	/* D4400_PAD_FLASH_A23_QSPI_IO_1 */
	D4400_PIN_REG(D4400_PAD_FLASH_A23, 0x020A, 0x3C, 0x12),
	/* D4400_PAD_FLASH_A24_EIM_A24 */
	D4400_PIN_REG(D4400_PAD_FLASH_A24, 0x020A, 0x16, 0x00),
	/* D4400_PAD_FLASH_A24_QSPI_IO_2 */
	D4400_PIN_REG(D4400_PAD_FLASH_A24, 0x020A, 0x16, 0x12),
	/* D4400_PAD_FLASH_A25_EIM_A25 */
	D4400_PIN_REG(D4400_PAD_FLASH_A25, 0x020A, 0x38, 0x00),
	/* D4400_PAD_FLASH_A25_QSPI_IO_3 */
	D4400_PIN_REG(D4400_PAD_FLASH_A25, 0x020A, 0x38, 0x12),
	/* D4400_PAD_FLASH_CS0_B_EIM_CS0_B */
	D4400_PIN_REG(D4400_PAD_FLASH_CS0_B, 0x020C, 0xE1, 0x00),
	/* D4400_PAD_FLASH_CS0_B_GPIOD_14 */
	D4400_PIN_REG(D4400_PAD_FLASH_CS0_B, 0x020C, 0xE1, 0x12),
	/* D4400_PAD_FLASH_CS1_B_EIM_CS1_B */
	D4400_PIN_REG(D4400_PAD_FLASH_CS1_B, 0x020C, 0xD8, 0x00),
	/* D4400_PAD_FLASH_CS1_B_GPIOD_15 */
	D4400_PIN_REG(D4400_PAD_FLASH_CS1_B, 0x020C, 0xD8, 0x12),
	/* D4400_PAD_FLASH_CS2_B_EIM_CS2_B */
	D4400_PIN_REG(D4400_PAD_FLASH_CS2_B, 0x0206, 0xC1, 0x00),
	/* D4400_PAD_FLASH_CS2_B_QSPI_CS_B */
	D4400_PIN_REG(D4400_PAD_FLASH_CS2_B, 0x0206, 0xC1, 0x10),
	/* D4400_PAD_FLASH_BE_0_B_EIM_BE_0_B */
	D4400_PIN_REG(D4400_PAD_FLASH_BE_0_B, 0x020C, 0xCC, 0x00),
	/* D4400_PAD_FLASH_BE_0_B_GPIOD_16 */
	D4400_PIN_REG(D4400_PAD_FLASH_BE_0_B, 0x020C, 0xCC, 0x12),
	/* D4400_PAD_FLASH_BE_1_B_EIM_BE_1_B */
	D4400_PIN_REG(D4400_PAD_FLASH_BE_1_B, 0x020C, 0xF5, 0x00),
	/* D4400_PAD_FLASH_BE_1_B_GPIOD_17 */
	D4400_PIN_REG(D4400_PAD_FLASH_BE_1_B, 0x020C, 0xF5, 0x12),
	/* D4400_PAD_FLASH_OE_B_EIM_OE_B */
	D4400_PIN_REG(D4400_PAD_FLASH_OE_B, 0x020C, 0x73, 0x00),
	/* D4400_PAD_FLASH_OE_B_GPIOD_18 */
	D4400_PIN_REG(D4400_PAD_FLASH_OE_B, 0x020C, 0x73, 0x12),
	/* D4400_PAD_FLASH_WE_B_EIM_WE_B */
	D4400_PIN_REG(D4400_PAD_FLASH_WE_B, 0x020C, 0xCE, 0x00),
	/* D4400_PAD_FLASH_WE_B_GPIOD_19 */
	D4400_PIN_REG(D4400_PAD_FLASH_WE_B, 0x020C, 0xCE, 0x12),
	/* D4400_PAD_FLASH_WAIT_B_EIM_WAIT_B */
	D4400_PIN_REG(D4400_PAD_FLASH_WAIT_B, 0x020C, 0xC7, 0x01),
	/* D4400_PAD_FLASH_WAIT_B_GPIOD_20 */
	D4400_PIN_REG(D4400_PAD_FLASH_WAIT_B, 0x020C, 0xC7, 0x12),
	/* D4400_PAD_FLASH_BCLK_B_EIM_BCLK */
	D4400_PIN_REG(D4400_PAD_FLASH_BCLK_B, 0x020C, 0x27, 0x01),
	/* D4400_PAD_FLASH_BCLK_B_GPIOD_21 */
	D4400_PIN_REG(D4400_PAD_FLASH_BCLK_B, 0x020C, 0x27, 0x12),
	/* D4400_PAD_FLASH_ADV_B_EIM_ADV_B */
	D4400_PIN_REG(D4400_PAD_FLASH_ADV_B, 0x020C, 0x9D, 0x00),
	/* D4400_PAD_FLASH_ADV_B_GPIOD_22 */
	D4400_PIN_REG(D4400_PAD_FLASH_ADV_B, 0x020C, 0x9D, 0x12),
	/* D4400_PAD_SPI1_MOSI_ECSPI_1_MOSI */
	D4400_PIN_REG(D4400_PAD_SPI1_MOSI, 0x020E, 0xD3, 0x1),
	/* D4400_PAD_SPI1_MOSI_GPIOE_0 */
	D4400_PIN_REG(D4400_PAD_SPI1_MOSI, 0x020E, 0xD3, 0x12),
	/* D4400_PAD_SPI1_MOSI_ECSPI_1_MISO */
	D4400_PIN_REG(D4400_PAD_SPI1_MOSI, 0x020E, 0xD3, 0x24),
	/* D4400_PAD_SPI1_MOSI_CPRI_DIAG0 */
	D4400_PIN_REG(D4400_PAD_SPI1_MOSI, 0x020E, 0xD3, 0x60),
	/* D4400_PAD_SPI1_MISO_ECSPI_1_MISO */
	D4400_PIN_REG(D4400_PAD_SPI1_MISO, 0x020E, 0x102, 0x1),
	/* D4400_PAD_SPI1_MISO_GPIOE_1 */
	D4400_PIN_REG(D4400_PAD_SPI1_MISO, 0x020E, 0x102, 0x12),
	/* D4400_PAD_SPI1_MISO_CPRI_DIAG1 */
	D4400_PIN_REG(D4400_PAD_SPI1_MISO, 0x020E, 0x102, 0x60),
	/* D4400_PAD_SPI1_CLK_ECSPI_1_CLK */
	D4400_PIN_REG(D4400_PAD_SPI1_CLK, 0x020E, 0x100, 0x1),
	/* D4400_PAD_SPI1_CLK_GPIOD_22 */
	D4400_PIN_REG(D4400_PAD_SPI1_CLK, 0x020E, 0x100, 0x12),
	/* D4400_PAD_SPI1_CLK_CPRI_DIAG2 */
	D4400_PIN_REG(D4400_PAD_SPI1_CLK, 0x020E, 0x100, 0x60),
	/* D4400_PAD_SPI1_SS0_ECSPI_1_SS_0 */
	D4400_PIN_REG(D4400_PAD_SPI1_SS0, 0x020E, 0x4A, 0x1),
	/* D4400_PAD_SPI1_SS0_GPIOD_23 */
	D4400_PIN_REG(D4400_PAD_SPI1_SS0, 0x020E, 0x4A, 0x12),
	/* D4400_PAD_SPI1_SS0_CPRI_DIAG3 */
	D4400_PIN_REG(D4400_PAD_SPI1_SS0, 0x020E, 0x4A, 0x60),
	/* D4400_PAD_SPI1_SS1_ECSPI_1_SS_1 */
	D4400_PIN_REG(D4400_PAD_SPI1_SS1, 0x034A, 0x31, 0x1),
	/* D4400_PAD_SPI1_SS1_GPIOE_23 */
	D4400_PIN_REG(D4400_PAD_SPI1_SS1, 0x034A, 0x31, 0x12),
	/* D4400_PAD_SPI1_SS1_CPRI_DIAG4 */
	D4400_PIN_REG(D4400_PAD_SPI1_SS1, 0x034A, 0x31, 0x60),
	/* D4400_PAD_SPI2_MOSI_ECSPI_2_MOSI */
	D4400_PIN_REG(D4400_PAD_SPI2_MOSI, 0x0210, 0x106, 0x1),
	/* D4400_PAD_SPI2_MOSI_GPIOE_2 */
	D4400_PIN_REG(D4400_PAD_SPI2_MOSI, 0x0210, 0x106, 0x12),
	/* D4400_PAD_SPI2_MOSI_ECSPI_2_MISO */
	D4400_PIN_REG(D4400_PAD_SPI2_MOSI, 0x0210, 0x106, 0x24),
	/* D4400_PAD_SPI2_MOSI_CPRI_DIAG5 */
	D4400_PIN_REG(D4400_PAD_SPI2_MOSI, 0x0210, 0x106, 0x60),
	/* D4400_PAD_SPI2_MISO_ECSPI_2_MISO */
	D4400_PIN_REG(D4400_PAD_SPI2_MISO, 0x0210, 0xBB, 0x1),
	/* D4400_PAD_SPI2_MISO_GPIOE_3 */
	D4400_PIN_REG(D4400_PAD_SPI2_MISO, 0x0210, 0xBB, 0x12),
	/* D4400_PAD_SPI2_MISO_CPRI_DIAG6 */
	D4400_PIN_REG(D4400_PAD_SPI2_MISO, 0x0210, 0xBB, 0x60),
	/* D4400_PAD_SPI2_CLK_ECSPI_2_CLK */
	D4400_PIN_REG(D4400_PAD_SPI2_CLK, 0x0210, 0x5F, 0x1),
	/* D4400_PAD_SPI2_CLK_GPIOD_24 */
	D4400_PIN_REG(D4400_PAD_SPI2_CLK, 0x0210, 0x5F, 0x12),
	/* D4400_PAD_SPI2_CLK_CPRI_DIAG7 */
	D4400_PIN_REG(D4400_PAD_SPI2_CLK, 0x0210, 0x5F, 0x60),
	/* D4400_PAD_SPI2_SS0_ECSPI_2_SS_0 */
	D4400_PIN_REG(D4400_PAD_SPI2_SS0, 0x0210, 0xE, 0x1),
	/* D4400_PAD_SPI2_SS0_GPIOD_25 */
	D4400_PIN_REG(D4400_PAD_SPI2_SS0, 0x0210, 0xE, 0x12),
	/* D4400_PAD_SPI2_SS0_CPRI_DIAG8 */
	D4400_PIN_REG(D4400_PAD_SPI2_SS0, 0x0210, 0xE, 0x60),
	/* D4400_PAD_SPI2_SS1_ECSPI_2_SS_1 */
	D4400_PIN_REG(D4400_PAD_SPI2_SS1, 0x034C, 0xB9, 0x1),
	/* D4400_PAD_SPI2_SS1_GPIOE_24 */
	D4400_PIN_REG(D4400_PAD_SPI2_SS1, 0x034C, 0xB9, 0x12),
	/* D4400_PAD_SPI2_SS1_CPRI_DIAG9 */
	D4400_PIN_REG(D4400_PAD_SPI2_SS1, 0x034C, 0xB9, 0x60),
	/* D4400_PAD_SPI3_MOSI_ECSPI_3_MOSI */
	D4400_PIN_REG(D4400_PAD_SPI3_MOSI, 0x0212, 0x35, 0x1),
	/* D4400_PAD_SPI3_MOSI_GPIOE_4 */
	D4400_PIN_REG(D4400_PAD_SPI3_MOSI, 0x0212, 0x35, 0x12),
	/* D4400_PAD_SPI3_MOSI_ECSPI_3_MISO */
	D4400_PIN_REG(D4400_PAD_SPI3_MOSI, 0x0212, 0x35, 0x24),
	/* D4400_PAD_SPI3_MOSI_CPRI_DIAG10 */
	D4400_PIN_REG(D4400_PAD_SPI3_MOSI, 0x0212, 0x35, 0x60),
	/* D4400_PAD_SPI3_MISO_ECSPI_3_MISO */
	D4400_PIN_REG(D4400_PAD_SPI3_MISO, 0x0212, 0x105, 0x1),
	/* D4400_PAD_SPI3_MISO_GPIOE_5 */
	D4400_PIN_REG(D4400_PAD_SPI3_MISO, 0x0212, 0x105, 0x12),
	/* D4400_PAD_SPI3_MISO_CPRI_DIAG11 */
	D4400_PIN_REG(D4400_PAD_SPI3_MISO, 0x0212, 0x105, 0x60),
	/* D4400_PAD_SPI3_CLK_ECSPI_3_CLK */
	D4400_PIN_REG(D4400_PAD_SPI3_CLK, 0x0212, 0x9B, 0x1),
	/* D4400_PAD_SPI3_CLK_GPIOD_26 */
	D4400_PIN_REG(D4400_PAD_SPI3_CLK, 0x0212, 0x9B, 0x12),
	/* D4400_PAD_SPI3_CLK_CPRI_DIAG12 */
	D4400_PIN_REG(D4400_PAD_SPI3_CLK, 0x0212, 0x9B, 0x60),
	/* D4400_PAD_SPI3_SS0_ECSPI_3_SS_0 */
	D4400_PIN_REG(D4400_PAD_SPI3_SS0, 0x0212, 0xC8, 0x1),
	/* D4400_PAD_SPI3_SS0_GPIOD_27 */
	D4400_PIN_REG(D4400_PAD_SPI3_SS0, 0x0212, 0xC8, 0x12),
	/* D4400_PAD_SPI3_SS0_CPRI_DIAG13 */
	D4400_PIN_REG(D4400_PAD_SPI3_SS0, 0x0212, 0xC8, 0x60),
	/* D4400_PAD_SPI3_SS1_ECSPI_3_SS_1 */
	D4400_PIN_REG(D4400_PAD_SPI3_SS1, 0x034C, 0x110, 0x1),
	/* D4400_PAD_SPI3_SS1_GPIOE_25 */
	D4400_PIN_REG(D4400_PAD_SPI3_SS1, 0x034C, 0x110, 0x12),
	/* D4400_PAD_SPI3_SS1_CPRI_DIAG14 */
	D4400_PIN_REG(D4400_PAD_SPI3_SS1, 0x034C, 0x110, 0x60),
	/* D4400_PAD_SPI4_MOSI_ECSPI_4_MOSI */
	D4400_PIN_REG(D4400_PAD_SPI4_MOSI, 0x0214, 0xB6, 0x1),
	/* D4400_PAD_SPI4_MOSI_GPIOE_6 */
	D4400_PIN_REG(D4400_PAD_SPI4_MOSI, 0x0214, 0xB6, 0x12),
	/* D4400_PAD_SPI4_MOSI_ECSPI_4_MISO */
	D4400_PIN_REG(D4400_PAD_SPI4_MOSI, 0x0214, 0xB6, 0x24),
	/* D4400_PAD_SPI4_MOSI_CPRI_DIAG15 */
	D4400_PIN_REG(D4400_PAD_SPI4_MOSI, 0x0214, 0xB6, 0x60),
	/* D4400_PAD_SPI4_MISO_ECSPI_4_MISO */
	D4400_PIN_REG(D4400_PAD_SPI4_MISO, 0x0214, 0x83, 0x1),
	/* D4400_PAD_SPI4_MISO_GPIOE_7 */
	D4400_PIN_REG(D4400_PAD_SPI4_MISO, 0x0214, 0x83, 0x12),
	/* D4400_PAD_SPI4_MISO_CPRI_DIAG16 */
	D4400_PIN_REG(D4400_PAD_SPI4_MISO, 0x0214, 0x83, 0x60),
	/* D4400_PAD_SPI4_CLK_ECSPI_4_CLK */
	D4400_PIN_REG(D4400_PAD_SPI4_CLK, 0x0214, 0x3F, 0x1),
	/* D4400_PAD_SPI4_CLK_GPIOD_28 */
	D4400_PIN_REG(D4400_PAD_SPI4_CLK, 0x0214, 0x3F, 0x12),
	/* D4400_PAD_SPI4_CLK_CPRI_DIAG17 */
	D4400_PIN_REG(D4400_PAD_SPI4_CLK, 0x0214, 0x3F, 0x60),
	/* D4400_PAD_SPI4_SS0_ECSPI_4_SS_0 */
	D4400_PIN_REG(D4400_PAD_SPI4_SS0, 0x0214, 0xF0, 0x1),
	/* D4400_PAD_SPI4_SS0_GPIOD_29 */
	D4400_PIN_REG(D4400_PAD_SPI4_SS0, 0x0214, 0xF0, 0x12),
	/* D4400_PAD_SPI4_SS0_CPRI_DIAG18 */
	D4400_PIN_REG(D4400_PAD_SPI4_SS0, 0x0214, 0xF0, 0x60),
	/* D4400_PAD_SPI4_SS1_ECSPI_4_SS_1 */
	D4400_PIN_REG(D4400_PAD_SPI4_SS1, 0x0350, 0x25, 0x1),
	/* D4400_PAD_SPI4_SS1_GPIOE_26 */
	D4400_PIN_REG(D4400_PAD_SPI4_SS1, 0x0350, 0x25, 0x12),
	/* D4400_PAD_SPI4_SS1_CPRI_DIAG19 */
	D4400_PIN_REG(D4400_PAD_SPI4_SS1, 0x0350, 0x25, 0x60),
	/* D4400_PAD_SPI5_MOSI_ECSPI_5_MOSI */
	D4400_PIN_REG(D4400_PAD_SPI5_MOSI, 0x0216, 0xE8, 0x1),
	/* D4400_PAD_SPI5_MOSI_GPIOE_8 */
	D4400_PIN_REG(D4400_PAD_SPI5_MOSI, 0x0216, 0xE8, 0x12),
	/* D4400_PAD_SPI5_MOSI_ECSPI_5_MISO */
	D4400_PIN_REG(D4400_PAD_SPI5_MOSI, 0x0216, 0xE8, 0x24),
	/* D4400_PAD_SPI5_MOSI_CPRI_DIAG20 */
	D4400_PIN_REG(D4400_PAD_SPI5_MOSI, 0x0216, 0xE8, 0x60),
	/* D4400_PAD_SPI5_MISO_ECSPI_5_MISO */
	D4400_PIN_REG(D4400_PAD_SPI5_MISO, 0x0216, 0xA4, 0x1),
	/* D4400_PAD_SPI5_MISO_GPIOE_9 */
	D4400_PIN_REG(D4400_PAD_SPI5_MISO, 0x0216, 0xA4, 0x12),
	/* D4400_PAD_SPI5_MISO_CPRI_DIAG21 */
	D4400_PIN_REG(D4400_PAD_SPI5_MISO, 0x0216, 0xA4, 0x60),
	/* D4400_PAD_SPI5_CLK_ECSPI_5_CLK */
	D4400_PIN_REG(D4400_PAD_SPI5_CLK, 0x0216, 0xD2, 0x1),
	/* D4400_PAD_SPI5_CLK_GPIOD_29 */
	D4400_PIN_REG(D4400_PAD_SPI5_CLK, 0x0216, 0xD2, 0x12),
	/* D4400_PAD_SPI5_CLK_CPRI_DIAG22 */
	D4400_PIN_REG(D4400_PAD_SPI5_CLK, 0x0216, 0xD2, 0x60),
	/* D4400_PAD_SPI5_SS0_ECSPI_5_SS_0 */
	D4400_PIN_REG(D4400_PAD_SPI5_SS0, 0x0216, 0x3B, 0x1),
	/* D4400_PAD_SPI5_SS0_GPIOD_30 */
	D4400_PIN_REG(D4400_PAD_SPI5_SS0, 0x0216, 0x3B, 0x12),
	/* D4400_PAD_SPI5_SS0_CPRI_DIAG23 */
	D4400_PIN_REG(D4400_PAD_SPI5_SS0, 0x0216, 0x3B, 0x60),
	/* D4400_PAD_SPI5_SS1_ECSPI_5_SS_1 */
	D4400_PIN_REG(D4400_PAD_SPI5_SS1, 0x0216, 0x10F, 0x1),
	/* D4400_PAD_SPI5_SS1_GPIOD_31 */
	D4400_PIN_REG(D4400_PAD_SPI5_SS1, 0x0216, 0x10F, 0x12),
	/* D4400_PAD_SPI5_SS1_CPRI_DIAG24  */
	D4400_PIN_REG(D4400_PAD_SPI5_SS1, 0x0216, 0x10F, 0x60),
	/* D4400_PAD_SPI6_MOSI_ECSPI_6_MOSI */
	D4400_PIN_REG(D4400_PAD_SPI6_MOSI, 0x0218, 0xC0, 0x1),
	/* D4400_PAD_SPI6_MOSI_GPIOE_10 */
	D4400_PIN_REG(D4400_PAD_SPI6_MOSI, 0x0218, 0xC0, 0x12),
	/* D4400_PAD_SPI6_MOSI_ECSPI_6_MISO */
	D4400_PIN_REG(D4400_PAD_SPI6_MOSI, 0x0218, 0xC0, 0x24),
	/* D4400_PAD_SPI6_MOSI_TBGEN_AGC_EN0 */
	D4400_PIN_REG(D4400_PAD_SPI6_MOSI, 0x0218, 0xC0, 0x30),
	/* D4400_PAD_SPI6_MOSI_CPRI_DIAG25 */
	D4400_PIN_REG(D4400_PAD_SPI6_MOSI, 0x0218, 0xC0, 0x60),
	/* D4400_PAD_SPI6_MISO_ECSPI_6_MISO */
	D4400_PIN_REG(D4400_PAD_SPI6_MISO, 0x021A, 0x24, 0x1),
	/* D4400_PAD_SPI6_MISO_GPIOE_11 */
	D4400_PIN_REG(D4400_PAD_SPI6_MISO, 0x021A, 0x24, 0x12),
	/* D4400_PAD_SPI6_MISO_TBGEN_AGC_EN1 */
	D4400_PIN_REG(D4400_PAD_SPI6_MISO, 0x021A, 0x24, 0x30),
	/* D4400_PAD_SPI6_MISO_CPRI_DIAG26 */
	D4400_PIN_REG(D4400_PAD_SPI6_MISO, 0x021A, 0x24, 0x60),
	/* D4400_PAD_SPI6_CLK_ECSPI_6_CLK */
	D4400_PIN_REG(D4400_PAD_SPI6_CLK, 0x021C, 0x4B, 0x1),
	/* D4400_PAD_SPI6_CLK_GPIOD_12 */
	D4400_PIN_REG(D4400_PAD_SPI6_CLK, 0x021C, 0x4B, 0x12),
	/* D4400_PAD_SPI6_MISO_TBGEN_AGC_EN2 */
	D4400_PIN_REG(D4400_PAD_SPI6_MISO, 0x021C, 0x4B, 0x30),
	/* D4400_PAD_SPI6_CLK_CPRI_DIAG27 */
	D4400_PIN_REG(D4400_PAD_SPI6_CLK, 0x021C, 0x4B, 0x60),
	/* D4400_PAD_SPI6_SS0_ECSPI_6_SS_0 */
	D4400_PIN_REG(D4400_PAD_SPI6_SS0, 0x021E, 0xDD, 0x1),
	/* D4400_PAD_SPI6_SS0_GPIOE_13 */
	D4400_PIN_REG(D4400_PAD_SPI6_SS0, 0x021E, 0xDD, 0x12),
	/* D4400_PAD_SPI6_MISO_TBGEN_AGC_EN3 */
	D4400_PIN_REG(D4400_PAD_SPI6_MISO, 0x021E, 0xDD, 0x30),
	/* D4400_PAD_SPI6_SS0_CPRI_DIAG28 */
	D4400_PIN_REG(D4400_PAD_SPI6_SS0, 0x021E, 0xDD, 0x60),
	/* D4400_PAD_SPI6_SS1_ECSPI_6_SS_1 */
	D4400_PIN_REG(D4400_PAD_SPI6_SS1, 0x0352, 0x95, 0x1),
	/* D4400_PAD_SPI6_SS1_GPIOE_27 */
	D4400_PIN_REG(D4400_PAD_SPI6_SS1, 0x0352, 0x95, 0x12),
	/* D4400_PAD_SPI6_SS1_CPRI_DIAG29  */
	D4400_PIN_REG(D4400_PAD_SPI6_SS1, 0x0352, 0x95, 0x60),
	/* D4400_PAD_SPI7_MOSI_ECSPI_7_MOSI */
	D4400_PIN_REG(D4400_PAD_SPI7_MOSI, 0x0220, 0xA7, 0x1),
	/* D4400_PAD_SPI7_MOSI_GPIOE_14 */
	D4400_PIN_REG(D4400_PAD_SPI7_MOSI, 0x0220, 0xA7, 0x12),
	/* D4400_PAD_SPI7_MOSI_ECSPI_7_MISO */
	D4400_PIN_REG(D4400_PAD_SPI7_MOSI, 0x0220, 0xA7, 0x24),
	/* D4400_PAD_SPI7_MOSI_TBGEN_AGC_EN4 */
	D4400_PIN_REG(D4400_PAD_SPI7_MOSI, 0x0220, 0xA7, 0x30),
	/* D4400_PAD_SPI7_MOSI_CPRI_DIAG30 */
	D4400_PIN_REG(D4400_PAD_SPI7_MOSI, 0x0220, 0xA7, 0x60),
	/* D4400_PAD_SPI7_MISO_ECSPI_7_MISO */
	D4400_PIN_REG(D4400_PAD_SPI7_MISO, 0x0222, 0xBC, 0x1),
	/* D4400_PAD_SPI7_MISO_GPIOE_15 */
	D4400_PIN_REG(D4400_PAD_SPI7_MISO, 0x0222, 0xBC, 0x12),
	/* D4400_PAD_SPI7_MISO_TBGEN_AGC_EN5 */
	D4400_PIN_REG(D4400_PAD_SPI7_MISO, 0x0222, 0xBC, 0x30),
	/* D4400_PAD_SPI7_MISO_CPRI_DIAG31 */
	D4400_PIN_REG(D4400_PAD_SPI7_MISO, 0x0222, 0xBC, 0x60),
	/* D4400_PAD_SPI7_CLK_ECSPI_7_CLK */
	D4400_PIN_REG(D4400_PAD_SPI7_CLK, 0x0224, 0x26, 0x1),
	/* D4400_PAD_SPI7_CLK_GPIOE_16 */
	D4400_PIN_REG(D4400_PAD_SPI7_CLK, 0x0224, 0x26, 0x12),
	/* D4400_PAD_SPI7_MISO_TBGEN_AGC_EN6 */
	D4400_PIN_REG(D4400_PAD_SPI7_CLK, 0x0224, 0x26, 0x30),
	/* D4400_PAD_SPI7_CLK_CPRI_DIAG32 */
	D4400_PIN_REG(D4400_PAD_SPI7_CLK, 0x0224, 0x26, 0x60),
	/* D4400_PAD_SPI7_SS0_ECSPI_7_SS_0 */
	D4400_PIN_REG(D4400_PAD_SPI7_SS0, 0x0226, 0x19, 0x1),
	/* D4400_PAD_SPI7_SS0_GPIOE_17 */
	D4400_PIN_REG(D4400_PAD_SPI7_SS0, 0x0226, 0x19, 0x12),
	/* D4400_PAD_SPI7_MISO_TBGEN_AGC_EN7 */
	D4400_PIN_REG(D4400_PAD_SPI7_SS0, 0x0226, 0x19, 0x30),
	/* D4400_PAD_SPI7_SS0_CPRI_DIAG33 */
	D4400_PIN_REG(D4400_PAD_SPI7_SS0, 0x0226, 0x19, 0x60),
	/* D4400_PAD_SPI7_SS1_ECSPI_7_SS_1 */
	D4400_PIN_REG(D4400_PAD_SPI7_SS1, 0x0354, 0x39, 0x1),
	/* D4400_PAD_SPI7_SS1_GPIOE_28 */
	D4400_PIN_REG(D4400_PAD_SPI7_SS1, 0x0354, 0x39, 0x12),
	/* D4400_PAD_SPI7_SS1_CPRI_DIAG34 */
	D4400_PIN_REG(D4400_PAD_SPI7_SS1, 0x0354, 0x39, 0x60),
	/* D4400_PAD_SPI8_MOSI_ECSPI_8_MOSI */
	D4400_PIN_REG(D4400_PAD_SPI8_MOSI, 0x0228, 0x94, 0x1),
	/* D4400_PAD_SPI8_MOSI_GPIOE_18 */
	D4400_PIN_REG(D4400_PAD_SPI8_MOSI, 0x0228, 0x94, 0x12),
	/* D4400_PAD_SPI8_MOSI_ECSPI_8_MISO */
	D4400_PIN_REG(D4400_PAD_SPI8_MOSI, 0x0228, 0x94, 0x24),
	/* D4400_PAD_SPI8_MOSI_JESD_DIAG_0 */
	D4400_PIN_REG(D4400_PAD_SPI8_MOSI, 0x0228, 0x94, 0x50),
	/* D4400_PAD_SPI8_MOSI_CPRI_DIAG35 */
	D4400_PIN_REG(D4400_PAD_SPI8_MOSI, 0x0228, 0x94, 0x60),
	/* D4400_PAD_SPI8_MISO_ECSPI_8_MISO */
	D4400_PIN_REG(D4400_PAD_SPI8_MISO, 0x022A, 0xF3, 0x1),
	/* D4400_PAD_SPI8_MISO_GPIOE_19 */
	D4400_PIN_REG(D4400_PAD_SPI8_MISO, 0x022A, 0xF3, 0x12),
	/* D4400_PAD_SPI8_MOSI_JESD_DIAG_1 */
	D4400_PIN_REG(D4400_PAD_SPI8_MOSI, 0x022A, 0xF3, 0x50),
	/* D4400_PAD_SPI8_MISO_CPRI_DIAG36 */
	D4400_PIN_REG(D4400_PAD_SPI8_MISO, 0x022A, 0xF3, 0x60),
	/* D4400_PAD_SPI8_CLK_ECSPI_8_CLK */
	D4400_PIN_REG(D4400_PAD_SPI8_CLK, 0x022C, 0x99, 0x1),
	/* D4400_PAD_SPI8_CLK_GPIOE_20 */
	D4400_PIN_REG(D4400_PAD_SPI8_CLK, 0x022C, 0x99, 0x12),
	/* D4400_PAD_SPI8_MISO_CORE_BYP_CLK */
	D4400_PIN_REG(D4400_PAD_SPI8_MISO, 0x022A, 0x99, 0x04),
	/* D4400_PAD_SPI8_MOSI_JESD_DIAG_2 */
	D4400_PIN_REG(D4400_PAD_SPI8_MOSI, 0x022C, 0x99, 0x50),
	/* D4400_PAD_SPI8_CLK_CPRI_DIAG37 */
	D4400_PIN_REG(D4400_PAD_SPI8_CLK, 0x022C, 0x99, 0x60),
	/* D4400_PAD_SPI8_SS0_ECSPI_8_SS_0 */
	D4400_PIN_REG(D4400_PAD_SPI8_SS0, 0x022E, 0xC, 0x1),
	/* D4400_PAD_SPI8_SS0_GPIOE_21 */
	D4400_PIN_REG(D4400_PAD_SPI8_SS0, 0x022E, 0xC, 0x12),
	/* D4400_PAD_SPI8_SS0_ACC_BYP_CLK */
	D4400_PIN_REG(D4400_PAD_SPI8_MISO, 0x022E, 0xC, 0x04),
	/* D4400_PAD_SPI8_MOSI_JESD_DIAG_3 */
	D4400_PIN_REG(D4400_PAD_SPI8_MOSI, 0x022E, 0xC, 0x50),
	/* D4400_PAD_SPI8_SS0_CPRI_DIAG38 */
	D4400_PIN_REG(D4400_PAD_SPI8_SS0, 0x022E, 0xC, 0x60),
	/* D4400_PAD_SPI8_SS1_ECSPI_8_SS_1 */
	D4400_PIN_REG(D4400_PAD_SPI8_SS1, 0x0230, 0xBA, 0x1),
	/* D4400_PAD_SPI8_SS1_GPIOE_22 */
	D4400_PIN_REG(D4400_PAD_SPI8_SS1, 0x0230, 0xBA, 0x12),
	/* D4400_PAD_SPI8_MISO_DDR_BYP_CLK */
	D4400_PIN_REG(D4400_PAD_SPI8_MISO, 0x0230, 0xBA, 0x04),
	/* D4400_PAD_SPI8_SS1_CPRI_DIAG39 */
	D4400_PIN_REG(D4400_PAD_SPI8_SS1, 0x0230, 0xBA, 0x60),
	/* D4400_PAD_UART1_TXD_UART_1_TXD */
	D4400_PIN_REG(D4400_PAD_UART1_TXD, 0x0232, 0x1C, 0x0),
	/* D4400_PAD_UART1_TXD_GPIOE_23 */
	D4400_PIN_REG(D4400_PAD_UART1_TXD, 0x0232, 0x1C, 0x12),
	/* D4400_PAD_UART1_TXD_JESD_DIAG4 */
	D4400_PIN_REG(D4400_PAD_UART1_TXD, 0x0232, 0x1C, 0x50),
	/* D4400_PAD_UART1_TXD_CPRI_DIAG40 */
	D4400_PIN_REG(D4400_PAD_UART1_TXD, 0x0232, 0x1C, 0x60),
	/* D4400_PAD_UART1_RXD_UART_1_RXD */
	D4400_PIN_REG(D4400_PAD_UART1_RXD, 0x0232, 0xCF, 0x0),
	/* D4400_PAD_UART1_RXD_GPIOE_24 */
	D4400_PIN_REG(D4400_PAD_UART1_RXD, 0x0232, 0xCF, 0x12),
	/* D4400_PAD_UART1_RXD_JESD_DIAG5 */
	D4400_PIN_REG(D4400_PAD_UART1_RXD, 0x0232, 0xCF, 0x50),
	/* D4400_PAD_UART1_RXD_CPRI_DIAG41 */
	D4400_PIN_REG(D4400_PAD_UART1_RXD, 0x0232, 0xCF, 0x60),
	/* D4400_PAD_UART2_TXD_UART_2_TXD */
	D4400_PIN_REG(D4400_PAD_UART2_TXD, 0x0234, 0x20, 0x0),
	/* D4400_PAD_UART2_TXD_GPIOE_25 */
	D4400_PIN_REG(D4400_PAD_UART2_TXD, 0x0234, 0x20, 0x12),
	/* D4400_PAD_UART2_TXD_JESD_DIAG6 */
	D4400_PIN_REG(D4400_PAD_UART2_TXD, 0x0234, 0x20, 0x50),
	/* D4400_PAD_UART2_TXD_CPRI_DIAG42 */
	D4400_PIN_REG(D4400_PAD_UART2_TXD, 0x0234, 0x20, 0x60),
	/* D4400_PAD_UART2_RXD_UART_2_RXD */
	D4400_PIN_REG(D4400_PAD_UART2_RXD, 0x0234, 0x6C, 0x0),
	/* D4400_PAD_UART2_RXD_GPIOE_26 */
	D4400_PIN_REG(D4400_PAD_UART2_RXD, 0x0234, 0x6C, 0x12),
	/* D4400_PAD_UART2_RXD_JESD_DIAG7 */
	D4400_PIN_REG(D4400_PAD_UART2_RXD, 0x0234, 0x6C, 0x50),
	/* D4400_PAD_UART2_RXD_CPRI_DIAG43 */
	D4400_PIN_REG(D4400_PAD_UART2_RXD, 0x0234, 0x6C, 0x60),
	/* D4400_PAD_UART3_TXD_UART_3_TXD */
	D4400_PIN_REG(D4400_PAD_UART3_TXD, 0x0236, 0x2F, 0x0),
	/* D4400_PAD_UART3_TXD_GPIOE_27 */
	D4400_PIN_REG(D4400_PAD_UART3_TXD, 0x0236, 0x2F, 0x12),
	/* D4400_PAD_UART3_TXD_JESD_DIAG8 */
	D4400_PIN_REG(D4400_PAD_UART3_TXD, 0x0236, 0x2F, 0x50),
	/* D4400_PAD_UART3_TXD_CPRI_DIAG44 */
	D4400_PIN_REG(D4400_PAD_UART3_TXD, 0x0236, 0x2F, 0x60),
	/* D4400_PAD_UART3_RXD_UART_3_RXD */
	D4400_PIN_REG(D4400_PAD_UART3_RXD, 0x0236, 0xA, 0x0),
	/* D4400_PAD_UART3_RXD_GPIOE_28 */
	D4400_PIN_REG(D4400_PAD_UART3_RXD, 0x0236, 0xA, 0x12),
	/* D4400_PAD_UART3_RXD_CORE_BYP_CLK */
	D4400_PIN_REG(D4400_PAD_UART3_RXD, 0x0236, 0xA, 0x08),
	/* D4400_PAD_UART3_RXD_JESD_DIAG9 */
	D4400_PIN_REG(D4400_PAD_UART3_RXD, 0x0236, 0xA, 0x50),
	/* D4400_PAD_UART3_RXD_CPRI_DIAG45 */
	D4400_PIN_REG(D4400_PAD_UART3_RXD, 0x0236, 0xA, 0x60),
	/* D4400_PAD_UART4_TXD_UART_4_TXD */
	D4400_PIN_REG(D4400_PAD_UART4_TXD, 0x0238, 0xF9, 0x0),
	/* D4400_PAD_UART4_TXD_GPIOE_29 */
	D4400_PIN_REG(D4400_PAD_UART4_TXD, 0x0238, 0xF9, 0x12),
	/* D4400_PAD_UART4_TXD_I2C_4_SDA */
	D4400_PIN_REG(D4400_PAD_UART4_TXD, 0x0238, 0xF9, 0x24),
	/* D4400_PAD_UART4_TXD_ACC_BYP_CLK */
	D4400_PIN_REG(D4400_PAD_UART4_TXD, 0x0238, 0xF9, 0x04),
	/* D4400_PAD_UART4_TXD_JESD_DIAG10 */
	D4400_PIN_REG(D4400_PAD_UART4_TXD, 0x0238, 0xF9, 0x50),
	/* D4400_PAD_UART4_TXD_CPRI_DIAG46 */
	D4400_PIN_REG(D4400_PAD_UART4_TXD, 0x0238, 0xF9, 0x60),
	/* D4400_PAD_UART4_RXD_UART_4_RXD */
	D4400_PIN_REG(D4400_PAD_UART4_RXD, 0x0238, 0x64, 0x0),
	/* D4400_PAD_UART4_RXD_GPIOE_30 */
	D4400_PIN_REG(D4400_PAD_UART4_RXD, 0x0238, 0x64, 0x12),
	/* D4400_PAD_UART4_RXD_I2C_4_SCL */
	D4400_PIN_REG(D4400_PAD_UART4_RXD, 0x0238, 0x64, 0x24),
	/* D4400_PAD_UART4_RXD_DDR_BYP_CLK */
	D4400_PIN_REG(D4400_PAD_UART4_RXD, 0x0238, 0x64, 0x04),
	/* D4400_PAD_UART4_RXD_JESD_DIAG11 */
	D4400_PIN_REG(D4400_PAD_UART4_RXD, 0x0238, 0x64, 0x50),
	/* D4400_PAD_UART4_RXD_CPRI_DIAG47 */
	D4400_PIN_REG(D4400_PAD_UART4_RXD, 0x0238, 0x64, 0x60),
	/* D4400_PAD_I2C1_SDA_I2C_1_SDA */
	D4400_PIN_REG(D4400_PAD_I2C1_SDA, 0x023A, 0x8, 0x01),
	/* D4400_PAD_I2C1_SDA_GPIOE_0 */
	D4400_PIN_REG(D4400_PAD_I2C1_SDA, 0x023A, 0x8, 0x12),
	/* D4400_PAD_I2C1_SDA_JESD_DIAG_12 */
	D4400_PIN_REG(D4400_PAD_I2C1_SDA, 0x023A, 0x8, 0x50),
	/* D4400_PAD_I2C1_SDA_CPRI_DIAG_48 */
	D4400_PIN_REG(D4400_PAD_I2C1_SDA, 0x023A, 0x8, 0x60),
	/* D4400_PAD_I2C1_SDA_MDDC_DEBUG_32 */
	D4400_PIN_REG(D4400_PAD_I2C1_SDA, 0x023A, 0x8, 0x70),
	/* D4400_PAD_I2C1_SCL_I2C_1_SCL */
	D4400_PIN_REG(D4400_PAD_I2C1_SCL, 0x023A, 0x5C, 0x01),
	/* D4400_PAD_I2C1_SCL_GPIOE_1 */
	D4400_PIN_REG(D4400_PAD_I2C1_SCL, 0x023A, 0x5C, 0x12),
	/* D4400_PAD_I2C1_SCL_JESD_DIAG_13 */
	D4400_PIN_REG(D4400_PAD_I2C1_SCL, 0x023A, 0x5C, 0x50),
	/* D4400_PAD_I2C1_SCL_CPRI_DIAG_49 */
	D4400_PIN_REG(D4400_PAD_I2C1_SCL, 0x023A, 0x5C, 0x60),
	/* D4400_PAD_I2C1_SCL_MDDC_DEBUG_33 */
	D4400_PIN_REG(D4400_PAD_I2C1_SCL, 0x023A, 0x5C, 0x70),
	/* D4400_PAD_I2C2_SDA_I2C_2_SDA */
	D4400_PIN_REG(D4400_PAD_I2C2_SDA, 0x023C, 0x104, 0x01),
	/* D4400_PAD_I2C2_SDA_GPIOE_2 */
	D4400_PIN_REG(D4400_PAD_I2C2_SDA, 0x023C, 0x104, 0x12),
	/* D4400_PAD_I2C2_SDA_JESD_DIAG_14 */
	D4400_PIN_REG(D4400_PAD_I2C2_SDA, 0x023C, 0x104, 0x50),
	/* D4400_PAD_I2C2_SDA_CPRI_DIAG_50 */
	D4400_PIN_REG(D4400_PAD_I2C2_SDA, 0x023C, 0x104, 0x60),
	/* D4400_PAD_I2C2_SDA_MDDC_DEBUG_34 */
	D4400_PIN_REG(D4400_PAD_I2C2_SDA, 0x023C, 0x104, 0x70),
	/* D4400_PAD_I2C2_SCL_I2C_2_SCL */
	D4400_PIN_REG(D4400_PAD_I2C2_SCL, 0x023C, 0x2E, 0x01),
	/* D4400_PAD_I2C2_SCL_GPIOE_3 */
	D4400_PIN_REG(D4400_PAD_I2C2_SCL, 0x023C, 0x2E, 0x12),
	/* D4400_PAD_I2C2_SCL_JESD_DIAG_15 */
	D4400_PIN_REG(D4400_PAD_I2C2_SCL, 0x023C, 0x2E, 0x50),
	/* D4400_PAD_I2C2_SCL_CPRI_DIAG_51 */
	D4400_PIN_REG(D4400_PAD_I2C2_SCL, 0x023C, 0x2E, 0x60),
	/* D4400_PAD_I2C2_SCL_MDDC_DEBUG_35 */
	D4400_PIN_REG(D4400_PAD_I2C2_SCL, 0x023C, 0x2E, 0x70),
	/* D4400_PAD_I2C3_SDA_I2C_3_SDA */
	D4400_PIN_REG(D4400_PAD_I2C3_SDA, 0x023E, 0xAC, 0x01),
	/* D4400_PAD_I2C3_SDA_GPIOE_4 */
	D4400_PIN_REG(D4400_PAD_I2C3_SDA, 0x023E, 0xAC, 0x12),
	/* D4400_PAD_I2C3_SDA_JESD_DIAG_16 */
	D4400_PIN_REG(D4400_PAD_I2C3_SDA, 0x023E, 0xAC, 0x50),
	/* D4400_PAD_I2C3_SDA_CPRI_DIAG_52 */
	D4400_PIN_REG(D4400_PAD_I2C3_SDA, 0x023E, 0xAC, 0x60),
	/* D4400_PAD_I2C3_SDA_MDDC_DEBUG_36 */
	D4400_PIN_REG(D4400_PAD_I2C3_SDA, 0x023E, 0xAC, 0x70),
	/* D4400_PAD_I2C3_SCL_I2C_3_SCL */
	D4400_PIN_REG(D4400_PAD_I2C3_SCL, 0x023E, 0xCB, 0x01),
	/* D4400_PAD_I2C3_SCL_GPIOE_5 */
	D4400_PIN_REG(D4400_PAD_I2C3_SCL, 0x023E, 0xCB, 0x12),
	/* D4400_PAD_I2C3_SCL_JESD_DIAG_17 */
	D4400_PIN_REG(D4400_PAD_I2C3_SCL, 0x023E, 0xCB, 0x50),
	/* D4400_PAD_I2C3_SCL_CPRI_DIAG_53 */
	D4400_PIN_REG(D4400_PAD_I2C3_SCL, 0x023E, 0xCB, 0x60),
	/* D4400_PAD_I2C3_SCL_MDDC_DEBUG_37 */
	D4400_PIN_REG(D4400_PAD_I2C3_SCL, 0x023E, 0xCB, 0x70),
	/* D4400_PAD_I2C5_SDA_I2C_5_SDA */
	D4400_PIN_REG(D4400_PAD_I2C5_SDA, 0x0240, 0xEE, 0x01),
	/* D4400_PAD_I2C5_SDA_GPIOE_31 */
	D4400_PIN_REG(D4400_PAD_I2C5_SDA, 0x0240, 0xEE, 0x12),
	/* D4400_PAD_I2C5_SDA_JESD_DIAG_18 */
	D4400_PIN_REG(D4400_PAD_I2C5_SDA, 0x0240, 0xEE, 0x50),
	/* D4400_PAD_I2C5_SDA_CPRI_DIAG_54 */
	D4400_PIN_REG(D4400_PAD_I2C5_SDA, 0x0240, 0xEE, 0x60),
	/* D4400_PAD_I2C5_SDA_MDDC_DEBUG_38 */
	D4400_PIN_REG(D4400_PAD_I2C5_SDA, 0x0240, 0xEE, 0x70),
	/* D4400_PAD_I2C5_SCL_I2C_5_SCL */
	D4400_PIN_REG(D4400_PAD_I2C5_SCL, 0x0242, 0xEA, 0x01),
	/* D4400_PAD_I2C5_SCL_GPIOD_9 */
	D4400_PIN_REG(D4400_PAD_I2C5_SCL, 0x0242, 0xEA, 0x12),
	/* D4400_PAD_I2C5_SCL_JESD_DIAG_19 */
	D4400_PIN_REG(D4400_PAD_I2C5_SCL, 0x0242, 0xEA, 0x50),
	/* D4400_PAD_I2C5_SCL_CPRI_DIAG_55 */
	D4400_PIN_REG(D4400_PAD_I2C5_SCL, 0x0242, 0xEA, 0x60),
	/* D4400_PAD_I2C5_SCL_MDDC_DEBUG_39 */
	D4400_PIN_REG(D4400_PAD_I2C5_SCL, 0x0242, 0xEA, 0x70),
	/* D4400_PAD_I2C6_SDA_I2C_6_SDA */
	D4400_PIN_REG(D4400_PAD_I2C6_SDA, 0x0244, 0xE7, 0x01),
	/* D4400_PAD_I2C6_SDA_GPIOD_10 */
	D4400_PIN_REG(D4400_PAD_I2C6_SDA, 0x0244, 0xE7, 0x12),
	/* D4400_PAD_I2C6_SDA_JESD_DIAG_20 */
	D4400_PIN_REG(D4400_PAD_I2C6_SDA, 0x0244, 0xE7, 0x50),
	/* D4400_PAD_I2C6_SDA_CPRI_DIAG_56 */
	D4400_PIN_REG(D4400_PAD_I2C6_SDA, 0x0244, 0xE7, 0x60),
	/* D4400_PAD_I2C6_SDA_MDDC_DEBUG_40 */
	D4400_PIN_REG(D4400_PAD_I2C6_SDA, 0x0244, 0xE7, 0x70),
	/* D4400_PAD_I2C6_SCL_I2C_6_SCL */
	D4400_PIN_REG(D4400_PAD_I2C6_SCL, 0x0246, 0x6A, 0x01),
	/* D4400_PAD_I2C6_SCL_GPIOD_11 */
	D4400_PIN_REG(D4400_PAD_I2C6_SCL, 0x0246, 0x6A, 0x12),
	/* D4400_PAD_I2C6_SCL_JESD_DIAG_21 */
	D4400_PIN_REG(D4400_PAD_I2C6_SCL, 0x0246, 0x6A, 0x50),
	/* D4400_PAD_I2C6_SCL_CPRI_DIAG_57 */
	D4400_PIN_REG(D4400_PAD_I2C6_SCL, 0x0246, 0x6A, 0x60),
	/* D4400_PAD_I2C6_SCL_MDDC_DEBUG_41 */
	D4400_PIN_REG(D4400_PAD_I2C6_SCL, 0x0246, 0x6A, 0x70),
	/* D4400_PAD_I2C7_SDA_I2C_7_SDA */
	D4400_PIN_REG(D4400_PAD_I2C7_SDA, 0x0248, 0xF8, 0x01),
	/* D4400_PAD_I2C7_SDA_GPIOD_12 */
	D4400_PIN_REG(D4400_PAD_I2C7_SDA, 0x0248, 0xF8, 0x12),
	/* D4400_PAD_I2C7_SDA_JESD_DIAG_22 */
	D4400_PIN_REG(D4400_PAD_I2C7_SDA, 0x0248, 0xF8, 0x50),
	/* D4400_PAD_I2C7_SDA_CPRI_DIAG_58 */
	D4400_PIN_REG(D4400_PAD_I2C7_SDA, 0x0248, 0xF8, 0x60),
	/* D4400_PAD_I2C7_SDA_MDDC_DEBUG_42 */
	D4400_PIN_REG(D4400_PAD_I2C7_SDA, 0x0248, 0xF8, 0x70),
	/* D4400_PAD_I2C7_SCL_I2C_7_SCL */
	D4400_PIN_REG(D4400_PAD_I2C7_SCL, 0x024A, 0x5, 0x01),
	/* D4400_PAD_I2C7_SCL_GPIOD_13 */
	D4400_PIN_REG(D4400_PAD_I2C7_SCL, 0x024A, 0x5, 0x12),
	/* D4400_PAD_I2C7_SCL_JESD_DIAG_23 */
	D4400_PIN_REG(D4400_PAD_I2C7_SCL, 0x024A, 0x5, 0x50),
	/* D4400_PAD_I2C7_SCL_CPRI_DIAG_59 */
	D4400_PIN_REG(D4400_PAD_I2C7_SCL, 0x024A, 0x5, 0x60),
	/* D4400_PAD_I2C7_SCL_MDDC_DEBUG_43 */
	D4400_PIN_REG(D4400_PAD_I2C7_SCL, 0x024A, 0x5, 0x70),
	/* D4400_PAD_I2C8_SDA_I2C_8_SDA */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024C, 0xB8, 0x01),
	/* D4400_PAD_I2C8_SDA_GPIOD_14 */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024C, 0xB8, 0x12),
	/* D4400_PAD_I2C8_SDA_TBGEN_EVENT_0 */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024C, 0xB8, 0x20),
	/* D4400_PAD_I2C8_SDA_UART1_RTS_B */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024C, 0xB8, 0x08),
	/* D4400_PAD_I2C8_SDA_ECSPI1_SS3 */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024C, 0xB8, 0x40),
	/* D4400_PAD_I2C8_SDA_JESD_DIAG_24 */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024C, 0xB8, 0x50),
	/* D4400_PAD_I2C8_SDA_CPRI_DIAG_60 */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024C, 0xB8, 0x60),
	/* D4400_PAD_I2C8_SDA_MDDC_DEBUG_44 */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024C, 0xB8, 0x70),
	/* D4400_PAD_I2C8_SCL_I2C_8_SCL */
	D4400_PIN_REG(D4400_PAD_I2C8_SCL, 0x024E, 0xFA, 0x01),
	/* D4400_PAD_I2C8_SCL_GPIOD_15 */
	D4400_PIN_REG(D4400_PAD_I2C8_SCL, 0x024E, 0xFA, 0x12),
	/* D4400_PAD_I2C8_SDA_TBGEN_EVENT_1 */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024E, 0xFA, 0x20),
	/* D4400_PAD_I2C8_SDA_UART1_CTS_B */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024E, 0xFA, 0x30),
	/* D4400_PAD_I2C8_SDA_ECSPI2_SS3 */
	D4400_PIN_REG(D4400_PAD_I2C8_SDA, 0x024E, 0xFA, 0x40),
	/* D4400_PAD_I2C8_SCL_JESD_DIAG_25 */
	D4400_PIN_REG(D4400_PAD_I2C8_SCL, 0x024E, 0xFA, 0x50),
	/* D4400_PAD_I2C8_SCL_CPRI_DIAG_61 */
	D4400_PIN_REG(D4400_PAD_I2C8_SCL, 0x024E, 0xFA, 0x60),
	/* D4400_PAD_I2C8_SCL_MDDC_DEBUG_45 */
	D4400_PIN_REG(D4400_PAD_I2C8_SCL, 0x024E, 0xFA, 0x70),
	/* D4400_PAD_I2C9_SDA_I2C_9_SDA */
	D4400_PIN_REG(D4400_PAD_I2C9_SDA, 0x0250, 0x91, 0x01),
	/* D4400_PAD_I2C9_SDA_GPIOD_16 */
	D4400_PIN_REG(D4400_PAD_I2C9_SDA, 0x0250, 0x91, 0x12),
	/* D4400_PAD_I2C9_SDA_TBGEN_EVENT_2 */
	D4400_PIN_REG(D4400_PAD_I2C9_SDA, 0x0250, 0x91, 0x20),
	/* D4400_PAD_I2C9_SDA_UART2_RTS_B */
	D4400_PIN_REG(D4400_PAD_I2C9_SDA, 0x0250, 0x91, 0x08),
	/* D4400_PAD_I2C9_SDA_ECSPI3_SS3 */
	D4400_PIN_REG(D4400_PAD_I2C9_SDA, 0x0250, 0x91, 0x40),
	/* D4400_PAD_I2C9_SDA_JESD_DIAG_26 */
	D4400_PIN_REG(D4400_PAD_I2C9_SDA, 0x0250, 0x91, 0x50),
	/* D4400_PAD_I2C9_SDA_CPRI_DIAG_62 */
	D4400_PIN_REG(D4400_PAD_I2C9_SDA, 0x0250, 0x91, 0x60),
	/* D4400_PAD_I2C9_SDA_MDDC_DEBUG_46 */
	D4400_PIN_REG(D4400_PAD_I2C9_SDA, 0x0250, 0x91, 0x70),
	/* D4400_PAD_I2C9_SCL_I2C_9_SCL */
	D4400_PIN_REG(D4400_PAD_I2C9_SCL, 0x0252, 0x101, 0x01),
	/* D4400_PAD_I2C9_SCL_GPIOD_17 */
	D4400_PIN_REG(D4400_PAD_I2C9_SCL, 0x0252, 0x101, 0x12),
	/* D4400_PAD_I2C9_SCL_TBGEN_EVENT_3 */
	D4400_PIN_REG(D4400_PAD_I2C9_SCL, 0x0252, 0x101, 0x20),
	/* D4400_PAD_I2C9_SCL_UART2_CTS_B */
	D4400_PIN_REG(D4400_PAD_I2C9_SCL, 0x0252, 0x101, 0x30),
	/* D4400_PAD_I2C9_SCL_ECSPI4_SS3 */
	D4400_PIN_REG(D4400_PAD_I2C9_SCL, 0x0252, 0x101, 0x40),
	/* D4400_PAD_I2C9_SCL_JESD_DIAG_27 */
	D4400_PIN_REG(D4400_PAD_I2C9_SCL, 0x0252, 0x101, 0x50),
	/* D4400_PAD_I2C9_SCL_CPRI_DIAG_63 */
	D4400_PIN_REG(D4400_PAD_I2C9_SCL, 0x0252, 0x101, 0x60),
	/* D4400_PAD_I2C9_SCL_MDDC_DEBUG_47 */
	D4400_PIN_REG(D4400_PAD_I2C9_SCL, 0x0252, 0x101, 0x70),
	/* D4400_PAD_I2C10_SDA_I2C_10_SDA */
	D4400_PIN_REG(D4400_PAD_I2C10_SDA, 0x0254, 0x36, 0x01),
	/* D4400_PAD_I2C10_SDA_GPIOD_18 */
	D4400_PIN_REG(D4400_PAD_I2C10_SDA, 0x0254, 0x36, 0x12),
	/* D4400_PAD_I2C10_SDA_TBGEN_EVENT_4 */
	D4400_PIN_REG(D4400_PAD_I2C10_SDA, 0x0254, 0x36, 0x20),
	/* D4400_PAD_I2C10_SDA_UART3_RTS_B */
	D4400_PIN_REG(D4400_PAD_I2C10_SDA, 0x0254, 0x36, 0x08),
	/* D4400_PAD_I2C10_SDA_ECSPI5_SS3 */
	D4400_PIN_REG(D4400_PAD_I2C10_SDA, 0x0254, 0x36, 0x40),
	/* D4400_PAD_I2C10_SDA_JESD_DIAG_28 */
	D4400_PIN_REG(D4400_PAD_I2C10_SDA, 0x0254, 0x36, 0x50),
	/* D4400_PAD_I2C10_SDA_CPRI_DIAG_64 */
	D4400_PIN_REG(D4400_PAD_I2C10_SDA, 0x0254, 0x36, 0x60),
	/* D4400_PAD_I2C10_SDA_MDDC_DEBUG_48 */
	D4400_PIN_REG(D4400_PAD_I2C10_SDA, 0x0254, 0x36, 0x70),
	/* D4400_PAD_I2C10_SCL_I2C_10_SCL */
	D4400_PIN_REG(D4400_PAD_I2C10_SCL, 0x0256, 0x7, 0x01),
	/* D4400_PAD_I2C10_SCL_GPIOD_19 */
	D4400_PIN_REG(D4400_PAD_I2C10_SCL, 0x0256, 0x7, 0x12),
	/* D4400_PAD_I2C10_SCL_TBGEN_EVENT_5 */
	D4400_PIN_REG(D4400_PAD_I2C10_SCL, 0x0256, 0x7, 0x20),
	/* D4400_PAD_I2C10_SCL_UART3_CTS_B */
	D4400_PIN_REG(D4400_PAD_I2C10_SCL, 0x0256, 0x7, 0x30),
	/* D4400_PAD_I2C10_SCL_ECSPI6_SS3 */
	D4400_PIN_REG(D4400_PAD_I2C10_SCL, 0x0256, 0x7, 0x40),
	/* D4400_PAD_I2C10_SCL_JESD_DIAG_29 */
	D4400_PIN_REG(D4400_PAD_I2C10_SCL, 0x0256, 0x7, 0x50),
	/* D4400_PAD_I2C10_SCL_CPRI_DIAG_65 */
	D4400_PIN_REG(D4400_PAD_I2C10_SCL, 0x0256, 0x7, 0x60),
	/* D4400_PAD_I2C10_SCL_MDDC_DEBUG_49 */
	D4400_PIN_REG(D4400_PAD_I2C10_SCL, 0x0256, 0x7, 0x70),
	/* D4400_PAD_I2C11_SDA_I2C_11_SDA */
	D4400_PIN_REG(D4400_PAD_I2C11_SDA, 0x0258, 0xB0, 0x01),
	/* D4400_PAD_I2C11_SDA_GPIOD_20 */
	D4400_PIN_REG(D4400_PAD_I2C11_SDA, 0x0258, 0xB0, 0x12),
	/* D4400_PAD_I2C11_SDA_TBGEN_EVENT_6 */
	D4400_PIN_REG(D4400_PAD_I2C11_SDA, 0x0258, 0xB0, 0x20),
	/* D4400_PAD_I2C11_SDA_UART4_RTS_B */
	D4400_PIN_REG(D4400_PAD_I2C11_SDA, 0x0258, 0xB0, 0x08),
	/* D4400_PAD_I2C11_SDA_ECSPI7_SS3 */
	D4400_PIN_REG(D4400_PAD_I2C11_SDA, 0x0258, 0xB0, 0x40),
	/* D4400_PAD_I2C11_SDA_JESD_DIAG_30 */
	D4400_PIN_REG(D4400_PAD_I2C11_SDA, 0x0258, 0xB0, 0x50),
	/* D4400_PAD_I2C11_SDA_CPRI_DIAG_66 */
	D4400_PIN_REG(D4400_PAD_I2C11_SDA, 0x0258, 0xB0, 0x60),
	/* D4400_PAD_I2C11_SDA_MDDC_DEBUG_50 */
	D4400_PIN_REG(D4400_PAD_I2C11_SDA, 0x0258, 0xB0, 0x70),
	/* D4400_PAD_I2C11_SCL_I2C_11_SCL */
	D4400_PIN_REG(D4400_PAD_I2C11_SCL, 0x025A, 0x9F, 0x01),
	/* D4400_PAD_I2C11_SCL_GPIOD_21 */
	D4400_PIN_REG(D4400_PAD_I2C11_SCL, 0x025A, 0x9F, 0x12),
	/* D4400_PAD_I2C11_SCL_TBGEN_EVENT_7 */
	D4400_PIN_REG(D4400_PAD_I2C11_SCL, 0x025A, 0x9F, 0x20),
	/* D4400_PAD_I2C11_SCL_UART4_CTS_B */
	D4400_PIN_REG(D4400_PAD_I2C11_SCL, 0x025A, 0x9F, 0x30),
	/* D4400_PAD_I2C11_SCL_ECSPI8_SS3 */
	D4400_PIN_REG(D4400_PAD_I2C11_SCL, 0x025A, 0x9F, 0x40),
	/* D4400_PAD_I2C11_SCL_JESD_DIAG_31 */
	D4400_PIN_REG(D4400_PAD_I2C11_SCL, 0x025A, 0x9F, 0x50),
	/* D4400_PAD_I2C11_SCL_CPRI_DIAG_67 */
	D4400_PIN_REG(D4400_PAD_I2C11_SCL, 0x025A, 0x9F, 0x60),
	/* D4400_PAD_GPIOA0_GPIOA_0 */
	D4400_PIN_REG(D4400_PAD_GPIOA0, 0x025C, 0x93, 0x1),
	/* D4400_PAD_GPIOA0_UART4_RTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOA0, 0x025C, 0x93, 0x2),
	/* D4400_PAD_GPIOA0_SOC_OBS0 */
	D4400_PIN_REG(D4400_PAD_GPIOA0, 0x025C, 0x93, 0x50),
	/* D4400_PAD_GPIOA0_CPRI_DIAG_68 */
	D4400_PIN_REG(D4400_PAD_GPIOA0, 0x025C, 0x93, 0x60),
	/* D4400_PAD_GPIOA0_MDDC_DEBUG_0 */
	D4400_PIN_REG(D4400_PAD_GPIOA0, 0x025C, 0x93, 0x70),
	/* D4400_PAD_GPIOA1_GPIOA_1 */
	D4400_PIN_REG(D4400_PAD_GPIOA1, 0x025E, 0x43, 0x1),
	/* D4400_PAD_GPIOA1_UART4_CTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOA1, 0x025E, 0x43, 0x10),
	/* D4400_PAD_GPIOA1_SOC_OBS1 */
	D4400_PIN_REG(D4400_PAD_GPIOA1, 0x025E, 0x43, 0x50),
	/* D4400_PAD_GPIOA1_CPRI_DIAG_69 */
	D4400_PIN_REG(D4400_PAD_GPIOA1, 0x025E, 0x43, 0x60),
	/* D4400_PAD_GPIOA1_MDDC_DEBUG_1 */
	D4400_PIN_REG(D4400_PAD_GPIOA1, 0x025E, 0x43, 0x70),
	/* D4400_PAD_GPIOA2_GPIOA_2 */
	D4400_PIN_REG(D4400_PAD_GPIOA2, 0x0260, 0x15, 0x1),
	/* D4400_PAD_GPIOA2_ECSPI8_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOA2, 0x0260, 0x15, 0x10),
	/* D4400_PAD_GPIOA2_EIM_CS_4_B */
	D4400_PIN_REG(D4400_PAD_GPIOA2, 0x0260, 0x15, 0x30),
	/* D4400_PAD_GPIOA2_SOC_OBS2 */
	D4400_PIN_REG(D4400_PAD_GPIOA2, 0x0260, 0x15, 0x50),
	/* D4400_PAD_GPIOA2_CPRI_DIAG_70 */
	D4400_PIN_REG(D4400_PAD_GPIOA2, 0x0260, 0x15, 0x60),
	/* D4400_PAD_GPIOA2_MDDC_DEBUG_2 */
	D4400_PIN_REG(D4400_PAD_GPIOA2, 0x0260, 0x15, 0x70),
	/* D4400_PAD_GPIOA3_GPIOA_3 */
	D4400_PIN_REG(D4400_PAD_GPIOA3, 0x025E, 0xA8, 0x1),
	/* D4400_PAD_GPIOA3_ECSPI_7_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOA3, 0x025E, 0xA8, 0x10),
	/* D4400_PAD_GPIOA3_SOC_OBS3 */
	D4400_PIN_REG(D4400_PAD_GPIOA3, 0x025E, 0xA8, 0x50),
	/* D4400_PAD_GPIOA3_CPRI_DIAG_71 */
	D4400_PIN_REG(D4400_PAD_GPIOA3, 0x025E, 0xA8, 0x60),
	/* D4400_PAD_GPIOA3_MDDC_DEBUG_3 */
	D4400_PIN_REG(D4400_PAD_GPIOA3, 0x025E, 0xA8, 0x70),
	/* D4400_PAD_GPIOA4_GPIOA_4 */
	D4400_PIN_REG(D4400_PAD_GPIOA4, 0x0264, 0x41, 0x1),
	/* D4400_PAD_GPIOA4_ECSPI6_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOA4, 0x0264, 0x41, 0x10),
	/* D4400_PAD_GPIOA4_TBGEN_GP_TIMESTAMP0 */
	D4400_PIN_REG(D4400_PAD_GPIOA4, 0x0264, 0x41, 0x4),
	/* D4400_PAD_GPIOA4_SOC_OBS4 */
	D4400_PIN_REG(D4400_PAD_GPIOA4, 0x0264, 0x41, 0x50),
	/* D4400_PAD_GPIOA4_CPRI_DIAG_72 */
	D4400_PIN_REG(D4400_PAD_GPIOA4, 0x0264, 0x41, 0x60),
	/* D4400_PAD_GPIOA4_MDDC_DEBUG_4 */
	D4400_PIN_REG(D4400_PAD_GPIOA4, 0x0264, 0x41, 0x70),
	/* D4400_PAD_GPIOA5_GPIOA_5 */
	D4400_PIN_REG(D4400_PAD_GPIOA5, 0x0266, 0xC6, 0x1),
	/* D4400_PAD_GPIOA5_ECSPI_7_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOA5, 0x0266, 0xC6, 0x2),
	/* D4400_PAD_GPIOA5_TBGEN_GP_TIMESTAMP1 */
	D4400_PIN_REG(D4400_PAD_GPIOA5, 0x0266, 0xC6, 0x4),
	/* D4400_PAD_GPIOA5_SOC_OBS5 */
	D4400_PIN_REG(D4400_PAD_GPIOA5, 0x0266, 0xC6, 0x50),
	/* D4400_PAD_GPIOA5_CPRI_DIAG_73 */
	D4400_PIN_REG(D4400_PAD_GPIOA5, 0x0266, 0xC6, 0x60),
	/* D4400_PAD_GPIOA5_MDDC_DEBUG_5 */
	D4400_PIN_REG(D4400_PAD_GPIOA5, 0x0266, 0xC6, 0x70),
	/* D4400_PAD_GPIOA6_GPIOA_6 */
	D4400_PIN_REG(D4400_PAD_GPIOA6, 0x0268, 0xF6, 0x1),
	/* D4400_PAD_GPIOA6_ECSPI8_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOA6, 0x0268, 0xF6, 0x10),
	/* D4400_PAD_GPIOA6_TBGEN_GP_TIMESTAMP2 */
	D4400_PIN_REG(D4400_PAD_GPIOA6, 0x0268, 0xF6, 0x4),
	/* D4400_PAD_GPIOA6_SOC_OBS6 */
	D4400_PIN_REG(D4400_PAD_GPIOA6, 0x0268, 0xF6, 0x50),
	/* D4400_PAD_GPIOA6_CPRI_DIAG_74 */
	D4400_PIN_REG(D4400_PAD_GPIOA6, 0x0268, 0xF6, 0x60),
	/* D4400_PAD_GPIOA6_MDDC_DEBUG_6 */
	D4400_PIN_REG(D4400_PAD_GPIOA6, 0x0268, 0xF6, 0x70),
	/* D4400_PAD_GPIOA7_GPIOA_7 */
	D4400_PIN_REG(D4400_PAD_GPIOA7, 0x026A, 0x2C, 0x1),
	/* D4400_PAD_GPIOA7_TBGEN_GP_TIMESTAMP3 */
	D4400_PIN_REG(D4400_PAD_GPIOA7, 0x026A, 0x2C, 0x4),
	/* D4400_PAD_GPIOA7_SOC_OBS7 */
	D4400_PIN_REG(D4400_PAD_GPIOA7, 0x026A, 0x2C, 0x50),
	/* D4400_PAD_GPIOA7_CPRI_DIAG_75 */
	D4400_PIN_REG(D4400_PAD_GPIOA7, 0x026A, 0x2C, 0x60),
	/* D4400_PAD_GPIOA7_MDDC_DEBUG_7 */
	D4400_PIN_REG(D4400_PAD_GPIOA7, 0x026A, 0x2C, 0x70),
	/* D4400_PAD_GPIOA8_GPIOA_8 */
	D4400_PIN_REG(D4400_PAD_GPIOA8, 0x026C, 0x3A, 0x1),
	/* D4400_PAD_GPIOA8_SOC_OBS8 */
	D4400_PIN_REG(D4400_PAD_GPIOA8, 0x026C, 0x3A, 0x50),
	/* D4400_PAD_GPIOA8_CPRI_DIAG_76 */
	D4400_PIN_REG(D4400_PAD_GPIOA8, 0x026C, 0x3A, 0x60),
	/* D4400_PAD_GPIOA8_MDDC_DEBUG_8 */
	D4400_PIN_REG(D4400_PAD_GPIOA8, 0x026C, 0x3A, 0x70),
	/* D4400_PAD_GPIOA9_GPIOA_9 */
	D4400_PIN_REG(D4400_PAD_GPIOA9, 0x026E, 0x69, 0x1),
	/* D4400_PAD_GPIOA9_SOC_OBS9 */
	D4400_PIN_REG(D4400_PAD_GPIOA9, 0x026E, 0x69, 0x50),
	/* D4400_PAD_GPIOA9_CPRI_DIAG_77 */
	D4400_PIN_REG(D4400_PAD_GPIOA9, 0x026E, 0x69, 0x60),
	/* D4400_PAD_GPIOA9_MDDC_DEBUG_9 */
	D4400_PIN_REG(D4400_PAD_GPIOA9, 0x026E, 0x69, 0x70),
	/* D4400_PAD_GPIOA10_GPIOA_10 */
	D4400_PIN_REG(D4400_PAD_GPIOA10, 0x0270, 0x40, 0x1),
	/* D4400_PAD_GPIOA10_CPRI_DIAG_78 */
	D4400_PIN_REG(D4400_PAD_GPIOA10, 0x0270, 0x40, 0x60),
	/* D4400_PAD_GPIOA10_MDDC_DEBUG_10 */
	D4400_PIN_REG(D4400_PAD_GPIOA10, 0x0270, 0x40, 0x70),
	/* D4400_PAD_GPIOA11_GPIOA_11 */
	D4400_PIN_REG(D4400_PAD_GPIOA11, 0x0272, 0x29, 0x1),
	/* D4400_PAD_GPIOA11_CPRI_DIAG_79 */
	D4400_PIN_REG(D4400_PAD_GPIOA11, 0x0272, 0x29, 0x60),
	/* D4400_PAD_GPIOA11_MDDC_DEBUG_11 */
	D4400_PIN_REG(D4400_PAD_GPIOA11, 0x0272, 0x29, 0x70),
	/* D4400_PAD_GPIOA12_GPIOA_12 */
	D4400_PIN_REG(D4400_PAD_GPIOA12, 0x0274, 0x34, 0x1),
	/* D4400_PAD_GPIOA12_TBGEN_GP_TIMESTAMP0 */
	D4400_PIN_REG(D4400_PAD_GPIOA12, 0x0274, 0x34, 0x4),
	/* D4400_PAD_GPIOA12_MDDC_DEBUG_12 */
	D4400_PIN_REG(D4400_PAD_GPIOA12, 0x0274, 0x34, 0x70),
	/* D4400_PAD_GPIOA13_GPIOA_13 */
	D4400_PIN_REG(D4400_PAD_GPIOA13, 0x0276, 0x8D, 0x1),
	/* D4400_PAD_GPIOA13_TBGEN_GP_TIMESTAMP1 */
	D4400_PIN_REG(D4400_PAD_GPIOA13, 0x0276, 0x8D, 0x4),
	/* D4400_PAD_GPIOA13_MDDC_DEBUG_13 */
	D4400_PIN_REG(D4400_PAD_GPIOA13, 0x0276, 0x8D, 0x70),
	/* D4400_PAD_GPIOA14_GPIOA_14 */
	D4400_PIN_REG(D4400_PAD_GPIOA14, 0x0278, 0x4F, 0x1),
	/* D4400_PAD_GPIOA14_TBGEN_GP_TIMESTAMP2 */
	D4400_PIN_REG(D4400_PAD_GPIOA14, 0x0278, 0x4F, 0x4),
	/* D4400_PAD_GPIOA14_MDDC_DEBUG_14 */
	D4400_PIN_REG(D4400_PAD_GPIOA14, 0x0278, 0x4F, 0x70),
	/* D4400_PAD_GPIOA15_GPIOA_15 */
	D4400_PIN_REG(D4400_PAD_GPIOA15, 0x027A, 0x74, 0x1),
	/* D4400_PAD_GPIOA15_TBGEN_GP_TIMESTAMP3 */
	D4400_PIN_REG(D4400_PAD_GPIOA15, 0x027A, 0x74, 0x4),
	/* D4400_PAD_GPIOA15_MDDC_DEBUG_15 */
	D4400_PIN_REG(D4400_PAD_GPIOA15, 0x027A, 0x74, 0x70),
	/* D4400_PAD_GPIOA16_GPIOA_16 */
	D4400_PIN_REG(D4400_PAD_GPIOA16, 0x027C, 0x6E, 0x1),
	/* D4400_PAD_GPIOA16_TBGEN_GP_TIMESTAMP0 */
	D4400_PIN_REG(D4400_PAD_GPIOA16, 0x027C, 0x6E, 0x4),
	/* D4400_PAD_GPIOA16_VSP7_GPO0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOA16, 0x027C, 0x6E, 0x50),
	/* D4400_PAD_GPIOA16_MDDC_DEBUG_16 */
	D4400_PIN_REG(D4400_PAD_GPIOA16, 0x027C, 0x6E, 0x70),
	/* D4400_PAD_GPIOA17_GPIOA_17 */
	D4400_PIN_REG(D4400_PAD_GPIOA17, 0x027E, 0x2A, 0x1),
	/* D4400_PAD_GPIOA17_TBGEN_GP_TIMESTAMP1 */
	D4400_PIN_REG(D4400_PAD_GPIOA17, 0x027E, 0x2A, 0x4),
	/* D4400_PAD_GPIOA17_VSP7_GPO0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOA17, 0x027E, 0x2A, 0x50),
	/* D4400_PAD_GPIOA17_MDDC_DEBUG_17 */
	D4400_PIN_REG(D4400_PAD_GPIOA17, 0x027E, 0x2A, 0x70),
	/* D4400_PAD_GPIOA18_GPIOA_18 */
	D4400_PIN_REG(D4400_PAD_GPIOA18, 0x027C, 0x90, 0x1),
	/* D4400_PAD_GPIOA18_TBGEN_GP_TIMESTAMP2 */
	D4400_PIN_REG(D4400_PAD_GPIOA18, 0x027C, 0x90, 0x4),
	/* D4400_PAD_GPIOA18_VSP7_GPO0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOA18, 0x027C, 0x90, 0x50),
	/* D4400_PAD_GPIOA18_MDDC_DEBUG_18 */
	D4400_PIN_REG(D4400_PAD_GPIOA18, 0x027C, 0x90, 0x70),
	/* D4400_PAD_GPIOA19_GPIOA_19 */
	D4400_PIN_REG(D4400_PAD_GPIOA19, 0x027E, 0x58, 0x1),
	/* D4400_PAD_GPIOA19_ECSPI5_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOA19, 0x027E, 0x58, 0x2),
	/* D4400_PAD_GPIOA19_TBGEN_GP_TIMESTAMP3 */
	D4400_PIN_REG(D4400_PAD_GPIOA19, 0x027E, 0x58, 0x4),
	/* D4400_PAD_GPIOA19_VSP7_GPO0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOA19, 0x027E, 0x58, 0x50),
	/* D4400_PAD_GPIOA19_MDDC_DEBUG_19 */
	D4400_PIN_REG(D4400_PAD_GPIOA19, 0x027E, 0x58, 0x70),
	/* D4400_PAD_GPIOA20_GPIOA_20 */
	D4400_PIN_REG(D4400_PAD_GPIOA20, 0x0284, 0x81, 0x1),
	/* D4400_PAD_GPIOA20_ECSPI1_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOA20, 0x0284, 0x81, 0x2),
	/* D4400_PAD_GPIOA20_TBGEN_GP_EVENT_0 */
	D4400_PIN_REG(D4400_PAD_GPIOA20, 0x0284, 0x81, 0x20),
	/* D4400_PAD_GPIOA20_VSP7_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOA20, 0x0284, 0x81, 0x50),
	/* D4400_PAD_GPIOA20_MDDC_DEBUG_20 */
	D4400_PIN_REG(D4400_PAD_GPIOA20, 0x0284, 0x81, 0x70),
	/* D4400_PAD_GPIOA21_GPIOA_21 */
	D4400_PIN_REG(D4400_PAD_GPIOA21, 0x0286, 0x30, 0x1),
	/* D4400_PAD_GPIOA21_ECSPI2_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOA21, 0x0286, 0x30, 0x2),
	/* D4400_PAD_GPIOA21_TBGEN_GP_EVENT_1 */
	D4400_PIN_REG(D4400_PAD_GPIOA21, 0x0286, 0x30, 0x20),
	/* D4400_PAD_GPIOA21_VSP7_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOA21, 0x0286, 0x30, 0x50),
	/* D4400_PAD_GPIOA21_MDDC_DEBUG_21 */
	D4400_PIN_REG(D4400_PAD_GPIOA21, 0x0286, 0x30, 0x70),
	/* D4400_PAD_GPIOA22_GPIOA_22 */
	D4400_PIN_REG(D4400_PAD_GPIOA22, 0x0288, 0x63, 0x1),
	/* D4400_PAD_GPIOA22_ECSPI3_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOA22, 0x0288, 0x63, 0x2),
	/* D4400_PAD_GPIOA22_TBGEN_GP_EVENT_2 */
	D4400_PIN_REG(D4400_PAD_GPIOA22, 0x0288, 0x63, 0x20),
	/* D4400_PAD_GPIOA22_MC_SYNC_OUT */
	D4400_PIN_REG(D4400_PAD_GPIOA22, 0x0288, 0x63, 0x30),
	/* D4400_PAD_GPIOA22_VSP7_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOA22, 0x0288, 0x63, 0x50),
	/* D4400_PAD_GPIOA22_MDDC_DEBUG_22 */
	D4400_PIN_REG(D4400_PAD_GPIOA22, 0x0288, 0x63, 0x70),
	/* D4400_PAD_GPIOA23_GPIOA_23 */
	D4400_PIN_REG(D4400_PAD_GPIOA23, 0x028A, 0x13, 0x1),
	/* D4400_PAD_GPIOA23_ECSPI4_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOA23, 0x028A, 0x13, 0x2),
	/* D4400_PAD_GPIOA23_TBGEN_GP_EVENT_3 */
	D4400_PIN_REG(D4400_PAD_GPIOA23, 0x028A, 0x13, 0x20),
	/* D4400_PAD_GPIOA23_VSP7_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOA23, 0x028A, 0x13, 0x50),
	/* D4400_PAD_GPIOA23_MDDC_DEBUG_23 */
	D4400_PIN_REG(D4400_PAD_GPIOA23, 0x028A, 0x13, 0x70),
	/* D4400_PAD_GPIOA24_GPIOA_24 */
	D4400_PIN_REG(D4400_PAD_GPIOA24, 0x028C, 0x10C, 0x1),
	/* D4400_PAD_GPIOA24_ECSPI8_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOA24, 0x028C, 0x10C, 0x10),
	/* D4400_PAD_GPIOA24_MC_SYNC_OUT */
	D4400_PIN_REG(D4400_PAD_GPIOA24, 0x028C, 0x10C, 0x30),
	/* D4400_PAD_GPIOA24_VSP5_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOA24, 0x028C, 0x10C, 0x50),
	/* D4400_PAD_GPIOA24_MDDC_DEBUG_24 */
	D4400_PIN_REG(D4400_PAD_GPIOA24, 0x028C, 0x10C, 0x70),
	/* D4400_PAD_GPIOA25_GPIOA_25 */
	D4400_PIN_REG(D4400_PAD_GPIOA25, 0x028E, 0xB7, 0x1),
	/* D4400_PAD_GPIOA25_ECSPI7_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOA25, 0x028E, 0xB7, 0x10),
	/* D4400_PAD_GPIOA25_VSP5_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOA25, 0x028E, 0xB7, 0x50),
	/* D4400_PAD_GPIOA25_MDDC_DEBUG_25 */
	D4400_PIN_REG(D4400_PAD_GPIOA25, 0x028E, 0xB7, 0x70),
	/* D4400_PAD_GPIOA26_GPIOA_26 */
	D4400_PIN_REG(D4400_PAD_GPIOA26, 0x0290, 0x17, 0x1),
	/* D4400_PAD_GPIOA26_ECSPI6_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOA26, 0x0290, 0x17, 0x10),
	/* D4400_PAD_GPIOA26_VSP5_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOA26, 0x0290, 0x17, 0x50),
	/* D4400_PAD_GPIOA26_MDDC_DEBUG_26 */
	D4400_PIN_REG(D4400_PAD_GPIOA26, 0x0290, 0x17, 0x70),
	/* D4400_PAD_GPIOA27_GPIOA_27 */
	D4400_PIN_REG(D4400_PAD_GPIOA27, 0x0292, 0xDA, 0x1),
	/* D4400_PAD_GPIOA27_ECSPI6_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOA27, 0x0292, 0xDA, 0x10),
	/* D4400_PAD_GPIOA27_VSP_EXT_GO_16 */
	D4400_PIN_REG(D4400_PAD_GPIOA27, 0x0292, 0xDA, 0x8),
	/* D4400_PAD_GPIOA27_VSP5_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOA27, 0x0292, 0xDA, 0x50),
	/* D4400_PAD_GPIOA27_MDDC_DEBUG_27 */
	D4400_PIN_REG(D4400_PAD_GPIOA27, 0x0292, 0xDA, 0x70),
	/* D4400_PAD_GPIOA28_GPIOA_28 */
	D4400_PIN_REG(D4400_PAD_GPIOA28, 0x0294, 0x66, 0x1),
	/* D4400_PAD_GPIOA28_ECSPI5_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOA28, 0x0294, 0x66, 0x10),
	/* D4400_PAD_GPIOA28_TBGEN_GP_EVENT_4 */
	D4400_PIN_REG(D4400_PAD_GPIOA28, 0x0294, 0x66, 0x20),
	/* D4400_PAD_GPIOA28_VSP_EXT_GO_17 */
	D4400_PIN_REG(D4400_PAD_GPIOA28, 0x0294, 0x66, 0x8),
	/* D4400_PAD_GPIOA28_VSP6_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOA28, 0x0294, 0x66, 0x50),
	/* D4400_PAD_GPIOA28_MDDC_DEBUG_28 */
	D4400_PIN_REG(D4400_PAD_GPIOA28, 0x0294, 0x66, 0x70),
	/* D4400_PAD_GPIOA29_GPIOA_29 */
	D4400_PIN_REG(D4400_PAD_GPIOA29, 0x0296, 0x50, 0x1),
	/* D4400_PAD_GPIOA29_ECSPI5_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOA29, 0x0296, 0x50, 0x10),
	/* D4400_PAD_GPIOA29_TBGEN_GP_EVENT_5 */
	D4400_PIN_REG(D4400_PAD_GPIOA29, 0x0296, 0x50, 0x20),
	/* D4400_PAD_GPIOA29_VSP_EXT_GO_18 */
	D4400_PIN_REG(D4400_PAD_GPIOA29, 0x0296, 0x50, 0x8),
	/* D4400_PAD_GPIOA29_VSP6_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOA29, 0x0296, 0x50, 0x50),
	/* D4400_PAD_GPIOA29_MDDC_DEBUG_29 */
	D4400_PIN_REG(D4400_PAD_GPIOA29, 0x0296, 0x50, 0x70),
	/* D4400_PAD_GPIOA30_GPIOA_30 */
	D4400_PIN_REG(D4400_PAD_GPIOA30, 0x0298, 0xA3, 0x1),
	/* D4400_PAD_GPIOA30_TBGEN_GP_EVENT_6 */
	D4400_PIN_REG(D4400_PAD_GPIOA30, 0x0298, 0xA3, 0x20),
	/* D4400_PAD_GPIOA30_VSP_EXT_GO_19 */
	D4400_PIN_REG(D4400_PAD_GPIOA30, 0x0298, 0xA3, 0x8),
	/* D4400_PAD_GPIOA30_VSP6_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOA30, 0x0298, 0xA3, 0x50),
	/* D4400_PAD_GPIOA30_MDDC_DEBUG_30 */
	D4400_PIN_REG(D4400_PAD_GPIOA30, 0x0298, 0xA3, 0x70),
	/* D4400_PAD_GPIOA31_GPIOA_31 */
	D4400_PIN_REG(D4400_PAD_GPIOA31, 0x029A, 0xE0, 0x1),
	/* D4400_PAD_GPIOA31_TBGEN_GP_EVENT_7 */
	D4400_PIN_REG(D4400_PAD_GPIOA31, 0x029A, 0xE0, 0x20),
	/* D4400_PAD_GPIOA31_VSP_EXT_GO_20 */
	D4400_PIN_REG(D4400_PAD_GPIOA31, 0x029A, 0xE0, 0x8),
	/* D4400_PAD_GPIOA31_VSP6_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOA31, 0x029A, 0xE0, 0x50),
	/* D4400_PAD_GPIOA31_MDDC_DEBUG_31 */
	D4400_PIN_REG(D4400_PAD_GPIOA31, 0x029A, 0xE0, 0x70),
	/* D4400_PAD_GPIOB0_GPIOB_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB0, 0x029C, 0x12, 0x1),
	/* D4400_PAD_GPIOB0_TIMED_GPIO_B_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB0, 0x029C, 0x12, 0x10),
	/* D4400_PAD_GPIOB0_VSP_EXT_GO_21 */
	D4400_PIN_REG(D4400_PAD_GPIOB0, 0x029C, 0x12, 0x8),
	/* D4400_PAD_GPIOB0_JESD_DIAG_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB0, 0x029C, 0x12, 0x40),
	/* D4400_PAD_GPIOB0_VSP1_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB0, 0x029C, 0x12, 0x50),
	/* D4400_PAD_GPIOB0_VSP2_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB0, 0x029C, 0x12, 0x60),
	/* D4400_PAD_GPIOB0_MDDC_DEBUG_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB0, 0x029C, 0x12, 0x70),
	/* D4400_PAD_GPIOB1_GPIOB_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB1, 0x029E, 0xB4, 0x1),
	/* D4400_PAD_GPIOB1_TIMED_GPIO_B_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB1, 0x029E, 0xB4, 0x10),
	/* D4400_PAD_GPIOB1_ARM_EVENT_I */
	D4400_PIN_REG(D4400_PAD_GPIOB1, 0x029E, 0xB4, 0x4),
	/* D4400_PAD_GPIOB1_VSP_EXT_GO_22 */
	D4400_PIN_REG(D4400_PAD_GPIOB1, 0x029E, 0xB4, 0x8),
	/* D4400_PAD_GPIOB1_JESD_DIAG_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB1, 0x029E, 0xB4, 0x40),
	/* D4400_PAD_GPIOB1_VSP1_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB1, 0x029E, 0xB4, 0x50),
	/* D4400_PAD_GPIOB1_VSP2_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB1, 0x029E, 0xB4, 0x60),
	/* D4400_PAD_GPIOB1_MDDC_DEBUG_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB1, 0x029E, 0xB4, 0x70),
	/* D4400_PAD_GPIOB2_GPIOB_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB2, 0x02A0, 0x97, 0x1),
	/* D4400_PAD_GPIOB2_TIMED_GPIO_B_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB2, 0x02A0, 0x97, 0x10),
	/* D4400_PAD_GPIOB2_VSP_EXT_GO_23 */
	D4400_PIN_REG(D4400_PAD_GPIOB2, 0x02A0, 0x97, 0x8),
	/* D4400_PAD_GPIOB2_JESD_DIAG_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB2, 0x02A0, 0x97, 0x40),
	/* D4400_PAD_GPIOB2_VSP1_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB2, 0x02A0, 0x97, 0x50),
	/* D4400_PAD_GPIOB2_VSP2_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB2, 0x02A0, 0x97, 0x60),
	/* D4400_PAD_GPIOB2_MDDC_DEBUG_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB2, 0x02A0, 0x97, 0x70),
	/* D4400_PAD_GPIOB3_GPIOB_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB3, 0x02A2, 0xEB, 0x1),
	/* D4400_PAD_GPIOB3_TIMED_GPIO_B_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB3, 0x02A2, 0xEB, 0x10),
	/* D4400_PAD_GPIOB3_JESD_DIAG_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB3, 0x02A2, 0xEB, 0x40),
	/* D4400_PAD_GPIOB3_VSP1_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB3, 0x02A2, 0xEB, 0x50),
	/* D4400_PAD_GPIOB3_VSP2_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB3, 0x02A2, 0xEB, 0x60),
	/* D4400_PAD_GPIOB3_MDDC_DEBUG_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB3, 0x02A2, 0xEB, 0x70),
	/* D4400_PAD_GPIOB4_GPIOB_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB4, 0x02A4, 0xDC, 0x1),
	/* D4400_PAD_GPIOB4_TIMED_GPIO_B_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB4, 0x02A4, 0xDC, 0x10),
	/* D4400_PAD_GPIOB4_JESD_DIAG_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB4, 0x02A4, 0xDC, 0x40),
	/* D4400_PAD_GPIOB4_VSP3_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB4, 0x02A4, 0xDC, 0x50),
	/* D4400_PAD_GPIOB4_VSP4_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB4, 0x02A4, 0xDC, 0x60),
	/* D4400_PAD_GPIOB4_MDDC_DEBUG_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB4, 0x02A4, 0xDC, 0x70),
	/* D4400_PAD_GPIOB5_GPIOB_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB5, 0x02A6, 0x6, 0x1),
	/* D4400_PAD_GPIOB5_TIMED_GPIO_B_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB5, 0x02A6, 0x6, 0x10),
	/* D4400_PAD_GPIOB5_JESD_DIAG_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB5, 0x02A6, 0x6, 0x40),
	/* D4400_PAD_GPIOB5_VSP3_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB5, 0x02A6, 0x6, 0x50),
	/* D4400_PAD_GPIOB5_VSP4_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB5, 0x02A6, 0x6, 0x60),
	/* D4400_PAD_GPIOB5_MDDC_DEBUG_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB5, 0x02A6, 0x6, 0x70),
	/* D4400_PAD_GPIOB6_GPIOB_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB6, 0x02A8, 0xC4, 0x1),
	/* D4400_PAD_GPIOB6_TIMED_GPIO_B_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB6, 0x02A8, 0xC4, 0x10),
	/* D4400_PAD_GPIOB6_JESD_DIAG_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB6, 0x02A8, 0xC4, 0x40),
	/* D4400_PAD_GPIOB6_VSP3_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB6, 0x02A8, 0xC4, 0x50),
	/* D4400_PAD_GPIOB6_VSP4_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB6, 0x02A8, 0xC4, 0x60),
	/* D4400_PAD_GPIOB6_MDDC_DEBUG_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB6, 0x02A8, 0xC4, 0x70),
	/* D4400_PAD_GPIOB7_GPIOB_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB7, 0x02AA, 0x114, 0x1),
	/* D4400_PAD_GPIOB7_TIMED_GPIO_B_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB7, 0x02AA, 0x114, 0x10),
	/* D4400_PAD_GPIOB7_JESD_DIAG_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB7, 0x02AA, 0x114, 0x40),
	/* D4400_PAD_GPIOB7_VSP3_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB7, 0x02AA, 0x114, 0x50),
	/* D4400_PAD_GPIOB7_VSP4_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB7, 0x02AA, 0x114, 0x60),
	/* D4400_PAD_GPIOB7_MDDC_DEBUG_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB7, 0x02AA, 0x114, 0x70),
	/* D4400_PAD_GPIOB8_GPIOB_8 */
	D4400_PIN_REG(D4400_PAD_GPIOB8, 0x02AC, 0xD4, 0x1),
	/* D4400_PAD_GPIOB8_TIMED_GPIO_B_8 */
	D4400_PIN_REG(D4400_PAD_GPIOB8, 0x02AC, 0xD4, 0x10),
	/* D4400_PAD_GPIOB8_JESD_DIAG_8 */
	D4400_PIN_REG(D4400_PAD_GPIOB8, 0x02AC, 0xD4, 0x40),
	/* D4400_PAD_GPIOB8_VSP8_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB8, 0x02AC, 0xD4, 0x50),
	/* D4400_PAD_GPIOB8_VSP9_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB8, 0x02AC, 0xD4, 0x60),
	/* D4400_PAD_GPIOB8_MDDC_DEBUG_8 */
	D4400_PIN_REG(D4400_PAD_GPIOB8, 0x02AC, 0xD4, 0x70),
	/* D4400_PAD_GPIOB9_GPIOB_9 */
	D4400_PIN_REG(D4400_PAD_GPIOB9, 0x02AE, 0x1, 0x1),
	/* D4400_PAD_GPIOB9_TIMED_GPIO_B_9 */
	D4400_PIN_REG(D4400_PAD_GPIOB9, 0x02AE, 0x1, 0x10),
	/* D4400_PAD_GPIOB9_JESD_DIAG_9 */
	D4400_PIN_REG(D4400_PAD_GPIOB9, 0x02AE, 0x1, 0x40),
	/* D4400_PAD_GPIOB9_VSP8_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB9, 0x02AE, 0x1, 0x50),
	/* D4400_PAD_GPIOB9_VSP9_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB9, 0x02AE, 0x1, 0x60),
	/* D4400_PAD_GPIOB9_MDDC_DEBUG_9 */
	D4400_PIN_REG(D4400_PAD_GPIOB9, 0x02AE, 0x1, 0x70),
	/* D4400_PAD_GPIOB10_GPIOB_10 */
	D4400_PIN_REG(D4400_PAD_GPIOB10, 0x02B0, 0x9E, 0x1),
	/* D4400_PAD_GPIOB10_TIMED_GPIO_B_10 */
	D4400_PIN_REG(D4400_PAD_GPIOB10, 0x02B0, 0x9E, 0x10),
	/* D4400_PAD_GPIOB10_JESD_DIAG_10 */
	D4400_PIN_REG(D4400_PAD_GPIOB10, 0x02B0, 0x9E, 0x40),
	/* D4400_PAD_GPIOB10_VSP8_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB10, 0x02B0, 0x9E, 0x50),
	/* D4400_PAD_GPIOB10_VSP9_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB10, 0x02B0, 0x9E, 0x60),
	/* D4400_PAD_GPIOB10_MDDC_DEBUG_10 */
	D4400_PIN_REG(D4400_PAD_GPIOB10, 0x02B0, 0x9E, 0x70),
	/* D4400_PAD_GPIOB11_GPIOB_11 */
	D4400_PIN_REG(D4400_PAD_GPIOB11, 0x02B2, 0x67, 0x1),
	/* D4400_PAD_GPIOB11_TIMED_GPIO_B_11 */
	D4400_PIN_REG(D4400_PAD_GPIOB11, 0x02B2, 0x67, 0x10),
	/* D4400_PAD_GPIOB11_JESD_DIAG_11 */
	D4400_PIN_REG(D4400_PAD_GPIOB11, 0x02B2, 0x67, 0x40),
	/* D4400_PAD_GPIOB11_VSP8_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB11, 0x02B2, 0x67, 0x50),
	/* D4400_PAD_GPIOB11_VSP9_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB11, 0x02B2, 0x67, 0x60),
	/* D4400_PAD_GPIOB11_MDDC_DEBUG_11 */
	D4400_PIN_REG(D4400_PAD_GPIOB11, 0x02B2, 0x67, 0x70),
	/* D4400_PAD_GPIOB12_GPIOB_12 */
	D4400_PIN_REG(D4400_PAD_GPIOB12, 0x02B4, 0x22, 0x1),
	/* D4400_PAD_GPIOB12_TIMED_GPIO_B_12 */
	D4400_PIN_REG(D4400_PAD_GPIOB12, 0x02B4, 0x22, 0x10),
	/* D4400_PAD_GPIOB12_JESD_DIAG_12 */
	D4400_PIN_REG(D4400_PAD_GPIOB12, 0x02B4, 0x22, 0x40),
	/* D4400_PAD_GPIOB12_VSP10_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB12, 0x02B4, 0x22, 0x50),
	/* D4400_PAD_GPIOB12_VSP11_GPO0_0 */
	D4400_PIN_REG(D4400_PAD_GPIOB12, 0x02B4, 0x22, 0x60),
	/* D4400_PAD_GPIOB12_MDDC_DEBUG_12 */
	D4400_PIN_REG(D4400_PAD_GPIOB12, 0x02B4, 0x22, 0x70),
	/* D4400_PAD_GPIOB13_GPIOB_13 */
	D4400_PIN_REG(D4400_PAD_GPIOB13, 0x02B6, 0x4, 0x1),
	/* D4400_PAD_GPIOB13_TIMED_GPIO_B_13 */
	D4400_PIN_REG(D4400_PAD_GPIOB13, 0x02B6, 0x4, 0x10),
	/* D4400_PAD_GPIOB13_JESD_DIAG_13 */
	D4400_PIN_REG(D4400_PAD_GPIOB13, 0x02B6, 0x4, 0x40),
	/* D4400_PAD_GPIOB13_VSP10_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB13, 0x02B6, 0x4, 0x50),
	/* D4400_PAD_GPIOB13_VSP11_GPO0_1 */
	D4400_PIN_REG(D4400_PAD_GPIOB13, 0x02B6, 0x4, 0x60),
	/* D4400_PAD_GPIOB13_MDDC_DEBUG_13 */
	D4400_PIN_REG(D4400_PAD_GPIOB13, 0x02B6, 0x4, 0x70),
	/* D4400_PAD_GPIOB14_GPIOB_14 */
	D4400_PIN_REG(D4400_PAD_GPIOB14, 0x02B8, 0xF4, 0x1),
	/* D4400_PAD_GPIOB14_TIMED_GPIO_B_14 */
	D4400_PIN_REG(D4400_PAD_GPIOB14, 0x02B8, 0xF4, 0x10),
	/* D4400_PAD_GPIOB14_JESD_DIAG_14 */
	D4400_PIN_REG(D4400_PAD_GPIOB14, 0x02B8, 0xF4, 0x40),
	/* D4400_PAD_GPIOB14_VSP10_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB14, 0x02B8, 0xF4, 0x50),
	/* D4400_PAD_GPIOB14_VSP11_GPO0_2 */
	D4400_PIN_REG(D4400_PAD_GPIOB14, 0x02B8, 0xF4, 0x60),
	/* D4400_PAD_GPIOB14_MDDC_DEBUG_14 */
	D4400_PIN_REG(D4400_PAD_GPIOB14, 0x02B8, 0xF4, 0x70),
	/* D4400_PAD_GPIOB15_GPIOB_15 */
	D4400_PIN_REG(D4400_PAD_GPIOB15, 0x02BA, 0x8F, 0x1),
	/* D4400_PAD_GPIOB15_TIMED_GPIO_B_15 */
	D4400_PIN_REG(D4400_PAD_GPIOB15, 0x02BA, 0x8F, 0x10),
	/* D4400_PAD_GPIOB15_JESD_DIAG_15 */
	D4400_PIN_REG(D4400_PAD_GPIOB15, 0x02BA, 0x8F, 0x40),
	/* D4400_PAD_GPIOB15_VSP10_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB15, 0x02BA, 0x8F, 0x50),
	/* D4400_PAD_GPIOB15_VSP11_GPO0_3 */
	D4400_PIN_REG(D4400_PAD_GPIOB15, 0x02BA, 0x8F, 0x60),
	/* D4400_PAD_GPIOB15_MDDC_DEBUG_15 */
	D4400_PIN_REG(D4400_PAD_GPIOB15, 0x02BA, 0x8F, 0x70),
	/* D4400_PAD_GPIOB16_GPIOB_16 */
	D4400_PIN_REG(D4400_PAD_GPIOB15, 0x02BC, 0x7B, 0x1),
	/* D4400_PAD_GPIOB16_TIMED_GPIO_B_16 */
	D4400_PIN_REG(D4400_PAD_GPIOB16, 0x02BC, 0x7B, 0x10),
	/* D4400_PAD_GPIOB16_JESD_DIAG_16 */
	D4400_PIN_REG(D4400_PAD_GPIOB16, 0x02BC, 0x7B, 0x40),
	/* D4400_PAD_GPIOB16_VSP1_GPO0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB16, 0x02BC, 0x7B, 0x50),
	/* D4400_PAD_GPIOB16_VSP2_GPO0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB16, 0x02BC, 0x7B, 0x60),
	/* D4400_PAD_GPIOB16_MDDC_DEBUG_16 */
	D4400_PIN_REG(D4400_PAD_GPIOB16, 0x02BE, 0x7B, 0x70),
	/* D4400_PAD_GPIOB17_GPIOB_17 */
	D4400_PIN_REG(D4400_PAD_GPIOB17, 0x02BE, 0x59, 0x1),
	/* D4400_PAD_GPIOB17_TIMED_GPIO_B_17 */
	D4400_PIN_REG(D4400_PAD_GPIOB17, 0x02BE, 0x59, 0x10),
	/* D4400_PAD_GPIOB17_JESD_DIAG_17 */
	D4400_PIN_REG(D4400_PAD_GPIOB17, 0x02BE, 0x59, 0x40),
	/* D4400_PAD_GPIOB17_VSP1_GPO0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB17, 0x02BE, 0x59, 0x50),
	/* D4400_PAD_GPIOB17_VSP2_GPO0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB17, 0x02BE, 0x59, 0x60),
	/* D4400_PAD_GPIOB17_MDDC_DEBUG_17 */
	D4400_PIN_REG(D4400_PAD_GPIOB17, 0x02BE, 0x59, 0x70),
	/* D4400_PAD_GPIOB18_GPIOB_18 */
	D4400_PIN_REG(D4400_PAD_GPIOB18, 0x02C0, 0x1B, 0x1),
	/* D4400_PAD_GPIOB18_TIMED_GPIO_B_18 */
	D4400_PIN_REG(D4400_PAD_GPIOB18, 0x02C0, 0x1B, 0x10),
	/* D4400_PAD_GPIOB18_JESD_DIAG_18 */
	D4400_PIN_REG(D4400_PAD_GPIOB18, 0x02C0, 0x1B, 0x40),
	/* D4400_PAD_GPIOB18_VSP1_GPO0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB18, 0x02C0, 0x1B, 0x50),
	/* D4400_PAD_GPIOB18_VSP2_GPO0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB18, 0x02C0, 0x1B, 0x60),
	/* D4400_PAD_GPIOB18_MDDC_DEBUG_18 */
	D4400_PIN_REG(D4400_PAD_GPIOB18, 0x02C0, 0x1B, 0x70),
	/* D4400_PAD_GPIOB19_GPIOB_19 */
	D4400_PIN_REG(D4400_PAD_GPIOB19, 0x02C2, 0x10D, 0x1),
	/* D4400_PAD_GPIOB19_TIMED_GPIO_B_19 */
	D4400_PIN_REG(D4400_PAD_GPIOB19, 0x02C2, 0x10D, 0x10),
	/* D4400_PAD_GPIOB19_JESD_DIAG_19 */
	D4400_PIN_REG(D4400_PAD_GPIOB19, 0x02C2, 0x10D, 0x40),
	/* D4400_PAD_GPIOB19_VSP1_GPO0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB19, 0x02C2, 0x10D, 0x50),
	/* D4400_PAD_GPIOB19_VSP2_GPO0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB19, 0x02C2, 0x10D, 0x60),
	/* D4400_PAD_GPIOB19_MDDC_DEBUG_19 */
	D4400_PIN_REG(D4400_PAD_GPIOB19, 0x02C2, 0x10D, 0x70),
	/* D4400_PAD_GPIOB20_GPIOB_20 */
	D4400_PIN_REG(D4400_PAD_GPIOB20, 0x02C4, 0x5B, 0x1),
	/* D4400_PAD_GPIOB20_TIMED_GPIO_B_20 */
	D4400_PIN_REG(D4400_PAD_GPIOB20, 0x02C4, 0x5B, 0x10),
	/* D4400_PAD_GPIOB20_JESD_DIAG_20 */
	D4400_PIN_REG(D4400_PAD_GPIOB20, 0x02C4, 0x5B, 0x40),
	/* D4400_PAD_GPIOB20_VSP3_GPO0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB20, 0x02C4, 0x5B, 0x50),
	/* D4400_PAD_GPIOB20_VSP4_GPO0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB20, 0x02C4, 0x5B, 0x60),
	/* D4400_PAD_GPIOB20_MDDC_DEBUG_20 */
	D4400_PIN_REG(D4400_PAD_GPIOB20, 0x02C4, 0x5B, 0x70),
	/* D4400_PAD_GPIOB21_GPIOB_21 */
	D4400_PIN_REG(D4400_PAD_GPIOB21, 0x02C6, 0x108, 0x1),
	/* D4400_PAD_GPIOB21_TIMED_GPIO_B_21 */
	D4400_PIN_REG(D4400_PAD_GPIOB21, 0x02C6, 0x108, 0x10),
	/* D4400_PAD_GPIOB21_JESD_DIAG_21 */
	D4400_PIN_REG(D4400_PAD_GPIOB21, 0x02C6, 0x108, 0x40),
	/* D4400_PAD_GPIOB21_VSP3_GPO0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB21, 0x02C6, 0x108, 0x50),
	/* D4400_PAD_GPIOB21_VSP4_GPO0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB21, 0x02C6, 0x108, 0x60),
	/* D4400_PAD_GPIOB21_MDDC_DEBUG_21 */
	D4400_PIN_REG(D4400_PAD_GPIOB21, 0x02C6, 0x108, 0x70),
	/* D4400_PAD_GPIOB22_GPIOB_22 */
	D4400_PIN_REG(D4400_PAD_GPIOB22, 0x02C8, 0xBF, 0x1),
	/* D4400_PAD_GPIOB22_TIMED_GPIO_B_22 */
	D4400_PIN_REG(D4400_PAD_GPIOB22, 0x02C8, 0xBF, 0x10),
	/* D4400_PAD_GPIOB22_VSP_GPI_3_15 */
	D4400_PIN_REG(D4400_PAD_GPIOB22, 0x02C8, 0xBF, 0x8),
	/* D4400_PAD_GPIOB22_JESD_DIAG_22 */
	D4400_PIN_REG(D4400_PAD_GPIOB22, 0x02C8, 0xBF, 0x40),
	/* D4400_PAD_GPIOB22_VSP3_GPO0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB22, 0x02C8, 0xBF, 0x50),
	/* D4400_PAD_GPIOB22_VSP4_GPO0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB22, 0x02C8, 0xBF, 0x60),
	/* D4400_PAD_GPIOB22_MDDC_DEBUG_22 */
	D4400_PIN_REG(D4400_PAD_GPIOB22, 0x02C8, 0xBF, 0x70),
	/* D4400_PAD_GPIOB23_GPIOB_23 */
	D4400_PIN_REG(D4400_PAD_GPIOB23, 0x02CA, 0x52, 0x1),
	/* D4400_PAD_GPIOB23_TIMED_GPIO_B_23 */
	D4400_PIN_REG(D4400_PAD_GPIOB23, 0x02CA, 0x52, 0x10),
	/* D4400_PAD_GPIOB23_VSP_GPI_3_16 */
	D4400_PIN_REG(D4400_PAD_GPIOB23, 0x02CA, 0x52, 0x8),
	/* D4400_PAD_GPIOB23_JESD_DIAG_23 */
	D4400_PIN_REG(D4400_PAD_GPIOB23, 0x02CA, 0x52, 0x40),
	/* D4400_PAD_GPIOB23_VSP3_GPO0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB23, 0x02CA, 0x52, 0x50),
	/* D4400_PAD_GPIOB23_VSP4_GPO0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB23, 0x02CA, 0x52, 0x60),
	/* D4400_PAD_GPIOB23_MDDC_DEBUG_23 */
	D4400_PIN_REG(D4400_PAD_GPIOB23, 0x02CA, 0x52, 0x70),
	/* D4400_PAD_GPIOB24_GPIOB_24 */
	D4400_PIN_REG(D4400_PAD_GPIOB24, 0x02CC, 0x92, 0x1),
	/* D4400_PAD_GPIOB24_TIMED_GPIO_B_24 */
	D4400_PIN_REG(D4400_PAD_GPIOB24, 0x02CC, 0x92, 0x10),
	/* D4400_PAD_GPIOB24_VSP_GPI_3_17 */
	D4400_PIN_REG(D4400_PAD_GPIOB24, 0x02CC, 0x92, 0x8),
	/* D4400_PAD_GPIOB24_JESD_DIAG_24 */
	D4400_PIN_REG(D4400_PAD_GPIOB24, 0x02CC, 0x92, 0x40),
	/* D4400_PAD_GPIOB24_VSP8_GPO0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB24, 0x02CC, 0x92, 0x50),
	/* D4400_PAD_GPIOB24_VSP9_GPO0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB24, 0x02CC, 0x92, 0x60),
	/* D4400_PAD_GPIOB24_MDDC_DEBUG_24 */
	D4400_PIN_REG(D4400_PAD_GPIOB24, 0x02CC, 0x92, 0x70),
	/* D4400_PAD_GPIOB25_GPIOB_25 */
	D4400_PIN_REG(D4400_PAD_GPIOB25, 0x02CE, 0xE3, 0x1),
	/* D4400_PAD_GPIOB25_TIMED_GPIO_B_25 */
	D4400_PIN_REG(D4400_PAD_GPIOB25, 0x02CE, 0xE3, 0x10),
	/* D4400_PAD_GPIOB25_VSP_GPI_3_18 */
	D4400_PIN_REG(D4400_PAD_GPIOB25, 0x02CE, 0xE3, 0x8),
	/* D4400_PAD_GPIOB25_JESD_DIAG_25 */
	D4400_PIN_REG(D4400_PAD_GPIOB25, 0x02CE, 0xE3, 0x40),
	/* D4400_PAD_GPIOB25_VSP8_GPO0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB25, 0x02CE, 0xE3, 0x50),
	/* D4400_PAD_GPIOB25_VSP9_GPO0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB25, 0x02CE, 0xE3, 0x60),
	/* D4400_PAD_GPIOB25_MDDC_DEBUG_25 */
	D4400_PIN_REG(D4400_PAD_GPIOB25, 0x02CE, 0xE3, 0x70),
	/* D4400_PAD_GPIOB26_GPIOB_26 */
	D4400_PIN_REG(D4400_PAD_GPIOB26, 0x02D0, 0x14, 0x1),
	/* D4400_PAD_GPIOB26_TIMED_GPIO_B_26 */
	D4400_PIN_REG(D4400_PAD_GPIOB26, 0x02D0, 0x14, 0x10),
	/* D4400_PAD_GPIOB26_VSP_GPI_3_19 */
	D4400_PIN_REG(D4400_PAD_GPIOB26, 0x02D0, 0x14, 0x8),
	/* D4400_PAD_GPIOB26_JESD_DIAG_26 */
	D4400_PIN_REG(D4400_PAD_GPIOB26, 0x02D0, 0x14, 0x40),
	/* D4400_PAD_GPIOB26_VSP8_GPO0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB26, 0x02D0, 0x14, 0x50),
	/* D4400_PAD_GPIOB26_VSP9_GPO0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB26, 0x02D0, 0x14, 0x60),
	/* D4400_PAD_GPIOB26_MDDC_DEBUG_26 */
	D4400_PIN_REG(D4400_PAD_GPIOB26, 0x02D0, 0x14, 0x70),
	/* D4400_PAD_GPIOB27_GPIOB_27 */
	D4400_PIN_REG(D4400_PAD_GPIOB27, 0x02D2, 0xA1, 0x1),
	/* D4400_PAD_GPIOB27_TIMED_GPIO_B_27 */
	D4400_PIN_REG(D4400_PAD_GPIOB27, 0x02D2, 0xA1, 0x10),
	/* D4400_PAD_GPIOB27_VSP_GPI_3_20 */
	D4400_PIN_REG(D4400_PAD_GPIOB27, 0x02D2, 0xA1, 0x8),
	/* D4400_PAD_GPIOB27_JESD_DIAG_27 */
	D4400_PIN_REG(D4400_PAD_GPIOB27, 0x02D2, 0xA1, 0x40),
	/* D4400_PAD_GPIOB27_VSP8_GPO0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB27, 0x02D2, 0xA1, 0x50),
	/* D4400_PAD_GPIOB27_VSP9_GPO0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB27, 0x02D2, 0xA1, 0x60),
	/* D4400_PAD_GPIOB27_MDDC_DEBUG_27 */
	D4400_PIN_REG(D4400_PAD_GPIOB27, 0x02D2, 0xA1, 0x70),
	/* D4400_PAD_GPIOB28_GPIOB_28 */
	D4400_PIN_REG(D4400_PAD_GPIOB28, 0x02D4, 0xE5, 0x1),
	/* D4400_PAD_GPIOB28_TIMED_GPIO_B_28 */
	D4400_PIN_REG(D4400_PAD_GPIOB28, 0x02D4, 0xE5, 0x10),
	/* D4400_PAD_GPIOB28_VSP_GPI_3_21 */
	D4400_PIN_REG(D4400_PAD_GPIOB28, 0x02D4, 0xE5, 0x8),
	/* D4400_PAD_GPIOB28_JESD_DIAG_28 */
	D4400_PIN_REG(D4400_PAD_GPIOB28, 0x02D4, 0xE5, 0x40),
	/* D4400_PAD_GPIOB28_VSP10_GPO0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB28, 0x02D4, 0xE5, 0x50),
	/* D4400_PAD_GPIOB28_VSP11_GPO0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOB28, 0x02D4, 0xE5, 0x60),
	/* D4400_PAD_GPIOB28_MDDC_DEBUG_28 */
	D4400_PIN_REG(D4400_PAD_GPIOB28, 0x02D4, 0xE5, 0x70),
	/* D4400_PAD_GPIOB29_GPIOB_29 */
	D4400_PIN_REG(D4400_PAD_GPIOB29, 0x02D6, 0x54, 0x1),
	/* D4400_PAD_GPIOB29_TIMED_GPIO_B_29 */
	D4400_PIN_REG(D4400_PAD_GPIOB29, 0x02D6, 0x54, 0x10),
	/* D4400_PAD_GPIOB29_VSP_GPI_3_22 */
	D4400_PIN_REG(D4400_PAD_GPIOB29, 0x02D6, 0x54, 0x8),
	/* D4400_PAD_GPIOB29_JESD_DIAG_29 */
	D4400_PIN_REG(D4400_PAD_GPIOB29, 0x02D6, 0x54, 0x40),
	/* D4400_PAD_GPIOB29_VSP10_GPO0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB29, 0x02D6, 0x54, 0x50),
	/* D4400_PAD_GPIOB29_VSP11_GPO0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOB29, 0x02D6, 0x54, 0x60),
	/* D4400_PAD_GPIOB29_MDDC_DEBUG_29 */
	D4400_PIN_REG(D4400_PAD_GPIOB29, 0x02D6, 0x54, 0x70),
	/* D4400_PAD_GPIOB30_GPIOB_30 */
	D4400_PIN_REG(D4400_PAD_GPIOB30, 0x02D8, 0x61, 0x1),
	/* D4400_PAD_GPIOB30_TIMED_GPIO_B_30 */
	D4400_PIN_REG(D4400_PAD_GPIOB30, 0x02D8, 0x61, 0x10),
	/* D4400_PAD_GPIOB30_VSP_GPI_3_23 */
	D4400_PIN_REG(D4400_PAD_GPIOB30, 0x02D8, 0x61, 0x8),
	/* D4400_PAD_GPIOB30_JESD_DIAG_30 */
	D4400_PIN_REG(D4400_PAD_GPIOB30, 0x02D8, 0x61, 0x40),
	/* D4400_PAD_GPIOB30_VSP10_GPO0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB30, 0x02D8, 0x61, 0x50),
	/* D4400_PAD_GPIOB30_VSP11_GPO0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOB30, 0x02D8, 0x61, 0x60),
	/* D4400_PAD_GPIOB30_MDDC_DEBUG_30 */
	D4400_PIN_REG(D4400_PAD_GPIOB30, 0x02D8, 0x61, 0x70),
	/* D4400_PAD_GPIOB31_GPIOB_31 */
	D4400_PIN_REG(D4400_PAD_GPIOB31, 0x02DA, 0xF, 0x1),
	/* D4400_PAD_GPIOB31_TIMED_GPIO_B_31 */
	D4400_PIN_REG(D4400_PAD_GPIOB31, 0x02DA, 0xF, 0x10),
	/* D4400_PAD_GPIOB31_VSP_GPI_3_24 */
	D4400_PIN_REG(D4400_PAD_GPIOB31, 0x02DA, 0xF, 0x8),
	/* D4400_PAD_GPIOB31_JESD_DIAG_31 */
	D4400_PIN_REG(D4400_PAD_GPIOB31, 0x02DA, 0xF, 0x40),
	/* D4400_PAD_GPIOB31_VSP10_GPO0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB31, 0x02DA, 0xF, 0x50),
	/* D4400_PAD_GPIOB31_VSP11_GPO0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOB31, 0x02DA, 0xF, 0x60),
	/* D4400_PAD_GPIOB31_MDDC_DEBUG_31 */
	D4400_PIN_REG(D4400_PAD_GPIOB31, 0x02DA, 0xF, 0x70),
	/* D4400_PAD_GPIOC0_GPIOC_0 */
	D4400_PIN_REG(D4400_PAD_GPIOC0, 0x02DC, 0xDE, 0x1),
	/* D4400_PAD_GPIOC0_ECSPI8_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOC0, 0x02DC, 0xDE, 0x10),
	/* D4400_PAD_GPIOC0_ECSPI1_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOC0, 0x02DC, 0xDE, 0x20),
	/* D4400_PAD_GPIOC0_VSP_GPI_3_25 */
	D4400_PIN_REG(D4400_PAD_GPIOC0, 0x02DC, 0xDE, 0x8),
	/* D4400_PAD_GPIOC0_TIMED_GPIOC_0 */
	D4400_PIN_REG(D4400_PAD_GPIOC0, 0x02DC, 0xDE, 0x40),
	/* D4400_PAD_GPIOC0_TBGEN_T0_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC0, 0x02DC, 0xDE, 0x50),
	/* D4400_PAD_GPIOC0_VSP2_GPO0_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC0, 0x02DC, 0xDE, 0x60),
	/* D4400_PAD_GPIOC0_MDDC_DEBUG_32 */
	D4400_PIN_REG(D4400_PAD_GPIOC0, 0x02DC, 0xDE, 0x70),
	/* D4400_PAD_GPIOC1_GPIOC_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC1, 0x02DE, 0x49, 0x1),
	/* D4400_PAD_GPIOC1_TSEC_1588_CLKIN */
	D4400_PIN_REG(D4400_PAD_GPIOC1, 0x02DE, 0x49, 0x2),
	/* D4400_PAD_GPIOC1_ECSPI1_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOC1, 0x02DE, 0x49, 0x20),
	/* D4400_PAD_GPIOC1_VSP_GPI_3_26 */
	D4400_PIN_REG(D4400_PAD_GPIOC1, 0x02DE, 0x49, 0x8),
	/* D4400_PAD_GPIOC1_TIMED_GPIOC_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC1, 0x02DE, 0x49, 0x40),
	/* D4400_PAD_GPIOC1_TBGEN_T1_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC1, 0x02DE, 0x49, 0x50),
	/* D4400_PAD_GPIOC1_VSP2_GPO0_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC1, 0x02DE, 0x49, 0x60),
	/* D4400_PAD_GPIOC1_MDDC_DEBUG_33 */
	D4400_PIN_REG(D4400_PAD_GPIOC1, 0x02DE, 0x49, 0x70),
	/* D4400_PAD_GPIOC2_GPIOC_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC2, 0x02E0, 0x1F, 0x1),
	/* D4400_PAD_GPIOC2_TSEC_1588_TRIG_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC2, 0x02E0, 0x1F, 0x2),
	/* D4400_PAD_GPIOC2_ECSPI2_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOC2, 0x02E0, 0x1F, 0x20),
	/* D4400_PAD_GPIOC2_VSP_GPI_3_27 */
	D4400_PIN_REG(D4400_PAD_GPIOC2, 0x02E0, 0x1F, 0x8),
	/* D4400_PAD_GPIOC2_TIMED_GPIOC_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC2, 0x02E0, 0x1F, 0x40),
	/* D4400_PAD_GPIOC2_TBGEN_T2_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC2, 0x02E0, 0x1F, 0x50),
	/* D4400_PAD_GPIOC2_VSP4_GPO0_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC2, 0x02E0, 0x1F, 0x60),
	/* D4400_PAD_GPIOC2_MDDC_DEBUG_34 */
	D4400_PIN_REG(D4400_PAD_GPIOC2, 0x02E0, 0x1F, 0x70),
	/* D4400_PAD_GPIOC3_GPIOC_3 */
	D4400_PIN_REG(D4400_PAD_GPIOC2, 0x02E2, 0x21, 0x1),
	/* D4400_PAD_TSEC_1588_TRIG_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC3, 0x02E2, 0x21, 0x2),
	/* D4400_PAD_GPIOC3_ECSPI2_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOC3, 0x02E2, 0x21, 0x20),
	/* D4400_PAD_GPIOC3_TBGEN_GP_TIMESTAMP_0 */
	D4400_PIN_REG(D4400_PAD_GPIOC3, 0x02E2, 0x21, 0x8),
	/* D4400_PAD_GPIOC3_TIMED_GPIOC_3 */
	D4400_PIN_REG(D4400_PAD_GPIOC3, 0x02E2, 0x21, 0x40),
	/* D4400_PAD_GPIOC3_TBGEN_T3_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC3, 0x02E2, 0x21, 0x50),
	/* D4400_PAD_GPIOC3_VSP4_GPO0_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC3, 0x02E2, 0x21, 0x60),
	/* D4400_PAD_GPIOC3_MDDC_DEBUG_35 */
	D4400_PIN_REG(D4400_PAD_GPIOC3, 0x02E2, 0x21, 0x70),
	/* D4400_PAD_GPIOC4_GPIOC_4 */
	D4400_PIN_REG(D4400_PAD_GPIOC4, 0x02E4, 0xC3, 0x1),
	/* D4400_PAD_GPIOC4_TSEC_1588_ALARM_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC4, 0x02E4, 0xC3, 0x10),
	/* D4400_PAD_GPIOC4_ECSPI3_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOC4, 0x02E4, 0xC3, 0x20),
	/* D4400_PAD_GPIOC4_TIMED_GPIOC_4 */
	D4400_PIN_REG(D4400_PAD_GPIOC4, 0x02E4, 0xC3, 0x40),
	/* D4400_PAD_GPIOC4_TBGEN_T4_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC4, 0x02E4, 0xC3, 0x50),
	/* D4400_PAD_GPIOC4_VSP9_GPO0_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC4, 0x02E4, 0xC3, 0x60),
	/* D4400_PAD_GPIOC4_MDDC_DEBUG_36 */
	D4400_PIN_REG(D4400_PAD_GPIOC4, 0x02E4, 0xC3, 0x70),
	/* D4400_PAD_GPIOC5_GPIOC_5 */
	D4400_PIN_REG(D4400_PAD_GPIOC5, 0x02E6, 0x77, 0x1),
	/* D4400_PAD_GPIOC5_TSEC_1588_ALARM_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC5, 0x02E6, 0x77, 0x10),
	/* D4400_PAD_GPIOC5_ECSPI3_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOC5, 0x02E6, 0x77, 0x20),
	/* D4400_PAD_GPIOC5_TBGEN_GP_TIMESTAMP_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC5, 0x02E6, 0x77, 0x8),
	/* D4400_PAD_GPIOC5_TIMED_GPIOC_5 */
	D4400_PIN_REG(D4400_PAD_GPIOC5, 0x02E6, 0x77, 0x40),
	/* D4400_PAD_GPIOC5_TBGEN_T5_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC5, 0x02E6, 0x77, 0x50),
	/* D4400_PAD_GPIOC5_VSP9_GPO0_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC5, 0x02E6, 0x77, 0x60),
	/* D4400_PAD_GPIOC5_MDDC_DEBUG_37 */
	D4400_PIN_REG(D4400_PAD_GPIOC5, 0x02E6, 0x77, 0x70),
	/* D4400_PAD_GPIOC6_GPIOC_6 */
	D4400_PIN_REG(D4400_PAD_GPIOC6, 0x02E8, 0x3, 0x1),
	/* D4400_PAD_GPIOC6_TSEC_1588_FIPER_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC6, 0x02E8, 0x3, 0x10),
	/* D4400_PAD_GPIOC6_ECSPI4_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOC6, 0x02E8, 0x3, 0x20),
	/* D4400_PAD_GPIOC6_TBGEN_TIMESTAMP_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC6, 0x02E8, 0x3, 0x8),
	/* D4400_PAD_GPIOC6_TIMED_GPIOC_6 */
	D4400_PIN_REG(D4400_PAD_GPIOC6, 0x02E8, 0x3, 0x40),
	/* D4400_PAD_GPIOC6_TBGEN_T6_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC6, 0x02E8, 0x3, 0x50),
	/* D4400_PAD_GPIOC6_VSP11_GPO0_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC6, 0x02E8, 0x3, 0x60),
	/* D4400_PAD_GPIOC6_MDDC_DEBUG_38 */
	D4400_PIN_REG(D4400_PAD_GPIOC6, 0x02E8, 0x3, 0x70),
	/* D4400_PAD_GPIOC7_GPIOC_7 */
	D4400_PIN_REG(D4400_PAD_GPIOC7, 0x02EA, 0xE9, 0x1),
	/* D4400_PAD_GPIOC7_TSEC_1588_FIPER_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC7, 0x02EA, 0xE9, 0x10),
	/* D4400_PAD_GPIOC7_ECSPI4_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOC7, 0x02EA, 0xE9, 0x20),
	/* D4400_PAD_GPIOC7_TBGEN_TIMESTAMP_3 */
	D4400_PIN_REG(D4400_PAD_GPIOC7, 0x02EA, 0xE9, 0x8),
	/* D4400_PAD_GPIOC7_TIMED_GPIOC_7 */
	D4400_PIN_REG(D4400_PAD_GPIOC7, 0x02EA, 0xE9, 0x40),
	/* D4400_PAD_GPIOC7_TBGEN_T7_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC7, 0x02EA, 0xE9, 0x50),
	/* D4400_PAD_GPIOC7_VSP11_GPO0_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC7, 0x02EA, 0xE9, 0x60),
	/* D4400_PAD_GPIOC7_MDDC_DEBUG_39 */
	D4400_PIN_REG(D4400_PAD_GPIOC7, 0x02EA, 0xE9, 0x70),
	/* D4400_PAD_GPIOC8_GPIOC_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC8, 0x02EC, 0xDF, 0x1),
	/* D4400_PAD_GPIOC8_TSEC_1588_FIPER_3 */
	D4400_PIN_REG(D4400_PAD_GPIOC8, 0x02EC, 0xDF, 0x10),
	/* D4400_PAD_GPIOC8_ECSPI5_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOC8, 0x02EC, 0xDF, 0x20),
	/* D4400_PAD_GPIOC8_TBGEN_AGC_EN0 */
	D4400_PIN_REG(D4400_PAD_GPIOC8, 0x02EC, 0xDF, 0x30),
	/* D4400_PAD_GPIOC8_TIMED_GPIOC_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC8, 0x02EC, 0xDF, 0x40),
	/* D4400_PAD_GPIOC8_TBGEN_T0_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC8, 0x02EC, 0xDF, 0x50),
	/* D4400_PAD_GPIOC8_VSP5_GPO0_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC8, 0x02EC, 0xDF, 0x60),
	/* D4400_PAD_GPIOC8_MDDC_DEBUG_40 */
	D4400_PIN_REG(D4400_PAD_GPIOC8, 0x02EC, 0xDF, 0x70),
	/* D4400_PAD_GPIOC9_GPIOC_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC9, 0x02EE, 0xE2, 0x1),
	/* D4400_PAD_GPIOC9_TSEC_1588_CLKOUT */
	D4400_PIN_REG(D4400_PAD_GPIOC9, 0x02EE, 0xE2, 0x10),
	/* D4400_PAD_GPIOC9_ECSPI5_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOC9, 0x02EE, 0xE2, 0x20),
	/* D4400_PAD_GPIOC9_TBGEN_AGC_EN1 */
	D4400_PIN_REG(D4400_PAD_GPIOC9, 0x02EE, 0xE2, 0x30),
	/* D4400_PAD_GPIOC9_TIMED_GPIOC_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC9, 0x02EE, 0xE2, 0x40),
	/* D4400_PAD_GPIOC9_TBGEN_T1_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC9, 0x02EE, 0xE2, 0x50),
	/* D4400_PAD_GPIOC9_VSP5_GPO0_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC9, 0x02EE, 0xE2, 0x60),
	/* D4400_PAD_GPIOC9_MDDC_DEBUG_41 */
	D4400_PIN_REG(D4400_PAD_GPIOC9, 0x02EE, 0xE2, 0x70),
	/* D4400_PAD_GPIOC10_GPIOC_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC10, 0x02F0, 0xED, 0x1),
	/* D4400_PAD_GPIOC10_UART1_RTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOC10, 0x02F0, 0xED, 0x2),
	/* D4400_PAD_GPIOC10_ECSPI6_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOC10, 0x02F0, 0xED, 0x20),
	/* D4400_PAD_GPIOC10_TBGEN_AGC_EN2 */
	D4400_PIN_REG(D4400_PAD_GPIOC10, 0x02F0, 0xED, 0x30),
	/* D4400_PAD_GPIOC10_TIMED_GPIOC_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC10, 0x02F0, 0xED, 0x40),
	/* D4400_PAD_GPIOC10_TBGEN_T2_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC10, 0x02F0, 0xED, 0x50),
	/* D4400_PAD_GPIOC10_VSP5_GPO0_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC10, 0x02F0, 0xED, 0x60),
	/* D4400_PAD_GPIOC10_MDDC_DEBUG_42 */
	D4400_PIN_REG(D4400_PAD_GPIOC10, 0x02F0, 0xED, 0x70),
	/* D4400_PAD_GPIOC11_GPIOC_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC11, 0x02F2, 0x3D, 0x1),
	/* D4400_PAD_GPIOC11_UART1_CTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOC11, 0x02F2, 0x3D, 0x10),
	/* D4400_PAD_GPIOC11_ECSPI6_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOC11, 0x02F2, 0x3D, 0x20),
	/* D4400_PAD_GPIOC11_TBGEN_AGC_EN3 */
	D4400_PIN_REG(D4400_PAD_GPIOC11, 0x02F2, 0x3D, 0x30),
	/* D4400_PAD_GPIOC11_TIMED_GPIOC_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC11, 0x02F2, 0x3D, 0x40),
	/* D4400_PAD_GPIOC11_TBGEN_T3_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC11, 0x02F2, 0x3D, 0x50),
	/* D4400_PAD_GPIOC11_VSP5_GPO0_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC11, 0x02F2, 0x3D, 0x60),
	/* D4400_PAD_GPIOC11_MDDC_DEBUG_43 */
	D4400_PIN_REG(D4400_PAD_GPIOC11, 0x02F2, 0x3D, 0x70),
	/* D4400_PAD_GPIOC12_GPIOC_12 */
	D4400_PIN_REG(D4400_PAD_GPIOC12, 0x02F4, 0xFC, 0x1),
	/* D4400_PAD_GPIOC12_UART2_RTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOC12, 0x02F4, 0xFC, 0x2),
	/* D4400_PAD_GPIOC12_ECSPI7_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOC12, 0x02F4, 0xFC, 0x20),
	/* D4400_PAD_GPIOC12_TBGEN_AGC_EN4 */
	D4400_PIN_REG(D4400_PAD_GPIOC12, 0x02F4, 0xFC, 0x30),
	/* D4400_PAD_GPIOC12_TIMED_GPIOC_12 */
	D4400_PIN_REG(D4400_PAD_GPIOC12, 0x02F4, 0xFC, 0x40),
	/* D4400_PAD_GPIOC12_TBGEN_T4_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC12, 0x02F4, 0xFC, 0x50),
	/* D4400_PAD_GPIOC12_VSP6_GPO0_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC12, 0x02F4, 0xFC, 0x60),
	/* D4400_PAD_GPIOC12_MDDC_DEBUG_44 */
	D4400_PIN_REG(D4400_PAD_GPIOC12, 0x02F4, 0xFC, 0x70),
	/* D4400_PAD_GPIOC13_GPIOC_13 */
	D4400_PIN_REG(D4400_PAD_GPIOC13, 0x02F6, 0xCA, 0x1),
	/* D4400_PAD_GPIOC13_UART2_CTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOC14, 0x02F6, 0xCA, 0x2),
	/* D4400_PAD_GPIOC13_ECSPI8_SS3 */
	D4400_PIN_REG(D4400_PAD_GPIOC14, 0x02F6, 0xCA, 0x20),
	/* D4400_PAD_GPIOC13_TBGEN_AGC_EN5 */
	D4400_PIN_REG(D4400_PAD_GPIOC14, 0x02F6, 0xCA, 0x30),
	/* D4400_PAD_GPIOC13_TIMED_GPIOC_13 */
	D4400_PIN_REG(D4400_PAD_GPIOC14, 0x02F6, 0xCA, 0x40),
	/* D4400_PAD_GPIOC13_TBGEN_T5_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC14, 0x02F6, 0xCA, 0x50),
	/* D4400_PAD_GPIOC13_VSP6_GPO0_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC14, 0x02F6, 0xCA, 0x60),
	/* D4400_PAD_GPIOC13_MDDC_DEBUG_45 */
	D4400_PIN_REG(D4400_PAD_GPIOC14, 0x02F6, 0xCA, 0x70),
	/* D4400_PAD_GPIOC14_GPIOC_14 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02F8, 0x7E, 0x1),
	/* D4400_PAD_GPIOC14_UART3_RTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02F8, 0x7E, 0x2),
	/* D4400_PAD_GPIOC14_EXT_DMA_REQ_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02F8, 0x7E, 0x4),
	/* D4400_PAD_GPIOC14_TBGEN_AGC_EN_6 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02F8, 0x7E, 0x30),
	/* D4400_PAD_GPIOC14_TIMED_GPIOC_14 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02F8, 0x7E, 0x40),
	/* D4400_PAD_GPIOC14_TBGEN_T6_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02F8, 0x7E, 0x50),
	/* D4400_PAD_GPIOC14_VSP6_GPO0_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02F8, 0x7E, 0x60),
	/* D4400_PAD_GPIOC14_MDDC_DEBUG_46 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02F8, 0x7E, 0x70),
	/* D4400_PAD_GPIOC15_GPIOC_15 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02FA, 0x8E, 0x1),
	/* D4400_PAD_GPIOC15_UART3_CTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02FA, 0x8E, 0x10),
	/* D4400_PAD_GPIOC15_VSP_GPI_3_0 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02FA, 0x8E, 0x4),
	/* D4400_PAD_GPIOC15_TBGEN_GPC_EN_7 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02FA, 0x8E, 0x30),
	/* D4400_PAD_GPIOC15_TIMED_GPIOC_15 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02FA, 0x8E, 0x40),
	/* D4400_PAD_GPIOC15_TBGEN_T7_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02FA, 0x8E, 0x50),
	/* D4400_PAD_GPIOC15_VSP6_GPO0_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02FA, 0x8E, 0x60),
	/* D4400_PAD_GPIOC15_MDDC_DEBUG_47 */
	D4400_PIN_REG(D4400_PAD_GPIOC15, 0x02FA, 0x8E, 0x70),
	/* D4400_PAD_GPIOC16_GPIOC_16 */
	D4400_PIN_REG(D4400_PAD_GPIOC16, 0x02FC, 0x47, 0x1),
	/* D4400_PAD_GPIOC16_UART4_RTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOC16, 0x02FC, 0x47, 0x2),
	/* D4400_PAD_GPIOC16_VSP_GPI_3_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC16, 0x02FC, 0x47, 0x4),
	/* D4400_PAD_GPIOC16_TBGEN_T0_CTRL2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC16, 0x02FC, 0x47, 0x30),
	/* D4400_PAD_GPIOC16_TIMED_GPIOC_16 */
	D4400_PIN_REG(D4400_PAD_GPIOC16, 0x02FC, 0x47, 0x40),
	/* D4400_PAD_GPIOC16_VSP5_GPO_0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOC16, 0x02FC, 0x47, 0x50),
	/* D4400_PAD_GPIOC16_VSP7_GPO0_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC16, 0x02FC, 0x47, 0x60),
	/* D4400_PAD_GPIOC16_MDDC_DEBUG_48 */
	D4400_PIN_REG(D4400_PAD_GPIOC17, 0x02FC, 0x47, 0x70),
	/* D4400_PAD_GPIOC17_GPIOC_17 */
	D4400_PIN_REG(D4400_PAD_GPIOC17, 0x02FE, 0x10B, 0x1),
	/* D4400_PAD_GPIOC17_UART4_CTS_B */
	D4400_PIN_REG(D4400_PAD_GPIOC17, 0x02FE, 0x10B, 0x10),
	/* D4400_PAD_GPIOC17_VSP_GPI3_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC17, 0x02FE, 0x10B, 0x4),
	/* D4400_PAD_GPIOC17_TBGEN_T1_CTRL2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC17, 0x02FE, 0x10B, 0x30),
	/* D4400_PAD_GPIOC17_TIMED_GPIOC_17 */
	D4400_PIN_REG(D4400_PAD_GPIOC17, 0x02FE, 0x10B, 0x40),
	/* D4400_PAD_GPIOC17_VSP5_GPO_0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOC17, 0x02FE, 0x10B, 0x50),
	/* D4400_PAD_GPIOC17_VSP7_GPO0_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC17, 0x02FE, 0x10B, 0x60),
	/* D4400_PAD_GPIOC17_MDDC_DEBUG_49 */
	D4400_PIN_REG(D4400_PAD_GPIOC17, 0x02FE, 0x10B, 0x70),
	/* D4400_PAD_GPIOC18_GPIOC_18*/
	D4400_PIN_REG(D4400_PAD_GPIOC18, 0x0300, 0xBE, 0x1),
	/* D4400_PAD_GPIOC18_VSP_GPI_3_3 */
	D4400_PIN_REG(D4400_PAD_GPIOC18, 0x0300, 0xBE, 0x4),
	/* D4400_PAD_GPIOC18_TBGEN_T2_CTRL2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC18, 0x0300, 0xBE, 0x30),
	/* D4400_PAD_GPIOC18_TIMED_GPIOC_18 */
	D4400_PIN_REG(D4400_PAD_GPIOC18, 0x0300, 0xBE, 0x40),
	/* D4400_PAD_GPIOC18_VSP6_GPO_0_4 */
	D4400_PIN_REG(D4400_PAD_GPIOC18, 0x0300, 0xBE, 0x50),
	/* D4400_PAD_GPIOC18_VSP7_GPO0_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC18, 0x0300, 0xBE, 0x60),
	/* D4400_PAD_GPIOC18_MDDC_DEBUG_50 */
	D4400_PIN_REG(D4400_PAD_GPIOC18, 0x0300, 0xBE, 0x70),
	/* D4400_PAD_GPIOC19_GPIOC_19*/
	D4400_PIN_REG(D4400_PAD_GPIOC19, 0x0302, 0x7D, 0x1),
	/* D4400_PAD_GPIOC19_ECSPI1_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOC19, 0x0302, 0x7D, 0x2),
	/* D4400_PAD_GPIOC19_VSP_GPI_3_4 */
	D4400_PIN_REG(D4400_PAD_GPIOC19, 0x0302, 0x7D, 0x4),
	/* D4400_PAD_GPIOC19_TBGEN_T3_CTRL2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC19, 0x0302, 0x7D, 0x30),
	/* D4400_PAD_GPIOC19_TIMED_GPIOC_19 */
	D4400_PIN_REG(D4400_PAD_GPIOC19, 0x0302, 0x7D, 0x40),
	/* D4400_PAD_GPIOC19_VSP6_GPO_0_5 */
	D4400_PIN_REG(D4400_PAD_GPIOC19, 0x0302, 0x7D, 0x50),
	/* D4400_PAD_GPIOC19_VSP7_GPO0_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC19, 0x0302, 0x7D, 0x60),
	/* D4400_PAD_GPIOC20_GPIOC_20 */
	D4400_PIN_REG(D4400_PAD_GPIOC20, 0x0304, 0x56, 0x1),
	/* D4400_PAD_GPIOC20_ECSPI2_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOC20, 0x0304, 0x56, 0x2),
	/* D4400_PAD_GPIOC20_VSP_GPI_3_5 */
	D4400_PIN_REG(D4400_PAD_GPIOC20, 0x0304, 0x56, 0x4),
	/* D4400_PAD_GPIOC20_TBGEN_T4_CTRL2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC20, 0x0304, 0x56, 0x30),
	/* D4400_PAD_GPIOC20_TIMED_GPIOC_20 */
	D4400_PIN_REG(D4400_PAD_GPIOC20, 0x0304, 0x56, 0x40),
	/* D4400_PAD_GPIOC20_VSP5_GPO_0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOC20, 0x0304, 0x56, 0x50),
	/* D4400_PAD_GPIOC20_VSP7_GPO0_12 */
	D4400_PIN_REG(D4400_PAD_GPIOC20, 0x0304, 0x56, 0x60),
	/* D4400_PAD_GPIOC21_GPIOC_21 */
	D4400_PIN_REG(D4400_PAD_GPIOC21, 0x0306, 0xC5, 0x1),
	/* D4400_PAD_GPIOC21_ECSPI3_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOC21, 0x0306, 0xC5, 0x2),
	/* D4400_PAD_GPIOC21_VSP_GPI_3_6 */
	D4400_PIN_REG(D4400_PAD_GPIOC21, 0x0306, 0xC5, 0x4),
	/* D4400_PAD_GPIOC21_TBGEN_T5_CTRL2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC21, 0x0306, 0xC5, 0x30),
	/* D4400_PAD_GPIOC21_TIMED_GPIOC_21 */
	D4400_PIN_REG(D4400_PAD_GPIOC21, 0x0306, 0xC5, 0x40),
	/* D4400_PAD_GPIOC21_VSP5_GPO_0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOC21, 0x0306, 0xC5, 0x50),
	/* D4400_PAD_GPIOC21_VSP7_GPO0_13 */
	D4400_PIN_REG(D4400_PAD_GPIOC21, 0x0306, 0xC5, 0x60),
	/* D4400_PAD_GPIOC22_GPIOC_22 */
	D4400_PIN_REG(D4400_PAD_GPIOC22, 0x0308, 0x78, 0x1),
	/* D4400_PAD_GPIOC22_ECSPI4_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOC22, 0x0308, 0x78, 0x2),
	/* D4400_PAD_GPIOC22_VSP_GPI_3_7 */
	D4400_PIN_REG(D4400_PAD_GPIOC22, 0x0308, 0x78, 0x4),
	/* D4400_PAD_GPIOC22_TBGEN_T6_CTRL2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC22, 0x0308, 0x78, 0x30),
	/* D4400_PAD_GPIOC22_TIMED_GPIOC_22 */
	D4400_PIN_REG(D4400_PAD_GPIOC22, 0x0308, 0x78, 0x40),
	/* D4400_PAD_GPIOC22_VSP6_GPO_0_6 */
	D4400_PIN_REG(D4400_PAD_GPIOC22, 0x0308, 0x78, 0x50),
	/* D4400_PAD_GPIOC22_VSP7_GPO0_14 */
	D4400_PIN_REG(D4400_PAD_GPIOC22, 0x0308, 0x78, 0x60),
	/* D4400_PAD_GPIOC23_GPIOC_23 */
	D4400_PIN_REG(D4400_PAD_GPIOC23, 0x030A, 0xA2, 0x1),
	/* D4400_PAD_GPIOC23_ECSPI5_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOC23, 0x030A, 0xA2, 0x2),
	/* D4400_PAD_GPIOC23_VSP_GPI_3_8 */
	D4400_PIN_REG(D4400_PAD_GPIOC23, 0x030A, 0xA2, 0x4),
	/* D4400_PAD_GPIOC23_TBGEN_T7_CTRL2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC23, 0x030A, 0xA2, 0x30),
	/* D4400_PAD_GPIOC23_TIMED_GPIOC_23 */
	D4400_PIN_REG(D4400_PAD_GPIOC23, 0x030A, 0xA2, 0x40),
	/* D4400_PAD_GPIOC23_VSP6_GPO_0_7 */
	D4400_PIN_REG(D4400_PAD_GPIOC23, 0x030A, 0xA2, 0x50),
	/* D4400_PAD_GPIOC23_VSP7_GPO0_15 */
	D4400_PIN_REG(D4400_PAD_GPIOC23, 0x030A, 0xA2, 0x60),
	/* D4400_PAD_GPIOC24_GPIOC_24 */
	D4400_PIN_REG(D4400_PAD_GPIOC24, 0x030C, 0xD7, 0x1),
	/* D4400_PAD_GPIOC24_TSEC1_RXD_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC24, 0x030C, 0xD7, 0x2),
	/* D4400_PAD_GPIOC24_VSP_GPI_3_9 */
	D4400_PIN_REG(D4400_PAD_GPIOC24, 0x030C, 0xD7, 0x4),
	/* D4400_PAD_GPIOC24_TIMED_GPIOC_24 */
	D4400_PIN_REG(D4400_PAD_GPIOC24, 0x030C, 0xD7, 0x40),
	/* D4400_PAD_GPIOC24_TBGEN_T0_CTRL_2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC24, 0x030C, 0xD7, 0x50),
	/* D4400_PAD_GPIOC24_VSP2_GPO0_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC24, 0x030C, 0xD7, 0x60),
	/* D4400_PAD_GPIOC24_TBGEN_T0_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC24, 0x030C, 0xD7, 0x70),
	/* D4400_PAD_GPIOC25_GPIOC_25 */
	D4400_PIN_REG(D4400_PAD_GPIOC25, 0x030E, 0x2, 0x1),
	/* D4400_PAD_GPIOC25_TSEC1_RXD_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC25, 0x030E, 0x2, 0x2),
	/* D4400_PAD_GPIOC25_VSP_GPI_3_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC25, 0x030E, 0x2, 0x4),
	/* D4400_PAD_GPIOC25_ECSPI_6_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOC25, 0x030E, 0x2, 0x8),
	/* D4400_PAD_GPIOC25_TIMED_GPIOC_25 */
	D4400_PIN_REG(D4400_PAD_GPIOC25, 0x030E, 0x2, 0x40),
	/* D4400_PAD_GPIOC25_TBGEN_T1_CTRL_2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC25, 0x030E, 0x2, 0x50),
	/* D4400_PAD_GPIOC25_VSP2_GPO0_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC25, 0x030E, 0x2, 0x60),
	/* D4400_PAD_GPIOC25_TBGEN_T1_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC25, 0x030E, 0x2, 0x70),
	/* D4400_PAD_GPIOC26_GPIOC_26 */
	D4400_PIN_REG(D4400_PAD_GPIOC26, 0x0310, 0xBD, 0x1),
	/* D4400_PAD_GPIOC26_TSEC1_RXD_3 */
	D4400_PIN_REG(D4400_PAD_GPIOC26, 0x0310, 0xBD, 0x2),
	/* D4400_PAD_GPIOC26_VSP_GPI_3_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC26, 0x0310, 0xBD, 0x4),
	/* D4400_PAD_GPIOC26_ECSPI_7_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOC26, 0x0310, 0xBD, 0x8),
	/* D4400_PAD_GPIOC26_TIMED_GPIOC_26 */
	D4400_PIN_REG(D4400_PAD_GPIOC26, 0x0310, 0xBD, 0x40),
	/* D4400_PAD_GPIOC26_TBGEN_T2_CTRL_2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC26, 0x0310, 0xBD, 0x50),
	/* D4400_PAD_GPIOC26_VSP4_GPO0_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC26, 0x0310, 0xBD, 0x60),
	/* D4400_PAD_GPIOC26_TBGEN_T2_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC26, 0x0310, 0xBD, 0x70),
	/* D4400_PAD_GPIOC27_GPIOC_27 */
	D4400_PIN_REG(D4400_PAD_GPIOC27, 0x0312, 0xB2, 0x1),
	/* D4400_PAD_GPIOC27_TSEC1_RX_ERR */
	D4400_PIN_REG(D4400_PAD_GPIOC27, 0x0312, 0xB2, 0x2),
	/* D4400_PAD_GPIOC27_VSP_GPI_3_12 */
	D4400_PIN_REG(D4400_PAD_GPIOC27, 0x0312, 0xB2, 0x4),
	/* D4400_PAD_GPIOC27_ECSPI_8_RDY */
	D4400_PIN_REG(D4400_PAD_GPIOC27, 0x0312, 0xB2, 0x8),
	/* D4400_PAD_GPIOC27_TIMED_GPIOC_27 */
	D4400_PIN_REG(D4400_PAD_GPIOC27, 0x0312, 0xB2, 0x40),
	/* D4400_PAD_GPIOC27_TBGEN_T3_CTRL_2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC27, 0x0312, 0xB2, 0x50),
	/* D4400_PAD_GPIOC27_VSP4_GPO0_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC27, 0x0312, 0xB2, 0x60),
	/* D4400_PAD_GPIOC27_TBGEN_T3_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC27, 0x0312, 0xB2, 0x70),
	/* D4400_PAD_GPIOC28_GPIOC_28 */
	D4400_PIN_REG(D4400_PAD_GPIOC28, 0x0314, 0xE6, 0x1),
	/* D4400_PAD_GPIOC28_TSEC1_GTX_CLK */
	D4400_PIN_REG(D4400_PAD_GPIOC28, 0x0314, 0xE6, 0x10),
	/* D4400_PAD_GPIOC28_VSP_GPI_3_13 */
	D4400_PIN_REG(D4400_PAD_GPIOC28, 0x0314, 0xE6, 0x4),
	/* D4400_PAD_GPIOC28_EIM_CS_5_B */
	D4400_PIN_REG(D4400_PAD_GPIOC28, 0x0314, 0xE6, 0x30),
	/* D4400_PAD_GPIOC28_TIMED_GPIOC_28 */
	D4400_PIN_REG(D4400_PAD_GPIOC28, 0x0314, 0xE6, 0x40),
	/* D4400_PAD_GPIOC28_TBGEN_T4_CTRL_2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC28, 0x0314, 0xE6, 0x50),
	/* D4400_PAD_GPIOC28_VSP9_GPO0_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC28, 0x0314, 0xE6, 0x60),
	/* D4400_PAD_GPIOC28_TBGEN_T4_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC28, 0x0314, 0xE6, 0x70),
	/* D4400_PAD_GPIOC29_GPIOC_29 */
	D4400_PIN_REG(D4400_PAD_GPIOC29, 0x0316, 0x11, 0x1),
	/* D4400_PAD_GPIOC29_TSEC1_TX_CLK */
	D4400_PIN_REG(D4400_PAD_GPIOC29, 0x0316, 0x11, 0x2),
	/* D4400_PAD_GPIOC29_VSP_GPI_3_14 */
	D4400_PIN_REG(D4400_PAD_GPIOC29, 0x0316, 0x11, 0x4),
	/* D4400_PAD_GPIOC29_EIM_CS3_B */
	D4400_PIN_REG(D4400_PAD_GPIOC29, 0x0316, 0x11, 0x30),
	/* D4400_PAD_GPIOC29_TIMED_GPIOC_29 */
	D4400_PIN_REG(D4400_PAD_GPIOC29, 0x0316, 0x11, 0x40),
	/* D4400_PAD_GPIOC29_TBGEN_T5_CTRL_2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC29, 0x0316, 0x11, 0x50),
	/* D4400_PAD_GPIOC29_VSP9_GPO0_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC29, 0x0316, 0x11, 0x60),
	/* D4400_PAD_GPIOC29_TBGEN_T5_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC29, 0x0316, 0x11, 0x70),
	/* D4400_PAD_GPIOC30_GPIOC_30 */
	D4400_PIN_REG(D4400_PAD_GPIOC30, 0x0318, 0x4E, 0x1),
	/* D4400_PAD_GPIOC30_TSEC1_TXD0 */
	D4400_PIN_REG(D4400_PAD_GPIOC30, 0x0318, 0x4E, 0x10),
	/* D4400_PAD_GPIOC30_VSP_GPI_3_28 */
	D4400_PIN_REG(D4400_PAD_GPIOC30, 0x0318, 0x4E, 0x4),
	/* D4400_PAD_GPIOC30_EXT_DMA_REQ_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC30, 0x0318, 0x4E, 0x8),
	/* D4400_PAD_GPIOC30_TIMED_GPIOC_30 */
	D4400_PIN_REG(D4400_PAD_GPIOC30, 0x0318, 0x4E, 0x40),
	/* D4400_PAD_GPIOC30_TBGEN_T6_CTRL_2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC30, 0x0318, 0x4E, 0x50),
	/* D4400_PAD_GPIOC30_VSP11_GPO0_10 */
	D4400_PIN_REG(D4400_PAD_GPIOC30, 0x0318, 0x4E, 0x60),
	/* D4400_PAD_GPIOC30_TBGEN_T6_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC30, 0x0318, 0x4E, 0x70),
	/* D4400_PAD_GPIOC31_GPIOC_31 */
	D4400_PIN_REG(D4400_PAD_GPIOC31, 0x031A, 0x44, 0x1),
	/* D4400_PAD_GPIOC31_TSEC1_TXD1 */
	D4400_PIN_REG(D4400_PAD_GPIOC31, 0x031A, 0x44, 0x10),
	/* D4400_PAD_GPIOC31_VSP_GPI_3_29 */
	D4400_PIN_REG(D4400_PAD_GPIOC31, 0x031A, 0x44, 0x4),
	/* D4400_PAD_GPIOC31_EXT_DMA_REQ_2 */
	D4400_PIN_REG(D4400_PAD_GPIOC31, 0x031A, 0x44, 0x8),
	/* D4400_PAD_GPIOC31_TIMED_GPIOC_31 */
	D4400_PIN_REG(D4400_PAD_GPIOC31, 0x031A, 0x44, 0x40),
	/* D4400_PAD_GPIOC31_TBGEN_T7_CTRL_2_B */
	D4400_PIN_REG(D4400_PAD_GPIOC31, 0x031A, 0x44, 0x50),
	/* D4400_PAD_GPIOC31_VSP11_GPO0_11 */
	D4400_PIN_REG(D4400_PAD_GPIOC31, 0x031A, 0x44, 0x60),
	/* D4400_PAD_GPIOC31_TBGEN_T7_CTRL_1 */
	D4400_PIN_REG(D4400_PAD_GPIOC31, 0x031A, 0x44, 0x70),
	/* D4400_PAD_GPIOD0_GPIOD_0 */
	D4400_PIN_REG(D4400_PAD_GPIOD0, 0x031C, 0x70, 0x1),
	/* D4400_PAD_GPIOD0_TSEC1_TXD2 */
	D4400_PIN_REG(D4400_PAD_GPIOD0, 0x031C, 0x70, 0x10),
	/* D4400_PAD_GPIOD0_VSP_GPI_3_30 */
	D4400_PIN_REG(D4400_PAD_GPIOD0, 0x031C, 0x70, 0x4),
	/* D4400_PAD_GPIOD0_SOC_OBS_0 */
	D4400_PIN_REG(D4400_PAD_GPIOD0, 0x031C, 0x70, 0x40),
	/* D4400_PAD_GPIOD1_GPIOD_1 */
	D4400_PIN_REG(D4400_PAD_GPIOD1, 0x031E, 0x9A, 0x1),
	/* D4400_PAD_GPIOD1_TSEC1_TXD3 */
	D4400_PIN_REG(D4400_PAD_GPIOD1, 0x031E, 0x9A, 0x10),
	/* D4400_PAD_GPIOD1_EXT_DMA_REQ2 */
	D4400_PIN_REG(D4400_PAD_GPIOD1, 0x031E, 0x9A, 0x4),
	/* D4400_PAD_GPIOD1_VSP_EXT_GO16 */
	D4400_PIN_REG(D4400_PAD_GPIOD1, 0x031E, 0x9A, 0x8),
	/* D4400_PAD_GPIOD1_SOC_OBS_1 */
	D4400_PIN_REG(D4400_PAD_GPIOD1, 0x031E, 0x9A, 0x40),
	/* D4400_PAD_GPIOD1_TBGEN_T0_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD1, 0x031E, 0x9A, 0x50),
	/* D4400_PAD_GPIOD1_TBGEN_GP_EVENT_0 */
	D4400_PIN_REG(D4400_PAD_GPIOD1, 0x031E, 0x9A, 0x60),
	/* D4400_PAD_GPIOD2_GPIOD_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD2, 0x0320, 0xFB, 0x1),
	/* D4400_PAD_GPIOD2_TSEC1_TXER */
	D4400_PIN_REG(D4400_PAD_GPIOD2, 0x0320, 0xFB, 0x10),
	/* D4400_PAD_GPIOD2_CORE_BYP_CLK */
	D4400_PIN_REG(D4400_PAD_GPIOD2, 0x0320, 0xFB, 0x4),
	/* D4400_PAD_GPIOD2_VSP_EXT_GO17 */
	D4400_PIN_REG(D4400_PAD_GPIOD2, 0x0320, 0xFB, 0x8),
	/* D4400_PAD_GPIOD2_SOC_OBS_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD2, 0x0320, 0xFB, 0x40),
	/* D4400_PAD_GPIOD2_TBGEN_T1_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD2, 0x0320, 0xFB, 0x50),
	/* D4400_PAD_GPIOD2_TBGEN_GP_EVENT_1 */
	D4400_PIN_REG(D4400_PAD_GPIOD2, 0x0320, 0xFB, 0x60),
	/* D4400_PAD_GPIOD3_GPIOD_3 */
	D4400_PIN_REG(D4400_PAD_GPIOD3, 0x0322, 0x37, 0x1),
	/* D4400_PAD_GPIOD3_TSEC1_TXEN */
	D4400_PIN_REG(D4400_PAD_GPIOD3, 0x0322, 0x37, 0x10),
	/* D4400_PAD_GPIOD3_ACC_BYP_CLK */
	D4400_PIN_REG(D4400_PAD_GPIOD3, 0x0322, 0x37, 0x4),
	/* D4400_PAD_GPIOD3_VSP_EXT_GO18 */
	D4400_PIN_REG(D4400_PAD_GPIOD3, 0x0322, 0x37, 0x8),
	/* D4400_PAD_GPIOD3_SOC_OBS_3 */
	D4400_PIN_REG(D4400_PAD_GPIOD3, 0x0322, 0x37, 0x40),
	/* D4400_PAD_GPIOD3_TBGEN_T2_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD3, 0x0322, 0x37, 0x50),
	/* D4400_PAD_GPIOD3_TBGEN_GP_EVENT_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD3, 0x0322, 0x37, 0x60),
	/* D4400_PAD_GPIOD4_GPIOD_4 */
	D4400_PIN_REG(D4400_PAD_GPIOD4, 0x0324, 0x75, 0x1),
	/* D4400_PAD_GPIOD4_TSEC1_COL */
	D4400_PIN_REG(D4400_PAD_GPIOD4, 0x0324, 0x75, 0x2),
	/* D4400_PAD_GPIOD4_DDR_BYP_CLK */
	D4400_PIN_REG(D4400_PAD_GPIOD4, 0x0324, 0x75, 0x4),
	/* D4400_PAD_GPIOD4_VSP_EXT_GO19 */
	D4400_PIN_REG(D4400_PAD_GPIOD4, 0x0324, 0x75, 0x8),
	/* D4400_PAD_GPIOD4_SOC_OBS_4 */
	D4400_PIN_REG(D4400_PAD_GPIOD4, 0x0324, 0x75, 0x40),
	/* D4400_PAD_GPIOD4_TBGEN_T3_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD4, 0x0324, 0x75, 0x50),
	/* D4400_PAD_GPIOD4_TBGEN_GP_EVENT_3 */
	D4400_PIN_REG(D4400_PAD_GPIOD4, 0x0324, 0x75, 0x60),
	/* D4400_PAD_GPIOD5_GPIOD_5 */
	D4400_PIN_REG(D4400_PAD_GPIOD5, 0x0326, 0xB5, 0x1),
	/* D4400_PAD_GPIOD5_TSEC1_CRS */
	D4400_PIN_REG(D4400_PAD_GPIOD5, 0x0326, 0xB5, 0x2),
	/* D4400_PAD_GPIOD5_VSPI_GP3_31 */
	D4400_PIN_REG(D4400_PAD_GPIOD5, 0x0326, 0xB5, 0x4),
	/* D4400_PAD_GPIOD5_VSP_EXT_GO20 */
	D4400_PIN_REG(D4400_PAD_GPIOD5, 0x0326, 0xB5, 0x8),
	/* D4400_PAD_GPIOD5_SOC_OBS_5 */
	D4400_PIN_REG(D4400_PAD_GPIOD5, 0x0326, 0xB5, 0x40),
	/* D4400_PAD_GPIOD5_TBGEN_T4_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD5, 0x0326, 0xB5, 0x50),
	/* D4400_PAD_GPIOD5_TBGEN_GP_EVENT_4 */
	D4400_PIN_REG(D4400_PAD_GPIOD5, 0x0326, 0xB5, 0x60),
	/* D4400_PAD_GPIOD6_GPIOD_6 */
	D4400_PIN_REG(D4400_PAD_GPIOD6, 0x0328, 0x113, 0x1),
	/* D4400_PAD_GPIOD6_TSEC1_RX_CLK */
	D4400_PIN_REG(D4400_PAD_GPIOD6, 0x0328, 0x113, 0x2),
	/* D4400_PAD_GPIOD6_ECSPI_7_22 */
	D4400_PIN_REG(D4400_PAD_GPIOD6, 0x0328, 0x113, 0x20),
	/* D4400_PAD_GPIOD6_VSP_EXT_GO21 */
	D4400_PIN_REG(D4400_PAD_GPIOD6, 0x0328, 0x113, 0x8),
	/* D4400_PAD_GPIOD6_SOC_OBS_6 */
	D4400_PIN_REG(D4400_PAD_GPIOD6, 0x0328, 0x113, 0x40),
	/* D4400_PAD_GPIOD6_TBGEN_T5_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD6, 0x0328, 0x113, 0x50),
	/* D4400_PAD_GPIOD6_TBGEN_GP_EVENT_5 */
	D4400_PIN_REG(D4400_PAD_GPIOD6, 0x0328, 0x113, 0x60),
	/* D4400_PAD_GPIOD7_GPIOD_7 */
	D4400_PIN_REG(D4400_PAD_GPIOD7, 0x032A, 0x33, 0x1),
	/* D4400_PAD_GPIOD7_TSEC1_RX_DV */
	D4400_PIN_REG(D4400_PAD_GPIOD7, 0x032A, 0x33, 0x2),
	/* D4400_PAD_GPIOD7_ECSPI_8_SS2 */
	D4400_PIN_REG(D4400_PAD_GPIOD7, 0x032A, 0x33, 0x20),
	/* D4400_PAD_GPIOD7_VSP_EXT_GO22 */
	D4400_PIN_REG(D4400_PAD_GPIOD7, 0x032A, 0x33, 0x8),
	/* D4400_PAD_GPIOD7_SOC_OBS_7 */
	D4400_PIN_REG(D4400_PAD_GPIOD7, 0x032A, 0x33, 0x40),
	/* D4400_PAD_GPIOD7_TBGEN_T6_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD7, 0x032A, 0x33, 0x50),
	/* D4400_PAD_GPIOD7_TBGEN_GP_EVENT_6 */
	D4400_PIN_REG(D4400_PAD_GPIOD7, 0x032A, 0x33, 0x60),
	/* D4400_PAD_GPIOD8_GPIOD_8 */
	D4400_PIN_REG(D4400_PAD_GPIOD8, 0x032C, 0x5E, 0x1),
	/* D4400_PAD_GPIOD8_TSEC1_RXD0 */
	D4400_PIN_REG(D4400_PAD_GPIOD8, 0x032C, 0x5E, 0x2),
	/* D4400_PAD_GPIOD8_MC_SYNC_OUT */
	D4400_PIN_REG(D4400_PAD_GPIOD8, 0x032C, 0x5E, 0x20),
	/* D4400_PAD_GPIOD8_VSP_EXT_GO23 */
	D4400_PIN_REG(D4400_PAD_GPIOD8, 0x032C, 0x5E, 0x8),
	/* D4400_PAD_GPIOD8_SOC_OBS_8 */
	D4400_PIN_REG(D4400_PAD_GPIOD8, 0x032C, 0x5E, 0x40),
	/* D4400_PAD_GPIOD8_TBGEN_T7_CTRL_2 */
	D4400_PIN_REG(D4400_PAD_GPIOD8, 0x032C, 0x5E, 0x50),
	/* D4400_PAD_GPIOD8_TBGEN_GP_EVENT_7 */
	D4400_PIN_REG(D4400_PAD_GPIOD8, 0x032C, 0x5E, 0x60),
	/* D4400_PAD_TSEC_MDC_ETSEC_MDC */
	D4400_PIN_REG(D4400_PAD_TSEC_MDC, 0x0356, 0x10E, 0x0),
	/* D4400_PAD_TSEC_MDC_GPIOD_9 */
	D4400_PIN_REG(D4400_PAD_TSEC_MDC, 0x0356, 0x10E, 0x12),
	/* D4400_PAD_TSEC_MDC_SOC_OBS_9 */
	D4400_PIN_REG(D4400_PAD_TSEC_MDC, 0x0356, 0x10E, 0x40),
	/* D4400_PAD_TSEC_MDIO_ETSEC_MDIO */
	D4400_PIN_REG(D4400_PAD_TSEC_MDIO, 0x0356, 0x103, 0x1),
	/* D4400_PAD_TSEC_MDIO_GPIOD_10 */
	D4400_PIN_REG(D4400_PAD_TSEC_MDIO, 0x0356, 0x103, 0x12),
	/* D4400_PAD_URST_B_URSTB */
	D4400_PIN_REG(D4400_PAD_URST_B, NO_PAD, 0xAB, 0x1),
	/* D4400_PAD_RSTOUT_B_RTSOUTB */
	D4400_PIN_REG(D4400_PAD_RSTOUT_B, 0x0330, 0x6B, 0x0),
	/* D4400_PAD_RSTOUT_1_B_RSTOUT1B */
	D4400_PIN_REG(D4400_PAD_RSTOUT1_B, 0x0330, 0x65, 0x0),
	/* D4400_PAD_RSTOUT_1_B_GPIOD_22 */
	D4400_PIN_REG(D4400_PAD_RSTOUT1_B, 0x0330, 0x65, 0x10),
	/* D4400_PAD_RSTOUT_2_B_RSTOUT2B */
	D4400_PIN_REG(D4400_PAD_RSTOUT2_B, 0x0330, 0xFD, 0x0),
	/* D4400_PAD_RSTOUT_2_B_GPIOD_23 */
	D4400_PIN_REG(D4400_PAD_RSTOUT2_B, 0x0330, 0xFD, 0x10),
	/* D4400_PAD_RSTOUT_3_B_RSTOUT3B */
	D4400_PIN_REG(D4400_PAD_RSTOUT3_B, 0x032E, 0x23, 0x0),
	/* D4400_PAD_RSTOUT_3_B_GPIOD_24 */
	D4400_PIN_REG(D4400_PAD_RSTOUT3_B, 0x032E, 0x23, 0x10),
	/* D4400_PAD_RSTOUT_4_B_RSTOUT4B */
	D4400_PIN_REG(D4400_PAD_RSTOUT4_B, 0x032E, 0x51, 0x0),
	/* D4400_PAD_RSTOUT_4_B_GPIOD_25 */
	D4400_PIN_REG(D4400_PAD_RSTOUT4_B, 0x032E, 0x51, 0x10),
	/* D4400_PAD_RSTOUT_5_B_RSTOUT5B */
	D4400_PIN_REG(D4400_PAD_RSTOUT5_B, 0x032E, 0x85, 0x0),
	/* D4400_PAD_RSTOUT_5_B_GPIOD_26 */
	D4400_PIN_REG(D4400_PAD_RSTOUT5_B, 0x032E, 0x85, 0x10),
	/* D4400_PAD_RSTOUT_6_B_RSTOUT6B */
	D4400_PIN_REG(D4400_PAD_RSTOUT6_B, 0x032E, 0x45, 0x0),
	/* D4400_PAD_RSTOUT_6_B_GPIOD_27 */
	D4400_PIN_REG(D4400_PAD_RSTOUT6_B, 0x032E, 0x45, 0x10),
	/* D4400_PAD_RSTOUT_7_B_RSTOUT7B */
	D4400_PIN_REG(D4400_PAD_RSTOUT7_B, 0x032E, 0x62, 0x0),
	/* D4400_PAD_RSTOUT_7_B_GPIOD_28 */
	D4400_PIN_REG(D4400_PAD_RSTOUT7_B, 0x032E, 0x62, 0x10),
	/* D4400_PAD_WDOG_B_WDOG */
	D4400_PIN_REG(D4400_PAD_WDOG_B, 0x0336, 0xA5, 0x0),
	/* D4400_PAD_CPRI_REV_CLK_CPRI_REVCLK */
	D4400_PIN_REG(D4400_PAD_CPRI_REV_CLK, 0x0338, NO_MUX, 0x0),
	/* D4400_PAD_SGMII_PHY_REF_CLK_SGMII_PHY_REFCLK */
	D4400_PIN_REG(D4400_PAD_SGMII_PHY_REF_CLK, 0x0332, NO_MUX, 0x0),
	/* D4400_PAD_MC_SYNC_IN_MC_SYNC */
	D4400_PIN_REG(D4400_PAD_MC_SYNC_IN, 0x0334, NO_MUX, 0x1),
	/* D4400_PAD_TG_RF_SYNC_TG_RFSYNC */
	D4400_PIN_REG(D4400_PAD_TG_RF_SYNC, 0x0346, NO_MUX, 0x0),
	/* D4400_PAD_BMOD0_BMODE0 */
	D4400_PIN_REG(D4400_PAD_BMOD0, NO_PAD, 0x87, 0x1),
	/* D4400_PAD_BMOD1_BMODE1 */
	D4400_PIN_REG(D4400_PAD_BMOD1, NO_PAD, 0x46, 0x1),
	/* D4400_PAD_JTAG_TDO_JTAG_TDO */
	D4400_PIN_REG(D4400_PAD_JTAG_TDO, 0x338, NO_MUX, 0x0),
	/* D4400_PAD_JTAG_TCK_JTAG_TCK */
	D4400_PIN_REG(D4400_PAD_JTAG_TCK, 0x34A, NO_MUX, 0x0),
	/* D4400_PAD_JTAG_VSP_SEL_JTAG_VSPSEL */
	D4400_PIN_REG(D4400_PAD_JTAG_VSP_SEL, NO_PAD, 0x0, 0x1),
	/* D4400_PAD_SJC_MOD_B_SJC_MODB */
	D4400_PIN_REG(D4400_PAD_SJC_MOD_B, 0X344, 0xA9, 0x1),
	/* D4400_PAD_CKO_CLOCK_OUT */
	D4400_PIN_REG(D4400_PAD_CKO, 0X33C, 0x4C, 0x0),
	/* D4400_PAD_TRACE_CLK_TRACECLK */
	D4400_PIN_REG(D4400_PAD_TRACE_CLK, 0X33E, 0x0, 0x0),
	/* D4400_PAD_TRACE_IN_CLK_TRACE_INCLK */
	D4400_PIN_REG(D4400_PAD_TRACE_IN_CLK, 0X342, 0x5D, 0x1),
	/* D4400_PAD_TRACE_CTL_TRACECTL */
	D4400_PIN_REG(D4400_PAD_TRACE_CTL, 0X340, 0x98, 0x0),
	/* D4400_PAD_TRACE_CTL_DDR_BYPASS_CLK */
	D4400_PIN_REG(D4400_PAD_TRACE_CTL, 0X340, 0x98, 0x2),
	/* D4400_PAD_TRACE_DATA0_TRACE_DATA_0 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA0, 0X33E, 0x5A, 0x0),
	/* D4400_PAD_TRACE_DATA0_DDR_BYPASS_CLK */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA0, 0X33E, 0x5A, 0x2),
	/* D4400_PAD_TRACE_DATA1_TRACE_DATA_1 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA1, 0X33E, 0x10A, 0x0),
	/* D4400_PAD_TRACE_DATA2_TRACE_DATA_2 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA2, 0X33E, 0xDB, 0x0),
	/* D4400_PAD_TRACE_DATA3_TRACE_DATA_3 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA3, 0X33E, 0x80, 0x0),
	/* D4400_PAD_TRACE_DATA4_TRACE_DATA_4 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA4, 0X33E, 0x96, 0x0),
	/* D4400_PAD_TRACE_DATA5_TRACE_DATA_5 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA5, 0X33E, 0xD5, 0x0),
	/* D4400_PAD_TRACE_DATA6_TRACE_DATA_6 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA6, 0X33E, 0x18, 0x0),
	/* D4400_PAD_TRACE_DATA7_TRACE_DATA_7 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA7, 0X33E, 0xFE, 0x0),
	/* D4400_PAD_TRACE_DATA8_TRACE_DATA_8 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA8, 0X33E, 0xE4, 0x0),
	/* D4400_PAD_TRACE_DATA9_TRACE_DATA_9 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA9, 0X33E, 0x84, 0x0),
	/* D4400_PAD_TRACE_DATA10_TRACE_DATA_10 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA10, 0X33E, 0xF7, 0x0),
	/* D4400_PAD_TRACE_DATA11_TRACE_DATA_11 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA11, 0X33E, 0xB1, 0x0),
	/* D4400_PAD_TRACE_DATA12_TRACE_DATA_12 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA12, 0X33E, 0xC9, 0x0),
	/* D4400_PAD_TRACE_DATA13_TRACE_DATA_13 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA13, 0X33E, 0x3E, 0x0),
	/* D4400_PAD_TRACE_DATA14_TRACE_DATA_14 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA14, 0X33E, 0x2D, 0x0),
	/* D4400_PAD_TRACE_DATA15_TRACE_DATA_15 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA15, 0X33E, 0x76, 0x0),
	/* D4400_PAD_TRACE_DATA16_TRACE_DATA_16 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA16, 0X33E, 0x86, 0x0),
	/* D4400_PAD_TRACE_DATA17_TRACE_DATA_17 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA17, 0X33E, 0x112, 0x0),
	/* D4400_PAD_TRACE_DATA18_TRACE_DATA_18 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA18, 0X33E, 0x1E, 0x0),
	/* D4400_PAD_TRACE_DATA19_TRACE_DATA_19 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA19, 0X33E, 0x48, 0x0),
	/* D4400_PAD_TRACE_DATA20_TRACE_DATA_20 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA20, 0X33E, 0xAD, 0x0),
	/* D4400_PAD_TRACE_DATA21_TRACE_DATA_21 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA21, 0X33E, 0x111, 0x0),
	/* D4400_PAD_TRACE_DATA22_TRACE_DATA_22 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA22, 0X33E, 0x28, 0x0),
	/* D4400_PAD_TRACE_DATA23_TRACE_DATA_23 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA23, 0X33E, 0x72, 0x0),
	/* D4400_PAD_TRACE_DATA24_TRACE_DATA_24 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA24, 0X33E, 0x60, 0x0),
	/* D4400_PAD_TRACE_DATA25_TRACE_DATA_25 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA25, 0X33E, 0xA6, 0x0),
	/* D4400_PAD_TRACE_DATA26_TRACE_DATA_26 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA26, 0X33E, 0x1D, 0x0),
	/* D4400_PAD_TRACE_DATA27_TRACE_DATA_27 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA27, 0X33E, 0xF2, 0x0),
	/* D4400_PAD_TRACE_DATA28_TRACE_DATA_28 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA28, 0X33E, 0x88, 0x0),
	/* D4400_PAD_TRACE_DATA29_TRACE_DATA_29 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA29, 0X33E, 0xD1, 0x0),
	/* D4400_PAD_TRACE_DATA30_TRACE_DATA_30 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA30, 0X33E, 0x9, 0x0),
	/* D4400_PAD_TRACE_DATA31_TRACE_DATA_31 */
	D4400_PIN_REG(D4400_PAD_TRACE_DATA31, 0X33E, 0xEC, 0x0),
};

/* Pad names for the pinmux subsystem */
static const struct pinctrl_pin_desc d4400_pinctrl_pads[] = {
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ0),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ1),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ2),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ3),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ4),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ5),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ6),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ7),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ8),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ9),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ10),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ11),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ12),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ13),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ14),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ15),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ16),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ17),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ18),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ19),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ20),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ21),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ22),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ23),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ24),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ25),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ26),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ27),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ28),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ29),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ30),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQ31),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DM0),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DM1),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DM2),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DM3),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQS0),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQS0_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQS1),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQS1_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQS2),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQS2_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQS3),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_DQS3_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_BA0),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_BA1),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_BA2),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A0),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A1),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A2),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A3),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A4),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A5),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A6),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A7),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A8),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A9),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A10),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A11),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A12),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A13),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A14),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_A15),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_WE_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_RAS_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_CAS_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_CS_0_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_CS_1_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_CKE0),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_CKE1),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_CK0),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_CK0_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_CK1),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_CK1_B),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_ODT0),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_ODT1),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_RESET),
	D4400_PINCTRL_PIN(D4400_PAD_DDR_ZQ),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT0),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT1),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT2),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT3),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT4),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT5),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT6),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT7),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT8),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT9),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT10),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT11),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT12),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT13),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT14),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_DAT15),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A0),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A1),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A2),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A3),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A4),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A5),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A6),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A7),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A8),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A9),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A10),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A11),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A12),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A13),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A14),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A15),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A16),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A17),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A18),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A19),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A20),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A21),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A22),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A23),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A24),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_A25),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_CS0_B),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_CS1_B),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_CS2_B),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_BE_0_B),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_BE_1_B),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_OE_B),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_WE_B),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_WAIT_B),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_BCLK_B),
	D4400_PINCTRL_PIN(D4400_PAD_FLASH_ADV_B),
	D4400_PINCTRL_PIN(D4400_PAD_SPI1_MOSI),
	D4400_PINCTRL_PIN(D4400_PAD_SPI1_MISO),
	D4400_PINCTRL_PIN(D4400_PAD_SPI1_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_SPI1_SS0),
	D4400_PINCTRL_PIN(D4400_PAD_SPI1_SS1),
	D4400_PINCTRL_PIN(D4400_PAD_SPI2_MOSI),
	D4400_PINCTRL_PIN(D4400_PAD_SPI2_MISO),
	D4400_PINCTRL_PIN(D4400_PAD_SPI2_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_SPI2_SS0),
	D4400_PINCTRL_PIN(D4400_PAD_SPI2_SS1),
	D4400_PINCTRL_PIN(D4400_PAD_SPI3_MOSI),
	D4400_PINCTRL_PIN(D4400_PAD_SPI3_MISO),
	D4400_PINCTRL_PIN(D4400_PAD_SPI3_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_SPI3_SS0),
	D4400_PINCTRL_PIN(D4400_PAD_SPI3_SS1),
	D4400_PINCTRL_PIN(D4400_PAD_SPI4_MOSI),
	D4400_PINCTRL_PIN(D4400_PAD_SPI4_MISO),
	D4400_PINCTRL_PIN(D4400_PAD_SPI4_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_SPI4_SS0),
	D4400_PINCTRL_PIN(D4400_PAD_SPI4_SS1),
	D4400_PINCTRL_PIN(D4400_PAD_SPI5_MOSI),
	D4400_PINCTRL_PIN(D4400_PAD_SPI5_MISO),
	D4400_PINCTRL_PIN(D4400_PAD_SPI5_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_SPI5_SS0),
	D4400_PINCTRL_PIN(D4400_PAD_SPI5_SS1),
	D4400_PINCTRL_PIN(D4400_PAD_SPI6_MOSI),
	D4400_PINCTRL_PIN(D4400_PAD_SPI6_MISO),
	D4400_PINCTRL_PIN(D4400_PAD_SPI6_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_SPI6_SS0),
	D4400_PINCTRL_PIN(D4400_PAD_SPI6_SS1),
	D4400_PINCTRL_PIN(D4400_PAD_SPI7_MOSI),
	D4400_PINCTRL_PIN(D4400_PAD_SPI7_MISO),
	D4400_PINCTRL_PIN(D4400_PAD_SPI7_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_SPI7_SS0),
	D4400_PINCTRL_PIN(D4400_PAD_SPI7_SS1),
	D4400_PINCTRL_PIN(D4400_PAD_SPI8_MOSI),
	D4400_PINCTRL_PIN(D4400_PAD_SPI8_MISO),
	D4400_PINCTRL_PIN(D4400_PAD_SPI8_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_SPI8_SS0),
	D4400_PINCTRL_PIN(D4400_PAD_SPI8_SS1),
	D4400_PINCTRL_PIN(D4400_PAD_UART1_TXD),
	D4400_PINCTRL_PIN(D4400_PAD_UART1_RXD),
	D4400_PINCTRL_PIN(D4400_PAD_UART2_TXD),
	D4400_PINCTRL_PIN(D4400_PAD_UART2_RXD),
	D4400_PINCTRL_PIN(D4400_PAD_UART3_TXD),
	D4400_PINCTRL_PIN(D4400_PAD_UART3_RXD),
	D4400_PINCTRL_PIN(D4400_PAD_UART4_TXD),
	D4400_PINCTRL_PIN(D4400_PAD_UART4_RXD),
	D4400_PINCTRL_PIN(D4400_PAD_I2C1_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C1_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C2_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C2_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C3_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C3_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C4_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C4_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C5_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C5_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C6_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C6_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C7_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C7_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C8_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C8_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C9_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C9_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C10_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C10_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_I2C11_SDA),
	D4400_PINCTRL_PIN(D4400_PAD_I2C11_SCL),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA0),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA1),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA2),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA3),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA4),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA5),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA6),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA7),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA8),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA9),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA10),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA11),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA12),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA13),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA14),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA15),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA16),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA17),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA18),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA19),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA20),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA21),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA22),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA23),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA24),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA25),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA26),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA27),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA28),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA29),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA30),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOA31),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB0),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB1),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB2),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB3),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB4),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB5),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB6),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB7),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB8),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB9),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB10),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB11),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB12),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB13),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB14),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB15),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB16),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB17),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB18),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB19),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB20),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB21),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB22),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB23),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB24),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB25),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB26),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB27),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB28),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB29),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB30),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOB31),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC0),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC1),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC2),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC3),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC4),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC5),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC6),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC7),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC8),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC9),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC10),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC11),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC12),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC13),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC14),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC15),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC16),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC17),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC18),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC19),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC20),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC21),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC22),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC23),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC24),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC25),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC26),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC27),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC28),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC29),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC30),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOC31),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOD0),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOD1),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOD2),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOD3),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOD4),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOD5),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOD6),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOD7),
	D4400_PINCTRL_PIN(D4400_PAD_GPIOD8),
	D4400_PINCTRL_PIN(D4400_PAD_TSEC_MDC),
	D4400_PINCTRL_PIN(D4400_PAD_TSEC_MDIO),
	D4400_PINCTRL_PIN(D4400_PAD_URST_B),
	D4400_PINCTRL_PIN(D4400_PAD_RSTOUT_B),
	D4400_PINCTRL_PIN(D4400_PAD_RSTOUT1_B),
	D4400_PINCTRL_PIN(D4400_PAD_RSTOUT2_B),
	D4400_PINCTRL_PIN(D4400_PAD_RSTOUT3_B),
	D4400_PINCTRL_PIN(D4400_PAD_RSTOUT4_B),
	D4400_PINCTRL_PIN(D4400_PAD_RSTOUT5_B),
	D4400_PINCTRL_PIN(D4400_PAD_RSTOUT6_B),
	D4400_PINCTRL_PIN(D4400_PAD_RSTOUT7_B),
	D4400_PINCTRL_PIN(D4400_PAD_WDOG_B),
	D4400_PINCTRL_PIN(D4400_PAD_CPRI_REV_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_SGMII_PHY_REF_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_MC_SYNC_IN),
	D4400_PINCTRL_PIN(D4400_PAD_TG_RF_SYNC),
	D4400_PINCTRL_PIN(D4400_PAD_BMOD0),
	D4400_PINCTRL_PIN(D4400_PAD_BMOD1),
	D4400_PINCTRL_PIN(D4400_PAD_JTAG_TDO),
	D4400_PINCTRL_PIN(D4400_PAD_JTAG_TCK),
	D4400_PINCTRL_PIN(D4400_PAD_JTAG_VSP_SEL),
	D4400_PINCTRL_PIN(D4400_PAD_SJC_MOD_B),
	D4400_PINCTRL_PIN(D4400_PAD_CKO),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_IN_CLK),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_CTL),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA0),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA1),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA2),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA3),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA4),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA5),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA6),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA7),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA8),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA9),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA10),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA11),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA12),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA13),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA14),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA15),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA16),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA17),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA18),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA19),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA20),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA21),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA22),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA23),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA24),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA25),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA26),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA27),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA28),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA29),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA30),
	D4400_PINCTRL_PIN(D4400_PAD_TRACE_DATA31),
};

/**
 * @dev: a pointer back to containing device
 * @base: the offset to the controller in virtual memory
 */
struct d4400_pinctrl {
	struct device *dev;
	struct pinctrl_dev *pctl;
	void __iomem *main_base;
	void __iomem *ddr_base;
	const struct d4400_pinctrl_soc_info *info;
};

static const struct d4400_pin_reg *d4400_find_pin_reg(
				const struct d4400_pinctrl_soc_info *info,
				unsigned pin, bool is_mux, unsigned mux)
{
	const struct d4400_pin_reg *pin_reg = NULL;
	int i;

	for (i = 0; i < info->npin_regs; i++) {
		pin_reg = &info->pin_regs[i];
		if (pin_reg->pid != pin)
			continue;
		if (!is_mux)
			break;
		else if (pin_reg->mux_mode == (mux & D4400_MUX_MASK))
			break;
	}

	if (i == info->npin_regs) {
		dev_err(info->dev, "Pin(%s): unable to find pin reg map\n",
			info->pins[pin].name);
		return NULL;
	}

	return pin_reg;
}

static const inline struct d4400_pin_group *d4400_pinctrl_find_group_by_name(
				const struct d4400_pinctrl_soc_info *info,
				const char *name)
{
	const struct d4400_pin_group *grp = NULL;
	int i;

	for (i = 0; i < info->ngroups; i++) {
		if (!strcmp(info->groups[i].name, name)) {
			grp = &info->groups[i];
			break;
		}
	}

	return grp;
}

static int d4400_get_groups_count(struct pinctrl_dev *pctldev)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;

	return info->ngroups;
}

static const char *d4400_get_group_name(struct pinctrl_dev *pctldev,
				unsigned selector)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;

	return info->groups[selector].name;
}

static int d4400_get_group_pins(struct pinctrl_dev *pctldev, unsigned selector,
			const unsigned **pins, unsigned *npins)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;

	if (selector >= info->ngroups)
		return -EINVAL;

	*pins = info->groups[selector].pins;
	*npins = info->groups[selector].npins;

	return 0;
}

static void d4400_pin_dbg_show(struct pinctrl_dev *pctldev, struct seq_file *s,
		   unsigned offset)
{
	seq_printf(s, "%s", dev_name(pctldev->dev));
}

static int d4400_dt_node_to_map(struct pinctrl_dev *pctldev,
			struct device_node *np,
			struct pinctrl_map **map, unsigned *num_maps)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;
	const struct d4400_pin_group *grp;
	struct pinctrl_map *new_map;
	struct device_node *parent;
	int map_num = 1;
	int i, j;

	/*
	 * first find the group of this node and check if we need create
	 * config maps for pins
	 */
	grp = d4400_pinctrl_find_group_by_name(info, np->name);
	if (!grp) {
		dev_err(info->dev, "unable to find group for node %s\n",
			np->name);
		return -EINVAL;
	}

	for (i = 0; i < grp->npins; i++) {
		if (!(grp->configs[i] & D4400_NO_PAD_CTL))
			map_num++;
	}

	new_map = kmalloc(sizeof(struct pinctrl_map) * map_num, GFP_KERNEL);
	if (!new_map)
		return -ENOMEM;

	*map = new_map;
	*num_maps = map_num;

	/* create mux map */
	parent = of_get_parent(np);
	if (!parent) {
		kfree(new_map);
		return -EINVAL;
	}
	new_map[0].type = PIN_MAP_TYPE_MUX_GROUP;
	new_map[0].data.mux.function = parent->name;
	new_map[0].data.mux.group = np->name;
	of_node_put(parent);

	/* create config map */
	new_map++;
	for (i = j = 0; i < grp->npins; i++) {
		if (!(grp->configs[i] & D4400_NO_PAD_CTL)) {
			new_map[j].type = PIN_MAP_TYPE_CONFIGS_PIN;
			new_map[j].data.configs.group_or_pin =
					pin_get_name(pctldev, grp->pins[i]);
			new_map[j].data.configs.configs = &grp->configs[i];
			new_map[j].data.configs.num_configs = 1;
			j++;
		}
	}

	dev_dbg(pctldev->dev, "maps: function %s group %s num %d\n",
		(*map)->data.mux.function, (*map)->data.mux.group, map_num);

	return 0;
}

static void d4400_dt_free_map(struct pinctrl_dev *pctldev,
				struct pinctrl_map *map, unsigned num_maps)
{
	kfree(map);
}

static struct pinctrl_ops d4400_pctrl_ops = {
	.get_groups_count = d4400_get_groups_count,
	.get_group_name = d4400_get_group_name,
	.get_group_pins = d4400_get_group_pins,
	.pin_dbg_show = d4400_pin_dbg_show,
	.dt_node_to_map = d4400_dt_node_to_map,
	.dt_free_map = d4400_dt_free_map,

};

static int d4400_pmx_enable(struct pinctrl_dev *pctldev, unsigned selector,
			   unsigned group)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;
	const struct d4400_pin_reg *pin_reg;
	const unsigned *pins, *mux;
	unsigned int npins, pin_id;
	int i;

	/*
	 * Configure the mux mode for each pin in the group for a specific
	 * function.
	 */
	pins = info->groups[group].pins;
	npins = info->groups[group].npins;
	mux = info->groups[group].mux_mode;

	WARN_ON(!pins || !npins || !mux);

	dev_dbg(ipctl->dev, "enable function %s group %s\n",
		info->functions[selector].name, info->groups[group].name);

	for (i = 0; i < npins; i++) {
		pin_id = pins[i];

		pin_reg = d4400_find_pin_reg(info, pin_id, 1, mux[i]);
		if (!pin_reg)
			return -EINVAL;

		if (pin_reg->mux_reg == NO_MUX) {
			dev_err(ipctl->dev,
				"Pin(%s) does not support mux function\n",
				info->pins[pin_id].name);
			return -EINVAL;
		}
		if (pin_id > D4400_PAD_DDR_ZQ) {
			writeb(mux[i] & D4400_MUX_MASK,
					ipctl->main_base + pin_reg->mux_reg);
			dev_dbg(ipctl->dev,
				"write:main pad at offset 0x%x val 0x%x\n",
				pin_reg->mux_reg, mux[i]);
		} else {
			writeb(mux[i] & D4400_MUX_MASK,
					ipctl->ddr_base + pin_reg->mux_reg);
			dev_dbg(ipctl->dev,
				"write:ddr pad at offset 0x%x val 0x%x\n",
				pin_reg->mux_reg, mux[i]);
		}
	}

	return 0;
}

static int d4400_pmx_get_funcs_count(struct pinctrl_dev *pctldev)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;

	return info->nfunctions;
}

static const char *d4400_pmx_get_func_name(struct pinctrl_dev *pctldev,
					unsigned selector)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;

	return info->functions[selector].name;
}

static int d4400_pmx_get_groups(struct pinctrl_dev *pctldev, unsigned selector,
				const char * const **groups,
				unsigned * const num_groups)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;

	*groups = info->functions[selector].groups;
	*num_groups = info->functions[selector].num_groups;

	return 0;
}

static struct pinmux_ops d4400_pmx_ops = {
	.get_functions_count = d4400_pmx_get_funcs_count,
	.get_function_name = d4400_pmx_get_func_name,
	.get_function_groups = d4400_pmx_get_groups,
	.enable = d4400_pmx_enable,
};

static int d4400_pinconf_get(struct pinctrl_dev *pctldev,
			unsigned pin_id, unsigned long *config)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;
	const struct d4400_pin_reg *pin_reg;

	pin_reg = d4400_find_pin_reg(info, pin_id, 0, 0);
	if (!pin_reg)
		return -EINVAL;

	if (!pin_reg->conf_reg) {
		dev_err(info->dev, "Pin(%s) does not support config function\n",
			info->pins[pin_id].name);
		return -EINVAL;
	}

	if (pin_id > D4400_PAD_DDR_ZQ)
		*config = readw(ipctl->main_base + pin_reg->conf_reg);
	else
		*config = readw(ipctl->ddr_base + pin_reg->conf_reg);

	return 0;
}

static int d4400_pinconf_set(struct pinctrl_dev *pctldev,
				unsigned pin_id, unsigned long config)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;
	const struct d4400_pin_reg *pin_reg;

	pin_reg = d4400_find_pin_reg(info, pin_id, 0, 0);
	if (!pin_reg)
		return -EINVAL;

	if (!pin_reg->conf_reg) {
		dev_err(info->dev, "Pin(%s) does not support config function\n",
			info->pins[pin_id].name);
		return -EINVAL;
	}

	dev_dbg(ipctl->dev, "pinconf set pin %s\n",
		info->pins[pin_id].name);

	if (pin_id > D4400_PAD_DDR_ZQ) {
		writew(config & D4400_PAD_MAIN_MASK,
				ipctl->main_base + pin_reg->conf_reg);
		dev_dbg(ipctl->dev, "write:ddr pad at offset 0x%x val 0x%lx\n",
			pin_reg->conf_reg, config & D4400_PAD_MAIN_MASK);
	} else {
		writew(config & D4400_PAD_DDR_MASK,
				ipctl->ddr_base + pin_reg->conf_reg);
		dev_dbg(ipctl->dev, "write:main pad at offset 0x%x val 0x%lx\n",
			pin_reg->conf_reg, config & D4400_PAD_DDR_MASK);
	}

	return 0;
}

static void d4400_pinconf_dbg_show(struct pinctrl_dev *pctldev,
				struct seq_file *s, unsigned pin_id)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;
	const struct d4400_pin_reg *pin_reg;
	unsigned long config;

	pin_reg = d4400_find_pin_reg(info, pin_id, 0, 0);
	if (!pin_reg || !pin_reg->conf_reg) {
		seq_printf(s, "N/A");
		return;
	}

	if (pin_id > D4400_PAD_DDR_ZQ)
		config = readw(ipctl->main_base + pin_reg->conf_reg);
	else
		config = readw(ipctl->ddr_base + pin_reg->conf_reg);

	seq_printf(s, "0x%lx", config);
}

static void d4400_pinconf_group_dbg_show(struct pinctrl_dev *pctldev,
					 struct seq_file *s, unsigned group)
{
	struct d4400_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
	const struct d4400_pinctrl_soc_info *info = ipctl->info;
	struct d4400_pin_group *grp;
	unsigned long config;
	const char *name;
	int i, ret;

	if (group > info->ngroups)
		return;

	seq_printf(s, "\n");
	grp = &info->groups[group];
	for (i = 0; i < grp->npins; i++) {
		name = pin_get_name(pctldev, grp->pins[i]);
		ret = d4400_pinconf_get(pctldev, grp->pins[i], &config);
		if (ret)
			return;
		seq_printf(s, "%s: 0x%lx", name, config);
	}
}

static struct pinconf_ops d4400_pinconf_ops = {
	.pin_config_get = d4400_pinconf_get,
	.pin_config_set = d4400_pinconf_set,
	.pin_config_dbg_show = d4400_pinconf_dbg_show,
	.pin_config_group_dbg_show = d4400_pinconf_group_dbg_show,
};

static struct pinctrl_desc d4400_pinctrl_desc = {
	.pctlops = &d4400_pctrl_ops,
	.pmxops = &d4400_pmx_ops,
	.confops = &d4400_pinconf_ops,
	.owner = THIS_MODULE,
};

/* decode pin id and mux from pin function id got from device tree*/
static int d4400_pinctrl_get_pin_id_and_mux(
				const struct d4400_pinctrl_soc_info *info,
				unsigned int pin_func_id, unsigned int *pin_id,
				unsigned int *mux)
{
	if (pin_func_id > info->npin_regs)
		return -EINVAL;

	*pin_id = info->pin_regs[pin_func_id].pid;
	*mux = info->pin_regs[pin_func_id].mux_mode;

	return 0;
}

static int d4400_pinctrl_parse_groups(struct device_node *np,
					struct d4400_pin_group *grp,
					struct d4400_pinctrl_soc_info *info,
					u32 index)
{
	unsigned int pin_func_id;
	int ret, size;
	const __be32 *list;
	int i, j;
	u32 config;

	dev_dbg(info->dev, "group(%d): %s\n", index, np->name);

	/* Initialise group */
	grp->name = np->name;

	/*
	 * the binding format is fsl,pins = <PIN_FUNC_ID CONFIG ...>,
	 * do sanity check and calculate pins number
	 */
	list = of_get_property(np, "fsl,pins", &size);
	/* we do not check return since it's safe node passed down */
	size /= sizeof(*list);
	if (!size || size % 2) {
		dev_err(info->dev, "wrong pins number or pins and configs should be pairs\n");
		return -EINVAL;
	}

	grp->npins = size / 2;
	grp->pins = devm_kzalloc(info->dev,
				grp->npins * sizeof(unsigned int),
				GFP_KERNEL);
	grp->mux_mode = devm_kzalloc(info->dev,
				grp->npins * sizeof(unsigned int),
				GFP_KERNEL);
	grp->configs = devm_kzalloc(info->dev,
				grp->npins * sizeof(unsigned long),
				GFP_KERNEL);
	for (i = 0, j = 0; i < size; i += 2, j++) {
		pin_func_id = be32_to_cpu(*list++);
		ret = d4400_pinctrl_get_pin_id_and_mux(info, pin_func_id,
					&grp->pins[j], &grp->mux_mode[j]);
		if (ret) {
			dev_err(info->dev, "get invalid pin function id\n");
			return -EINVAL;
		}
		config = be32_to_cpu(*list++);
		grp->configs[j] = config;
	}

#ifdef DEBUG
	D4400_PMX_DUMP(info, grp->pins, grp->mux_mode,
			grp->configs, grp->npins);
#endif

	return 0;
}

static int d4400_pinctrl_parse_functions(struct device_node *np,
					struct d4400_pinctrl_soc_info *info,
					u32 index)
{
	struct device_node *child;
	struct d4400_pmx_func *func;
	struct d4400_pin_group *grp;
	int ret;
	static u32 grp_index;
	u32 i = 0;

	dev_dbg(info->dev, "parse function(%d): %s\n", index, np->name);

	func = &info->functions[index];

	/* Initialise function */
	func->name = np->name;
	func->num_groups = of_get_child_count(np);
	if (func->num_groups <= 0) {
		dev_err(info->dev, "no groups defined\n");
		return -EINVAL;
	}
	func->groups = devm_kzalloc(info->dev,
			func->num_groups * sizeof(char *), GFP_KERNEL);

	for_each_child_of_node(np, child) {
		func->groups[i] = child->name;
		grp = &info->groups[grp_index++];
		ret = d4400_pinctrl_parse_groups(child, grp, info, i++);
		if (ret)
			return ret;
	}

	return 0;
}

static int d4400_pinctrl_probe_dt(struct platform_device *pdev,
				struct d4400_pinctrl_soc_info *info)
{
	struct device_node *np = pdev->dev.of_node;
	struct device_node *child;
	int ret;
	u32 nfuncs = 0;
	u32 i = 0;

	if (!np)
		return -ENODEV;

	nfuncs = of_get_child_count(np);
	if (nfuncs <= 0) {
		dev_err(&pdev->dev, "no functions defined\n");
		return -EINVAL;
	}

	info->nfunctions = nfuncs;
	info->functions = devm_kzalloc(&pdev->dev,
					nfuncs * sizeof(struct d4400_pmx_func),
					GFP_KERNEL);
	if (!info->functions)
		return -ENOMEM;

	info->ngroups = 0;
	for_each_child_of_node(np, child)
		info->ngroups += of_get_child_count(child);
	info->groups = devm_kzalloc(&pdev->dev,
			info->ngroups * sizeof(struct d4400_pin_group),
			GFP_KERNEL);
	if (!info->groups)
		return -ENOMEM;

	for_each_child_of_node(np, child) {
		ret = d4400_pinctrl_parse_functions(child, info, i++);
		if (ret) {
			dev_err(&pdev->dev, "failed to parse function\n");
			return ret;
		}
	}

	return 0;
}

static struct d4400_pinctrl_soc_info d4400_pinctrl_info = {
	.pins = d4400_pinctrl_pads,
	.npins = ARRAY_SIZE(d4400_pinctrl_pads),
	.pin_regs = d4400_pin_regs,
	.npin_regs = ARRAY_SIZE(d4400_pin_regs),
};

static ssize_t set_pinmux(struct device *dev, struct device_attribute *devattr,
			const char *buf, size_t count)
{
	int err;
	unsigned int val;

	err = kstrtouint(buf, 0, &val);
	if (err)
		return err;
	else
		d4400_pinmux_hack(val);

	return count;
}

static DEVICE_ATTR(pinmux,	S_IWUSR, NULL, set_pinmux);

static struct attribute *attributes[] = {
	&dev_attr_pinmux.attr,
	NULL
};

static const struct attribute_group attr_group = {
	.attrs = attributes,
};

static int d4400_pinctrl_probe(struct platform_device *pdev)
{
	struct d4400_pinctrl *ipctl;
	int ret;
	struct d4400_pinctrl_soc_info *info = &d4400_pinctrl_info;

	if (!info || !info->pins || !info->npins
		  || !info->pin_regs || !info->npin_regs) {
		dev_err(&pdev->dev, "wrong pinctrl info\n");
		return -EINVAL;
	}
	info->dev = &pdev->dev;

	/* Create state holders etc for this driver */
	ipctl = devm_kzalloc(&pdev->dev, sizeof(*ipctl), GFP_KERNEL);
	if (!ipctl)
		return -ENOMEM;

	ipctl->ddr_base = of_iomap(pdev->dev.of_node, REG_INDEX_DDR);
	if (!ipctl->ddr_base) {
		pr_err("Failed to remap pinctrl DDR base address");
		return -ENXIO;
	}

	ipctl->main_base = of_iomap(pdev->dev.of_node, REG_INDEX_MAIN);
	if (!ipctl->main_base) {
		pr_err("Failed to remap pinctrl base address");
		return -ENXIO;
	}

	d4400_pinctrl_desc.name = dev_name(&pdev->dev);
	d4400_pinctrl_desc.pins = info->pins;
	d4400_pinctrl_desc.npins = info->npins;

	ret = d4400_pinctrl_probe_dt(pdev, info);
	if (ret) {
		dev_err(&pdev->dev, "fail to probe dt properties\n");
		return ret;
	}

	ipctl->info = info;
	ipctl->dev = info->dev;
	platform_set_drvdata(pdev, ipctl);
	ipctl->pctl = pinctrl_register(&d4400_pinctrl_desc, &pdev->dev, ipctl);
	if (!ipctl->pctl) {
		dev_err(&pdev->dev, "could not register D4400 pinctrl driver\n");
		return -EINVAL;
	}

	dev_info(&pdev->dev, "initialized D4400 pinctrl driver\n");

	ret = sysfs_create_group(&pdev->dev.kobj, &attr_group);
	if (ret) {
		dev_err(&pdev->dev, "Error creating d4400 pinmux sysfs files\n");
		return -EINVAL;
	}

	return 0;
}

int d4400_pinctrl_remove(struct platform_device *pdev)
{
	struct d4400_pinctrl *ipctl = platform_get_drvdata(pdev);

	pinctrl_unregister(ipctl->pctl);

	return 0;
}

void d4400_pinmux_hack(int pinnum)
{
	struct d4400_pin_reg pin_reg = d4400_pin_regs[pinnum];

	struct d4400_pinctrl *ipctl = dev_get_drvdata(d4400_pinctrl_info.dev);
	writeb(pin_reg.mux_mode & D4400_MUX_MASK,
		ipctl->main_base + pin_reg.mux_reg);
}
EXPORT_SYMBOL(d4400_pinmux_hack);

static struct of_device_id d4400_pinctrl_of_match[] = {
	{ .compatible = "fsl,d4400-iomuxc", },
	{ }
};

static struct platform_driver d4400_pinctrl_driver = {
	.driver = {
	.name = "d4400-pinctrl",
	.owner = THIS_MODULE,
	.of_match_table = of_match_ptr(d4400_pinctrl_of_match),
	},
	.probe = d4400_pinctrl_probe,
	.remove = d4400_pinctrl_remove,
};

static int __init d4400_pinctrl_init(void)
{
	return platform_driver_register(&d4400_pinctrl_driver);
}
arch_initcall(d4400_pinctrl_init);

static void __exit d4400_pinctrl_exit(void)
{
	platform_driver_unregister(&d4400_pinctrl_driver);
}

module_exit(d4400_pinctrl_exit);
MODULE_AUTHOR("partha hazra<b44332@freescale.com>");
MODULE_DESCRIPTION("Freescale d4400 pinctrl driver");
MODULE_LICENSE("GPL v2");
