EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Simulation_SPICE:VPULSE V2
U 1 1 60D1A7E0
P 1450 2750
F 0 "V2" H 1580 2841 50  0000 L CNN
F 1 "VPULSE" H 1580 2750 50  0000 L CNN
F 2 "" H 1450 2750 50  0001 C CNN
F 3 "~" H 1450 2750 50  0001 C CNN
F 4 "Y" H 1450 2750 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 1450 2750 50  0001 L CNN "Spice_Primitive"
F 6 "pulse(0 14 0 0 0 100u 200u)" H 1580 2659 50  0000 L CNN "Spice_Model"
	1    1450 2750
	1    0    0    -1  
$EndComp
$Comp
L Simulation_SPICE:VPULSE V1
U 1 1 60D1AB74
P 1050 3200
F 0 "V1" H 1180 3291 50  0000 L CNN
F 1 "VPULSE" H 1180 3200 50  0000 L CNN
F 2 "" H 1050 3200 50  0001 C CNN
F 3 "~" H 1050 3200 50  0001 C CNN
F 4 "Y" H 1050 3200 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 1050 3200 50  0001 L CNN "Spice_Primitive"
F 6 "pulse(14 0 0 0 0 100u 200u)" H 1180 3109 50  0000 L CNN "Spice_Model"
	1    1050 3200
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR01
U 1 1 60D1B54F
P 1050 3500
F 0 "#PWR01" H 1050 3250 50  0001 C CNN
F 1 "GND" H 1055 3327 50  0000 C CNN
F 2 "" H 1050 3500 50  0001 C CNN
F 3 "" H 1050 3500 50  0001 C CNN
	1    1050 3500
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR02
U 1 1 60D1B8B1
P 1450 3500
F 0 "#PWR02" H 1450 3250 50  0001 C CNN
F 1 "GND" H 1455 3327 50  0000 C CNN
F 2 "" H 1450 3500 50  0001 C CNN
F 3 "" H 1450 3500 50  0001 C CNN
	1    1450 3500
	1    0    0    -1  
$EndComp
Wire Wire Line
	1450 2950 1450 3500
Wire Wire Line
	1050 3400 1050 3500
$Comp
L Device:R R1
U 1 1 60D1C205
P 3800 1700
F 0 "R1" H 3870 1746 50  0000 L CNN
F 1 "1" H 3870 1655 50  0000 L CNN
F 2 "" V 3730 1700 50  0001 C CNN
F 3 "~" H 3800 1700 50  0001 C CNN
	1    3800 1700
	1    0    0    -1  
$EndComp
Wire Wire Line
	1450 2550 1450 1850
Wire Wire Line
	1450 1850 2700 1850
Wire Wire Line
	3800 1550 1050 1550
Wire Wire Line
	1050 1550 1050 3000
$Comp
L Device:Transformer_1P_1S T1
U 1 1 60D1CE33
P 5050 2800
F 0 "T1" H 5050 3181 50  0000 C CNN
F 1 "Transformer_1P_1S" H 5050 3090 50  0000 C CNN
F 2 "" H 5050 2800 50  0001 C CNN
F 3 "~" H 5050 2800 50  0001 C CNN
F 4 "X" H 5050 2800 50  0001 C CNN "Spice_Primitive"
F 5 "Murata56050C" H 5050 2800 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5050 2800 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "spice/cts.lib" H 5050 2800 50  0001 C CNN "Spice_Lib_File"
	1    5050 2800
	1    0    0    -1  
$EndComp
Wire Wire Line
	3100 1850 3800 1850
Text Label 1800 1550 0    50   ~ 0
DCC_1
Text Label 3100 1850 0    50   ~ 0
DCC_2_O
Text Label 2700 1850 2    50   ~ 0
DCC_2_I
Text Label 4650 2600 2    50   ~ 0
DCC_2_I
Text Label 4650 3000 2    50   ~ 0
DCC_2_O
$Comp
L Device:R R2
U 1 1 60D24B5E
P 5700 3400
F 0 "R2" H 5770 3446 50  0000 L CNN
F 1 "1M" H 5770 3355 50  0000 L CNN
F 2 "" V 5630 3400 50  0001 C CNN
F 3 "~" H 5700 3400 50  0001 C CNN
F 4 "R" H 5700 3400 50  0001 C CNN "Spice_Primitive"
F 5 "1Meg" H 5700 3400 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5700 3400 50  0001 C CNN "Spice_Netlist_Enabled"
	1    5700 3400
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR03
U 1 1 60D253FD
P 5700 4000
F 0 "#PWR03" H 5700 3750 50  0001 C CNN
F 1 "GND" H 5705 3827 50  0000 C CNN
F 2 "" H 5700 4000 50  0001 C CNN
F 3 "" H 5700 4000 50  0001 C CNN
	1    5700 4000
	1    0    0    -1  
$EndComp
$Comp
L Device:R R3
U 1 1 60D25E63
P 5700 3800
F 0 "R3" H 5770 3846 50  0000 L CNN
F 1 "1M" H 5770 3755 50  0000 L CNN
F 2 "" V 5630 3800 50  0001 C CNN
F 3 "~" H 5700 3800 50  0001 C CNN
F 4 "R" H 5700 3800 50  0001 C CNN "Spice_Primitive"
F 5 "1Meg" H 5700 3800 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5700 3800 50  0001 C CNN "Spice_Netlist_Enabled"
	1    5700 3800
	1    0    0    -1  
$EndComp
Wire Wire Line
	5700 3550 5700 3650
Wire Wire Line
	5450 3000 5700 3000
Wire Wire Line
	5700 3000 5700 3250
$Comp
L pspice:VSOURCE V3
U 1 1 60D2755A
P 7550 3500
F 0 "V3" H 7778 3546 50  0000 L CNN
F 1 "VSOURCE" H 7778 3455 50  0000 L CNN
F 2 "" H 7550 3500 50  0001 C CNN
F 3 "~" H 7550 3500 50  0001 C CNN
F 4 "V" H 7550 3500 50  0001 C CNN "Spice_Primitive"
F 5 "dc 5" H 7550 3500 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7550 3500 50  0001 C CNN "Spice_Netlist_Enabled"
	1    7550 3500
	1    0    0    -1  
$EndComp
Wire Wire Line
	5700 4000 5700 3950
$Comp
L power:GND #PWR04
U 1 1 60D2A005
P 7550 3950
F 0 "#PWR04" H 7550 3700 50  0001 C CNN
F 1 "GND" H 7555 3777 50  0000 C CNN
F 2 "" H 7550 3950 50  0001 C CNN
F 3 "" H 7550 3950 50  0001 C CNN
	1    7550 3950
	1    0    0    -1  
$EndComp
Wire Wire Line
	7550 3950 7550 3800
Wire Wire Line
	7550 3200 7550 2600
Wire Wire Line
	7550 2600 6650 2600
Text Label 6800 3450 0    50   ~ 0
VTest
$Comp
L pspice:DIODE D1
U 1 1 60D2CA39
P 5900 3000
F 0 "D1" H 5900 2735 50  0000 C CNN
F 1 "DIODE" H 5900 2826 50  0000 C CNN
F 2 "" H 5900 3000 50  0001 C CNN
F 3 "~" H 5900 3000 50  0001 C CNN
F 4 "D" H 5900 3000 50  0001 C CNN "Spice_Primitive"
F 5 "DIODE" H 5900 3000 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5900 3000 50  0001 C CNN "Spice_Netlist_Enabled"
	1    5900 3000
	-1   0    0    1   
$EndComp
Connection ~ 5700 3000
$Comp
L Device:R R4
U 1 1 60D2D581
P 6650 2850
F 0 "R4" H 6720 2896 50  0000 L CNN
F 1 "1M" H 6720 2805 50  0000 L CNN
F 2 "" V 6580 2850 50  0001 C CNN
F 3 "~" H 6650 2850 50  0001 C CNN
F 4 "R" H 6650 2850 50  0001 C CNN "Spice_Primitive"
F 5 "1Meg" H 6650 2850 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6650 2850 50  0001 C CNN "Spice_Netlist_Enabled"
	1    6650 2850
	1    0    0    -1  
$EndComp
Wire Wire Line
	6650 2700 6650 2600
Connection ~ 6650 2600
Wire Wire Line
	6650 2600 5450 2600
Wire Wire Line
	6650 3000 6250 3000
Wire Wire Line
	6800 3450 6250 3450
Wire Wire Line
	6250 3450 6250 3000
Connection ~ 6250 3000
Wire Wire Line
	6250 3000 6100 3000
$EndSCHEMATC
