/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        fields_d.i
 * Purpose:     Field declarations.
 */

#if defined(BCM_88640_A0)
soc_field_info_t soc_DATAQUEUEEGQTHRESHOLDr_fields[] = {
    { DTQEGQTHf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGETHKEYr_fields[] = {
    { DBGETHKEYf, 144, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGFEMr_fields[] = {
    { DBG_1STPASSFEM0f, 1, 0, 0 },
    { DBG_1STPASSFEM1f, 1, 1, 0 },
    { DBG_1STPASSFEM2f, 1, 2, 0 },
    { DBG_1STPASSFEM3f, 1, 3, 0 },
    { DBG_1STPASSFEM4f, 1, 4, 0 },
    { DBG_1STPASSFEM5f, 1, 5, 0 },
    { DBG_1STPASSFEM6f, 1, 6, 0 },
    { DBG_1STPASSFEM7f, 1, 7, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGFEM0KEYr_fields[] = {
    { DBGFEM_N_KEYf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGFEM_STATUSr_fields[] = {
    { DBGFEM_FREEZEDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGFERTRAPr_fields[] = {
    { DBGFERTRAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGFLPFIFOr_fields[] = {
    { FLPFIFOENTRYCOUNTf, 9, 0, SOCF_LE },
    { FLPFIFOLASTREADADDRESSf, 8, 13, SOCF_LE|SOCF_RO },
    { FLPFIFOLASTWRITEADDRESSf, 8, 21, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGFLPTRAP0r_fields[] = {
    { DBGFLPTRAP0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGFLPTRAP1r_fields[] = {
    { DBGFLPTRAP1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGFLPTRAP2r_fields[] = {
    { DBGFLPTRAP2f, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGFREEZEFEMr_fields[] = {
    { DBGFREEZEFEMf, 1, 0, 0 },
    { DBGFREEZEFEM_ATPMF_PROGRAMf, 1, 4, 0 },
    { DBGFREEZEPMF_PROGRAMf, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGIPV4KEYr_fields[] = {
    { DBGIPV4KEYf, 144, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGIPV6KEYr_fields[] = {
    { DBGIPV6KEYf, 288, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGKEYAr_fields[] = {
    { DBGKEYAf, 176, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGKEYBr_fields[] = {
    { DBGKEYBf, 176, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGLASTRESOLVEDTRAPr_fields[] = {
    { DBGLASTRESOLVEDCPUTRAPCODEf, 8, 0, SOCF_LE|SOCF_RO },
    { DBGLASTRESOLVEDCPUTRAPCODESTRENGTHf, 3, 16, SOCF_LE|SOCF_RO },
    { DBGLASTRESOLVEDSNOOPCODEf, 8, 8, SOCF_LE|SOCF_RO },
    { DBGLASTRESOLVEDSNOOPCODESTRENGTHf, 2, 19, SOCF_LE|SOCF_RO },
    { DBGLASTRESOLVEDVALIDf, 1, 21, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGLASTTRAPCHANGEDESTINATIONr_fields[] = {
    { DBGLASTTRAPCHANGEDESTINATIONf, 8, 0, SOCF_LE },
    { DBGLASTTRAPCHANGEDESTINATIONVALIDf, 1, 8, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGLLRTRAP0r_fields[] = {
    { DBGLLRTRAP0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGLLRTRAP1r_fields[] = {
    { DBGLLRTRAP1f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGPROGRAMSELECTIONMAPr_fields[] = {
    { DBGPROGRAMSELECTIONMAPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBGSELECTEDPROGRAMr_fields[] = {
    { DBGSELECTEDPROGRAMf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBG_FEM0r_fields[] = {
    { DBGFEM_N_ACTIONf, 17, 8, SOCF_LE|SOCF_RO },
    { DBGFEM_N_ACTIONTYPEf, 4, 4, SOCF_LE|SOCF_RO },
    { DBGFEM_N_ACTIONVALIDf, 1, 0, SOCF_RO },
    { DBGFEM_N_PROGRAMf, 2, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88754_A0)
soc_field_info_t soc_DCH_CELL_TYPE_ERR_SRCr_fields[] = {
    { CELL_TYPE_ERR_SRCf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_CPU_DATA_CELL_APr_fields[] = {
    { CPU_DATA_CELL_APf, 588, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_CPU_DATA_CELL_ASr_fields[] = {
    { CPU_DATA_CELL_ASf, 588, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_CPU_DATA_CELL_BPr_fields[] = {
    { CPU_DATA_CELL_BPf, 588, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_CPU_DATA_CELL_BSr_fields[] = {
    { CPU_DATA_CELL_BSf, 588, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_DROPPED_LOW_MUL_CNT_Pr_fields[] = {
    { DCH_DROPED_LOW_MUL_OPf, 1, 31, SOCF_RO },
    { DCH_DROPED_LOW_MUL_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_DROPPED_LOW_MUL_CNT_Sr_fields[] = {
    { DCH_DROPED_LOW_MUL_OSf, 1, 31, SOCF_RO },
    { DCH_DROPED_LOW_MUL_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_LOCAL_GCI_TYPE_0_TH_Pr_fields[] = {
    { DCH_LOCAL_GCI_0_TYPE_0_TH_Pf, 8, 0, SOCF_LE },
    { DCH_LOCAL_GCI_1_TYPE_0_TH_Pf, 8, 8, SOCF_LE },
    { DCH_LOCAL_GCI_2_TYPE_0_TH_Pf, 8, 16, SOCF_LE },
    { DCH_LOCAL_GCI_EN_Pf, 1, 31, 0 },
    { DCH_LOCAL_MCI_EN_Pf, 1, 30, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_LOCAL_GCI_TYPE_0_TH_Sr_fields[] = {
    { DCH_LOCAL_GCI_0_TYPE_0_TH_Sf, 8, 0, SOCF_LE },
    { DCH_LOCAL_GCI_1_TYPE_0_TH_Sf, 8, 8, SOCF_LE },
    { DCH_LOCAL_GCI_2_TYPE_0_TH_Sf, 8, 16, SOCF_LE },
    { DCH_LOCAL_GCI_EN_Sf, 1, 31, 0 },
    { DCH_LOCAL_MCI_EN_Sf, 1, 30, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_LOCAL_GCI_TYPE_1_TH_Pr_fields[] = {
    { DCH_LOCAL_GCI_0_TYPE_1_TH_Pf, 8, 0, SOCF_LE },
    { DCH_LOCAL_GCI_1_TYPE_1_TH_Pf, 8, 8, SOCF_LE },
    { DCH_LOCAL_GCI_2_TYPE_1_TH_Pf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_LOCAL_GCI_TYPE_1_TH_Sr_fields[] = {
    { DCH_LOCAL_GCI_0_TYPE_1_TH_Sf, 8, 0, SOCF_LE },
    { DCH_LOCAL_GCI_1_TYPE_1_TH_Sf, 8, 8, SOCF_LE },
    { DCH_LOCAL_GCI_2_TYPE_1_TH_Sf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Pr_fields[] = {
    { CPU_DATA_CELL_FOA_0_Pf, 1, 0, SOCF_RO },
    { CPU_DATA_CELL_FOA_1_Pf, 1, 1, SOCF_RO },
    { MAX_IFMAFPf, 8, 4, SOCF_LE|SOCF_RO },
    { MAX_IFMBFPf, 8, 12, SOCF_LE|SOCF_RO },
    { MAX_IFMF_NUMA_Pf, 4, 20, SOCF_LE|SOCF_RO },
    { MAX_IFMF_NUMB_Pf, 4, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Sr_fields[] = {
    { CPU_DATA_CELL_FOA_0_Sf, 1, 0, SOCF_RO },
    { CPU_DATA_CELL_FOA_1_Sf, 1, 1, SOCF_RO },
    { MAX_IFMAFSf, 8, 4, SOCF_LE|SOCF_RO },
    { MAX_IFMBFSf, 8, 12, SOCF_LE|SOCF_RO },
    { MAX_IFMF_NUMA_Sf, 4, 20, SOCF_LE|SOCF_RO },
    { MAX_IFMF_NUMB_Sf, 4, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_REORD_DISCARD_COUNTER_Pr_fields[] = {
    { DCH_REORD_DESC_CNT_OPf, 1, 31, SOCF_RO },
    { DCH_REORD_DESC_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_REORD_DISCARD_COUNTER_Sr_fields[] = {
    { DCH_REORD_DESC_CNT_OSf, 1, 31, SOCF_RO },
    { DCH_REORD_DESC_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_TOTAL_CELL_CNT_Pr_fields[] = {
    { DCH_TOTAL_CELL_CNT_OPf, 1, 31, SOCF_RO },
    { DCH_TOTAL_CELL_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_TOTAL_CELL_CNT_Sr_fields[] = {
    { DCH_TOTAL_CELL_CNT_OSf, 1, 31, SOCF_RO },
    { DCH_TOTAL_CELL_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_TOTAL_OUT_CELL_CNT_Pr_fields[] = {
    { DCH_TOTAL_OUT_CELL_CNT_OPf, 1, 31, SOCF_RO },
    { DCH_TOTAL_OUT_CELL_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCH_TOTAL_OUT_CELL_CNT_Sr_fields[] = {
    { DCH_TOTAL_OUT_CELL_CNT_OSf, 1, 31, SOCF_RO },
    { DCH_TOTAL_OUT_CELL_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCMM_FLOW_CNTROL_CNTr_fields[] = {
    { DCMM_FLOW_CNTROL_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { DCMM_FLOW_CNTROL_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DCMU_FLOW_CNTROL_CNTr_fields[] = {
    { DCMU_FLOW_CNTROL_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { DCMU_FLOW_CNTROL_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DROP_LOW_PRI_CNT_Pr_fields[] = {
    { DROP_LOW_PRI_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO },
    { DROP_LOW_PRI_CNT_P_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_DROP_LOW_PRI_CNT_Sr_fields[] = {
    { DROP_LOW_PRI_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO },
    { DROP_LOW_PRI_CNT_S_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_ECC_1B_ERR_CNTr_fields[] = {
    { ECC_1B_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_ECC_2B_ERR_CNTr_fields[] = {
    { ECC_2B_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_ECC_ERR_MONITOR_MEM_MASKr_fields[] = {
    { DCHM_IFMAH_PAR_ERR_MASKf, 1, 8, 0 },
    { DCHM_IFMAL_PAR_ERR_MASKf, 1, 9, 0 },
    { DCHM_IFMBH_PAR_ERR_MASKf, 1, 10, 0 },
    { DCHM_IFMBL_PAR_ERR_MASKf, 1, 11, 0 },
    { DCHM_ITMA_1B_ERR_MASKf, 1, 12, 0 },
    { DCHM_ITMA_2B_ERR_MASKf, 1, 13, 0 },
    { DCHM_ITMA_SIZE_PAR_ERR_MASKf, 1, 18, 0 },
    { DCHM_ITMB_1B_ERR_MASKf, 1, 14, 0 },
    { DCHM_ITMB_2B_ERR_MASKf, 1, 15, 0 },
    { DCHM_ITMB_SIZE_PAR_ERR_MASKf, 1, 19, 0 },
    { DCHU_IFMAH_PAR_ERR_MASKf, 1, 0, 0 },
    { DCHU_IFMAL_PAR_ERR_MASKf, 1, 1, 0 },
    { DCHU_IFMBH_PAR_ERR_MASKf, 1, 2, 0 },
    { DCHU_IFMBL_PAR_ERR_MASKf, 1, 3, 0 },
    { DCHU_ITMA_1B_ERR_MASKf, 1, 4, 0 },
    { DCHU_ITMA_2B_ERR_MASKf, 1, 5, 0 },
    { DCHU_ITMA_SIZE_PAR_ERR_MASKf, 1, 16, 0 },
    { DCHU_ITMB_1B_ERR_MASKf, 1, 6, 0 },
    { DCHU_ITMB_2B_ERR_MASKf, 1, 7, 0 },
    { DCHU_ITMB_SIZE_PAR_ERR_MASKf, 1, 17, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_ERROR_FILTERr_fields[] = {
    { ERROR_FILTERf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_ERROR_FILTER_CNT_Pr_fields[] = {
    { ERROR_FILTER_CNT_AOPf, 1, 15, SOCF_RO },
    { ERROR_FILTER_CNT_APf, 15, 0, SOCF_LE|SOCF_RO },
    { ERROR_FILTER_CNT_BOPf, 1, 31, SOCF_RO },
    { ERROR_FILTER_CNT_BPf, 15, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_ERROR_FILTER_CNT_Sr_fields[] = {
    { ERROR_FILTER_CNT_AOSf, 1, 15, SOCF_RO },
    { ERROR_FILTER_CNT_ASf, 15, 0, SOCF_LE|SOCF_RO },
    { ERROR_FILTER_CNT_BOSf, 1, 31, SOCF_RO },
    { ERROR_FILTER_CNT_BSf, 15, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_ERROR_FILTER_MASKr_fields[] = {
    { ERROR_FILTER_MASKf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_ERROR_FILTER_MASK_ENr_fields[] = {
    { ERROR_FILTER_CNT_ONLYf, 1, 1, 0 },
    { ERROR_FILTER_MASK_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_ERROR_INITIATION_DATAr_fields[] = {
    { CRC_ERR_WRf, 1, 1, SOCF_RO },
    { ERR_WRf, 1, 0, SOCF_RO },
    { PAR_ERR_WRf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
soc_field_info_t soc_DCH_FE_1600_B_0_ENABLERSr_fields[] = {
    { FIELD_2_31f, 30, 2, SOCF_LE },
    { PETRA_A_SYS_FIX_ENABLEf, 1, 0, 0 },
    { PETRA_TDM_OVER_PRIMARY_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_FIFO_DISCARD_COUNTER_Pr_fields[] = {
    { DCH_DESC_CNT_OPf, 1, 31, SOCF_RO },
    { DCH_DESC_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_FIFO_DISCARD_COUNTER_Sr_fields[] = {
    { DCH_DESC_CNT_OSf, 1, 31, SOCF_RO },
    { DCH_DESC_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_FILTER_MATCH_INPUT_LINKr_fields[] = {
    { CRC_MTCH_ONf, 1, 7, 0 },
    { DATA_MTCH_ONf, 1, 8, 0 },
    { PC_MTCH_LINKf, 5, 0, SOCF_LE },
    { PC_MTCH_LINK_ONf, 1, 6, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_GEN_ERR_MEMr_fields[] = {
    { DCHM_DATA_CRC_ERR_GEN_Af, 1, 23, 0 },
    { DCHM_DATA_CRC_ERR_GEN_Bf, 1, 27, 0 },
    { DCHM_IFMAH_PAR_ERR_GENf, 1, 8, 0 },
    { DCHM_IFMAL_PAR_ERR_GENf, 1, 9, 0 },
    { DCHM_IFMBH_PAR_ERR_GENf, 1, 10, 0 },
    { DCHM_IFMBL_PAR_ERR_GENf, 1, 11, 0 },
    { DCHM_ITMA_1B_ERR_GENf, 1, 12, 0 },
    { DCHM_ITMA_2B_ERR_GENf, 1, 13, 0 },
    { DCHM_ITMA_SIZE_PAR_ERR_GENf, 1, 18, 0 },
    { DCHM_ITMB_1B_ERR_GENf, 1, 14, 0 },
    { DCHM_ITMB_2B_ERR_GENf, 1, 15, 0 },
    { DCHM_ITMB_SIZE_PAR_ERR_GENf, 1, 19, 0 },
    { DCHM_TAG_PAR_ERR_GEN_Af, 1, 22, 0 },
    { DCHM_TAG_PAR_ERR_GEN_Bf, 1, 26, 0 },
    { DCHU_DATA_CRC_ERR_GEN_Af, 1, 21, 0 },
    { DCHU_DATA_CRC_ERR_GEN_Bf, 1, 25, 0 },
    { DCHU_IFMAH_PAR_ERR_GENf, 1, 0, 0 },
    { DCHU_IFMAL_PAR_ERR_GENf, 1, 1, 0 },
    { DCHU_IFMBH_PAR_ERR_GENf, 1, 2, 0 },
    { DCHU_IFMBL_PAR_ERR_GENf, 1, 3, 0 },
    { DCHU_ITMA_1B_ERR_GENf, 1, 4, 0 },
    { DCHU_ITMA_2B_ERR_GENf, 1, 5, 0 },
    { DCHU_ITMA_SIZE_PAR_ERR_GENf, 1, 16, 0 },
    { DCHU_ITMB_1B_ERR_GENf, 1, 6, 0 },
    { DCHU_ITMB_2B_ERR_GENf, 1, 7, 0 },
    { DCHU_ITMB_SIZE_PAR_ERR_GENf, 1, 17, 0 },
    { DCHU_TAG_PAR_ERR_GEN_Af, 1, 20, 0 },
    { DCHU_TAG_PAR_ERR_GEN_Bf, 1, 24, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
soc_field_info_t soc_DCH_INTERRUPT_MASK_REGISTERr_fields[] = {
    { ALTO_P_INT_MASKf, 1, 6, 0 },
    { CPUDATACELLFNE_A_0_P_INT_MASKf, 1, 4, 0 },
    { CPUDATACELLFNE_A_1_P_INT_MASKf, 1, 5, 0 },
    { DC_HUDESCCNTO_A_INT_MASKf, 1, 0, 0 },
    { DC_HU_UN_EXP_CELL_P_INT_MASKf, 1, 1, 0 },
    { DRPA_LINK_ACTV_ERR_P_INT_MASKf, 1, 8, 0 },
    { DRPB_LINK_ACTV_ERR_P_INT_MASKf, 1, 9, 0 },
    { ERROR_FILTER_P_INT_MASKf, 1, 10, 0 },
    { IFMAFO_P_INT_MASKf, 1, 2, 0 },
    { IFMBFO_P_INT_MASKf, 1, 3, 0 },
    { INT_REG_1_INT_MASKf, 1, 11, 0 },
    { INT_REG_2_INT_MASKf, 1, 12, 0 },
    { LINK_OTCR_DROP_INT_MASKf, 1, 13, 0 },
    { UNREACH_DEST_EV_P_INT_MASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_INTERRUPT_MASK_REGISTER_1r_fields[] = {
    { ALTO_S_INT_MASKf, 1, 6, 0 },
    { CPUDATACELLFNE_A_0_S_INT_MASKf, 1, 4, 0 },
    { CPUDATACELLFNE_A_1_S_INT_MASKf, 1, 5, 0 },
    { DC_HMDESCCNTO_A_INT_MASKf, 1, 0, 0 },
    { DC_HM_UN_EXP_CELL_S_INT_MASKf, 1, 1, 0 },
    { DRPA_LINK_ACTV_ERR_S_INT_MASKf, 1, 8, 0 },
    { DRPB_LINK_ACTV_ERR_S_INT_MASKf, 1, 9, 0 },
    { ERROR_FILTER_S_INT_MASKf, 1, 10, 0 },
    { IFMAFO_S_INT_MASKf, 1, 2, 0 },
    { IFMBFO_S_INT_MASKf, 1, 3, 0 },
    { OUT_OF_SYNC_INT_P_MASKf, 1, 11, 0 },
    { OUT_OF_SYNC_INT_S_MASKf, 1, 12, 0 },
    { UNREACH_DEST_EV_S_INT_MASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_INTERRUPT_MASK_REGISTER_2r_fields[] = {
    { ECC_1B_ERR_INT_MASKf, 1, 0, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 1, 0 },
    { PARITY_ERR_INT_MASKf, 1, 2, 0 }
};

#endif
#if defined(BCM_88754_A0)
soc_field_info_t soc_DCH_INTERRUPT_MASK_REGISTER_BCM88754_A0r_fields[] = {
    { ALTO_P_INT_MASKf, 1, 6, 0 },
    { CELL_TYPE_ERR_INT_MASKf, 1, 14, 0 },
    { CPUDATACELLFNE_A_0_P_INT_MASKf, 1, 4, 0 },
    { CPUDATACELLFNE_A_1_P_INT_MASKf, 1, 5, 0 },
    { DCH_PN_EXP_ERROR_2_INT_MASKf, 1, 15, 0 },
    { DCH_SN_EXP_ERROR_2_INT_MASKf, 1, 16, 0 },
    { DC_HUDESCCNTO_A_INT_MASKf, 1, 0, 0 },
    { DC_HU_UN_EXP_CELL_P_INT_MASKf, 1, 1, 0 },
    { DRPA_LINK_ACTV_ERR_P_INT_MASKf, 1, 8, 0 },
    { DRPB_LINK_ACTV_ERR_P_INT_MASKf, 1, 9, 0 },
    { ERROR_FILTER_P_INT_MASKf, 1, 10, 0 },
    { IFMAFO_P_INT_MASKf, 1, 2, 0 },
    { IFMBFO_P_INT_MASKf, 1, 3, 0 },
    { INT_REG_1_INT_MASKf, 1, 11, 0 },
    { INT_REG_2_INT_MASKf, 1, 12, 0 },
    { LINK_OTCR_DROP_INT_MASKf, 1, 13, 0 },
    { UNREACH_DEST_EV_P_INT_MASKf, 1, 7, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
soc_field_info_t soc_DCH_INTERRUPT_REGISTERr_fields[] = {
    { ALTO_P_INTf, 1, 6, SOCF_RO },
    { CPUDATACELLFNE_A_0_P_INTf, 1, 4, SOCF_RO },
    { CPUDATACELLFNE_A_1_P_INTf, 1, 5, SOCF_RO },
    { DCH_PDESCCNTOf, 1, 0, SOCF_RO },
    { DCH_UN_EXP_CELL_Pf, 1, 1, SOCF_RO },
    { DCH_UN_EXP_ERRORf, 1, 13, SOCF_RO },
    { DRPA_LINK_ACTV_ERR_P_INTf, 1, 8, SOCF_RO },
    { DRPB_LINK_ACTV_ERR_P_INTf, 1, 9, SOCF_RO },
    { ERROR_FILTER_P_INTf, 1, 10, SOCF_RO },
    { IFMAFO_P_INTf, 1, 2, SOCF_RO },
    { IFMBFO_P_INTf, 1, 3, SOCF_RO },
    { INT_REG_1_INTf, 1, 11, SOCF_RO },
    { INT_REG_2_INTf, 1, 12, SOCF_RO },
    { UNREACH_DEST_EV_P_INTf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_INTERRUPT_REGISTER_1r_fields[] = {
    { ALTO_S_INTf, 1, 6, SOCF_RO },
    { CPUDATACELLFNE_A_0_S_INTf, 1, 4, SOCF_RO },
    { CPUDATACELLFNE_A_1_S_INTf, 1, 5, SOCF_RO },
    { DCH_SDESCCNTOf, 1, 0, SOCF_RO },
    { DCH_UN_EXP_CELL_Sf, 1, 1, SOCF_RO },
    { DRPA_LINK_ACTV_ERR_S_INTf, 1, 8, SOCF_RO },
    { DRPB_LINK_ACTV_ERR_S_INTf, 1, 9, SOCF_RO },
    { ERROR_FILTER_S_INTf, 1, 10, SOCF_RO },
    { IFMAFO_S_INTf, 1, 2, SOCF_RO },
    { IFMBFO_S_INTf, 1, 3, SOCF_RO },
    { OUT_OF_SYNC_INT_Pf, 1, 11, SOCF_RO },
    { OUT_OF_SYNC_INT_Sf, 1, 12, SOCF_RO },
    { UNREACH_DEST_EV_S_INTf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_INTERRUPT_REGISTER_2r_fields[] = {
    { ECC_1B_ERR_INTf, 1, 0, SOCF_RO },
    { ECC_2B_ERR_INTf, 1, 1, SOCF_RO },
    { PARITY_ERR_INTf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_88754_A0)
soc_field_info_t soc_DCH_INTERRUPT_REGISTER_BCM88754_A0r_fields[] = {
    { ALTO_P_INTf, 1, 6, SOCF_RO },
    { CELL_TYPE_ERR_INTf, 1, 14, SOCF_RO },
    { CPUDATACELLFNE_A_0_P_INTf, 1, 4, SOCF_RO },
    { CPUDATACELLFNE_A_1_P_INTf, 1, 5, SOCF_RO },
    { DCH_PDESCCNTOf, 1, 0, SOCF_RO },
    { DCH_PN_EXP_ERROR_2f, 1, 15, SOCF_RO },
    { DCH_SN_EXP_ERROR_2f, 1, 16, SOCF_RO },
    { DCH_UN_EXP_CELL_Pf, 1, 1, SOCF_RO },
    { DCH_UN_EXP_ERRORf, 1, 13, SOCF_RO },
    { DRPA_LINK_ACTV_ERR_P_INTf, 1, 8, SOCF_RO },
    { DRPB_LINK_ACTV_ERR_P_INTf, 1, 9, SOCF_RO },
    { ERROR_FILTER_P_INTf, 1, 10, SOCF_RO },
    { IFMAFO_P_INTf, 1, 2, SOCF_RO },
    { IFMBFO_P_INTf, 1, 3, SOCF_RO },
    { INT_REG_1_INTf, 1, 11, SOCF_RO },
    { INT_REG_2_INTf, 1, 12, SOCF_RO },
    { UNREACH_DEST_EV_P_INTf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Pr_fields[] = {
    { LNK_LVL_FC_BMP_Pf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Sr_fields[] = {
    { LNK_LVL_FC_BMP_Sf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_LINK_LEVEL_FLOW_CONTROL_Pr_fields[] = {
    { FIELD_31_31f, 1, 31, 0 },
    { IFM_ALL_FULL_TH_Pf, 8, 16, SOCF_LE },
    { LNK_LVL_FC_TH_0_Pf, 8, 0, SOCF_LE },
    { LNK_LVL_FC_TH_1_Pf, 8, 8, SOCF_LE },
    { LOW_PRI_CELL_DROP_TH_Pf, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_LINK_LEVEL_FLOW_CONTROL_Sr_fields[] = {
    { FIELD_31_31f, 1, 31, 0 },
    { IFM_ALL_FULL_TH_Sf, 8, 16, SOCF_LE },
    { LNK_LVL_FC_TH_0_Sf, 8, 0, SOCF_LE },
    { LNK_LVL_FC_TH_1_Sf, 8, 8, SOCF_LE },
    { LOW_PRI_CELL_DROP_TH_Sf, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_LINK_UP_STATUS_FROM_DCHPr_fields[] = {
    { DCH_LINK_UP_Pf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_LINK_UP_STATUS_FROM_DCHSr_fields[] = {
    { DCH_LINK_UP_Sf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_LOW_PR_MUL_0r_fields[] = {
    { LOW_PR_MUL_QUE_LOWf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_LOW_PR_MUL_1r_fields[] = {
    { LOW_PR_MUL_QUE_HIGHf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_MID_PR_MUL_0r_fields[] = {
    { MID_PR_MUL_QUE_LOWf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_MID_PR_MUL_1r_fields[] = {
    { MID_PR_MUL_QUE_HIGHf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PARITY_ERR_CNTr_fields[] = {
    { PARITY_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { PARITY_ERR_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PETRA_BMPr_fields[] = {
    { PETRA_BMPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PETRA_PIPE_BMPr_fields[] = {
    { PETRA_PIPE_BMPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PROGRAMMABLE_CELLS_COUNTER_Pr_fields[] = {
    { PRG_CELL_CNT_AOPf, 1, 15, SOCF_RO },
    { PRG_CELL_CNT_APf, 15, 0, SOCF_LE|SOCF_RO },
    { PRG_CELL_CNT_BOPf, 1, 31, SOCF_RO },
    { PRG_CELL_CNT_BPf, 15, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PROGRAMMABLE_CELLS_COUNTER_Sr_fields[] = {
    { PRG_CELL_CNT_AOSf, 1, 15, SOCF_RO },
    { PRG_CELL_CNT_ASf, 15, 0, SOCF_LE|SOCF_RO },
    { PRG_CELL_CNT_BOSf, 1, 31, SOCF_RO },
    { PRG_CELL_CNT_BSf, 15, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_0r_fields[] = {
    { PC_MTCH_LB_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_1r_fields[] = {
    { PC_MTCH_LB_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_2r_fields[] = {
    { PC_MTCH_LB_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_fields[] = {
    { PC_MTCH_MSK_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1r_fields[] = {
    { PC_MTCH_MSK_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_2r_fields[] = {
    { PC_MTCH_MSK_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_0055r_fields[] = {
    { FIELD_0_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_0058r_fields[] = {
    { FIELD_0_25f, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_0060r_fields[] = {
    { DCH_MTCH_ACTf, 2, 29, SOCF_LE },
    { DCH_MTCH_LOGICNOTf, 1, 31, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_21_24f, 4, 21, SOCF_LE },
    { FIELD_25_25f, 1, 25, 0 },
    { FIELD_26_26f, 1, 26, 0 },
    { FIELD_27_27f, 1, 27, 0 },
    { FIELD_28_28f, 1, 28, 0 },
    { FIELD_2_20f, 19, 2, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
soc_field_info_t soc_DCH_REG_0061r_fields[] = {
    { FIELD_0_7f, 8, 0, SOCF_LE },
    { FIELD_17_17f, 1, 17, 0 },
    { FIELD_23_23f, 1, 23, 0 },
    { FIELD_27_27f, 1, 27, 0 },
    { FIELD_28_28f, 1, 28, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { LOW_PR_DROP_EN_Pf, 3, 11, SOCF_LE },
    { LOW_PR_DROP_EN_Sf, 3, 14, SOCF_LE },
    { PETRA_PIPE_BMP_ENf, 1, 24, 0 },
    { PETRA_PIPE_TDM_PRIf, 2, 25, SOCF_LE },
    { PETRA_TDM_PRIf, 2, 20, SOCF_LE },
    { PETRA_UNI_PRIf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_0062r_fields[] = {
    { FIELD_0_20f, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_0063r_fields[] = {
    { FIELD_0_18f, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_0091r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_4_22f, 19, 4, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_0094r_fields[] = {
    { FIELD_0_18f, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_005Ar_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_20_28f, 9, 20, SOCF_LE },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_5_5f, 1, 5, 0 },
    { FIELD_6_6f, 1, 6, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_10f, 2, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_B0)
soc_field_info_t soc_DCH_REG_005A_BCM88750_B0r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_20_28f, 9, 20, SOCF_LE },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_5_5f, 1, 5, 0 },
    { FIELD_6_6f, 1, 6, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_10f, 2, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_005Br_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { FIELD_3_3f, 1, 3, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_005Cr_fields[] = {
    { REG_005Cf, 1, 0, 0 }
};

#endif
#if defined(BCM_88754_A0)
soc_field_info_t soc_DCH_REG_0061_BCM88754_A0r_fields[] = {
    { ALDWP_EXTf, 2, 29, SOCF_LE },
    { FIELD_0_7f, 8, 0, SOCF_LE },
    { FIELD_17_17f, 1, 17, 0 },
    { FIELD_23_23f, 1, 23, 0 },
    { FIELD_27_27f, 1, 27, 0 },
    { FIELD_28_28f, 1, 28, 0 },
    { FIELD_31_31f, 1, 31, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { LOW_PR_DROP_EN_Pf, 3, 11, SOCF_LE },
    { LOW_PR_DROP_EN_Sf, 3, 14, SOCF_LE },
    { PETRA_PIPE_BMP_ENf, 1, 24, 0 },
    { PETRA_PIPE_TDM_PRIf, 2, 25, SOCF_LE },
    { PETRA_TDM_PRIf, 2, 20, SOCF_LE },
    { PETRA_UNI_PRIf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCH_RESERVED_SPARE_0r_fields[] = {
    { DCH_RESERVED_SPARE_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCH_RESERVED_SPARE_1r_fields[] = {
    { DCH_RESERVED_SPARE_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCH_RESERVED_SPARE_2r_fields[] = {
    { DCH_RESERVED_SPARE_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCH_RESERVED_SPARE_3r_fields[] = {
    { DCH_RESERVED_SPARE_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_STAT_ROUT_TBL_0r_fields[] = {
    { STAT_ROUT_TBL_0f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_STAT_ROUT_TBL_1r_fields[] = {
    { STAT_ROUT_TBL_1f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_STAT_ROUT_TBL_2r_fields[] = {
    { STAT_ROUT_TBL_2f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_STAT_ROUT_TBL_3r_fields[] = {
    { STAT_ROUT_TBL_3f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_STAT_ROUT_TBL_4r_fields[] = {
    { STAT_ROUT_TBL_4f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_STAT_ROUT_TBL_5r_fields[] = {
    { STAT_ROUT_TBL_5f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_STAT_ROUT_TBL_6r_fields[] = {
    { STAT_ROUT_TBL_6f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_STAT_ROUT_TBL_7r_fields[] = {
    { STAT_ROUT_TBL_7f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCH_UN_EXP_DISC_CNT_2_Pr_fields[] = {
    { DCH_UN_EXP_DISC_CNT_2_Pf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DCH_UN_EXP_DISC_CNT_2_POf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCH_UN_EXP_DISC_CNT_3_Pr_fields[] = {
    { DCH_UN_EXP_DISC_CNT_3_Pf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DCH_UN_EXP_DISC_CNT_3_POf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCH_UN_EXP_DISC_CNT_Pr_fields[] = {
    { DCH_UN_EXP_DISC_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DCH_UN_EXP_DISC_CNT_POf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_UN_REACH_DEST_0_Pr_fields[] = {
    { UNREACH_DEST_CNT_OPf, 1, 15, SOCF_RO },
    { UNREACH_DEST_CNT_Pf, 15, 0, SOCF_LE|SOCF_RO },
    { UNREACH_DEST_Pf, 21, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCH_UN_REACH_DEST_0_Sr_fields[] = {
    { UNREACH_DEST_CNT_OSf, 1, 15, SOCF_RO },
    { UNREACH_DEST_CNT_Sf, 15, 0, SOCF_LE|SOCF_RO },
    { UNREACH_DEST_Sf, 21, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CCP_0_DSCRD_CNTr_fields[] = {
    { CCP_0_CHF_DSCRD_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { CCP_0_CHF_DSCRD_CNT_OVFf, 1, 15, SOCF_RO },
    { CCP_0_CLF_DSCRD_CNTf, 15, 16, SOCF_LE|SOCF_RO },
    { CCP_0_CLF_DSCRD_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CCP_0_ILLEGAL_CELLS_DATAr_fields[] = {
    { CCP_0_ILLCELL_INPUT_LINKf, 4, 12, SOCF_LE|SOCF_RO },
    { CCP_0_ILLCELL_SOURCE_IDf, 11, 0, SOCF_LE|SOCF_RO },
    { CCP_0_ILLCELL_TYPEf, 3, 16, SOCF_LE|SOCF_RO },
    { CCP_0_ILLCELL_VALIDf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CCP_0_PROGRAMMABLE_CELLS_COUNTERr_fields[] = {
    { CCP_0_PRG_CELL_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CCP_0_PRG_CELL_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CCP_1_DSCRD_CNTr_fields[] = {
    { CCP_1_CHF_DSCRD_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { CCP_1_CHF_DSCRD_CNT_OVFf, 1, 15, SOCF_RO },
    { CCP_1_CLF_DSCRD_CNTf, 15, 16, SOCF_LE|SOCF_RO },
    { CCP_1_CLF_DSCRD_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CCP_1_ILLEGAL_CELLS_DATAr_fields[] = {
    { CCP_1_ILLCELL_INPUT_LINKf, 4, 12, SOCF_LE|SOCF_RO },
    { CCP_1_ILLCELL_SOURCE_IDf, 11, 0, SOCF_LE|SOCF_RO },
    { CCP_1_ILLCELL_TYPEf, 3, 16, SOCF_LE|SOCF_RO },
    { CCP_1_ILLCELL_VALIDf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CCP_1_PROGRAMMABLE_CELLS_COUNTERr_fields[] = {
    { CCP_1_PRG_CELL_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CCP_1_PRG_CELL_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CCP_CONFIGURATIONSr_fields[] = {
    { DISABLE_CTRL_CELL_INPUTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CCP_FIFOS_WATER_MARKr_fields[] = {
    { FIELD_0_4f, 5, 0, SOCF_LE|SOCF_RO },
    { FIELD_16_20f, 5, 16, SOCF_LE|SOCF_RO },
    { FIELD_24_30f, 7, 24, SOCF_LE|SOCF_RO },
    { FIELD_8_14f, 7, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINKS_EVENTSr_fields[] = {
    { CNCTVTY_LNK_EVTSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_0r_fields[] = {
    { CNCTVTY_LNK_0f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_1r_fields[] = {
    { CNCTVTY_LNK_1f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_2r_fields[] = {
    { CNCTVTY_LNK_2f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_3r_fields[] = {
    { CNCTVTY_LNK_3f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_4r_fields[] = {
    { CNCTVTY_LNK_4f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_5r_fields[] = {
    { CNCTVTY_LNK_5f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_6r_fields[] = {
    { CNCTVTY_LNK_6f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_7r_fields[] = {
    { CNCTVTY_LNK_7f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_8r_fields[] = {
    { CNCTVTY_LNK_8f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_9r_fields[] = {
    { CNCTVTY_LNK_9f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_10r_fields[] = {
    { CNCTVTY_LNK_10f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_11r_fields[] = {
    { CNCTVTY_LNK_11f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_12r_fields[] = {
    { CNCTVTY_LNK_12f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_13r_fields[] = {
    { CNCTVTY_LNK_13f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_14r_fields[] = {
    { CNCTVTY_LNK_14f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_15r_fields[] = {
    { CNCTVTY_LNK_15f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_16r_fields[] = {
    { CNCTVTY_LNK_16f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_17r_fields[] = {
    { CNCTVTY_LNK_17f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_18r_fields[] = {
    { CNCTVTY_LNK_18f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_19r_fields[] = {
    { CNCTVTY_LNK_19f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_20r_fields[] = {
    { CNCTVTY_LNK_20f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_21r_fields[] = {
    { CNCTVTY_LNK_21f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_22r_fields[] = {
    { CNCTVTY_LNK_22f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_23r_fields[] = {
    { CNCTVTY_LNK_23f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_24r_fields[] = {
    { CNCTVTY_LNK_24f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_25r_fields[] = {
    { CNCTVTY_LNK_25f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_26r_fields[] = {
    { CNCTVTY_LNK_26f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_27r_fields[] = {
    { CNCTVTY_LNK_27f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_28r_fields[] = {
    { CNCTVTY_LNK_28f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_29r_fields[] = {
    { CNCTVTY_LNK_29f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_30r_fields[] = {
    { CNCTVTY_LNK_30f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CONNECTIVITY_LINK_31r_fields[] = {
    { CNCTVTY_LNK_31f, 23, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CPU_DATA_CELL_0r_fields[] = {
    { CPU_DATA_CELL_0f, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CPU_DATA_CELL_1r_fields[] = {
    { CPU_DATA_CELL_1f, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CPU_DATA_CELL_2r_fields[] = {
    { CPU_DATA_CELL_2f, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CPU_DATA_CELL_3r_fields[] = {
    { CPU_DATA_CELL_3f, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_CPU_DATA_CELL_4r_fields[] = {
    { CPU_DATA_CELL_4f, 88, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DATA_CRC_ERR_CNTr_fields[] = {
    { DATA_CRC_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { DATA_CRC_ERR_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_DROPPED_P_0_CNT_Pr_fields[] = {
    { DCL_DROPED_P_0_CNT_OPf, 1, 31, SOCF_RO },
    { DCL_DROPED_P_0_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_DROPPED_P_0_CNT_Sr_fields[] = {
    { DCL_DROPED_P_0_CNT_OSf, 1, 31, SOCF_RO },
    { DCL_DROPED_P_0_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_DROPPED_P_1_CNT_Pr_fields[] = {
    { DCL_DROPED_P_1_CNT_OPf, 1, 31, SOCF_RO },
    { DCL_DROPED_P_1_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_DROPPED_P_1_CNT_Sr_fields[] = {
    { DCL_DROPED_P_1_CNT_OSf, 1, 31, SOCF_RO },
    { DCL_DROPED_P_1_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_DROPPED_P_2_CNT_Pr_fields[] = {
    { DCL_DROPED_P_2_CNT_OPf, 1, 31, SOCF_RO },
    { DCL_DROPED_P_2_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_DROPPED_P_2_CNT_Sr_fields[] = {
    { DCL_DROPED_P_2_CNT_OSf, 1, 31, SOCF_RO },
    { DCL_DROPED_P_2_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_DROPPED_P_3_CNT_Pr_fields[] = {
    { DCL_DROPED_P_3_CNT_OPf, 1, 31, SOCF_RO },
    { DCL_DROPED_P_3_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_DROPPED_P_3_CNT_Sr_fields[] = {
    { DCL_DROPED_P_3_CNT_OSf, 1, 31, SOCF_RO },
    { DCL_DROPED_P_3_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_ENABLERS_REGISTERr_fields[] = {
    { DROP_EN_IF_OUT_OF_SYNCf, 1, 14, 0 },
    { LLFC_RATE_LINK_NUMf, 5, 20, SOCF_LE },
    { LOW_PR_DROP_EN_Pf, 4, 0, SOCF_LE },
    { LOW_PR_DROP_EN_Sf, 4, 4, SOCF_LE },
    { PETRA_PIPE_TDM_PRIf, 2, 12, SOCF_LE },
    { RCI_TRANS_MODEf, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_LLFC_THr_fields[] = {
    { DCLM_LLFC_TH_TYPE_0f, 9, 18, SOCF_LE },
    { DCLM_LLFC_TH_TYPE_1f, 9, 27, SOCF_LE },
    { DCLU_LLFC_TH_TYPE_0f, 9, 0, SOCF_LE },
    { DCLU_LLFC_TH_TYPE_1f, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_TOTAL_IN_CELL_CNT_Pr_fields[] = {
    { DCL_TOTAL_IN_CELL_CNT_OPf, 1, 31, SOCF_RO },
    { DCL_TOTAL_IN_CELL_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_TOTAL_IN_CELL_CNT_Sr_fields[] = {
    { DCL_TOTAL_IN_CELL_CNT_OSf, 1, 31, SOCF_RO },
    { DCL_TOTAL_IN_CELL_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_TOTAL_IN_WORD_CNT_Pr_fields[] = {
    { DCL_TOTAL_IN_WORD_CNT_OPf, 1, 31, SOCF_RO },
    { DCL_TOTAL_IN_WORD_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_TOTAL_IN_WORD_CNT_Sr_fields[] = {
    { DCL_TOTAL_IN_WORD_CNT_OSf, 1, 31, SOCF_RO },
    { DCL_TOTAL_IN_WORD_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_TOTAL_OUT_CELL_CNT_Pr_fields[] = {
    { DCL_TOTAL_OUT_CELL_CNT_OPf, 1, 31, SOCF_RO },
    { DCL_TOTAL_OUT_CELL_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_TOTAL_OUT_CELL_CNT_Sr_fields[] = {
    { DCL_TOTAL_OUT_CELL_CNT_OSf, 1, 31, SOCF_RO },
    { DCL_TOTAL_OUT_CELL_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_TOTAL_OUT_WORD_CNT_Pr_fields[] = {
    { DCL_TOTAL_OUT_WORD_CNT_OPf, 1, 31, SOCF_RO },
    { DCL_TOTAL_OUT_WORD_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_DCL_TOTAL_OUT_WORD_CNT_Sr_fields[] = {
    { DCL_TOTAL_OUT_WORD_CNT_OSf, 1, 31, SOCF_RO },
    { DCL_TOTAL_OUT_WORD_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_ECC_ERR_MONITOR_MEM_MASKr_fields[] = {
    { CHF_0_ECC_1B_ERR_MASKf, 1, 8, 0 },
    { CHF_0_ECC_2B_ERR_MASKf, 1, 9, 0 },
    { CHF_1_ECC_1B_ERR_MASKf, 1, 12, 0 },
    { CHF_1_ECC_2B_ERR_MASKf, 1, 13, 0 },
    { CLF_0_ECC_1B_ERR_MASKf, 1, 10, 0 },
    { CLF_0_ECC_2B_ERR_MASKf, 1, 11, 0 },
    { CLF_1_ECC_1B_ERR_MASKf, 1, 14, 0 },
    { CLF_1_ECC_2B_ERR_MASKf, 1, 15, 0 },
    { DCLM_A_MEM_H_1B_ERR_MASKf, 1, 24, 0 },
    { DCLM_A_MEM_H_2B_ERR_MASKf, 1, 25, 0 },
    { DCLM_A_MEM_L_1B_ERR_MASKf, 1, 26, 0 },
    { DCLM_A_MEM_L_2B_ERR_MASKf, 1, 27, 0 },
    { DCLM_B_MEM_H_1B_ERR_MASKf, 1, 28, 0 },
    { DCLM_B_MEM_H_2B_ERR_MASKf, 1, 29, 0 },
    { DCLM_B_MEM_L_1B_ERR_MASKf, 1, 30, 0 },
    { DCLM_B_MEM_L_2B_ERR_MASKf, 1, 31, 0 },
    { DCLU_A_MEM_H_1B_ERR_MASKf, 1, 16, 0 },
    { DCLU_A_MEM_H_2B_ERR_MASKf, 1, 17, 0 },
    { DCLU_A_MEM_L_1B_ERR_MASKf, 1, 18, 0 },
    { DCLU_A_MEM_L_2B_ERR_MASKf, 1, 19, 0 },
    { DCLU_B_MEM_H_1B_ERR_MASKf, 1, 20, 0 },
    { DCLU_B_MEM_H_2B_ERR_MASKf, 1, 21, 0 },
    { DCLU_B_MEM_L_1B_ERR_MASKf, 1, 22, 0 },
    { DCLU_B_MEM_L_2B_ERR_MASKf, 1, 23, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_GEN_ERR_MEMr_fields[] = {
    { CHF_0_ECC_1B_ERR_GENf, 1, 8, 0 },
    { CHF_0_ECC_2B_ERR_GENf, 1, 9, 0 },
    { CHF_1_ECC_1B_ERR_GENf, 1, 12, 0 },
    { CHF_1_ECC_2B_ERR_GENf, 1, 13, 0 },
    { CLF_0_ECC_1B_ERR_GENf, 1, 10, 0 },
    { CLF_0_ECC_2B_ERR_GENf, 1, 11, 0 },
    { CLF_1_ECC_1B_ERR_GENf, 1, 14, 0 },
    { CLF_1_ECC_2B_ERR_GENf, 1, 15, 0 },
    { DCLM_A_MEM_H_1B_ERR_GENf, 1, 24, 0 },
    { DCLM_A_MEM_H_2B_ERR_GENf, 1, 25, 0 },
    { DCLM_A_MEM_L_1B_ERR_GENf, 1, 26, 0 },
    { DCLM_A_MEM_L_2B_ERR_GENf, 1, 27, 0 },
    { DCLM_B_MEM_H_1B_ERR_GENf, 1, 28, 0 },
    { DCLM_B_MEM_H_2B_ERR_GENf, 1, 29, 0 },
    { DCLM_B_MEM_L_1B_ERR_GENf, 1, 30, 0 },
    { DCLM_B_MEM_L_2B_ERR_GENf, 1, 31, 0 },
    { DCLU_A_MEM_H_1B_ERR_GENf, 1, 16, 0 },
    { DCLU_A_MEM_H_2B_ERR_GENf, 1, 17, 0 },
    { DCLU_A_MEM_L_1B_ERR_GENf, 1, 18, 0 },
    { DCLU_A_MEM_L_2B_ERR_GENf, 1, 19, 0 },
    { DCLU_B_MEM_H_1B_ERR_GENf, 1, 20, 0 },
    { DCLU_B_MEM_H_2B_ERR_GENf, 1, 21, 0 },
    { DCLU_B_MEM_L_1B_ERR_GENf, 1, 22, 0 },
    { DCLU_B_MEM_L_2B_ERR_GENf, 1, 23, 0 }
};

#endif
#if defined(BCM_88750_A0)
soc_field_info_t soc_DCL_INTERRUPT_MASK_REGISTERr_fields[] = {
    { CCP_0_CHF_OVF_INT_MASKf, 1, 4, 0 },
    { CCP_0_CLF_OVF_INT_MASKf, 1, 5, 0 },
    { CCP_0_ILL_CELL_INT_MASKf, 1, 2, 0 },
    { CCP_0_SRC_DV_CNG_LINK_INT_MASKf, 1, 0, 0 },
    { CCP_1_CHF_OVF_INT_MASKf, 1, 6, 0 },
    { CCP_1_CLF_OVF_INT_MASKf, 1, 7, 0 },
    { CCP_1_ILL_CELL_INT_MASKf, 1, 3, 0 },
    { CCP_1_SRC_DV_CNG_LINK_INT_MASKf, 1, 1, 0 },
    { DCLM_LLFC_INT_MASKf, 1, 18, 0 },
    { DCLM_TAG_PAR_ERR_INT_MASKf, 1, 9, 0 },
    { DCLU_LLFC_INT_MASKf, 1, 17, 0 },
    { DCLU_TAG_PAR_ERR_INT_MASKf, 1, 8, 0 },
    { DRP_IP_P_INT_MASKf, 1, 15, 0 },
    { DRP_IP_S_INT_MASKf, 1, 16, 0 },
    { ECC_1B_ERR_INT_MASKf, 1, 12, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 13, 0 },
    { MACA_DATA_CRC_ERR_INT_MASKf, 1, 10, 0 },
    { MACB_DATA_CRC_ERR_INT_MASKf, 1, 11, 0 },
    { OUT_OF_SYNC_INT_MASKf, 1, 19, 0 },
    { PARITY_ERR_INT_MASKf, 1, 14, 0 }
};

#endif
#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
soc_field_info_t soc_DCL_INTERRUPT_MASK_REGISTER_BCM88750_B0r_fields[] = {
    { CCP_0_CHF_OVF_INT_MASKf, 1, 4, 0 },
    { CCP_0_CLF_OVF_INT_MASKf, 1, 5, 0 },
    { CCP_0_ILL_CELL_INT_MASKf, 1, 2, 0 },
    { CCP_0_SRC_DV_CNG_LINK_INT_MASKf, 1, 0, 0 },
    { CCP_1_CHF_OVF_INT_MASKf, 1, 6, 0 },
    { CCP_1_CLF_OVF_INT_MASKf, 1, 7, 0 },
    { CCP_1_ILL_CELL_INT_MASKf, 1, 3, 0 },
    { CCP_1_SRC_DV_CNG_LINK_INT_MASKf, 1, 1, 0 },
    { DCLM_TAG_PAR_ERR_INT_MASKf, 1, 9, 0 },
    { DCLU_TAG_PAR_ERR_INT_MASKf, 1, 8, 0 },
    { DRP_IP_P_INT_MASKf, 1, 15, 0 },
    { DRP_IP_S_INT_MASKf, 1, 16, 0 },
    { ECC_1B_ERR_INT_MASKf, 1, 12, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 13, 0 },
    { FIELD_17_17f, 1, 17, 0 },
    { FIELD_18_18f, 1, 18, 0 },
    { MACA_DATA_CRC_ERR_INT_MASKf, 1, 10, 0 },
    { MACB_DATA_CRC_ERR_INT_MASKf, 1, 11, 0 },
    { OUT_OF_SYNC_INT_MASKf, 1, 19, 0 },
    { PARITY_ERR_INT_MASKf, 1, 14, 0 }
};

#endif
#if defined(BCM_88750_A0)
soc_field_info_t soc_DCL_INTERRUPT_REGISTERr_fields[] = {
    { CCP_0_CHF_OVF_INTf, 1, 4, SOCF_RO },
    { CCP_0_CLF_OVF_INTf, 1, 5, SOCF_RO },
    { CCP_0_ILL_CELL_INTf, 1, 2, SOCF_RO },
    { CCP_0_SRC_DV_CNG_LINK_INTf, 1, 0, SOCF_RO },
    { CCP_1_CHF_OVF_INTf, 1, 6, SOCF_RO },
    { CCP_1_CLF_OVF_INTf, 1, 7, SOCF_RO },
    { CCP_1_ILL_CELL_INTf, 1, 3, SOCF_RO },
    { CCP_1_SRC_DV_CNG_LINK_INTf, 1, 1, SOCF_RO },
    { DCLM_LLFC_INTf, 1, 18, SOCF_RO },
    { DCLM_TAG_PAR_ERR_INTf, 1, 9, SOCF_RO },
    { DCLU_LLFC_INTf, 1, 17, SOCF_RO },
    { DCLU_TAG_PAR_ERR_INTf, 1, 8, SOCF_RO },
    { DRP_IP_P_INTf, 1, 15, SOCF_RO },
    { DRP_IP_S_INTf, 1, 16, SOCF_RO },
    { ECC_1B_ERR_INTf, 1, 12, SOCF_RO },
    { ECC_2B_ERR_INTf, 1, 13, SOCF_RO },
    { MACA_DATA_CRC_ERR_INTf, 1, 10, SOCF_RO },
    { MACB_DATA_CRC_ERR_INTf, 1, 11, SOCF_RO },
    { OUT_OF_SYNC_INTf, 1, 19, SOCF_RO },
    { PARITY_ERR_INTf, 1, 14, SOCF_RO }
};

#endif
#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
soc_field_info_t soc_DCL_INTERRUPT_REGISTER_BCM88750_B0r_fields[] = {
    { CCP_0_CHF_OVF_INTf, 1, 4, SOCF_RO },
    { CCP_0_CLF_OVF_INTf, 1, 5, SOCF_RO },
    { CCP_0_ILL_CELL_INTf, 1, 2, SOCF_RO },
    { CCP_0_SRC_DV_CNG_LINK_INTf, 1, 0, SOCF_RO },
    { CCP_1_CHF_OVF_INTf, 1, 6, SOCF_RO },
    { CCP_1_CLF_OVF_INTf, 1, 7, SOCF_RO },
    { CCP_1_ILL_CELL_INTf, 1, 3, SOCF_RO },
    { CCP_1_SRC_DV_CNG_LINK_INTf, 1, 1, SOCF_RO },
    { DCLM_TAG_PAR_ERR_INTf, 1, 9, SOCF_RO },
    { DCLU_TAG_PAR_ERR_INTf, 1, 8, SOCF_RO },
    { DRP_IP_P_INTf, 1, 15, SOCF_RO },
    { DRP_IP_S_INTf, 1, 16, SOCF_RO },
    { ECC_1B_ERR_INTf, 1, 12, SOCF_RO },
    { ECC_2B_ERR_INTf, 1, 13, SOCF_RO },
    { FIELD_17_17f, 1, 17, SOCF_RO },
    { FIELD_18_18f, 1, 18, SOCF_RO },
    { MACA_DATA_CRC_ERR_INTf, 1, 10, SOCF_RO },
    { MACB_DATA_CRC_ERR_INTf, 1, 11, SOCF_RO },
    { OUT_OF_SYNC_INTf, 1, 19, SOCF_RO },
    { PARITY_ERR_INTf, 1, 14, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_0r_fields[] = {
    { LINK_W_0001f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_1r_fields[] = {
    { LINK_W_0203f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_2r_fields[] = {
    { LINK_W_0405f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_3r_fields[] = {
    { LINK_W_0607f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_4r_fields[] = {
    { LINK_W_0809f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_5r_fields[] = {
    { LINK_W_1011f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_6r_fields[] = {
    { LINK_W_1213f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_7r_fields[] = {
    { LINK_W_1415f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_8r_fields[] = {
    { LINK_W_1617f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_9r_fields[] = {
    { LINK_W_1819f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_10r_fields[] = {
    { LINK_W_2021f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_11r_fields[] = {
    { LINK_W_2223f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_12r_fields[] = {
    { LINK_W_2425f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_13r_fields[] = {
    { LINK_W_2627f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_14r_fields[] = {
    { LINK_W_2829f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINKS_WEIGHT_CONFIG_15r_fields[] = {
    { LINK_W_3031f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINK_LEVEL_FLOW_CONTROL_Pr_fields[] = {
    { LINK_LEVEL_FLOW_CONTROL_Pf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINK_LEVEL_FLOW_CONTROL_Sr_fields[] = {
    { LINK_LEVEL_FLOW_CONTROL_Sf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINK_TYPE_BMP_Pr_fields[] = {
    { LINK_TYPE_BMP_Pf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LINK_TYPE_BMP_Sr_fields[] = {
    { LINK_TYPE_BMP_Sf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LLFC_RATE_CNT_Pr_fields[] = {
    { LLFC_RATE_CNT_Pf, 31, 0, SOCF_LE|SOCF_RO },
    { LLFC_RATE_CNT_P_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_LLFC_RATE_CNT_Sr_fields[] = {
    { LLFC_RATE_CNT_Sf, 31, 0, SOCF_LE|SOCF_RO },
    { LLFC_RATE_CNT_S_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_MAX_OCUPANCY_FIFO_Pr_fields[] = {
    { MAX_OPf, 9, 21, SOCF_LE|SOCF_RO },
    { MAX_O_FF_Pf, 5, 16, SOCF_LE|SOCF_RO },
    { REX_FF_MAX_OPf, 9, 5, SOCF_LE|SOCF_RO },
    { REX_FF_Pf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_MAX_OCUPANCY_FIFO_Sr_fields[] = {
    { MAX_OSf, 9, 21, SOCF_LE|SOCF_RO },
    { MAX_O_FF_Sf, 5, 16, SOCF_LE|SOCF_RO },
    { REX_FF_MAX_OSf, 9, 5, SOCF_LE|SOCF_RO },
    { REX_FF_Sf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_MUL_SHAPER_RATEr_fields[] = {
    { MUL_SHAPER_INC_SIZEf, 8, 8, SOCF_LE },
    { MUL_SHAPER_RATEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_PROGRAMMABLE_LINK_AND_TYPE_FOR_CELLS_COUNTERr_fields[] = {
    { CCP_0_PRG_CELL_TYPEf, 3, 8, SOCF_LE },
    { CCP_0_PRG_COUNT_ALL_CELL_TYPESf, 1, 12, 0 },
    { CCP_0_PRG_LINK_NUMf, 5, 0, SOCF_LE },
    { CCP_1_PRG_CELL_TYPEf, 3, 21, SOCF_LE },
    { CCP_1_PRG_COUNT_ALL_CELL_TYPESf, 1, 24, 0 },
    { CCP_1_PRG_LINK_NUMf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_REG_0055r_fields[] = {
    { FIELD_0_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
soc_field_info_t soc_DCL_REG_005Ar_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_20_28f, 9, 20, SOCF_LE },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_6_6f, 1, 6, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_10f, 2, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_B0)
soc_field_info_t soc_DCL_REG_005A_BCM88750_B0r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, 0 },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_20_28f, 9, 20, SOCF_LE },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_6_6f, 1, 6, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_10f, 2, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_REG_005Br_fields[] = {
    { FIELD_0_1f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_REG_00A2r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_10_10f, 1, 10, 0 },
    { FIELD_11_11f, 1, 11, 0 },
    { FIELD_12_12f, 1, 12, SOCF_RO },
    { FIELD_13_31f, 19, 13, SOCF_LE },
    { FIELD_1_2f, 2, 1, SOCF_LE },
    { FIELD_3_4f, 2, 3, SOCF_LE },
    { FIELD_5_9f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_REG_00A3r_fields[] = {
    { FIELD_0_78f, 79, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_REG_00AAr_fields[] = {
    { FIELD_0_127f, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_REG_00AEr_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCL_RESERVED_SPARE_0r_fields[] = {
    { DCL_RESERVED_SPARE_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCL_RESERVED_SPARE_1r_fields[] = {
    { DCL_RESERVED_SPARE_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCL_RESERVED_SPARE_2r_fields[] = {
    { DCL_RESERVED_SPARE_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCL_RESERVED_SPARE_3r_fields[] = {
    { DCL_RESERVED_SPARE_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TAG_PAR_ERR_CNTr_fields[] = {
    { TAG_PAR_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { TAG_PAR_ERR_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr_fields[] = {
    { CPU_CELL_SIZEf, 8, 8, SOCF_LE },
    { CPU_LINK_NUMf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TRANSMIT_DATA_CELL_TRIGGERr_fields[] = {
    { CPU_TRGf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_01_RCI_TH_Pr_fields[] = {
    { RCI_TH_HIGH_0_Pf, 9, 0, SOCF_LE },
    { RCI_TH_HIGH_1_Pf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_01_RCI_TH_Sr_fields[] = {
    { RCI_TH_HIGH_0_Sf, 9, 0, SOCF_LE },
    { RCI_TH_HIGH_1_Sf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_0_ALM_FULL_Pr_fields[] = {
    { TYPE_0_ALM_FULL_Pf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_0_ALM_FULL_Sr_fields[] = {
    { TYPE_0_ALM_FULL_Sf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_0_DRP_PPr_fields[] = {
    { TYPE_0_DRP_P_0_Pf, 9, 0, SOCF_LE },
    { TYPE_0_DRP_P_1_Pf, 9, 9, SOCF_LE },
    { TYPE_0_DRP_P_2_Pf, 9, 18, SOCF_LE },
    { TYPE_0_DRP_P_3_Pf, 9, 27, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_0_DRP_PSr_fields[] = {
    { TYPE_0_DRP_P_0_Sf, 9, 0, SOCF_LE },
    { TYPE_0_DRP_P_1_Sf, 9, 9, SOCF_LE },
    { TYPE_0_DRP_P_2_Sf, 9, 18, SOCF_LE },
    { TYPE_0_DRP_P_3_Sf, 9, 27, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_0_GCI_TH_Pr_fields[] = {
    { GCI_TH_HIGH_0_Pf, 9, 18, SOCF_LE },
    { GCI_TH_LOW_0_Pf, 9, 0, SOCF_LE },
    { GCI_TH_MED_0_Pf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_0_GCI_TH_Sr_fields[] = {
    { GCI_TH_HIGH_0_Sf, 9, 18, SOCF_LE },
    { GCI_TH_LOW_0_Sf, 9, 0, SOCF_LE },
    { GCI_TH_MED_0_Sf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_1_ALM_FULL_Pr_fields[] = {
    { TYPE_1_ALM_FULL_Pf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_1_ALM_FULL_Sr_fields[] = {
    { TYPE_1_ALM_FULL_Sf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_1_DRP_PPr_fields[] = {
    { TYPE_1_DRP_P_0_Pf, 9, 0, SOCF_LE },
    { TYPE_1_DRP_P_1_Pf, 9, 9, SOCF_LE },
    { TYPE_1_DRP_P_2_Pf, 9, 18, SOCF_LE },
    { TYPE_1_DRP_P_3_Pf, 9, 27, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_1_DRP_PSr_fields[] = {
    { TYPE_1_DRP_P_0_Sf, 9, 0, SOCF_LE },
    { TYPE_1_DRP_P_1_Sf, 9, 9, SOCF_LE },
    { TYPE_1_DRP_P_2_Sf, 9, 18, SOCF_LE },
    { TYPE_1_DRP_P_3_Sf, 9, 27, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_1_GCI_TH_Pr_fields[] = {
    { GCI_TH_HIGH_1_Pf, 9, 18, SOCF_LE },
    { GCI_TH_LOW_1_Pf, 9, 0, SOCF_LE },
    { GCI_TH_MED_1_Pf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCL_TYPE_1_GCI_TH_Sr_fields[] = {
    { GCI_TH_HIGH_1_Sf, 9, 18, SOCF_LE },
    { GCI_TH_LOW_1_Sf, 9, 0, SOCF_LE },
    { GCI_TH_MED_1_Sf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCLM_FLOW_CNTROL_CNTr_fields[] = {
    { DCLM_FLOW_CNTROL_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { DCLM_FLOW_CNTROL_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCLU_FLOW_CNTROL_CNTr_fields[] = {
    { DCLU_FLOW_CNTROL_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { DCLU_FLOW_CNTROL_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_DCM_MAX_OCUPP_SECONDARYr_fields[] = {
    { DCM_MAX_OCUP_Sf, 36, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_DROPPED_IP_0r_fields[] = {
    { DROPPED_IP_0f, 31, 0, SOCF_LE|SOCF_RO },
    { DROPPED_IP_0_Of, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_DROPPED_IP_1r_fields[] = {
    { DROPPED_IP_1f, 31, 0, SOCF_LE|SOCF_RO },
    { DROPPED_IP_1_Of, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_DROPPED_IP_2r_fields[] = {
    { DROPPED_IP_2f, 31, 0, SOCF_LE|SOCF_RO },
    { DROPPED_IP_2_Of, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_DROPPED_IP_3r_fields[] = {
    { DROPPED_IP_3f, 31, 0, SOCF_LE|SOCF_RO },
    { DROPPED_IP_3_Of, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_DROPPED_TOTAL_CNTr_fields[] = {
    { DROPPED_TOTALf, 31, 0, SOCF_LE|SOCF_RO },
    { DROPPED_TOTAL_Of, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_GCI_THr_fields[] = {
    { GCI_TH_HIGHf, 9, 18, SOCF_LE },
    { GCI_TH_LOWf, 9, 0, SOCF_LE },
    { GCI_TH_MEDf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_PRIORITY_DROP_THRESHOLDr_fields[] = {
    { DCMMA_P_0_DROP_THf, 9, 0, SOCF_LE },
    { DCMMA_P_1_DROP_THf, 9, 9, SOCF_LE },
    { DCMMA_P_2_DROP_THf, 9, 18, SOCF_LE },
    { DCMMA_P_3_DROP_THf, 9, 27, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_0r_fields[] = {
    { TOTAL_IN_CELL_CNT_Af, 15, 0, SOCF_LE|SOCF_RO },
    { TOTAL_IN_CELL_CNT_AOf, 1, 15, SOCF_RO },
    { TOTAL_IN_CELL_CNT_Bf, 15, 16, SOCF_LE|SOCF_RO },
    { TOTAL_IN_CELL_CNT_BOf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_1r_fields[] = {
    { TOTAL_IN_CELL_CNT_Cf, 15, 0, SOCF_LE|SOCF_RO },
    { TOTAL_IN_CELL_CNT_COf, 1, 15, SOCF_RO },
    { TOTAL_IN_CELL_CNT_Df, 15, 16, SOCF_LE|SOCF_RO },
    { TOTAL_IN_CELL_CNT_DOf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMM_ALM_FULL_0r_fields[] = {
    { DCMMA_ALM_FULLf, 9, 0, SOCF_LE },
    { DCMM_FULL_THf, 9, 18, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMUA_DCM_MAX_OCUPP_PRIMERYr_fields[] = {
    { DCM_MAX_OCUP_Pf, 36, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMUA_PRIORITY_DROP_THRESHOLDr_fields[] = {
    { DCMUA_P_0_DROP_THf, 9, 0, SOCF_LE },
    { DCMUA_P_1_DROP_THf, 9, 9, SOCF_LE },
    { DCMUA_P_2_DROP_THf, 9, 18, SOCF_LE },
    { DCMUA_P_3_DROP_THf, 9, 27, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCMU_ALM_FULL_0r_fields[] = {
    { DCMUA_ALM_FULLf, 9, 0, SOCF_LE },
    { DCMU_FULL_THf, 9, 18, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_DCM_ENABLERS_REGISTERr_fields[] = {
    { DCL_MASK_FC_EN_Pf, 1, 4, 0 },
    { DCL_MASK_FC_EN_Sf, 1, 9, 0 },
    { LOW_PR_DROP_EN_Pf, 4, 0, SOCF_LE },
    { LOW_PR_DROP_EN_Sf, 4, 5, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_ECC_ERR_MONITOR_MEM_MASK_Ar_fields[] = {
    { DCMA_DCHMA_DATA_MEM_H_PAR_ERR_MASKf, 1, 16, 0 },
    { DCMA_DCHMA_DATA_MEM_L_PAR_ERR_MASKf, 1, 17, 0 },
    { DCMA_DCHMA_TAG_MEM_1B_ERR_MASKf, 1, 18, 0 },
    { DCMA_DCHMA_TAG_MEM_2B_ERR_MASKf, 1, 19, 0 },
    { DCMA_DCHMB_DATA_MEM_H_PAR_ERR_MASKf, 1, 20, 0 },
    { DCMA_DCHMB_DATA_MEM_L_PAR_ERR_MASKf, 1, 21, 0 },
    { DCMA_DCHMB_TAG_MEM_1B_ERR_MASKf, 1, 22, 0 },
    { DCMA_DCHMB_TAG_MEM_2B_ERR_MASKf, 1, 23, 0 },
    { DCMA_DCHMC_DATA_MEM_H_PAR_ERR_MASKf, 1, 24, 0 },
    { DCMA_DCHMC_DATA_MEM_L_PAR_ERR_MASKf, 1, 25, 0 },
    { DCMA_DCHMC_TAG_MEM_1B_ERR_MASKf, 1, 26, 0 },
    { DCMA_DCHMC_TAG_MEM_2B_ERR_MASKf, 1, 27, 0 },
    { DCMA_DCHMD_DATA_MEM_H_PAR_ERR_MASKf, 1, 28, 0 },
    { DCMA_DCHMD_DATA_MEM_L_PAR_ERR_MASKf, 1, 29, 0 },
    { DCMA_DCHMD_TAG_MEM_1B_ERR_MASKf, 1, 30, 0 },
    { DCMA_DCHMD_TAG_MEM_2B_ERR_MASKf, 1, 31, 0 },
    { DCMA_DCHUA_DATA_MEM_H_PAR_ERR_MASKf, 1, 0, 0 },
    { DCMA_DCHUA_DATA_MEM_L_PAR_ERR_MASKf, 1, 1, 0 },
    { DCMA_DCHUA_TAG_MEM_1B_ERR_MASKf, 1, 2, 0 },
    { DCMA_DCHUA_TAG_MEM_2B_ERR_MASKf, 1, 3, 0 },
    { DCMA_DCHUB_DATA_MEM_H_PAR_ERR_MASKf, 1, 4, 0 },
    { DCMA_DCHUB_DATA_MEM_L_PAR_ERR_MASKf, 1, 5, 0 },
    { DCMA_DCHUB_TAG_MEM_1B_ERR_MASKf, 1, 6, 0 },
    { DCMA_DCHUB_TAG_MEM_2B_ERR_MASKf, 1, 7, 0 },
    { DCMA_DCHUC_DATA_MEM_H_PAR_ERR_MASKf, 1, 8, 0 },
    { DCMA_DCHUC_DATA_MEM_L_PAR_ERR_MASKf, 1, 9, 0 },
    { DCMA_DCHUC_TAG_MEM_1B_ERR_MASKf, 1, 10, 0 },
    { DCMA_DCHUC_TAG_MEM_2B_ERR_MASKf, 1, 11, 0 },
    { DCMA_DCHUD_DATA_MEM_H_PAR_ERR_MASKf, 1, 12, 0 },
    { DCMA_DCHUD_DATA_MEM_L_PAR_ERR_MASKf, 1, 13, 0 },
    { DCMA_DCHUD_TAG_MEM_1B_ERR_MASKf, 1, 14, 0 },
    { DCMA_DCHUD_TAG_MEM_2B_ERR_MASKf, 1, 15, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_GEN_ERR_MEM_Ar_fields[] = {
    { DCMA_DCHMA_DATA_MEM_H_PAR_ERR_GENf, 1, 16, 0 },
    { DCMA_DCHMA_DATA_MEM_L_PAR_ERR_GENf, 1, 17, 0 },
    { DCMA_DCHMA_TAG_MEM_1B_ERR_GENf, 1, 18, 0 },
    { DCMA_DCHMA_TAG_MEM_2B_ERR_GENf, 1, 19, 0 },
    { DCMA_DCHMB_DATA_MEM_H_PAR_ERR_GENf, 1, 20, 0 },
    { DCMA_DCHMB_DATA_MEM_L_PAR_ERR_GENf, 1, 21, 0 },
    { DCMA_DCHMB_TAG_MEM_1B_ERR_GENf, 1, 22, 0 },
    { DCMA_DCHMB_TAG_MEM_2B_ERR_GENf, 1, 23, 0 },
    { DCMA_DCHMC_DATA_MEM_H_PAR_ERR_GENf, 1, 24, 0 },
    { DCMA_DCHMC_DATA_MEM_L_PAR_ERR_GENf, 1, 25, 0 },
    { DCMA_DCHMC_TAG_MEM_1B_ERR_GENf, 1, 26, 0 },
    { DCMA_DCHMC_TAG_MEM_2B_ERR_GENf, 1, 27, 0 },
    { DCMA_DCHMD_DATA_MEM_H_PAR_ERR_GENf, 1, 28, 0 },
    { DCMA_DCHMD_DATA_MEM_L_PAR_ERR_GENf, 1, 29, 0 },
    { DCMA_DCHMD_TAG_MEM_1B_ERR_GENf, 1, 30, 0 },
    { DCMA_DCHMD_TAG_MEM_2B_ERR_GENf, 1, 31, 0 },
    { DCMA_DCHUA_DATA_MEM_H_PAR_ERR_GENf, 1, 0, 0 },
    { DCMA_DCHUA_DATA_MEM_L_PAR_ERR_GENf, 1, 1, 0 },
    { DCMA_DCHUA_TAG_MEM_1B_ERR_GENf, 1, 2, 0 },
    { DCMA_DCHUA_TAG_MEM_2B_ERR_GENf, 1, 3, 0 },
    { DCMA_DCHUB_DATA_MEM_H_PAR_ERR_GENf, 1, 4, 0 },
    { DCMA_DCHUB_DATA_MEM_L_PAR_ERR_GENf, 1, 5, 0 },
    { DCMA_DCHUB_TAG_MEM_1B_ERR_GENf, 1, 6, 0 },
    { DCMA_DCHUB_TAG_MEM_2B_ERR_GENf, 1, 7, 0 },
    { DCMA_DCHUC_DATA_MEM_H_PAR_ERR_GENf, 1, 8, 0 },
    { DCMA_DCHUC_DATA_MEM_L_PAR_ERR_GENf, 1, 9, 0 },
    { DCMA_DCHUC_TAG_MEM_1B_ERR_GENf, 1, 10, 0 },
    { DCMA_DCHUC_TAG_MEM_2B_ERR_GENf, 1, 11, 0 },
    { DCMA_DCHUD_DATA_MEM_H_PAR_ERR_GENf, 1, 12, 0 },
    { DCMA_DCHUD_DATA_MEM_L_PAR_ERR_GENf, 1, 13, 0 },
    { DCMA_DCHUD_TAG_MEM_1B_ERR_GENf, 1, 14, 0 },
    { DCMA_DCHUD_TAG_MEM_2B_ERR_GENf, 1, 15, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_INTERRUPT_MASK_REGISTERr_fields[] = {
    { DCMMA_DRP_INT_MASKf, 1, 3, 0 },
    { DCMMA_DRP_IP_INT_MASKf, 1, 2, 0 },
    { DCMUA_DRP_INT_MASKf, 1, 1, 0 },
    { DCMUA_DRP_IP_INT_MASKf, 1, 0, 0 },
    { ECC_1B_ERR_INT_MASKf, 1, 4, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 5, 0 },
    { OUT_OF_SYNC_P_INT_MASKf, 1, 7, 0 },
    { OUT_OF_SYNC_S_INT_MASKf, 1, 8, 0 },
    { PARITY_ERR_INT_MASKf, 1, 6, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_INTERRUPT_REGISTERr_fields[] = {
    { DCMMA_DRP_INTf, 1, 3, SOCF_RO },
    { DCMMA_DRP_IP_INTf, 1, 2, SOCF_RO },
    { DCMUA_DRP_INTf, 1, 1, SOCF_RO },
    { DCMUA_DRP_IP_INTf, 1, 0, SOCF_RO },
    { ECC_1B_ERR_INTf, 1, 4, SOCF_RO },
    { ECC_2B_ERR_INTf, 1, 5, SOCF_RO },
    { OUT_OF_SYNC_P_INTf, 1, 7, SOCF_RO },
    { OUT_OF_SYNC_S_INTf, 1, 8, SOCF_RO },
    { PARITY_ERR_INTf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_REG_0055r_fields[] = {
    { FIELD_0_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_REG_005Ar_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_16_19f, 4, 16, SOCF_LE },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_10f, 2, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_B0)
soc_field_info_t soc_DCMA_REG_005A_BCM88750_B0r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_16_19f, 4, 16, SOCF_LE },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_20_20f, 1, 20, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_10f, 2, 9, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_REG_005Br_fields[] = {
    { REG_005Bf, 1, 0, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMA_REG_005Dr_fields[] = {
    { FIELD_1_1f, 1, 1, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMB_DCMMBLM_FULL_0r_fields[] = {
    { DCMMB_ALM_FULLf, 9, 0, SOCF_LE },
    { DCMM_FULL_THf, 9, 18, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMB_DCMMB_PRIORITY_DROP_THRESHOLDr_fields[] = {
    { DCMMB_P_0_DROP_THf, 9, 0, SOCF_LE },
    { DCMMB_P_1_DROP_THf, 9, 9, SOCF_LE },
    { DCMMB_P_2_DROP_THf, 9, 18, SOCF_LE },
    { DCMMB_P_3_DROP_THf, 9, 27, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMB_DCMUBLM_FULL_0r_fields[] = {
    { DCMUB_ALM_FULLf, 9, 0, SOCF_LE },
    { DCMU_FULL_THf, 9, 18, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMB_DCMUB_PRIORITY_DROP_THRESHOLDr_fields[] = {
    { DCMUB_P_0_DROP_THf, 9, 0, SOCF_LE },
    { DCMUB_P_1_DROP_THf, 9, 9, SOCF_LE },
    { DCMUB_P_2_DROP_THf, 9, 18, SOCF_LE },
    { DCMUB_P_3_DROP_THf, 9, 27, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMB_ECC_ERR_MONITOR_MEM_MASK_Ar_fields[] = {
    { DCMB_DCHMA_DATA_MEM_H_PAR_ERR_MASKf, 1, 16, 0 },
    { DCMB_DCHMA_DATA_MEM_L_PAR_ERR_MASKf, 1, 17, 0 },
    { DCMB_DCHMA_TAG_MEM_1B_ERR_MASKf, 1, 18, 0 },
    { DCMB_DCHMA_TAG_MEM_2B_ERR_MASKf, 1, 19, 0 },
    { DCMB_DCHMB_DATA_MEM_H_PAR_ERR_MASKf, 1, 20, 0 },
    { DCMB_DCHMB_DATA_MEM_L_PAR_ERR_MASKf, 1, 21, 0 },
    { DCMB_DCHMB_TAG_MEM_1B_ERR_MASKf, 1, 22, 0 },
    { DCMB_DCHMB_TAG_MEM_2B_ERR_MASKf, 1, 23, 0 },
    { DCMB_DCHMC_DATA_MEM_H_PAR_ERR_MASKf, 1, 24, 0 },
    { DCMB_DCHMC_DATA_MEM_L_PAR_ERR_MASKf, 1, 25, 0 },
    { DCMB_DCHMC_TAG_MEM_1B_ERR_MASKf, 1, 26, 0 },
    { DCMB_DCHMC_TAG_MEM_2B_ERR_MASKf, 1, 27, 0 },
    { DCMB_DCHMD_DATA_MEM_H_PAR_ERR_MASKf, 1, 28, 0 },
    { DCMB_DCHMD_DATA_MEM_L_PAR_ERR_MASKf, 1, 29, 0 },
    { DCMB_DCHMD_TAG_MEM_1B_ERR_MASKf, 1, 30, 0 },
    { DCMB_DCHMD_TAG_MEM_2B_ERR_MASKf, 1, 31, 0 },
    { DCMB_DCHUA_DATA_MEM_H_PAR_ERR_MASKf, 1, 0, 0 },
    { DCMB_DCHUA_DATA_MEM_L_PAR_ERR_MASKf, 1, 1, 0 },
    { DCMB_DCHUA_TAG_MEM_1B_ERR_MASKf, 1, 2, 0 },
    { DCMB_DCHUA_TAG_MEM_2B_ERR_MASKf, 1, 3, 0 },
    { DCMB_DCHUB_DATA_MEM_H_PAR_ERR_MASKf, 1, 4, 0 },
    { DCMB_DCHUB_DATA_MEM_L_PAR_ERR_MASKf, 1, 5, 0 },
    { DCMB_DCHUB_TAG_MEM_1B_ERR_MASKf, 1, 6, 0 },
    { DCMB_DCHUB_TAG_MEM_2B_ERR_MASKf, 1, 7, 0 },
    { DCMB_DCHUC_DATA_MEM_H_PAR_ERR_MASKf, 1, 8, 0 },
    { DCMB_DCHUC_DATA_MEM_L_PAR_ERR_MASKf, 1, 9, 0 },
    { DCMB_DCHUC_TAG_MEM_1B_ERR_MASKf, 1, 10, 0 },
    { DCMB_DCHUC_TAG_MEM_2B_ERR_MASKf, 1, 11, 0 },
    { DCMB_DCHUD_DATA_MEM_H_PAR_ERR_MASKf, 1, 12, 0 },
    { DCMB_DCHUD_DATA_MEM_L_PAR_ERR_MASKf, 1, 13, 0 },
    { DCMB_DCHUD_TAG_MEM_1B_ERR_MASKf, 1, 14, 0 },
    { DCMB_DCHUD_TAG_MEM_2B_ERR_MASKf, 1, 15, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMB_GEN_ERR_MEM_Ar_fields[] = {
    { DCMB_DCHMA_DATA_MEM_H_PAR_ERR_GENf, 1, 16, 0 },
    { DCMB_DCHMA_DATA_MEM_L_PAR_ERR_GENf, 1, 17, 0 },
    { DCMB_DCHMA_TAG_MEM_1B_ERR_GENf, 1, 18, 0 },
    { DCMB_DCHMA_TAG_MEM_2B_ERR_GENf, 1, 19, 0 },
    { DCMB_DCHMB_DATA_MEM_H_PAR_ERR_GENf, 1, 20, 0 },
    { DCMB_DCHMB_DATA_MEM_L_PAR_ERR_GENf, 1, 21, 0 },
    { DCMB_DCHMB_TAG_MEM_1B_ERR_GENf, 1, 22, 0 },
    { DCMB_DCHMB_TAG_MEM_2B_ERR_GENf, 1, 23, 0 },
    { DCMB_DCHMC_DATA_MEM_H_PAR_ERR_GENf, 1, 24, 0 },
    { DCMB_DCHMC_DATA_MEM_L_PAR_ERR_GENf, 1, 25, 0 },
    { DCMB_DCHMC_TAG_MEM_1B_ERR_GENf, 1, 26, 0 },
    { DCMB_DCHMC_TAG_MEM_2B_ERR_GENf, 1, 27, 0 },
    { DCMB_DCHMD_DATA_MEM_H_PAR_ERR_GENf, 1, 28, 0 },
    { DCMB_DCHMD_DATA_MEM_L_PAR_ERR_GENf, 1, 29, 0 },
    { DCMB_DCHMD_TAG_MEM_1B_ERR_GENf, 1, 30, 0 },
    { DCMB_DCHMD_TAG_MEM_2B_ERR_GENf, 1, 31, 0 },
    { DCMB_DCHUA_DATA_MEM_H_PAR_ERR_GENf, 1, 0, 0 },
    { DCMB_DCHUA_DATA_MEM_L_PAR_ERR_GENf, 1, 1, 0 },
    { DCMB_DCHUA_TAG_MEM_1B_ERR_GENf, 1, 2, 0 },
    { DCMB_DCHUA_TAG_MEM_2B_ERR_GENf, 1, 3, 0 },
    { DCMB_DCHUB_DATA_MEM_H_PAR_ERR_GENf, 1, 4, 0 },
    { DCMB_DCHUB_DATA_MEM_L_PAR_ERR_GENf, 1, 5, 0 },
    { DCMB_DCHUB_TAG_MEM_1B_ERR_GENf, 1, 6, 0 },
    { DCMB_DCHUB_TAG_MEM_2B_ERR_GENf, 1, 7, 0 },
    { DCMB_DCHUC_DATA_MEM_H_PAR_ERR_GENf, 1, 8, 0 },
    { DCMB_DCHUC_DATA_MEM_L_PAR_ERR_GENf, 1, 9, 0 },
    { DCMB_DCHUC_TAG_MEM_1B_ERR_GENf, 1, 10, 0 },
    { DCMB_DCHUC_TAG_MEM_2B_ERR_GENf, 1, 11, 0 },
    { DCMB_DCHUD_DATA_MEM_H_PAR_ERR_GENf, 1, 12, 0 },
    { DCMB_DCHUD_DATA_MEM_L_PAR_ERR_GENf, 1, 13, 0 },
    { DCMB_DCHUD_TAG_MEM_1B_ERR_GENf, 1, 14, 0 },
    { DCMB_DCHUD_TAG_MEM_2B_ERR_GENf, 1, 15, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMB_INTERRUPT_MASK_REGISTERr_fields[] = {
    { DCMMB_DRP_INT_MASKf, 1, 3, 0 },
    { DCMMB_DRP_IP_INT_MASKf, 1, 2, 0 },
    { DCMUB_DRP_INT_MASKf, 1, 1, 0 },
    { DCMUB_DRP_IP_INT_MASKf, 1, 0, 0 },
    { ECC_1B_ERR_INT_MASKf, 1, 4, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 5, 0 },
    { OUT_OF_SYNC_P_INT_MASKf, 1, 7, 0 },
    { OUT_OF_SYNC_S_INT_MASKf, 1, 8, 0 },
    { PARITY_ERR_INT_MASKf, 1, 6, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMB_INTERRUPT_REGISTERr_fields[] = {
    { DCMMB_DRP_INTf, 1, 3, SOCF_RO },
    { DCMMB_DRP_IP_INTf, 1, 2, SOCF_RO },
    { DCMUB_DRP_INTf, 1, 1, SOCF_RO },
    { DCMUB_DRP_IP_INTf, 1, 0, SOCF_RO },
    { ECC_1B_ERR_INTf, 1, 4, SOCF_RO },
    { ECC_2B_ERR_INTf, 1, 5, SOCF_RO },
    { OUT_OF_SYNC_P_INTf, 1, 7, SOCF_RO },
    { OUT_OF_SYNC_S_INTf, 1, 8, SOCF_RO },
    { PARITY_ERR_INTf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_CIG_ENABLERS_REGISTERr_fields[] = {
    { GCI_FABRIC_ENf, 1, 8, 0 },
    { GCI_SOURCEf, 3, 4, SOCF_LE },
    { RCI_FABRIC_ENf, 1, 12, 0 },
    { RCI_SOURCEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_CIG_FORCE_CTRLr_fields[] = {
    { GCI_FORCE_ENf, 1, 1, 0 },
    { GCI_FORCE_VALUEf, 2, 12, SOCF_LE },
    { LLFC_FORCE_EN_PIPE_0f, 1, 4, 0 },
    { LLFC_FORCE_EN_PIPE_1f, 1, 5, 0 },
    { LLFC_FORCE_EN_PIPE_2f, 1, 6, 0 },
    { LLFC_FORCE_VALUE_PIPE_0f, 1, 16, 0 },
    { LLFC_FORCE_VALUE_PIPE_1f, 1, 17, 0 },
    { LLFC_FORCE_VALUE_PIPE_2f, 1, 18, 0 },
    { RCI_FORCE_ENf, 1, 0, 0 },
    { RCI_FORCE_VALUEf, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_CIG_LINK_FORCE_ENr_fields[] = {
    { LINK_FORCE_ENf, 144, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_DCM_ENABLERS_REGISTERr_fields[] = {
    { FIELD_16_31f, 16, 16, SOCF_LE },
    { FIELD_4_4f, 1, 4, 0 },
    { GCI_SOURCEf, 2, 10, SOCF_LE },
    { MCI_DISf, 1, 5, 0 },
    { MCI_SOURCEf, 2, 6, SOCF_LE },
    { RCI_SOURCEf, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_DCM_ENABLERS_REGISTER_BCM88950_A0r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_16_31f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_FIFO_COUNTER_CTRLr_fields[] = {
    { FIFO_CAP_VALf, 12, 4, SOCF_LE },
    { HYST_MODEf, 1, 16, 0 },
    { RESET_COUNTERf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_INTERRUPT_MASK_REGISTERr_fields[] = {
    { CIG_INT_MASKf, 1, 0, 0 },
    { FCM_INT_MASKf, 1, 1, 0 },
    { FCU_INT_MASKf, 1, 2, 0 }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields[] = {
    { DCQ_0_LB_CNT_UNDERFLOW_P_0_INT_MASKf, 1, 1, 0 },
    { DCQ_0_LB_CNT_UNDERFLOW_P_1_INT_MASKf, 1, 2, 0 },
    { DCQ_0_LB_CNT_UNDERFLOW_P_2_INT_MASKf, 1, 3, 0 },
    { DCQ_1_LB_CNT_UNDERFLOW_P_0_INT_MASKf, 1, 4, 0 },
    { DCQ_1_LB_CNT_UNDERFLOW_P_1_INT_MASKf, 1, 5, 0 },
    { DCQ_1_LB_CNT_UNDERFLOW_P_2_INT_MASKf, 1, 6, 0 },
    { DCQ_2_LB_CNT_UNDERFLOW_P_0_INT_MASKf, 1, 7, 0 },
    { DCQ_2_LB_CNT_UNDERFLOW_P_1_INT_MASKf, 1, 8, 0 },
    { DCQ_2_LB_CNT_UNDERFLOW_P_2_INT_MASKf, 1, 9, 0 },
    { DCQ_3_LB_CNT_UNDERFLOW_P_0_INT_MASKf, 1, 10, 0 },
    { DCQ_3_LB_CNT_UNDERFLOW_P_1_INT_MASKf, 1, 11, 0 },
    { DCQ_3_LB_CNT_UNDERFLOW_P_2_INT_MASKf, 1, 12, 0 }
};

#endif
#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_INTERRUPT_REGISTERr_fields[] = {
    { CIG_INTf, 1, 0, SOCF_RO },
    { FCM_INTf, 1, 1, SOCF_RO },
    { FCU_INTf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_INTERRUPT_REGISTER_BCM88950_A0r_fields[] = {
    { DCQ_0_LB_CNT_UNDERFLOW_P_0_INTf, 1, 1, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_0_LB_CNT_UNDERFLOW_P_1_INTf, 1, 2, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_0_LB_CNT_UNDERFLOW_P_2_INTf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_1_LB_CNT_UNDERFLOW_P_0_INTf, 1, 4, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_1_LB_CNT_UNDERFLOW_P_1_INTf, 1, 5, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_1_LB_CNT_UNDERFLOW_P_2_INTf, 1, 6, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_2_LB_CNT_UNDERFLOW_P_0_INTf, 1, 7, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_2_LB_CNT_UNDERFLOW_P_1_INTf, 1, 8, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_2_LB_CNT_UNDERFLOW_P_2_INTf, 1, 9, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_3_LB_CNT_UNDERFLOW_P_0_INTf, 1, 10, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_3_LB_CNT_UNDERFLOW_P_1_INTf, 1, 11, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DCQ_3_LB_CNT_UNDERFLOW_P_2_INTf, 1, 12, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_0_TH_0r_fields[] = {
    { BUND_0_LD_TH_0f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_0_TH_1r_fields[] = {
    { BUND_0_LD_TH_1f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_0_TH_2r_fields[] = {
    { BUND_0_LD_TH_2f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_1_TH_0r_fields[] = {
    { BUND_1_LD_TH_0f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_1_TH_1r_fields[] = {
    { BUND_1_LD_TH_1f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_1_TH_2r_fields[] = {
    { BUND_1_LD_TH_2f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_2_TH_0r_fields[] = {
    { BUND_2_LD_TH_0f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_2_TH_1r_fields[] = {
    { BUND_2_LD_TH_1f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_2_TH_2r_fields[] = {
    { BUND_2_LD_TH_2f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_3_TH_0r_fields[] = {
    { BUND_3_LD_TH_0f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_3_TH_1r_fields[] = {
    { BUND_3_LD_TH_1f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_3_TH_2r_fields[] = {
    { BUND_3_LD_TH_2f, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_BMP_0r_fields[] = {
    { LINK_BUNDLE_0f, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_BMP_1r_fields[] = {
    { LINK_BUNDLE_1f, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_BMP_2r_fields[] = {
    { LINK_BUNDLE_2f, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_BUNDLE_BMP_3r_fields[] = {
    { LINK_BUNDLE_3f, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_0r_fields[] = {
    { LINK_LOAD_COUNT_MODE_PASS_WMARK_P_0f, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_1r_fields[] = {
    { LINK_LOAD_COUNT_MODE_PASS_WMARK_P_1f, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_2r_fields[] = {
    { LINK_LOAD_COUNT_MODE_PASS_WMARK_P_2f, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_COUNT_MODE_PIPE_0r_fields[] = {
    { LINK_LOAD_COUNT_MODE_PIPE_0f, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_COUNT_MODE_PIPE_1r_fields[] = {
    { LINK_LOAD_COUNT_MODE_PIPE_1f, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_COUNT_MODE_PIPE_2r_fields[] = {
    { LINK_LOAD_COUNT_MODE_PIPE_2f, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_THr_fields[] = {
    { MUL_LINK_LOAD_THf, 11, 11, SOCF_LE },
    { UNI_LINK_LOAD_THf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_TH_BCM88950_A0r_fields[] = {
    { LINK_LOAD_HIGH_THf, 13, 16, SOCF_LE },
    { LINK_LOAD_LOW_THf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_TH_PASS_Pr_fields[] = {
    { LINK_LOAD_TH_PASS_Pf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_TH_PASS_Sr_fields[] = {
    { LINK_LOAD_TH_PASS_Sf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_fields[] = {
    { LINK_LOAD_TH_PASS_WMARK_Pf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_fields[] = {
    { LINK_LOAD_TH_PASS_WMARK_Sf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_MAX_FABRIC_GCI_WMARKr_fields[] = {
    { MAX_FABRIC_GCI_WMARKf, 288, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_MAX_FABRIC_RCI_WMARKr_fields[] = {
    { MAX_FABRIC_RCI_WMARKf, 144, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_RCI_CNT_MAX_SIZEr_fields[] = {
    { RCI_CNT_MAX_SIZEf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0)
soc_field_info_t soc_DCMC_REG_0000r_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_RO },
    { FIELD_1_1f, 1, 1, SOCF_RO },
    { FIELD_2_2f, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REG_005Ar_fields[] = {
    { FIELD_16_19f, 4, 16, SOCF_LE },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_8f, 1, 8, 0 }
};

#endif
#if defined(BCM_88750_B0)
soc_field_info_t soc_DCMC_REG_005A_BCM88750_B0r_fields[] = {
    { FIELD_16_19f, 4, 16, SOCF_LE },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { FIELD_7_7f, 1, 7, 0 },
    { FIELD_8_8f, 1, 8, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_0r_fields[] = {
    { REP_BMP_00f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_1r_fields[] = {
    { REP_BMP_01f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_2r_fields[] = {
    { REP_BMP_02f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_3r_fields[] = {
    { REP_BMP_03f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_4r_fields[] = {
    { REP_BMP_04f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_5r_fields[] = {
    { REP_BMP_05f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_6r_fields[] = {
    { REP_BMP_06f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_7r_fields[] = {
    { REP_BMP_07f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_8r_fields[] = {
    { REP_BMP_08f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_9r_fields[] = {
    { REP_BMP_09f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_10r_fields[] = {
    { REP_BMP_10f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_11r_fields[] = {
    { REP_BMP_11f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_12r_fields[] = {
    { REP_BMP_12f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_13r_fields[] = {
    { REP_BMP_13f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_14r_fields[] = {
    { REP_BMP_14f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_15r_fields[] = {
    { REP_BMP_15f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_16r_fields[] = {
    { REP_BMP_16f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_17r_fields[] = {
    { REP_BMP_17f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_18r_fields[] = {
    { REP_BMP_18f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_19r_fields[] = {
    { REP_BMP_19f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_20r_fields[] = {
    { REP_BMP_20f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_21r_fields[] = {
    { REP_BMP_21f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_22r_fields[] = {
    { REP_BMP_22f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_23r_fields[] = {
    { REP_BMP_23f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_24r_fields[] = {
    { REP_BMP_24f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_25r_fields[] = {
    { REP_BMP_25f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_26r_fields[] = {
    { REP_BMP_26f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_27r_fields[] = {
    { REP_BMP_27f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_28r_fields[] = {
    { REP_BMP_28f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_29r_fields[] = {
    { REP_BMP_29f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_30r_fields[] = {
    { REP_BMP_30f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_31r_fields[] = {
    { REP_BMP_31f, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_32r_fields[] = {
    { REP_BMP_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_33r_fields[] = {
    { REP_BMP_33f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_34r_fields[] = {
    { REP_BMP_34f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_35r_fields[] = {
    { REP_BMP_35f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_0_BCM88950_A0r_fields[] = {
    { REP_BMP_00f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_10_BCM88950_A0r_fields[] = {
    { REP_BMP_10f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_11_BCM88950_A0r_fields[] = {
    { REP_BMP_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_12_BCM88950_A0r_fields[] = {
    { REP_BMP_12f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_13_BCM88950_A0r_fields[] = {
    { REP_BMP_13f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_14_BCM88950_A0r_fields[] = {
    { REP_BMP_14f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_15_BCM88950_A0r_fields[] = {
    { REP_BMP_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_16_BCM88950_A0r_fields[] = {
    { REP_BMP_16f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_17_BCM88950_A0r_fields[] = {
    { REP_BMP_17f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_18_BCM88950_A0r_fields[] = {
    { REP_BMP_18f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_19_BCM88950_A0r_fields[] = {
    { REP_BMP_19f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_1_BCM88950_A0r_fields[] = {
    { REP_BMP_01f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_20_BCM88950_A0r_fields[] = {
    { REP_BMP_20f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_21_BCM88950_A0r_fields[] = {
    { REP_BMP_21f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_22_BCM88950_A0r_fields[] = {
    { REP_BMP_22f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_23_BCM88950_A0r_fields[] = {
    { REP_BMP_23f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_24_BCM88950_A0r_fields[] = {
    { REP_BMP_24f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_25_BCM88950_A0r_fields[] = {
    { REP_BMP_25f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_26_BCM88950_A0r_fields[] = {
    { REP_BMP_26f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_27_BCM88950_A0r_fields[] = {
    { REP_BMP_27f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_28_BCM88950_A0r_fields[] = {
    { REP_BMP_28f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_29_BCM88950_A0r_fields[] = {
    { REP_BMP_29f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_2_BCM88950_A0r_fields[] = {
    { REP_BMP_02f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_30_BCM88950_A0r_fields[] = {
    { REP_BMP_30f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_31_BCM88950_A0r_fields[] = {
    { REP_BMP_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_3_BCM88950_A0r_fields[] = {
    { REP_BMP_03f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_4_BCM88950_A0r_fields[] = {
    { REP_BMP_04f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_5_BCM88950_A0r_fields[] = {
    { REP_BMP_05f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_6_BCM88950_A0r_fields[] = {
    { REP_BMP_06f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_7_BCM88950_A0r_fields[] = {
    { REP_BMP_07f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_8_BCM88950_A0r_fields[] = {
    { REP_BMP_08f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_REPEATER_ROUTING_TABLE_9_BCM88950_A0r_fields[] = {
    { REP_BMP_09f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_RESERVED_SPARE_0r_fields[] = {
    { DCMC_RESERVED_SPARE_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_RESERVED_SPARE_1r_fields[] = {
    { DCMC_RESERVED_SPARE_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_RESERVED_SPARE_2r_fields[] = {
    { DCMC_RESERVED_SPARE_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCMC_RESERVED_SPARE_3r_fields[] = {
    { DCMC_RESERVED_SPARE_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCM_RESERVED_SPARE_0r_fields[] = {
    { DCM_RESERVED_SPARE_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCM_RESERVED_SPARE_1r_fields[] = {
    { DCM_RESERVED_SPARE_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCM_RESERVED_SPARE_2r_fields[] = {
    { DCM_RESERVED_SPARE_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DCM_RESERVED_SPARE_3r_fields[] = {
    { DCM_RESERVED_SPARE_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DCRCSSr_fields[] = {
    { BATM_CRFCSSf, 3, 5, SOCF_LE },
    { BATM_PORTSELf, 5, 0, SOCF_LE },
    { BATM_RSVDf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDL1_CTRL_0r_fields[] = {
    { TRAINTRIGENf, 1, 54, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDL1_STATr_fields[] = {
    { DLYMAXMINMODEf, 1, 6, SOCF_RO },
    { HCSELVECf, 8, 8, SOCF_LE|SOCF_RO },
    { INSDLYMINVECf, 6, 44, SOCF_LE|SOCF_RO },
    { MAINPHSELf, 2, 2, SOCF_LE|SOCF_RO },
    { PH2SELf, 2, 4, SOCF_LE|SOCF_RO },
    { PHSELf, 2, 0, SOCF_LE|SOCF_RO },
    { PHSELERRORf, 1, 7, SOCF_RO },
    { PHSELHCUPf, 1, 38, SOCF_RO },
    { PHUPf, 4, 34, SOCF_LE|SOCF_RO },
    { QCSELVECf, 8, 25, SOCF_LE|SOCF_RO },
    { SELHGf, 1, 24, SOCF_RO },
    { SELVECf, 8, 16, SOCF_LE|SOCF_RO },
    { TRAIN_TRIGGERf, 1, 33, SOCF_RO },
    { UNUSED1f, 5, 39, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDL2_STATr_fields[] = {
    { DLYMAXMINMODEf, 1, 6, SOCF_RO },
    { HCSELVECf, 8, 8, SOCF_LE|SOCF_RO },
    { INSDLYMINVECf, 6, 44, SOCF_LE|SOCF_RO },
    { MAINPHSELf, 2, 2, SOCF_LE|SOCF_RO },
    { PH2SELf, 2, 4, SOCF_LE|SOCF_RO },
    { PHSELf, 2, 0, SOCF_LE|SOCF_RO },
    { PHSELERRORf, 1, 7, SOCF_RO },
    { PHSELHCUPf, 1, 38, SOCF_RO },
    { PHUPf, 4, 34, SOCF_LE|SOCF_RO },
    { QCSELVECf, 8, 25, SOCF_LE|SOCF_RO },
    { SELVECf, 8, 16, SOCF_LE|SOCF_RO },
    { TRAIN_TRIGGERf, 1, 33, SOCF_RO },
    { UNUSED1f, 5, 39, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDLPERIODICTRAININGREGISTERr_fields[] = {
    { DDL_AUTO_TRN_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DDP_C0_PORT_AC_CMDr_fields[] = {
    { CSAf, 1, 0, SOCF_RES },
    { CSCf, 1, 2, SOCF_RES },
    { RESVf, 28, 4, SOCF_LE|SOCF_RES },
    { WEAf, 1, 1, SOCF_RES },
    { WECf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DDP_C0_PORT_AC_CMD_BCM56640_A0r_fields[] = {
    { CSAf, 1, 0, SOCF_RES },
    { CSCf, 1, 2, SOCF_RES },
    { RESVf, 28, 4, SOCF_LE|SOCF_RES },
    { WEAf, 1, 1, SOCF_RES },
    { WECf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DDP_C0_PORT_AC_DATAr_fields[] = {
    { D0f, 12, 0, SOCF_LE|SOCF_RES },
    { RESVf, 20, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DDP_C0_PORT_AC_DATA_BCM56640_A0r_fields[] = {
    { D0f, 12, 0, SOCF_LE|SOCF_RES },
    { RESVf, 20, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DDP_C0_PORT_A_RADDRr_fields[] = {
    { RAf, 13, 0, SOCF_LE|SOCF_RES },
    { RESVf, 19, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DDP_C0_PORT_A_RADDR_BCM56640_A0r_fields[] = {
    { RAf, 13, 0, SOCF_LE|SOCF_RES },
    { RESVf, 19, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DDP_C0_PORT_BD_CMDr_fields[] = {
    { CSBf, 1, 0, SOCF_RES },
    { CSDf, 1, 2, SOCF_RES },
    { RESVf, 28, 4, SOCF_LE|SOCF_RES },
    { WEBf, 1, 1, SOCF_RES },
    { WEDf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DDP_C0_PORT_BD_CMD_BCM56640_A0r_fields[] = {
    { CSBf, 1, 0, SOCF_RES },
    { CSDf, 1, 2, SOCF_RES },
    { RESVf, 28, 4, SOCF_LE|SOCF_RES },
    { WEBf, 1, 1, SOCF_RES },
    { WEDf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DDP_C0_PORT_C_WADDRr_fields[] = {
    { RESVf, 19, 13, SOCF_LE|SOCF_RES },
    { WAf, 13, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DDP_C0_PORT_C_WADDR_BCM56640_A0r_fields[] = {
    { RESVf, 19, 13, SOCF_LE|SOCF_RES },
    { WAf, 13, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DDP_MODULE_CONTROLr_fields[] = {
    { CLEAR_ADDRf, 1, 4, SOCF_RES },
    { CLEAR_CSf, 1, 6, SOCF_RES },
    { CLEAR_DATAf, 1, 5, SOCF_RES },
    { CLEAR_WEf, 1, 7, SOCF_RES },
    { READ_LATENCYf, 4, 0, SOCF_LE|SOCF_RES },
    { RESVf, 24, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DDP_MODULE_CONTROL_BCM56640_A0r_fields[] = {
    { CLEAR_ADDRf, 1, 4, SOCF_RES },
    { CLEAR_CSf, 1, 6, SOCF_RES },
    { CLEAR_DATAf, 1, 5, SOCF_RES },
    { CLEAR_WEf, 1, 7, SOCF_RES },
    { READ_LATENCYf, 4, 0, SOCF_LE|SOCF_RES },
    { RESVf, 24, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DDP_PROGRAM_GOr_fields[] = {
    { CMDf, 1, 0, SOCF_RES },
    { RESVf, 31, 1, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DDP_PROGRAM_GO_BCM56640_A0r_fields[] = {
    { CMDf, 1, 0, SOCF_RES },
    { RESVf, 31, 1, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDR2EXTENDEDMODEWR3REGISTERr_fields[] = {
    { EXTMODEWR3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DDR3_PLL_CTRL_REGISTER_0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { CH0_MDELf, 3, 29, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { FAST_LOCKf, 1, 27, SOCF_RES },
    { NDIV_RELOCKf, 1, 28, SOCF_RES },
    { PWM_RATEf, 2, 22, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TESTCLKOUTf, 1, 18, SOCF_RES },
    { VCO_DIV2f, 1, 26, SOCF_RES },
    { VCO_DLYf, 2, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DDR3_PLL_CTRL_REGISTER_1r_fields[] = {
    { KAf, 3, 29, SOCF_LE|SOCF_RES },
    { KIf, 3, 26, SOCF_LE|SOCF_RES },
    { KPf, 4, 22, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DDR3_PLL_CTRL_REGISTER_2r_fields[] = {
    { FB_OFFSETf, 12, 16, SOCF_LE|SOCF_RES },
    { FB_PHASE_ENf, 1, 28, SOCF_RES },
    { PDIVf, 3, 29, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DDR3_PLL_CTRL_REGISTER_3r_fields[] = {
    { NDIV_FRACf, 20, 10, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 10, 0, SOCF_LE|SOCF_RES },
    { PHASE8_ENf, 1, 30, SOCF_RES },
    { SSC_MODEf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DDR3_PLL_CTRL_REGISTER_4r_fields[] = {
    { BYPASS_PORf, 1, 20, SOCF_RES },
    { CH0_MDIVf, 8, 0, SOCF_LE|SOCF_RES },
    { D2C_HYST_ENf, 1, 21, SOCF_RES },
    { HOLDf, 6, 8, SOCF_LE|SOCF_RES },
    { LOAD_ENf, 6, 14, SOCF_LE|SOCF_RES },
    { PWRDWNf, 1, 28, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 4, 24, SOCF_LE|SOCF_RES },
    { TEST_ENf, 1, 23, SOCF_RES },
    { TEST_SELf, 1, 22, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DDR3_PLL_STATUSr_fields[] = {
    { DDR3_PLL_LOCKf, 1, 12, SOCF_RO|SOCF_RES },
    { DDR3_PLL_LOCK_LOSTf, 1, 13, SOCF_RO|SOCF_RES },
    { DDR3_PLL_STATUSf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDRABPLLCONFIGr_fields[] = {
    { DDRABPLLKf, 5, 16, SOCF_LE },
    { DDRABPLLMf, 8, 0, SOCF_LE },
    { DDRABPLLNf, 5, 8, SOCF_LE },
    { DDRABPLLPf, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDRABPLLEXTPROGr_fields[] = {
    { DDRABPLLIPROGf, 4, 4, SOCF_LE },
    { DDRABPLLRPROGf, 4, 8, SOCF_LE },
    { DDRABPLLVPROGf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDRABPLLHSCONFIGr_fields[] = {
    { DDRABPLLHSDIVFf, 6, 0, SOCF_LE },
    { DDRABPLLHSDIVQf, 3, 12, SOCF_LE },
    { DDRABPLLHSDIVRf, 3, 8, SOCF_LE },
    { DDRABUSEHSPLLf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDREFPLLCONFIGr_fields[] = {
    { DDREFPLLKf, 5, 16, SOCF_LE },
    { DDREFPLLMf, 8, 0, SOCF_LE },
    { DDREFPLLNf, 5, 8, SOCF_LE },
    { DDREFPLLPf, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDREFPLLEXTPROGr_fields[] = {
    { DDREFPLLIPROGf, 4, 4, SOCF_LE },
    { DDREFPLLRPROGf, 4, 8, SOCF_LE },
    { DDREFPLLVPROGf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDREFPLLHSCONFIGr_fields[] = {
    { DDREFPLLHSDIVFf, 6, 0, SOCF_LE },
    { DDREFPLLHSDIVQf, 3, 12, SOCF_LE },
    { DDREFPLLHSDIVRf, 3, 8, SOCF_LE },
    { DDREFUSEHSPLLf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDRPLLCONFIGr_fields[] = {
    { DDRPLLKf, 5, 16, SOCF_LE },
    { DDRPLLMf, 8, 0, SOCF_LE },
    { DDRPLLNf, 5, 8, SOCF_LE },
    { DDRPLLPf, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDRPLLEXTPROGr_fields[] = {
    { DDRPLLIPROGf, 4, 4, SOCF_LE },
    { DDRPLLRPROGf, 4, 8, SOCF_LE },
    { DDRPLLVPROGf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDRPLLHSCONFIGr_fields[] = {
    { DDRPLLHSDIVFf, 6, 0, SOCF_LE },
    { DDRPLLHSDIVQf, 3, 12, SOCF_LE },
    { DDRPLLHSDIVRf, 3, 8, SOCF_LE },
    { DDRUSEHSPLLf, 1, 31, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTCONFIGr_fields[] = {
    { AXI_PORT_SELf, 1, 1, 0 },
    { BIST_ARAPCMDf, 1, 9, 0 },
    { BIST_ARPRIORITYf, 3, 10, SOCF_LE },
    { BIST_AWAPCMDf, 1, 3, 0 },
    { BIST_AWCACHE_0f, 1, 2, 0 },
    { BIST_AWCOBUFf, 1, 4, 0 },
    { BIST_AWPRIORITYf, 3, 5, SOCF_LE },
    { BIST_AWUSERf, 1, 8, 0 },
    { BIST_FINISHED_PERIODf, 8, 17, SOCF_LE },
    { BIST_RESETBf, 1, 0, 0 },
    { BUS16_MODEf, 1, 15, 0 },
    { CLR_BIST_LAST_DATA_ERRf, 1, 16, 0 },
    { DISABLE_COL_BANK_SWAPPINGf, 1, 13, 0 },
    { ENABLE_8_BANKS_MODEf, 1, 14, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTCONFIG2r_fields[] = {
    { FIFO_CMD_ALMOST_FULL_LEVELf, 3, 8, SOCF_LE },
    { FIFO_RADDR_ALMOST_FULL_LEVELf, 3, 16, SOCF_LE },
    { FIFO_WDATA_ALMOST_FULL_LEVELf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTCONFIG2_BCM53400_A0r_fields[] = {
    { FIFO_CMD_ALMOST_FULL_LEVELf, 3, 8, SOCF_LE },
    { FIFO_RADDR_ALMOST_FULL_LEVELf, 3, 16, SOCF_LE },
    { FIFO_WDATA_ALMOST_FULL_LEVELf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTCONFIGURATIONSr_fields[] = {
    { ADDRESSSHIFTMODEf, 1, 22, 0 },
    { BISTENf, 1, 25, 0 },
    { CONSADDR4BANKSf, 1, 20, 0 },
    { CONSADDR8BANKSf, 1, 21, 0 },
    { DATAADDRMODEf, 1, 24, 0 },
    { DATASHIFTMODEf, 1, 23, 0 },
    { INDWRRDADDRMODEf, 1, 19, 0 },
    { PATTERNBITMODEf, 1, 16, 0 },
    { PRBSMODEf, 1, 18, 0 },
    { READWEIGHTf, 8, 8, SOCF_LE },
    { TWOADDRMODEf, 1, 17, 0 },
    { WRITEWEIGHTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTCONFIGURATIONS_BCM53400_A0r_fields[] = {
    { ADDRESSSHIFTMODEf, 1, 22, 0 },
    { BISTENf, 1, 25, 0 },
    { CONSADDR4BANKSf, 1, 20, 0 },
    { CONSADDR8BANKSf, 1, 21, 0 },
    { DATAADDRMODEf, 1, 24, 0 },
    { DATASHIFTMODEf, 1, 23, 0 },
    { INDWRRDADDRMODEf, 1, 19, 0 },
    { PATTERNBITMODEf, 1, 16, 0 },
    { PRBSMODEf, 1, 18, 0 },
    { READWEIGHTf, 8, 8, SOCF_LE },
    { TWOADDRMODEf, 1, 17, 0 },
    { WRITEWEIGHTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTCONFIG_BCM53400_A0r_fields[] = {
    { AXI_PORT_SELf, 1, 1, 0 },
    { BIST_ARAPCMDf, 1, 9, 0 },
    { BIST_ARPRIORITYf, 3, 10, SOCF_LE },
    { BIST_AWAPCMDf, 1, 3, 0 },
    { BIST_AWCACHE_0f, 1, 2, 0 },
    { BIST_AWCOBUFf, 1, 4, 0 },
    { BIST_AWPRIORITYf, 3, 5, SOCF_LE },
    { BIST_AWUSERf, 1, 8, 0 },
    { BIST_FINISHED_PERIODf, 8, 17, SOCF_LE },
    { BIST_RESETBf, 1, 0, 0 },
    { BUS16_MODEf, 1, 15, 0 },
    { CLR_BIST_LAST_DATA_ERRf, 1, 16, 0 },
    { DISABLE_COL_BANK_SWAPPINGf, 1, 13, 0 },
    { ENABLE_8_BANKS_MODEf, 1, 14, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTENDADDRESSr_fields[] = {
    { BISTENDADDRESSf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTENDADDRESS_BCM53400_A0r_fields[] = {
    { BISTENDADDRESSf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTERROROCCURREDr_fields[] = {
    { ERROCCURREDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTERROROCCURRED_BCM53400_A0r_fields[] = {
    { ERROCCURREDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTFULLMASKERRORCOUNTERr_fields[] = {
    { FULLERRCNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTFULLMASKERRORCOUNTER_BCM53400_A0r_fields[] = {
    { FULLERRCNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD0r_fields[] = {
    { BISTFULLMASK0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD1r_fields[] = {
    { BISTFULLMASK1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD2r_fields[] = {
    { BISTFULLMASK2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD3r_fields[] = {
    { BISTFULLMASK3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD4r_fields[] = {
    { BISTFULLMASK4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD5r_fields[] = {
    { BISTFULLMASK5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD6r_fields[] = {
    { BISTFULLMASK6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD7r_fields[] = {
    { BISTFULLMASK7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD0_BCM53400_A0r_fields[] = {
    { BISTFULLMASK0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD1_BCM53400_A0r_fields[] = {
    { BISTFULLMASK1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD2_BCM53400_A0r_fields[] = {
    { BISTFULLMASK2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD3_BCM53400_A0r_fields[] = {
    { BISTFULLMASK3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD4_BCM53400_A0r_fields[] = {
    { BISTFULLMASK4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD5_BCM53400_A0r_fields[] = {
    { BISTFULLMASK5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD6_BCM53400_A0r_fields[] = {
    { BISTFULLMASK6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTFULLMASKWORD7_BCM53400_A0r_fields[] = {
    { BISTFULLMASK7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTGENERALCONFIGURATIONSr_fields[] = {
    { NUMCOLSf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTGENERALCONFIGURATIONS_BCM53400_A0r_fields[] = {
    { NUMCOLSf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTGLOBALERRORCOUNTERr_fields[] = {
    { GLOBALERRCNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTGLOBALERRORCOUNTER_BCM53400_A0r_fields[] = {
    { GLOBALERRCNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTLASTADDRERRr_fields[] = {
    { BISTLASTADDRERRf, 26, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTLASTADDRERR_BCM53400_A0r_fields[] = {
    { BISTLASTADDRERRf, 26, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD0r_fields[] = {
    { BISTLASTDATAERR0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD1r_fields[] = {
    { BISTLASTDATAERR1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD2r_fields[] = {
    { BISTLASTDATAERR2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD3r_fields[] = {
    { BISTLASTDATAERR3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD4r_fields[] = {
    { BISTLASTDATAERR4f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD5r_fields[] = {
    { BISTLASTDATAERR5f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD6r_fields[] = {
    { BISTLASTDATAERR6f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD7r_fields[] = {
    { BISTLASTDATAERR7f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD0_BCM53400_A0r_fields[] = {
    { BISTLASTDATAERR0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD1_BCM53400_A0r_fields[] = {
    { BISTLASTDATAERR1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD2_BCM53400_A0r_fields[] = {
    { BISTLASTDATAERR2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD3_BCM53400_A0r_fields[] = {
    { BISTLASTDATAERR3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD4_BCM53400_A0r_fields[] = {
    { BISTLASTDATAERR4f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD5_BCM53400_A0r_fields[] = {
    { BISTLASTDATAERR5f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD6_BCM53400_A0r_fields[] = {
    { BISTLASTDATAERR6f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTLASTDATAERRWORD7_BCM53400_A0r_fields[] = {
    { BISTLASTDATAERR7f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTNUMBEROFACTIONSr_fields[] = {
    { BISTNUMACTIONSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTNUMBEROFACTIONS_BCM53400_A0r_fields[] = {
    { BISTNUMACTIONSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTPATTERNWORD0r_fields[] = {
    { BISTPATTERN0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTPATTERNWORD1r_fields[] = {
    { BISTPATTERN1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTPATTERNWORD2r_fields[] = {
    { BISTPATTERN2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTPATTERNWORD3r_fields[] = {
    { BISTPATTERN3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTPATTERNWORD4r_fields[] = {
    { BISTPATTERN4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTPATTERNWORD5r_fields[] = {
    { BISTPATTERN5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTPATTERNWORD6r_fields[] = {
    { BISTPATTERN6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTPATTERNWORD7r_fields[] = {
    { BISTPATTERN7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTPATTERNWORD0_BCM53400_A0r_fields[] = {
    { BISTPATTERN0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTPATTERNWORD1_BCM53400_A0r_fields[] = {
    { BISTPATTERN1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTPATTERNWORD2_BCM53400_A0r_fields[] = {
    { BISTPATTERN2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTPATTERNWORD3_BCM53400_A0r_fields[] = {
    { BISTPATTERN3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTPATTERNWORD4_BCM53400_A0r_fields[] = {
    { BISTPATTERN4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTPATTERNWORD5_BCM53400_A0r_fields[] = {
    { BISTPATTERN5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTPATTERNWORD6_BCM53400_A0r_fields[] = {
    { BISTPATTERN6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTPATTERNWORD7_BCM53400_A0r_fields[] = {
    { BISTPATTERN7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTSINGLEBITMASKr_fields[] = {
    { BISTSINGLEMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTSINGLEBITMASKERRORCOUNTERr_fields[] = {
    { SINGLEERRCNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTSINGLEBITMASKERRORCOUNTER_BCM53400_A0r_fields[] = {
    { SINGLEERRCNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTSINGLEBITMASK_BCM53400_A0r_fields[] = {
    { BISTSINGLEMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTSTARTADDRESSr_fields[] = {
    { BISTSTARTADDRESSf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTSTARTADDRESS_BCM53400_A0r_fields[] = {
    { BISTSTARTADDRESSf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_BISTSTATUSESr_fields[] = {
    { BISTFINISHEDf, 1, 0, SOCF_RO },
    { OVERFLOW_FIFO_CMDf, 1, 2, SOCF_RO },
    { OVERFLOW_FIFO_RADDRf, 1, 3, SOCF_RO },
    { OVERFLOW_FIFO_WDATAf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_BISTSTATUSES_BCM53400_A0r_fields[] = {
    { BISTFINISHEDf, 1, 0, SOCF_RO },
    { OVERFLOW_FIFO_CMDf, 1, 2, SOCF_RO },
    { OVERFLOW_FIFO_RADDRf, 1, 3, SOCF_RO },
    { OVERFLOW_FIFO_WDATAf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDR_CONTROLLERTRIGGERSr_fields[] = {
    { DDRCKEDISf, 1, 3, 0 },
    { DDRDEFVALNf, 1, 1, 0 },
    { DDRINITDISf, 1, 2, 0 },
    { DDRRSTNf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_00r_fields[] = {
    { DRAM_CLASSf, 4, 8, SOCF_LE },
    { STARTf, 1, 0, 0 },
    { VERSIONf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_01r_fields[] = {
    { MAX_COL_REGf, 4, 8, SOCF_LE|SOCF_RO },
    { MAX_CS_REGf, 3, 16, SOCF_LE|SOCF_RO },
    { MAX_ROW_REGf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_02r_fields[] = {
    { MEMCD_RMODW_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO },
    { READ_DATA_FIFO_PTR_WIDTHf, 8, 0, SOCF_LE|SOCF_RO },
    { WRITE_DATA_FIFO_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { WRITE_DATA_FIFO_PTR_WIDTHf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_03r_fields[] = {
    { TRST_PWRONf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_04r_fields[] = {
    { CKE_INACTIVEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_05r_fields[] = {
    { CASLAT_LIN_F0f, 6, 8, SOCF_LE },
    { CASLAT_LIN_F1f, 6, 24, SOCF_LE },
    { INITAREFf, 4, 0, SOCF_LE },
    { WRLAT_F0f, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_06r_fields[] = {
    { TBST_INT_INTERVALf, 3, 8, SOCF_LE },
    { TCCDf, 5, 16, SOCF_LE },
    { TRRD_F0f, 8, 24, SOCF_LE },
    { WRLAT_F1f, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_07r_fields[] = {
    { TRAS_MIN_F0f, 8, 8, SOCF_LE },
    { TRC_F0f, 8, 0, SOCF_LE },
    { TRP_F0f, 5, 24, SOCF_LE },
    { TWTR_F0f, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_08r_fields[] = {
    { TRAS_MIN_F1f, 8, 16, SOCF_LE },
    { TRC_F1f, 8, 8, SOCF_LE },
    { TRRD_F1f, 8, 0, SOCF_LE },
    { TWTR_F1f, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_09r_fields[] = {
    { TMOD_F0f, 8, 24, SOCF_LE },
    { TMRD_F0f, 5, 16, SOCF_LE },
    { TRP_F1f, 5, 0, SOCF_LE },
    { TRTP_F0f, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_10r_fields[] = {
    { TCKE_F0f, 3, 24, SOCF_LE },
    { TRAS_MAX_F0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_11r_fields[] = {
    { TCKESR_F0f, 5, 0, SOCF_LE },
    { TMOD_F1f, 8, 24, SOCF_LE },
    { TMRD_F1f, 5, 16, SOCF_LE },
    { TRTP_F1f, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_12r_fields[] = {
    { TCKE_F1f, 3, 24, SOCF_LE },
    { TRAS_MAX_F1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_13r_fields[] = {
    { APf, 1, 16, 0 },
    { CONCURRENTAPf, 1, 24, 0 },
    { TCKESR_F1f, 5, 0, SOCF_LE },
    { WRITEINTERPf, 1, 8, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_14r_fields[] = {
    { TRAS_LOCKOUTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_15r_fields[] = {
    { TDAL_F0f, 6, 8, SOCF_LE },
    { TDAL_F1f, 6, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_16r_fields[] = {
    { BSTLENf, 3, 24, SOCF_LE },
    { NO_CMD_INITf, 1, 16, 0 },
    { TDLLf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_17r_fields[] = {
    { TCPD_F0f, 16, 16, SOCF_LE },
    { TFAW_F0f, 6, 0, SOCF_LE },
    { TFAW_F1f, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_18r_fields[] = {
    { TCPD_F1f, 16, 0, SOCF_LE },
    { TRP_AB_F0f, 5, 16, SOCF_LE },
    { TRP_AB_F1f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_19r_fields[] = {
    { ADDRESS_MIRRORINGf, 4, 8, SOCF_LE },
    { AREFRESHf, 1, 16, SOCF_RO },
    { AUTO_REFRESH_MODEf, 1, 24, 0 },
    { REG_DIMM_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_20r_fields[] = {
    { TREF_ENABLEf, 1, 0, 0 },
    { TRFC_F0f, 10, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_21r_fields[] = {
    { TREF_F0f, 14, 0, SOCF_LE },
    { TRFC_F1f, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_22r_fields[] = {
    { TREF_F1f, 14, 0, SOCF_LE },
    { TREF_INTERVALf, 14, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_23r_fields[] = {
    { TPDEX_F0f, 16, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_24r_fields[] = {
    { TPDEX_F1f, 16, 0, SOCF_LE },
    { TXPDLL_F0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_25r_fields[] = {
    { TXARD_F0f, 16, 16, SOCF_LE },
    { TXPDLL_F1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_26r_fields[] = {
    { TXARDS_F0f, 16, 0, SOCF_LE },
    { TXARD_F1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_27r_fields[] = {
    { TXARDS_F1f, 16, 0, SOCF_LE },
    { TXSR_F0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_28r_fields[] = {
    { TXSNR_F0f, 16, 0, SOCF_LE },
    { TXSR_F1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_29r_fields[] = {
    { PWRUP_SREFRESH_EXITf, 1, 16, 0 },
    { SREFRESH_EXIT_NO_REFRESHf, 1, 24, 0 },
    { TXSNR_F1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_30r_fields[] = {
    { CKE_DELAYf, 3, 8, SOCF_LE },
    { CKSRE_F0f, 4, 24, SOCF_LE },
    { ENABLE_QUICK_SREFRESHf, 1, 0, 0 },
    { LOWPOWER_REFRESH_ENABLEf, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_31r_fields[] = {
    { CKSRE_F1f, 4, 8, SOCF_LE },
    { CKSRX_F0f, 4, 0, SOCF_LE },
    { CKSRX_F1f, 4, 16, SOCF_LE },
    { LP_CMDf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_32r_fields[] = {
    { LP_ARB_STATEf, 4, 8, SOCF_LE|SOCF_RO },
    { LP_AUTO_ENTRY_ENf, 3, 16, SOCF_LE },
    { LP_AUTO_EXIT_ENf, 3, 24, SOCF_LE },
    { LP_STATEf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_33r_fields[] = {
    { TCKESR_F1f, 8, 0, SOCF_LE },
    { TRCD_F0f, 8, 24, SOCF_LE },
    { TWR_MPR_F1f, 8, 8, SOCF_LE },
    { WRITEINTERPf, 1, 16, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_34r_fields[] = {
    { TMRRf, 4, 24, SOCF_LE },
    { TRCD_F1f, 8, 8, SOCF_LE },
    { TWR_F0f, 6, 0, SOCF_LE },
    { TWR_F1f, 6, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_35r_fields[] = {
    { LP_AUTO_SR_IDLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_36r_fields[] = {
    { FREQ_CHANGE_ENABLEf, 1, 24, 0 },
    { LP_AUTO_SR_MC_GATE_IDLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_37r_fields[] = {
    { FREQ_CHANGE_DLL_OFFf, 2, 16, SOCF_LE },
    { FREQ_CHANGE_DONE_HOLD_CLEARf, 1, 8, SOCF_RO },
    { FREQ_CHANGE_DONE_HOLD_ENf, 1, 0, 0 },
    { TDFI_INIT_START_F0f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_38r_fields[] = {
    { TDFI_INIT_COMPLETE_F0f, 16, 0, SOCF_LE },
    { TDFI_INIT_START_F1f, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_39r_fields[] = {
    { CURRENT_REG_COPYf, 1, 16, SOCF_RO },
    { DFS_PHY_REG_WRITE_ENf, 1, 24, 0 },
    { TDFI_INIT_COMPLETE_F1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_40r_fields[] = {
    { DFS_PHY_REG_WRITE_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_41r_fields[] = {
    { DFS_PHY_REG_WRITE_DATA_F0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_42r_fields[] = {
    { DFS_PHY_REG_WRITE_DATA_F1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_43r_fields[] = {
    { WRITE_MODEREGf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_44r_fields[] = {
    { MR0_DATA_F0_0f, 16, 8, SOCF_LE },
    { MRW_STATUSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_45r_fields[] = {
    { MR1_DATA_F0_0f, 16, 0, SOCF_LE },
    { MR2_DATA_F0_0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_46r_fields[] = {
    { MR0_DATA_F1_0f, 16, 0, SOCF_LE },
    { MR1_DATA_F1_0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_47r_fields[] = {
    { MR2_DATA_F1_0f, 16, 0, SOCF_LE },
    { MRSINGLE_DATA_0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_48r_fields[] = {
    { MR0_DATA_F0_1f, 16, 16, SOCF_LE },
    { MR3_DATA_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_49r_fields[] = {
    { MR1_DATA_F0_1f, 16, 0, SOCF_LE },
    { MR2_DATA_F0_1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_50r_fields[] = {
    { MR0_DATA_F1_1f, 16, 0, SOCF_LE },
    { MR1_DATA_F1_1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_51r_fields[] = {
    { MR2_DATA_F1_1f, 16, 0, SOCF_LE },
    { MRSINGLE_DATA_1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_52r_fields[] = {
    { MR0_DATA_F0_2f, 16, 16, SOCF_LE },
    { MR3_DATA_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_53r_fields[] = {
    { MR1_DATA_F0_2f, 16, 0, SOCF_LE },
    { MR2_DATA_F0_2f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_54r_fields[] = {
    { MR0_DATA_F1_2f, 16, 0, SOCF_LE },
    { MR1_DATA_F1_2f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_55r_fields[] = {
    { MR2_DATA_F1_2f, 16, 0, SOCF_LE },
    { MRSINGLE_DATA_2f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_56r_fields[] = {
    { MR0_DATA_F0_3f, 16, 16, SOCF_LE },
    { MR3_DATA_2f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_57r_fields[] = {
    { MR1_DATA_F0_3f, 16, 0, SOCF_LE },
    { MR2_DATA_F0_3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_58r_fields[] = {
    { MR0_DATA_F1_3f, 16, 0, SOCF_LE },
    { MR1_DATA_F1_3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_59r_fields[] = {
    { MR2_DATA_F1_3f, 16, 0, SOCF_LE },
    { MRSINGLE_DATA_3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_60r_fields[] = {
    { BIST_GOf, 1, 16, SOCF_RO },
    { BIST_RESULTf, 2, 24, SOCF_LE|SOCF_RO },
    { MR3_DATA_3f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_61r_fields[] = {
    { ADDR_SPACEf, 6, 0, SOCF_LE },
    { BIST_ADDR_CHECKf, 1, 16, 0 },
    { BIST_DATA_CHECKf, 1, 8, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_62r_fields[] = {
    { BIST_START_ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_63r_fields[] = {
    { BIST_START_ADDRESSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_64r_fields[] = {
    { BIST_DATA_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_65r_fields[] = {
    { WRITE_MODEREGf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_66r_fields[] = {
    { CTRL_RAWf, 2, 0, SOCF_LE },
    { FWCf, 1, 8, SOCF_RO },
    { XOR_CHECK_BITSf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_67r_fields[] = {
    { ECC_DISABLE_W_UC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_68r_fields[] = {
    { ECC_U_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_69r_fields[] = {
    { ECC_U_ADDRf, 2, 0, SOCF_LE|SOCF_RO },
    { ECC_U_SYNDf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_70r_fields[] = {
    { ECC_U_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_71r_fields[] = {
    { READ_MPRf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_72r_fields[] = {
    { ECC_C_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_73r_fields[] = {
    { ECC_C_ADDRf, 2, 0, SOCF_LE|SOCF_RO },
    { ECC_C_SYNDf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_74r_fields[] = {
    { ECC_C_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_75r_fields[] = {
    { MPRR_DATA_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_76r_fields[] = {
    { ECC_U_IDf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_77r_fields[] = {
    { ECC_C_IDf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_78r_fields[] = {
    { ZQCL_F0f, 12, 16, SOCF_LE },
    { ZQINIT_F0f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_79r_fields[] = {
    { ZQCS_F0f, 12, 0, SOCF_LE },
    { ZQINIT_F1f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_80r_fields[] = {
    { ZQCL_F1f, 12, 0, SOCF_LE },
    { ZQCS_F1f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_81r_fields[] = {
    { ZQ_IN_PROGRESSf, 1, 24, SOCF_RO },
    { ZQ_ON_SREF_EXITf, 2, 8, SOCF_LE },
    { ZQ_REQf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_82r_fields[] = {
    { BANK_DIFFf, 2, 8, SOCF_LE },
    { COL_DIFFf, 3, 24, SOCF_LE },
    { ROW_DIFFf, 3, 16, SOCF_LE },
    { ZQCS_ROTATEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_83r_fields[] = {
    { ADDR_CMP_ENf, 1, 24, 0 },
    { AGE_COUNTf, 8, 8, SOCF_LE },
    { APREBITf, 4, 0, SOCF_LE },
    { COMMAND_AGE_COUNTf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_84r_fields[] = {
    { BANK_SPLIT_ENf, 1, 0, 0 },
    { PLACEMENT_ENf, 1, 8, 0 },
    { PRIORITY_ENf, 1, 16, 0 },
    { RW_SAME_ENf, 1, 24, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_85r_fields[] = {
    { CS_SAME_ENf, 1, 8, 0 },
    { DISABLE_RW_GROUP_W_BNK_CONFLICTf, 2, 24, SOCF_LE },
    { SWAP_ENf, 1, 0, 0 },
    { W2R_SPLIT_ENf, 1, 16, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_86r_fields[] = {
    { CS_MAPf, 4, 24, SOCF_LE },
    { DISABLE_RD_INTERLEAVEf, 1, 8, 0 },
    { INHIBIT_DRAM_CMDf, 1, 16, 0 },
    { NUM_Q_ENTRIES_ACT_DISABLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_87r_fields[] = {
    { BURST_ON_FLY_BITf, 4, 0, SOCF_LE },
    { IN_ORDER_ACCEPTf, 1, 24, 0 },
    { Q_FULLNESSf, 3, 16, SOCF_LE },
    { REDUCf, 1, 8, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_88r_fields[] = {
    { CONTROLLER_BUSYf, 1, 0, SOCF_RO },
    { CTRLUPD_REQf, 1, 8, SOCF_RO },
    { CTRLUPD_REQ_PER_AREF_ENf, 1, 16, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_89r_fields[] = {
    { INT_STATUSf, 26, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_90r_fields[] = {
    { MRSINGLE_DATA_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_91r_fields[] = {
    { INT_MASKf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_92r_fields[] = {
    { OUT_OF_RANGE_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_93r_fields[] = {
    { OUT_OF_RANGE_ADDRf, 2, 0, SOCF_LE|SOCF_RO },
    { OUT_OF_RANGE_LENGTHf, 7, 8, SOCF_LE|SOCF_RO },
    { OUT_OF_RANGE_TYPEf, 6, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_94r_fields[] = {
    { OUT_OF_RANGE_SOURCE_IDf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_95r_fields[] = {
    { BIST_EXP_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_96r_fields[] = {
    { MR6_DATA_F1_0f, 17, 0, SOCF_LE },
    { MR8_DATA_0f, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_97r_fields[] = {
    { MR11_DATA_0f, 8, 0, SOCF_LE },
    { MR16_DATA_0f, 8, 8, SOCF_LE },
    { MR17_DATA_0f, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_98r_fields[] = {
    { MR0_DATA_F0_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_99r_fields[] = {
    { MR1_DATA_F0_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_100r_fields[] = {
    { BIST_FAIL_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_101r_fields[] = {
    { MR0_DATA_F1_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_102r_fields[] = {
    { MR1_DATA_F1_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_103r_fields[] = {
    { BIST_FAIL_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_104r_fields[] = {
    { BIST_FAIL_ADDRf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_105r_fields[] = {
    { PORT_CMD_ERROR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_106r_fields[] = {
    { PORT_CMD_ERROR_ADDRf, 2, 0, SOCF_LE|SOCF_RO },
    { PORT_CMD_ERROR_IDf, 17, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_107r_fields[] = {
    { PORT_CMD_ERROR_TYPEf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_108r_fields[] = {
    { ODT_RD_MAP_CS0f, 4, 0, SOCF_LE },
    { ODT_RD_MAP_CS1f, 4, 16, SOCF_LE },
    { ODT_WR_MAP_CS0f, 4, 8, SOCF_LE },
    { ODT_WR_MAP_CS1f, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_109r_fields[] = {
    { ODT_RD_MAP_CS2f, 4, 0, SOCF_LE },
    { ODT_RD_MAP_CS3f, 4, 16, SOCF_LE },
    { ODT_WR_MAP_CS2f, 4, 8, SOCF_LE },
    { ODT_WR_MAP_CS3f, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_110r_fields[] = {
    { ADD_ODT_CLK_DIFFTYPE_DIFFCSf, 6, 16, SOCF_LE },
    { ADD_ODT_CLK_R2W_SAMECSf, 4, 0, SOCF_LE },
    { ADD_ODT_CLK_SAMETYPE_DIFFCSf, 4, 24, SOCF_LE },
    { ADD_ODT_CLK_W2R_SAMECSf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_111r_fields[] = {
    { R2W_DIFFCS_DLYf, 3, 8, SOCF_LE },
    { W2W_DIFFCS_DLYf, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_112r_fields[] = {
    { R2R_SAMECS_DLYf, 3, 0, SOCF_LE },
    { R2W_SAMECS_DLYf, 3, 8, SOCF_LE },
    { W2R_SAMECS_DLYf, 3, 16, SOCF_LE },
    { W2W_SAMECS_DLYf, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_113r_fields[] = {
    { OCD_ADJUST_PDN_CS_0f, 5, 0, SOCF_LE },
    { OCD_ADJUST_PUP_CS_0f, 5, 8, SOCF_LE },
    { SWLVL_LOADf, 1, 24, SOCF_RO },
    { SW_LEVELING_MODEf, 2, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_114r_fields[] = {
    { LVL_STATUSf, 4, 24, SOCF_LE|SOCF_RO },
    { SWLVL_EXITf, 1, 8, SOCF_RO },
    { SWLVL_OP_DONEf, 1, 16, SOCF_RO },
    { SWLVL_STARTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_115r_fields[] = {
    { SWLVL_RESP_0f, 8, 0, SOCF_LE|SOCF_RO },
    { SWLVL_RESP_1f, 8, 8, SOCF_LE|SOCF_RO },
    { SWLVL_RESP_2f, 8, 16, SOCF_LE|SOCF_RO },
    { SWLVL_RESP_3f, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_116r_fields[] = {
    { SWLVL_RESP_4f, 8, 0, SOCF_LE|SOCF_RO },
    { WLDQSENf, 6, 24, SOCF_LE },
    { WRLVL_CSf, 2, 16, SOCF_LE },
    { WRLVL_REQf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_117r_fields[] = {
    { WLMRDf, 6, 0, SOCF_LE },
    { WRLVL_ENf, 1, 8, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_118r_fields[] = {
    { WRLVL_ERROR_STATUSf, 12, 0, SOCF_LE|SOCF_RO },
    { WRLVL_REG_ENf, 1, 16, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_119r_fields[] = {
    { WRLVL_DELAY_F0_0f, 16, 0, SOCF_LE },
    { WRLVL_DELAY_F1_0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_120r_fields[] = {
    { WRLVL_DELAY_F0_1f, 16, 0, SOCF_LE },
    { WRLVL_DELAY_F1_1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_121r_fields[] = {
    { WRLVL_DELAY_F0_2f, 16, 0, SOCF_LE },
    { WRLVL_DELAY_F1_2f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_122r_fields[] = {
    { WRLVL_DELAY_F0_3f, 16, 0, SOCF_LE },
    { WRLVL_DELAY_F1_3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_123r_fields[] = {
    { WRLVL_DELAY_F0_4f, 16, 0, SOCF_LE },
    { WRLVL_DELAY_F1_4f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_124r_fields[] = {
    { RDLVL_CSf, 2, 16, SOCF_LE },
    { RDLVL_EDGEf, 1, 24, 0 },
    { RDLVL_GATE_REQf, 1, 8, SOCF_RO },
    { RDLVL_REQf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_125r_fields[] = {
    { RDLVL_BEGIN_DELAY_ENf, 1, 0, 0 },
    { RDLVL_GATE_REG_ENf, 1, 16, 0 },
    { RDLVL_REG_ENf, 1, 8, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_126r_fields[] = {
    { RDLVL_BEGIN_DELAY_0f, 16, 0, SOCF_LE|SOCF_RO },
    { RDLVL_END_DELAY_0f, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_127r_fields[] = {
    { RDLVL_MIDPOINT_DELAY_0f, 16, 0, SOCF_LE|SOCF_RO },
    { RDLVL_OFFSET_DELAY_0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_128r_fields[] = {
    { RDLVL_DELAY_F0_0f, 16, 8, SOCF_LE },
    { RDLVL_OFFSET_DIR_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_129r_fields[] = {
    { RDLVL_DELAY_F1_0f, 16, 16, SOCF_LE },
    { RDLVL_GATE_DELAY_F0_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_130r_fields[] = {
    { RDLVL_BEGIN_DELAY_1f, 16, 16, SOCF_LE|SOCF_RO },
    { RDLVL_GATE_DELAY_F1_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_131r_fields[] = {
    { RDLVL_END_DELAY_1f, 16, 0, SOCF_LE|SOCF_RO },
    { RDLVL_MIDPOINT_DELAY_1f, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_132r_fields[] = {
    { RDLVL_OFFSET_DELAY_1f, 16, 0, SOCF_LE },
    { RDLVL_OFFSET_DIR_1f, 1, 16, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_133r_fields[] = {
    { RDLVL_DELAY_F0_1f, 16, 0, SOCF_LE },
    { RDLVL_GATE_DELAY_F0_1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_134r_fields[] = {
    { RDLVL_DELAY_F1_1f, 16, 0, SOCF_LE },
    { RDLVL_GATE_DELAY_F1_1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_135r_fields[] = {
    { RDLVL_BEGIN_DELAY_2f, 16, 0, SOCF_LE|SOCF_RO },
    { RDLVL_END_DELAY_2f, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_136r_fields[] = {
    { RDLVL_MIDPOINT_DELAY_2f, 16, 0, SOCF_LE|SOCF_RO },
    { RDLVL_OFFSET_DELAY_2f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_137r_fields[] = {
    { RDLVL_DELAY_F0_2f, 16, 8, SOCF_LE },
    { RDLVL_OFFSET_DIR_2f, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_138r_fields[] = {
    { RDLVL_DELAY_F1_2f, 16, 16, SOCF_LE },
    { RDLVL_GATE_DELAY_F0_2f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_139r_fields[] = {
    { RDLVL_BEGIN_DELAY_3f, 16, 16, SOCF_LE|SOCF_RO },
    { RDLVL_GATE_DELAY_F1_2f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_140r_fields[] = {
    { RDLVL_END_DELAY_3f, 16, 0, SOCF_LE|SOCF_RO },
    { RDLVL_MIDPOINT_DELAY_3f, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_141r_fields[] = {
    { RDLVL_OFFSET_DELAY_3f, 16, 0, SOCF_LE },
    { RDLVL_OFFSET_DIR_3f, 1, 16, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_142r_fields[] = {
    { RDLVL_DELAY_F0_3f, 16, 0, SOCF_LE },
    { RDLVL_GATE_DELAY_F0_3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_143r_fields[] = {
    { RDLVL_DELAY_F1_3f, 16, 0, SOCF_LE },
    { RDLVL_GATE_DELAY_F1_3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_144r_fields[] = {
    { RDLVL_BEGIN_DELAY_4f, 16, 0, SOCF_LE|SOCF_RO },
    { RDLVL_END_DELAY_4f, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_145r_fields[] = {
    { RDLVL_MIDPOINT_DELAY_4f, 16, 0, SOCF_LE|SOCF_RO },
    { RDLVL_OFFSET_DELAY_4f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_146r_fields[] = {
    { RDLVL_DELAY_F0_4f, 16, 8, SOCF_LE },
    { RDLVL_OFFSET_DIR_4f, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_147r_fields[] = {
    { RDLVL_DELAY_F1_4f, 16, 16, SOCF_LE },
    { RDLVL_GATE_DELAY_F0_4f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_148r_fields[] = {
    { RDLVL_GATE_DELAY_F1_4f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_149r_fields[] = {
    { AXI0_FIFO_TYPE_REGf, 2, 0, SOCF_LE },
    { AXI1_FIFO_TYPE_REGf, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_150r_fields[] = {
    { AXI2_FIFO_TYPE_REGf, 2, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_151r_fields[] = {
    { WEIGHTED_ROUND_ROBIN_LATENCY_CONTROLf, 1, 8, 0 },
    { WEIGHTED_ROUND_ROBIN_WEIGHT_SHARINGf, 1, 16, 0 },
    { WRR_PARAM_VALUE_ERRf, 4, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_152r_fields[] = {
    { AXI0_PRIORITY0_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI0_PRIORITY1_RELATIVE_PRIORITYf, 4, 8, SOCF_LE },
    { AXI0_PRIORITY2_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI0_PRIORITY3_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_153r_fields[] = {
    { AXI0_PRIORITY4_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI0_PRIORITY5_RELATIVE_PRIORITYf, 4, 8, SOCF_LE },
    { AXI0_PRIORITY6_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI0_PRIORITY7_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_155r_fields[] = {
    { ECC_U_IDf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_156r_fields[] = {
    { AXI0_PORT_ORDERINGf, 2, 0, SOCF_LE },
    { AXI0_PRIORITY_RELAXf, 10, 8, SOCF_LE },
    { AXI1_PRIORITY0_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_157r_fields[] = {
    { AXI1_PRIORITY1_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI1_PRIORITY2_RELATIVE_PRIORITYf, 4, 8, SOCF_LE },
    { AXI1_PRIORITY3_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI1_PRIORITY4_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_158r_fields[] = {
    { AXI1_PRIORITY5_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI1_PRIORITY6_RELATIVE_PRIORITYf, 4, 8, SOCF_LE },
    { AXI1_PRIORITY7_RELATIVE_PRIORITYf, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_159r_fields[] = {
    { ZQCL_F1f, 12, 0, SOCF_LE },
    { ZQCS_F1f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_160r_fields[] = {
    { AXI1_PORT_ORDERINGf, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_161r_fields[] = {
    { AXI1_PRIORITY_RELAXf, 10, 0, SOCF_LE },
    { AXI2_PRIORITY0_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI2_PRIORITY1_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_162r_fields[] = {
    { AXI2_PRIORITY2_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI2_PRIORITY3_RELATIVE_PRIORITYf, 4, 8, SOCF_LE },
    { AXI2_PRIORITY4_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI2_PRIORITY5_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_163r_fields[] = {
    { AXI2_PRIORITY6_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI2_PRIORITY7_RELATIVE_PRIORITYf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_164r_fields[] = {
    { APREBITf, 4, 24, SOCF_LE },
    { BANK_DIFFf, 2, 0, SOCF_LE },
    { COL_DIFFf, 4, 16, SOCF_LE },
    { ROW_DIFFf, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_165r_fields[] = {
    { AXI2_PORT_ORDERINGf, 2, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_166r_fields[] = {
    { AXI2_PRIORITY_RELAXf, 10, 0, SOCF_LE },
    { CKE_STATUSf, 4, 16, SOCF_LE|SOCF_RO },
    { MEM_RST_VALIDf, 1, 24, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_167r_fields[] = {
    { DLL_RST_ADJ_DLYf, 8, 16, SOCF_LE },
    { DLL_RST_DELAYf, 16, 0, SOCF_LE },
    { TDFI_PHY_WRLATf, 6, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_168r_fields[] = {
    { TDFI_PHY_RDLAT_F0f, 6, 8, SOCF_LE },
    { TDFI_PHY_RDLAT_F1f, 6, 16, SOCF_LE },
    { TDFI_RDDATA_ENf, 7, 24, SOCF_LE|SOCF_RO },
    { UPDATE_ERROR_STATUSf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_169r_fields[] = {
    { DRAM_CLK_DISABLEf, 4, 0, SOCF_LE },
    { TDFI_CTRLUPD_MAX_F0f, 14, 16, SOCF_LE },
    { TDFI_CTRLUPD_MINf, 4, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_170r_fields[] = {
    { TDFI_PHYUPD_TYPE0_F0f, 16, 0, SOCF_LE },
    { TDFI_PHYUPD_TYPE1_F0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_171r_fields[] = {
    { TDFI_PHYUPD_TYPE2_F0f, 16, 0, SOCF_LE },
    { TDFI_PHYUPD_TYPE3_F0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_172r_fields[] = {
    { TDFI_PHYUPD_RESP_F0f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_173r_fields[] = {
    { TDFI_CTRLUPD_INTERVAL_F0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_174r_fields[] = {
    { RDLAT_ADJ_F0f, 6, 0, SOCF_LE },
    { TDFI_CTRLUPD_MAX_F1f, 14, 16, SOCF_LE },
    { WRLAT_ADJ_F0f, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_175r_fields[] = {
    { TDFI_PHYUPD_TYPE0_F1f, 16, 0, SOCF_LE },
    { TDFI_PHYUPD_TYPE1_F1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_176r_fields[] = {
    { TDFI_PHYUPD_TYPE2_F1f, 16, 0, SOCF_LE },
    { TDFI_PHYUPD_TYPE3_F1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_177r_fields[] = {
    { TDFI_PHYUPD_RESP_F1f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_178r_fields[] = {
    { TDFI_CTRLUPD_INTERVAL_F1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_179r_fields[] = {
    { RDLAT_ADJ_F1f, 6, 0, SOCF_LE },
    { TDFI_CTRL_DELAY_F0f, 4, 16, SOCF_LE },
    { TDFI_CTRL_DELAY_F1f, 4, 24, SOCF_LE },
    { WRLAT_ADJ_F1f, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_180r_fields[] = {
    { DFI_WRLVL_MAX_DELAYf, 16, 16, SOCF_LE },
    { TDFI_DRAM_CLK_DISABLEf, 4, 0, SOCF_LE },
    { TDFI_DRAM_CLK_ENABLEf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_181r_fields[] = {
    { TDFI_WRLVL_DLLf, 8, 8, SOCF_LE },
    { TDFI_WRLVL_ENf, 8, 0, SOCF_LE },
    { TDFI_WRLVL_LOADf, 8, 16, SOCF_LE },
    { TDFI_WRLVL_RESPLATf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_182r_fields[] = {
    { TDFI_WRLVL_WWf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_183r_fields[] = {
    { TDFI_WRLVL_RESPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_184r_fields[] = {
    { TDFI_WRLVL_MAXf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_185r_fields[] = {
    { RDLVL_GATE_MAX_DELAYf, 16, 16, SOCF_LE },
    { RDLVL_MAX_DELAYf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_186r_fields[] = {
    { TDFI_RDLVL_DLLf, 8, 8, SOCF_LE },
    { TDFI_RDLVL_ENf, 8, 0, SOCF_LE },
    { TDFI_RDLVL_LOADf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_187r_fields[] = {
    { TDFI_RDLVL_RRf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_188r_fields[] = {
    { TDFI_RDLVL_RESPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_189r_fields[] = {
    { RDLVL_RESP_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_190r_fields[] = {
    { RDLVL_RESP_MASKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_191r_fields[] = {
    { RDLVL_GATE_RESP_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_192r_fields[] = {
    { RDLVL_ENf, 1, 8, 0 },
    { RDLVL_GATE_ENf, 1, 16, 0 },
    { RDLVL_GATE_PREAMBLE_CHECK_ENf, 1, 24, 0 },
    { RDLVL_GATE_RESP_MASKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_193r_fields[] = {
    { TDFI_RDLVL_MAXf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_194r_fields[] = {
    { RDLVL_DQ_0_COUNTf, 4, 0, SOCF_LE },
    { RDLVL_GATE_DQ_0_COUNTf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_195r_fields[] = {
    { RDLVL_ERROR_STATUSf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_196r_fields[] = {
    { ODT_RD_MAP_CS0f, 2, 8, SOCF_LE },
    { ODT_RD_MAP_CS1f, 2, 24, SOCF_LE },
    { ODT_WR_MAP_CS0f, 2, 16, SOCF_LE },
    { PORT_CMD_ERROR_TYPEf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_197r_fields[] = {
    { TDFI_PHY_WRDATAf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_198r_fields[] = {
    { USER_DEF_REG_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_199r_fields[] = {
    { USER_DEF_REG_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_200r_fields[] = {
    { USER_DEF_REG_RO_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_201r_fields[] = {
    { USER_DEF_REG_RO_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_202r_fields[] = {
    { TINIT_F0f, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_203r_fields[] = {
    { LP_AUTO_MEM_GATE_ENf, 2, 24, SOCF_LE },
    { TINIT_F1f, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_204r_fields[] = {
    { LP_AUTO_PD_IDLEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_205r_fields[] = {
    { OCD_ADJUST_PDN_CS_0f, 5, 16, SOCF_LE },
    { OCD_ADJUST_PUP_CS_0f, 5, 24, SOCF_LE },
    { TDQSCK_MAX_F1f, 4, 0, SOCF_LE },
    { TDQSCK_MIN_F1f, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_206r_fields[] = {
    { RW_SAME_PAGE_ENf, 1, 0, 0 },
    { TODTL_2CMD_F0f, 5, 8, SOCF_LE },
    { TODTL_2CMD_F1f, 5, 16, SOCF_LE },
    { W2R_DIFFCS_DLY_F0f, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_207r_fields[] = {
    { W2R_DIFFCS_DLY_F1f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_208r_fields[] = {
    { SWLVL_RESP_3f, 1, 0, SOCF_RO },
    { SWLVL_RESP_4f, 1, 8, SOCF_RO },
    { WRLVL_CSf, 1, 24, 0 },
    { WRLVL_REQf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_209r_fields[] = {
    { WLDQSENf, 6, 0, SOCF_LE },
    { WLMRDf, 6, 8, SOCF_LE },
    { WRLVL_ENf, 1, 16, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_210r_fields[] = {
    { TRCD_F0f, 8, 16, SOCF_LE },
    { TWR_F0f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_211r_fields[] = {
    { NO_MEMORY_DMf, 1, 24, 0 },
    { TRCD_F1f, 8, 0, SOCF_LE },
    { TWR_F1f, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_212r_fields[] = {
    { ZQ_INTERVALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_213r_fields[] = {
    { INT_ACKf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_214r_fields[] = {
    { ODT_ENf, 1, 16, 0 },
    { R2R_DIFFCS_DLY_F0f, 3, 24, SOCF_LE },
    { TODTH_RDf, 4, 8, SOCF_LE },
    { TODTH_WRf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_215r_fields[] = {
    { LVL_AREF_ENf, 1, 8, 0 },
    { R2R_DIFFCS_DLY_F1f, 3, 0, SOCF_LE },
    { WRLVL_INTERVALf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_216r_fields[] = {
    { RDLVL_INTERVALf, 16, 16, SOCF_LE },
    { TDFI_RDLVL_RESPLAT_F0f, 8, 0, SOCF_LE },
    { TDFI_RDLVL_RESPLAT_F1f, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_DENALI_CTL_217r_fields[] = {
    { RDLVL_GATE_INTERVALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_218r_fields[] = {
    { RDLVL_PAT_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_219r_fields[] = {
    { RDLVL_FORMAT_2f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_220r_fields[] = {
    { RDLVL_PAT_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_221r_fields[] = {
    { DFI_PHY_RDLVL_MODEf, 1, 24, 0 },
    { RDLVL_FORMAT_3f, 2, 0, SOCF_LE },
    { RDLVL_GATE_SEQ_ENf, 4, 16, SOCF_LE },
    { RDLVL_SEQ_ENf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_222r_fields[] = {
    { DFI_PHY_RDLVL_GATE_MODEf, 1, 0, 0 },
    { RDLVL_GATE_PERIODICf, 1, 24, 0 },
    { RDLVL_ON_SREF_EXITf, 1, 16, 0 },
    { RDLVL_PERIODICf, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_223r_fields[] = {
    { RDLVL_AREF_ENf, 1, 8, 0 },
    { RDLVL_GATE_ON_SREF_EXITf, 1, 0, 0 },
    { RDLVL_ROTATEf, 1, 24, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_224r_fields[] = {
    { CALVL_REQf, 1, 24, SOCF_RO },
    { RDLVL_CS_MAPf, 2, 8, SOCF_LE },
    { RDLVL_GATE_CS_MAPf, 2, 16, SOCF_LE },
    { RDLVL_GATE_ROTATEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_225r_fields[] = {
    { CALVL_CSf, 1, 0, 0 },
    { CALVL_PAT_0f, 20, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_226r_fields[] = {
    { CALVL_BG_PAT_0f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_227r_fields[] = {
    { CALVL_PAT_1f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_228r_fields[] = {
    { CALVL_BG_PAT_1f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_229r_fields[] = {
    { CALVL_PAT_2f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_230r_fields[] = {
    { CALVL_BG_PAT_2f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_231r_fields[] = {
    { CALVL_PAT_3f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_232r_fields[] = {
    { CALVL_BG_PAT_3f, 20, 0, SOCF_LE },
    { CALVL_SEQ_ENf, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_233r_fields[] = {
    { CALVL_AREF_ENf, 1, 24, 0 },
    { CALVL_ON_SREF_EXITf, 1, 16, 0 },
    { CALVL_PERIODICf, 1, 8, 0 },
    { DFI_PHY_CALVL_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_234r_fields[] = {
    { CALVL_CS_MAPf, 2, 8, SOCF_LE },
    { CALVL_ROTATEf, 1, 0, 0 },
    { VREF_CSf, 1, 16, 0 },
    { VREF_ENf, 1, 24, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_235r_fields[] = {
    { VREF_PDA_ENf, 1, 0, 0 },
    { VREF_VAL_DEV0_0f, 7, 8, SOCF_LE },
    { VREF_VAL_DEV0_1f, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_236r_fields[] = {
    { VREF_VAL_DEV1_0f, 7, 8, SOCF_LE },
    { VREF_VAL_DEV1_1f, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_237r_fields[] = {
    { VREF_VAL_DEV2_0f, 7, 8, SOCF_LE },
    { VREF_VAL_DEV2_1f, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_238r_fields[] = {
    { VREF_VAL_DEV3_0f, 7, 8, SOCF_LE },
    { VREF_VAL_DEV3_1f, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_239r_fields[] = {
    { VREF_VAL_DEV4_0f, 7, 8, SOCF_LE },
    { VREF_VAL_DEV4_1f, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_240r_fields[] = {
    { VREF_VAL_DEV5_0f, 7, 8, SOCF_LE },
    { VREF_VAL_DEV5_1f, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_241r_fields[] = {
    { VREF_VAL_DEV6_0f, 7, 8, SOCF_LE },
    { VREF_VAL_DEV6_1f, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_242r_fields[] = {
    { VREF_VAL_DEV7_0f, 7, 8, SOCF_LE },
    { VREF_VAL_DEV7_1f, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_243r_fields[] = {
    { VREF_VAL_ECC_DEV0_0f, 7, 8, SOCF_LE },
    { VREF_VAL_ECC_DEV0_1f, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_245r_fields[] = {
    { AXI0_ALL_STROBES_USED_ENABLEf, 1, 8, 0 },
    { AXI0_FIXED_PORT_PRIORITY_ENABLEf, 1, 16, 0 },
    { AXI0_R_PRIORITYf, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_246r_fields[] = {
    { AXI0_FIFO_TYPE_REGf, 2, 8, SOCF_LE },
    { AXI0_W_PRIORITYf, 3, 0, SOCF_LE },
    { AXI1_ALL_STROBES_USED_ENABLEf, 1, 16, 0 },
    { AXI1_FIXED_PORT_PRIORITY_ENABLEf, 1, 24, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_247r_fields[] = {
    { AXI1_FIFO_TYPE_REGf, 2, 16, SOCF_LE },
    { AXI1_R_PRIORITYf, 3, 0, SOCF_LE },
    { AXI1_W_PRIORITYf, 3, 8, SOCF_LE },
    { AXI2_ALL_STROBES_USED_ENABLEf, 1, 24, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_248r_fields[] = {
    { AXI2_FIFO_TYPE_REGf, 2, 24, SOCF_LE },
    { AXI2_FIXED_PORT_PRIORITY_ENABLEf, 1, 0, 0 },
    { AXI2_R_PRIORITYf, 3, 8, SOCF_LE },
    { AXI2_W_PRIORITYf, 3, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_249r_fields[] = {
    { AXI0_PRIORITY0_RELATIVE_PRIORITYf, 4, 24, SOCF_LE },
    { WEIGHTED_ROUND_ROBIN_LATENCY_CONTROLf, 1, 0, 0 },
    { WEIGHTED_ROUND_ROBIN_WEIGHT_SHARINGf, 1, 8, 0 },
    { WRR_PARAM_VALUE_ERRf, 4, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_250r_fields[] = {
    { AXI0_PRIORITY1_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI0_PRIORITY2_RELATIVE_PRIORITYf, 4, 8, SOCF_LE },
    { AXI0_PRIORITY3_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI0_PRIORITY4_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_251r_fields[] = {
    { AXI0_PORT_ORDERINGf, 2, 24, SOCF_LE },
    { AXI0_PRIORITY5_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI0_PRIORITY6_RELATIVE_PRIORITYf, 4, 8, SOCF_LE },
    { AXI0_PRIORITY7_RELATIVE_PRIORITYf, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_252r_fields[] = {
    { AXI0_PRIORITY_RELAXf, 10, 0, SOCF_LE },
    { AXI1_PRIORITY0_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI1_PRIORITY1_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_253r_fields[] = {
    { AXI1_PRIORITY2_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI1_PRIORITY3_RELATIVE_PRIORITYf, 4, 8, SOCF_LE },
    { AXI1_PRIORITY4_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI1_PRIORITY5_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_254r_fields[] = {
    { AXI1_PORT_ORDERINGf, 2, 16, SOCF_LE },
    { AXI1_PRIORITY6_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI1_PRIORITY7_RELATIVE_PRIORITYf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_255r_fields[] = {
    { AXI1_PRIORITY_RELAXf, 10, 0, SOCF_LE },
    { AXI2_PRIORITY0_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI2_PRIORITY1_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_256r_fields[] = {
    { AXI2_PRIORITY2_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI2_PRIORITY3_RELATIVE_PRIORITYf, 4, 8, SOCF_LE },
    { AXI2_PRIORITY4_RELATIVE_PRIORITYf, 4, 16, SOCF_LE },
    { AXI2_PRIORITY5_RELATIVE_PRIORITYf, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_257r_fields[] = {
    { AXI2_PORT_ORDERINGf, 2, 16, SOCF_LE },
    { AXI2_PRIORITY6_RELATIVE_PRIORITYf, 4, 0, SOCF_LE },
    { AXI2_PRIORITY7_RELATIVE_PRIORITYf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_258r_fields[] = {
    { AXI2_PRIORITY_RELAXf, 10, 0, SOCF_LE },
    { CKE_STATUSf, 2, 16, SOCF_LE|SOCF_RO },
    { MEM_RST_VALIDf, 1, 24, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_259r_fields[] = {
    { DLL_RST_ADJ_DLYf, 8, 16, SOCF_LE },
    { DLL_RST_DELAYf, 16, 0, SOCF_LE },
    { TDFI_PHY_WRLATf, 7, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_260r_fields[] = {
    { TDFI_PHY_RDLAT_F0f, 7, 8, SOCF_LE },
    { TDFI_PHY_RDLAT_F1f, 7, 16, SOCF_LE },
    { TDFI_RDDATA_ENf, 7, 24, SOCF_LE|SOCF_RO },
    { UPDATE_ERROR_STATUSf, 7, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_261r_fields[] = {
    { DRAM_CLK_DISABLEf, 2, 0, SOCF_LE },
    { TDFI_CTRLUPD_MINf, 4, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_262r_fields[] = {
    { TDFI_CTRLUPD_MAX_F0f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_263r_fields[] = {
    { TDFI_PHYUPD_TYPE0_F0f, 16, 0, SOCF_LE },
    { TDFI_PHYUPD_TYPE1_F0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_264r_fields[] = {
    { TDFI_PHYUPD_TYPE2_F0f, 16, 0, SOCF_LE },
    { TDFI_PHYUPD_TYPE3_F0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_265r_fields[] = {
    { TDFI_PHYUPD_RESP_F0f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_266r_fields[] = {
    { TDFI_CTRLUPD_INTERVAL_F0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_267r_fields[] = {
    { RDLAT_ADJ_F0f, 7, 0, SOCF_LE },
    { WRLAT_ADJ_F0f, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_268r_fields[] = {
    { TDFI_CTRLUPD_MAX_F1f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_269r_fields[] = {
    { TDFI_PHYUPD_TYPE0_F1f, 16, 0, SOCF_LE },
    { TDFI_PHYUPD_TYPE1_F1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_270r_fields[] = {
    { TDFI_PHYUPD_TYPE2_F1f, 16, 0, SOCF_LE },
    { TDFI_PHYUPD_TYPE3_F1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_271r_fields[] = {
    { TDFI_PHYUPD_RESP_F1f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_272r_fields[] = {
    { TDFI_CTRLUPD_INTERVAL_F1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_273r_fields[] = {
    { RDLAT_ADJ_F1f, 7, 0, SOCF_LE },
    { TDFI_CTRL_DELAY_F0f, 4, 16, SOCF_LE },
    { TDFI_CTRL_DELAY_F1f, 4, 24, SOCF_LE },
    { WRLAT_ADJ_F1f, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_274r_fields[] = {
    { TDFI_DRAM_CLK_DISABLEf, 4, 0, SOCF_LE },
    { TDFI_DRAM_CLK_ENABLEf, 4, 8, SOCF_LE },
    { TDFI_WRLVL_ENf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_275r_fields[] = {
    { TDFI_WRLVL_WWf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_276r_fields[] = {
    { TDFI_WRLVL_RESPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_277r_fields[] = {
    { TDFI_WRLVL_MAXf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_278r_fields[] = {
    { TDFI_RDLVL_ENf, 8, 0, SOCF_LE },
    { TDFI_RDLVL_RRf, 10, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_279r_fields[] = {
    { TDFI_RDLVL_RESPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_280r_fields[] = {
    { RDLVL_ENf, 1, 8, 0 },
    { RDLVL_GATE_ENf, 1, 16, 0 },
    { RDLVL_RESP_MASKf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_281r_fields[] = {
    { TDFI_RDLVL_MAXf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_282r_fields[] = {
    { RDLVL_ERROR_STATUSf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_283r_fields[] = {
    { RDLVL_GATE_INTERVALf, 16, 16, SOCF_LE },
    { RDLVL_INTERVALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_284r_fields[] = {
    { TDFI_CALVL_CC_F0f, 10, 8, SOCF_LE },
    { TDFI_CALVL_ENf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_285r_fields[] = {
    { TDFI_CALVL_CAPTURE_F0f, 10, 0, SOCF_LE },
    { TDFI_CALVL_CC_F1f, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_286r_fields[] = {
    { TDFI_CALVL_CAPTURE_F1f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_287r_fields[] = {
    { TDFI_CALVL_RESPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_288r_fields[] = {
    { TDFI_CALVL_MAXf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_289r_fields[] = {
    { CALVL_ENf, 1, 8, 0 },
    { CALVL_ERROR_STATUSf, 2, 16, SOCF_LE|SOCF_RO },
    { CALVL_RESP_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_290r_fields[] = {
    { CALVL_INTERVALf, 16, 0, SOCF_LE },
    { TDFI_PHY_WRDATAf, 3, 16, SOCF_LE },
    { TDFI_RDCSLAT_F0f, 4, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_291r_fields[] = {
    { TDFI_PARIN_LATf, 3, 24, SOCF_LE },
    { TDFI_RDCSLAT_F1f, 4, 8, SOCF_LE },
    { TDFI_WRCSLAT_F0f, 4, 0, SOCF_LE },
    { TDFI_WRCSLAT_F1f, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_292r_fields[] = {
    { USER_DEF_REG_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_293r_fields[] = {
    { USER_DEF_REG_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_294r_fields[] = {
    { USER_DEF_REG_RO_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_295r_fields[] = {
    { USER_DEF_REG_RO_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_296r_fields[] = {
    { DFS_PHY_REG_WRITE_MASKf, 4, 8, SOCF_LE },
    { EN_1T_TIMINGf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_297r_fields[] = {
    { MR3_DATA_F0_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_298r_fields[] = {
    { MR3_DATA_F1_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_299r_fields[] = {
    { MR3_DATA_F0_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_300r_fields[] = {
    { MR3_DATA_F1_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_301r_fields[] = {
    { ECC_U_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_303r_fields[] = {
    { ECC_C_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_00_BCM53400_A0r_fields[] = {
    { DRAM_CLASSf, 4, 8, SOCF_LE },
    { STARTf, 1, 0, 0 },
    { VERSIONf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_01_BCM53400_A0r_fields[] = {
    { MAX_COL_REGf, 4, 8, SOCF_LE|SOCF_RO },
    { MAX_CS_REGf, 2, 16, SOCF_LE|SOCF_RO },
    { MAX_ROW_REGf, 5, 0, SOCF_LE|SOCF_RO },
    { READ_DATA_FIFO_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_03_BCM53400_A0r_fields[] = {
    { ASYNC_CDC_STAGESf, 8, 8, SOCF_LE|SOCF_RO },
    { AXI0_CMDFIFO_LOG2_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { AXI0_RDFIFO_LOG2_DEPTHf, 8, 24, SOCF_LE|SOCF_RO },
    { MEMCD_RMODW_FIFO_PTR_WIDTHf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_04_BCM53400_A0r_fields[] = {
    { AXI0_TRANS_WRFIFO_LOG2_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { AXI0_WRCMD_PROC_FIFO_LOG2_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { AXI0_WR_ARRAY_LOG2_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { AXI1_CMDFIFO_LOG2_DEPTHf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_05_BCM53400_A0r_fields[] = {
    { AXI1_RDFIFO_LOG2_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { AXI1_TRANS_WRFIFO_LOG2_DEPTHf, 8, 16, SOCF_LE|SOCF_RO },
    { AXI1_WRCMD_PROC_FIFO_LOG2_DEPTHf, 8, 24, SOCF_LE|SOCF_RO },
    { AXI1_WR_ARRAY_LOG2_DEPTHf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_06_BCM53400_A0r_fields[] = {
    { AXI2_CMDFIFO_LOG2_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { AXI2_RDFIFO_LOG2_DEPTHf, 8, 8, SOCF_LE|SOCF_RO },
    { AXI2_TRANS_WRFIFO_LOG2_DEPTHf, 8, 24, SOCF_LE|SOCF_RO },
    { AXI2_WR_ARRAY_LOG2_DEPTHf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_07_BCM53400_A0r_fields[] = {
    { AXI2_WRCMD_PROC_FIFO_LOG2_DEPTHf, 8, 0, SOCF_LE|SOCF_RO },
    { TINIT_F0f, 24, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_08_BCM53400_A0r_fields[] = {
    { TINIT3_F0f, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_09_BCM53400_A0r_fields[] = {
    { TINIT4_F0f, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_100_BCM53400_A0r_fields[] = {
    { MR2_DATA_F0_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_103_BCM53400_A0r_fields[] = {
    { MR2_DATA_F1_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_104_BCM53400_A0r_fields[] = {
    { MRSINGLE_DATA_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_106_BCM53400_A0r_fields[] = {
    { MR4_DATA_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_107_BCM53400_A0r_fields[] = {
    { MR5_DATA_F0_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_108_BCM53400_A0r_fields[] = {
    { MR5_DATA_F1_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_109_BCM53400_A0r_fields[] = {
    { MR6_DATA_F0_1f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_10_BCM53400_A0r_fields[] = {
    { TINIT5_F0f, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_110_BCM53400_A0r_fields[] = {
    { MR6_DATA_F1_1f, 17, 0, SOCF_LE },
    { MR8_DATA_1f, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_111_BCM53400_A0r_fields[] = {
    { MR11_DATA_1f, 8, 0, SOCF_LE },
    { MR16_DATA_1f, 8, 8, SOCF_LE },
    { MR17_DATA_1f, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_11_BCM53400_A0r_fields[] = {
    { TINIT_F1f, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_12_BCM53400_A0r_fields[] = {
    { TINIT3_F1f, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_139_BCM53400_A0r_fields[] = {
    { RL3_SUPPORT_ENf, 2, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_13_BCM53400_A0r_fields[] = {
    { TINIT4_F1f, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_140_BCM53400_A0r_fields[] = {
    { ADDR_SPACEf, 6, 16, SOCF_LE },
    { BIST_DATA_CHECKf, 1, 24, 0 },
    { BIST_GOf, 1, 0, SOCF_RO },
    { BIST_RESULTf, 2, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_141_BCM53400_A0r_fields[] = {
    { BIST_ADDR_CHECKf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_142_BCM53400_A0r_fields[] = {
    { BIST_START_ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_143_BCM53400_A0r_fields[] = {
    { BIST_START_ADDRESSf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_144_BCM53400_A0r_fields[] = {
    { BIST_DATA_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_146_BCM53400_A0r_fields[] = {
    { ECC_ENf, 1, 0, 0 },
    { FWCf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_147_BCM53400_A0r_fields[] = {
    { XOR_CHECK_BITSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_148_BCM53400_A0r_fields[] = {
    { ECC_DISABLE_W_UC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_149_BCM53400_A0r_fields[] = {
    { ECC_U_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_14_BCM53400_A0r_fields[] = {
    { NO_AUTO_MRR_INITf, 1, 24, 0 },
    { TINIT5_F1f, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_150_BCM53400_A0r_fields[] = {
    { ECC_U_ADDRf, 3, 0, SOCF_LE|SOCF_RO },
    { ECC_U_SYNDf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_152_BCM53400_A0r_fields[] = {
    { ECC_C_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_153_BCM53400_A0r_fields[] = {
    { ECC_C_ADDRf, 3, 0, SOCF_LE|SOCF_RO },
    { ECC_C_SYNDf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_156_BCM53400_A0r_fields[] = {
    { ECC_C_IDf, 22, 0, SOCF_LE|SOCF_RO },
    { LONG_COUNT_MASKf, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_157_BCM53400_A0r_fields[] = {
    { ZQCL_F0f, 12, 16, SOCF_LE },
    { ZQINIT_F0f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_158_BCM53400_A0r_fields[] = {
    { ZQCS_F0f, 12, 0, SOCF_LE },
    { ZQINIT_F1f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_15_BCM53400_A0r_fields[] = {
    { TRST_PWRONf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_160_BCM53400_A0r_fields[] = {
    { ZQ_ON_SREF_EXITf, 4, 8, SOCF_LE },
    { ZQ_REQf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_161_BCM53400_A0r_fields[] = {
    { ZQ_INTERVALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_162_BCM53400_A0r_fields[] = {
    { ZQRESET_F0f, 12, 8, SOCF_LE },
    { ZQ_IN_PROGRESSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_163_BCM53400_A0r_fields[] = {
    { NO_ZQ_INITf, 1, 16, 0 },
    { ZQCS_ROTATEf, 1, 24, 0 },
    { ZQRESET_F1f, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_165_BCM53400_A0r_fields[] = {
    { ADDR_CMP_ENf, 1, 16, 0 },
    { AGE_COUNTf, 8, 0, SOCF_LE },
    { COMMAND_AGE_COUNTf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_166_BCM53400_A0r_fields[] = {
    { BANK_SPLIT_ENf, 1, 0, 0 },
    { PLACEMENT_ENf, 1, 8, 0 },
    { PRIORITY_ENf, 1, 16, 0 },
    { RW_SAME_ENf, 1, 24, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_167_BCM53400_A0r_fields[] = {
    { CS_SAME_ENf, 1, 8, 0 },
    { DISABLE_RW_GROUP_W_BNK_CONFLICTf, 2, 24, SOCF_LE },
    { RW_SAME_PAGE_ENf, 1, 0, 0 },
    { W2R_SPLIT_ENf, 1, 16, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_168_BCM53400_A0r_fields[] = {
    { DISABLE_RD_INTERLEAVEf, 1, 16, 0 },
    { INHIBIT_DRAM_CMDf, 2, 24, SOCF_LE },
    { NUM_Q_ENTRIES_ACT_DISABLEf, 3, 0, SOCF_LE },
    { SWAP_ENf, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_169_BCM53400_A0r_fields[] = {
    { BURST_ON_FLY_BITf, 4, 8, SOCF_LE },
    { CS_MAPf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_16_BCM53400_A0r_fields[] = {
    { CKE_INACTIVEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_170_BCM53400_A0r_fields[] = {
    { LPDDR2_S4f, 1, 8, 0 },
    { MEMDATA_RATIO_0f, 3, 16, SOCF_LE },
    { MEMDATA_RATIO_1f, 3, 24, SOCF_LE },
    { REDUCf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_171_BCM53400_A0r_fields[] = {
    { IN_ORDER_ACCEPTf, 1, 24, 0 },
    { Q_FULLNESSf, 3, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_172_BCM53400_A0r_fields[] = {
    { CONTROLLER_BUSYf, 1, 8, SOCF_RO },
    { CTRLUPD_REQf, 1, 16, SOCF_RO },
    { CTRLUPD_REQ_PER_AREF_ENf, 1, 24, 0 },
    { WR_ORDER_REQf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_173_BCM53400_A0r_fields[] = {
    { DFI_ERRORf, 6, 16, SOCF_LE|SOCF_RO },
    { PREAMBLE_SUPPORTf, 2, 0, SOCF_LE },
    { RD_PREAMBLE_TRAINING_ENf, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_174_BCM53400_A0r_fields[] = {
    { BG_ROTATE_ENf, 1, 24, 0 },
    { DFI_ERROR_INFOf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_175_BCM53400_A0r_fields[] = {
    { INT_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_176_BCM53400_A0r_fields[] = {
    { INT_STATUSf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_177_BCM53400_A0r_fields[] = {
    { INT_ACKf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_178_BCM53400_A0r_fields[] = {
    { INT_ACKf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_179_BCM53400_A0r_fields[] = {
    { INT_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_17_BCM53400_A0r_fields[] = {
    { INITAREFf, 4, 0, SOCF_LE },
    { TCPD_F0f, 16, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_180_BCM53400_A0r_fields[] = {
    { INT_MASKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_181_BCM53400_A0r_fields[] = {
    { OUT_OF_RANGE_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_182_BCM53400_A0r_fields[] = {
    { OUT_OF_RANGE_ADDRf, 3, 0, SOCF_LE|SOCF_RO },
    { OUT_OF_RANGE_LENGTHf, 7, 8, SOCF_LE|SOCF_RO },
    { OUT_OF_RANGE_TYPEf, 6, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_183_BCM53400_A0r_fields[] = {
    { OUT_OF_RANGE_SOURCE_IDf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_184_BCM53400_A0r_fields[] = {
    { BIST_EXP_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_188_BCM53400_A0r_fields[] = {
    { BIST_FAIL_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_18_BCM53400_A0r_fields[] = {
    { TCPD_F1f, 16, 0, SOCF_LE },
    { TDLLf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_192_BCM53400_A0r_fields[] = {
    { BIST_FAIL_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_193_BCM53400_A0r_fields[] = {
    { BIST_FAIL_ADDRf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_194_BCM53400_A0r_fields[] = {
    { PORT_CMD_ERROR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_195_BCM53400_A0r_fields[] = {
    { PORT_CMD_ERROR_ADDRf, 3, 0, SOCF_LE|SOCF_RO },
    { PORT_CMD_ERROR_IDf, 22, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_197_BCM53400_A0r_fields[] = {
    { ODT_WR_MAP_CS1f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_198_BCM53400_A0r_fields[] = {
    { TODTH_WRf, 4, 24, SOCF_LE },
    { TODTL_2CMD_F0f, 5, 8, SOCF_LE },
    { TODTL_2CMD_F1f, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_199_BCM53400_A0r_fields[] = {
    { EN_ODT_ASSERT_EXCEPT_RDf, 1, 16, 0 },
    { ODT_ENf, 1, 8, 0 },
    { TODTH_RDf, 4, 0, SOCF_LE },
    { TODTOFF_MAXf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_19_BCM53400_A0r_fields[] = {
    { ADDITIVE_LAT_F0f, 5, 24, SOCF_LE },
    { CASLAT_LIN_F0f, 6, 8, SOCF_LE },
    { NO_CMD_INITf, 1, 0, 0 },
    { WRLAT_F0f, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_200_BCM53400_A0r_fields[] = {
    { RD_TO_ODTH_F0f, 6, 16, SOCF_LE },
    { RD_TO_ODTH_F1f, 6, 24, SOCF_LE },
    { WR_TO_ODTH_F0f, 6, 0, SOCF_LE },
    { WR_TO_ODTH_F1f, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_201_BCM53400_A0r_fields[] = {
    { ADD_ODT_CLK_DIFFTYPE_DIFFCSf, 6, 16, SOCF_LE },
    { ADD_ODT_CLK_R2W_SAMECSf, 4, 0, SOCF_LE },
    { ADD_ODT_CLK_SAMETYPE_DIFFCSf, 4, 24, SOCF_LE },
    { ADD_ODT_CLK_W2R_SAMECSf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_202_BCM53400_A0r_fields[] = {
    { R2R_DIFFCS_DLY_F0f, 3, 0, SOCF_LE },
    { R2R_DIFFCS_DLY_F1f, 3, 8, SOCF_LE },
    { R2W_DIFFCS_DLYf, 3, 16, SOCF_LE },
    { W2R_DIFFCS_DLY_F0f, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_203_BCM53400_A0r_fields[] = {
    { R2R_SAMECS_DLYf, 3, 16, SOCF_LE },
    { R2W_SAMECS_DLYf, 3, 24, SOCF_LE },
    { W2R_DIFFCS_DLY_F1f, 3, 0, SOCF_LE },
    { W2W_DIFFCS_DLYf, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_204_BCM53400_A0r_fields[] = {
    { TDQSCK_MAX_F0f, 4, 16, SOCF_LE },
    { TDQSCK_MIN_F0f, 2, 24, SOCF_LE },
    { W2R_SAMECS_DLYf, 3, 0, SOCF_LE },
    { W2W_SAMECS_DLYf, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_206_BCM53400_A0r_fields[] = {
    { SWLVL_EXITf, 1, 24, SOCF_RO },
    { SWLVL_LOADf, 1, 8, SOCF_RO },
    { SWLVL_STARTf, 1, 16, SOCF_RO },
    { SW_LEVELING_MODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_207_BCM53400_A0r_fields[] = {
    { SWLVL_OP_DONEf, 1, 0, SOCF_RO },
    { SWLVL_RESP_0f, 1, 8, SOCF_RO },
    { SWLVL_RESP_1f, 1, 16, SOCF_RO },
    { SWLVL_RESP_2f, 1, 24, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_20_BCM53400_A0r_fields[] = {
    { CA_PARITY_LAT_F0f, 4, 0, SOCF_LE },
    { TMOD_PAR_F0f, 8, 8, SOCF_LE },
    { TMRD_PAR_F0f, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_210_BCM53400_A0r_fields[] = {
    { DFI_PHY_WRLVL_MODEf, 1, 16, 0 },
    { WRLVL_INTERVALf, 16, 0, SOCF_LE },
    { WRLVL_PERIODICf, 1, 24, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_211_BCM53400_A0r_fields[] = {
    { WRLVL_AREF_ENf, 1, 16, 0 },
    { WRLVL_ON_SREF_EXITf, 1, 0, 0 },
    { WRLVL_RESP_MASKf, 5, 8, SOCF_LE },
    { WRLVL_ROTATEf, 1, 24, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_212_BCM53400_A0r_fields[] = {
    { RDLVL_GATE_REQf, 1, 24, SOCF_RO },
    { RDLVL_REQf, 1, 16, SOCF_RO },
    { WRLVL_CS_MAPf, 2, 0, SOCF_LE },
    { WRLVL_ERROR_STATUSf, 2, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_213_BCM53400_A0r_fields[] = {
    { RDLVL_CSf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_214_BCM53400_A0r_fields[] = {
    { RDLVL_PAT_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_215_BCM53400_A0r_fields[] = {
    { RDLVL_FORMAT_0f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_216_BCM53400_A0r_fields[] = {
    { RDLVL_PAT_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_217_BCM53400_A0r_fields[] = {
    { RDLVL_FORMAT_1f, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_21_BCM53400_A0r_fields[] = {
    { ADDITIVE_LAT_F1f, 5, 24, SOCF_LE },
    { CASLAT_LIN_F1f, 6, 8, SOCF_LE },
    { TPARITY_ERROR_CMD_INHIBIT_F0f, 8, 0, SOCF_LE },
    { WRLAT_F1f, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_22_BCM53400_A0r_fields[] = {
    { CA_PARITY_LAT_F1f, 4, 0, SOCF_LE },
    { TMOD_PAR_F1f, 8, 8, SOCF_LE },
    { TMRD_PAR_F1f, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_23_BCM53400_A0r_fields[] = {
    { TBST_INT_INTERVALf, 3, 8, SOCF_LE },
    { TCCDf, 5, 16, SOCF_LE },
    { TCCD_L_F0f, 5, 24, SOCF_LE },
    { TPARITY_ERROR_CMD_INHIBIT_F1f, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_24_BCM53400_A0r_fields[] = {
    { TRAS_MIN_F0f, 8, 24, SOCF_LE },
    { TRC_F0f, 8, 16, SOCF_LE },
    { TRRD_F0f, 8, 0, SOCF_LE },
    { TRRD_L_F0f, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_25_BCM53400_A0r_fields[] = {
    { TFAW_F0f, 6, 24, SOCF_LE },
    { TRP_F0f, 5, 16, SOCF_LE },
    { TWTR_F0f, 6, 0, SOCF_LE },
    { TWTR_L_F0f, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_26_BCM53400_A0r_fields[] = {
    { TCCD_L_F1f, 5, 0, SOCF_LE },
    { TRC_F1f, 8, 24, SOCF_LE },
    { TRRD_F1f, 8, 8, SOCF_LE },
    { TRRD_L_F1f, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_27_BCM53400_A0r_fields[] = {
    { TRAS_MIN_F1f, 8, 0, SOCF_LE },
    { TRP_F1f, 5, 24, SOCF_LE },
    { TWTR_F1f, 6, 8, SOCF_LE },
    { TWTR_L_F1f, 6, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_28_BCM53400_A0r_fields[] = {
    { TFAW_F1f, 6, 0, SOCF_LE },
    { TMRD_F0f, 5, 24, SOCF_LE },
    { TRTP_AP_F0f, 4, 16, SOCF_LE },
    { TRTP_F0f, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_29_BCM53400_A0r_fields[] = {
    { TMOD_F0f, 8, 0, SOCF_LE },
    { TRAS_MAX_F0f, 20, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_30_BCM53400_A0r_fields[] = {
    { TCKESR_F0f, 8, 8, SOCF_LE },
    { TCKE_F0f, 4, 0, SOCF_LE },
    { TRTP_F1f, 4, 24, SOCF_LE },
    { TWR_MPR_F0f, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_31_BCM53400_A0r_fields[] = {
    { TMOD_F1f, 8, 16, SOCF_LE },
    { TMRD_F1f, 5, 8, SOCF_LE },
    { TRTP_AP_F1f, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_32_BCM53400_A0r_fields[] = {
    { TCKE_F1f, 4, 24, SOCF_LE },
    { TRAS_MAX_F1f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_35_BCM53400_A0r_fields[] = {
    { TMPRRf, 4, 24, SOCF_LE },
    { TMRD_PDAf, 8, 16, SOCF_LE },
    { TVREFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_36_BCM53400_A0r_fields[] = {
    { TCACKELf, 5, 0, SOCF_LE },
    { TCAENTf, 5, 8, SOCF_LE },
    { TCAEXTf, 5, 24, SOCF_LE },
    { TCAMRDf, 6, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_37_BCM53400_A0r_fields[] = {
    { APf, 1, 24, 0 },
    { TCACKEHf, 5, 0, SOCF_LE },
    { TMRZ_F0f, 5, 8, SOCF_LE },
    { TMRZ_F1f, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_38_BCM53400_A0r_fields[] = {
    { CONCURRENTAPf, 1, 0, 0 },
    { TDAL_F0f, 6, 16, SOCF_LE },
    { TDAL_F1f, 6, 24, SOCF_LE },
    { TRAS_LOCKOUTf, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_39_BCM53400_A0r_fields[] = {
    { BSTLENf, 3, 0, SOCF_LE },
    { REG_DIMM_ENABLEf, 1, 24, 0 },
    { TRP_AB_F0f, 5, 8, SOCF_LE },
    { TRP_AB_F1f, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_40_BCM53400_A0r_fields[] = {
    { ADDRESS_MIRRORINGf, 2, 0, SOCF_LE },
    { OPTIMAL_RMODW_ENf, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_41_BCM53400_A0r_fields[] = {
    { CA_PARITY_ERROR_INJECTf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_42_BCM53400_A0r_fields[] = {
    { AREFRESHf, 1, 24, SOCF_RO },
    { CA_PARITY_ERRORf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_43_BCM53400_A0r_fields[] = {
    { TREF_ENABLEf, 1, 8, 0 },
    { TRFC_F0f, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_44_BCM53400_A0r_fields[] = {
    { TREF_F0f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_45_BCM53400_A0r_fields[] = {
    { TRFC_F1f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_46_BCM53400_A0r_fields[] = {
    { TREF_F1f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_47_BCM53400_A0r_fields[] = {
    { TREF_INTERVALf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_48_BCM53400_A0r_fields[] = {
    { TPDEX_F0f, 16, 0, SOCF_LE },
    { TPDEX_F1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_49_BCM53400_A0r_fields[] = {
    { TXPDLL_F0f, 16, 0, SOCF_LE },
    { TXPDLL_F1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_50_BCM53400_A0r_fields[] = {
    { TXARDS_F0f, 16, 16, SOCF_LE },
    { TXARD_F0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_51_BCM53400_A0r_fields[] = {
    { TXARDS_F1f, 16, 16, SOCF_LE },
    { TXARD_F1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_52_BCM53400_A0r_fields[] = {
    { TMRRI_F0f, 8, 0, SOCF_LE },
    { TMRRI_F1f, 8, 8, SOCF_LE },
    { TXSR_F0f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_53_BCM53400_A0r_fields[] = {
    { TXSNR_F0f, 16, 0, SOCF_LE },
    { TXSR_F1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_54_BCM53400_A0r_fields[] = {
    { PWRUP_SREFRESH_EXITf, 1, 16, 0 },
    { SREFRESH_EXIT_NO_REFRESHf, 1, 24, 0 },
    { TXSNR_F1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_55_BCM53400_A0r_fields[] = {
    { CKE_DELAYf, 3, 8, SOCF_LE },
    { CKSRE_F0f, 8, 24, SOCF_LE },
    { ENABLE_QUICK_SREFRESHf, 1, 0, 0 },
    { LOWPOWER_REFRESH_ENABLEf, 2, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_56_BCM53400_A0r_fields[] = {
    { CKSRE_F1f, 8, 8, SOCF_LE },
    { CKSRX_F0f, 8, 0, SOCF_LE },
    { CKSRX_F1f, 8, 16, SOCF_LE },
    { LP_CMDf, 8, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_57_BCM53400_A0r_fields[] = {
    { LP_ARB_STATEf, 4, 8, SOCF_LE|SOCF_RO },
    { LP_AUTO_ENTRY_ENf, 3, 16, SOCF_LE },
    { LP_AUTO_EXIT_ENf, 3, 24, SOCF_LE },
    { LP_STATEf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_58_BCM53400_A0r_fields[] = {
    { LP_AUTO_MEM_GATE_ENf, 2, 0, SOCF_LE },
    { LP_AUTO_PD_IDLEf, 12, 8, SOCF_LE },
    { LP_AUTO_SR_IDLEf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_59_BCM53400_A0r_fields[] = {
    { FREQ_CHANGE_DLL_OFFf, 2, 24, SOCF_LE },
    { FREQ_CHANGE_ENABLEf, 1, 16, 0 },
    { LP_AUTO_SR_MC_GATE_IDLEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_60_BCM53400_A0r_fields[] = {
    { TDFI_INIT_COMPLETE_F0f, 16, 8, SOCF_LE },
    { TDFI_INIT_START_F0f, 8, 0, SOCF_LE },
    { TDFI_INIT_START_F1f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_61_BCM53400_A0r_fields[] = {
    { CURRENT_REG_COPYf, 1, 16, SOCF_RO },
    { DFS_PHY_REG_WRITE_ENf, 1, 24, 0 },
    { TDFI_INIT_COMPLETE_F1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_62_BCM53400_A0r_fields[] = {
    { DFS_PHY_REG_WRITE_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_63_BCM53400_A0r_fields[] = {
    { DFS_PHY_REG_WRITE_DATA_F0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_64_BCM53400_A0r_fields[] = {
    { DFS_PHY_REG_WRITE_DATA_F1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_66_BCM53400_A0r_fields[] = {
    { MRW_STATUSf, 8, 0, SOCF_LE|SOCF_RO },
    { READ_MODEREGf, 17, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_67_BCM53400_A0r_fields[] = {
    { PERIPHERAL_MRR_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_68_BCM53400_A0r_fields[] = {
    { AUTO_TEMPCHK_VAL_0f, 16, 8, SOCF_LE|SOCF_RO },
    { PERIPHERAL_MRR_DATAf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_69_BCM53400_A0r_fields[] = {
    { AUTO_TEMPCHK_VAL_1f, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_70_BCM53400_A0r_fields[] = {
    { REFRESH_PER_AUTO_TEMPCHKf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_72_BCM53400_A0r_fields[] = {
    { MPRR_DATA_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_74_BCM53400_A0r_fields[] = {
    { MPRR_DATA_0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_77_BCM53400_A0r_fields[] = {
    { MPRR_DATA_1f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_78_BCM53400_A0r_fields[] = {
    { MPRR_DATA_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_80_BCM53400_A0r_fields[] = {
    { MPRR_DATA_2f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_81_BCM53400_A0r_fields[] = {
    { MPRR_DATA_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_83_BCM53400_A0r_fields[] = {
    { MPRR_DATA_3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_84_BCM53400_A0r_fields[] = {
    { MR0_DATA_F0_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_85_BCM53400_A0r_fields[] = {
    { MR1_DATA_F0_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_86_BCM53400_A0r_fields[] = {
    { MR2_DATA_F0_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_87_BCM53400_A0r_fields[] = {
    { MR0_DATA_F1_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_88_BCM53400_A0r_fields[] = {
    { MR1_DATA_F1_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_89_BCM53400_A0r_fields[] = {
    { MR2_DATA_F1_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_92_BCM53400_A0r_fields[] = {
    { MR4_DATA_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_93_BCM53400_A0r_fields[] = {
    { MR5_DATA_F0_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_94_BCM53400_A0r_fields[] = {
    { MR5_DATA_F1_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_DENALI_CTL_95_BCM53400_A0r_fields[] = {
    { MR6_DATA_F0_0f, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDR_EXTENDEDMODEREGISTER1r_fields[] = {
    { EXTMODEWR1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDR_EXTENDEDMODEREGISTER2r_fields[] = {
    { EMR2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDR_EXTENDEDMODEREGISTER3r_fields[] = {
    { EMR3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDR_MODEREGISTER1r_fields[] = {
    { MODEREGWR1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DDR_MODEREGISTER2r_fields[] = {
    { MODEREGWR2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_DRIVE_PAD_CTLr_fields[] = {
    { BL_ND_IDLE_STRENGTHf, 5, 20, SOCF_LE },
    { BL_ND_STRENGTHf, 5, 0, SOCF_LE },
    { BL_ND_TERM_STRENGTHf, 5, 10, SOCF_LE },
    { BL_PD_IDLE_STRENGTHf, 5, 25, SOCF_LE },
    { BL_PD_STRENGTHf, 5, 5, SOCF_LE },
    { BL_PD_TERM_STRENGTHf, 5, 15, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_EDC_CRC_CONTROLr_fields[] = {
    { BUSYf, 1, 31, SOCF_RO },
    { COUNT_MODEf, 1, 2, 0 },
    { CRCRLf, 2, 4, SOCF_LE },
    { CRCWLf, 3, 8, SOCF_LE },
    { ENABLE_RDf, 1, 0, 0 },
    { ENABLE_WRf, 1, 1, 0 },
    { IFORCEf, 1, 16, SOCF_WO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_EDC_CRC_COUNTr_fields[] = {
    { RD_COUNTf, 12, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { WR_COUNTf, 12, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_EDC_CRC_STATUSr_fields[] = {
    { RD_FAILf, 1, 1, SOCF_RO },
    { RD_PASSf, 1, 0, SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { WR_FAILf, 1, 3, SOCF_RO },
    { WR_PASSf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_EDC_CRC_STATUS_CLEARr_fields[] = {
    { CLEARf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_EDC_DPD_CONTROLr_fields[] = {
    { DQS_PHASE_OVERRIDE_ENABLEf, 1, 4, 0 },
    { DQS_PHASE_OVERRIDE_VALUEf, 1, 5, 0 },
    { INITf, 1, 0, SOCF_WO },
    { MONITORf, 1, 1, SOCF_WO },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { SET_ADJ_ENf, 1, 3, 0 },
    { UPDATEf, 1, 2, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_EDC_DPD_OUT_CONTROLr_fields[] = {
    { ENABLEf, 1, 0, 0 },
    { LOWER_LIMITf, 8, 12, SOCF_LE },
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { UPPER_LIMITf, 8, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_EDC_DPD_OUT_STATUSr_fields[] = {
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALIDf, 1, 0, SOCF_RO },
    { VDL_SETTINGf, 8, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_EDC_DPD_STATUSr_fields[] = {
    { CURRENT_DQS_PHASEf, 1, 24, SOCF_RO },
    { CURRENT_VDL_SETTINGf, 8, 16, SOCF_LE|SOCF_RO },
    { EDGE_ERRORf, 1, 3, SOCF_RO },
    { INIT_BUSYf, 1, 1, SOCF_RO },
    { INIT_DONEf, 1, 0, SOCF_RO },
    { INIT_DQS_PHASEf, 1, 12, SOCF_RO },
    { INIT_VDL_SETTINGf, 8, 4, SOCF_LE|SOCF_RO },
    { MONITOR_BUSYf, 1, 2, SOCF_RO },
    { RESERVEDf, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_IDLE_PAD_CONTROLr_fields[] = {
    { AUTO_DQ_IDDQ_MODEf, 2, 16, SOCF_LE },
    { AUTO_DQ_RXENB_MODEf, 2, 18, SOCF_LE },
    { DOUT_Nf, 1, 1, 0 },
    { DOUT_Pf, 1, 0, 0 },
    { IDDQf, 1, 2, 0 },
    { IDLEf, 1, 31, 0 },
    { IO_IDLE_ENABLEf, 11, 4, SOCF_LE },
    { RESERVEDf, 1, 15, SOCF_RO|SOCF_RES },
    { RXENBf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_ODT_CONTROLr_fields[] = {
    { ODT_DELAYf, 3, 6, SOCF_LE },
    { ODT_ENABLEf, 1, 9, 0 },
    { ODT_POST_LENGTHf, 3, 3, SOCF_LE },
    { ODT_PRE_LENGTHf, 3, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_RD_EN_DLY_CYCr_fields[] = {
    { BUSYf, 1, 31, SOCF_RO },
    { CS0_CYCLESf, 4, 0, SOCF_LE },
    { CS1_CYCLESf, 4, 4, SOCF_LE },
    { IFORCEf, 1, 16, SOCF_WO },
    { RESERVEDf, 8, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTLr_fields[] = {
    { BL_RD_EN_ND_STRENGTHf, 5, 0, SOCF_LE },
    { BL_RD_EN_PD_STRENGTHf, 5, 5, SOCF_LE },
    { EDC_RD_EN_ND_STRENGTHf, 5, 10, SOCF_LE },
    { EDC_RD_EN_PD_STRENGTHf, 5, 15, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_READ_CONTROLr_fields[] = {
    { MODEf, 1, 4, 0 },
    { RD_DATA_DLYf, 3, 0, SOCF_LE },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_READ_FIFO_ADDRr_fields[] = {
    { ADDRf, 3, 0, SOCF_LE },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_READ_FIFO_DM_DBIr_fields[] = {
    { DM_DBIf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_READ_FIFO_STATUSr_fields[] = {
    { OVERFLOWf, 1, 1, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNDERFLOWf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_STATIC_PAD_CTLr_fields[] = {
    { DM_MODEf, 1, 12, 0 },
    { DQS_MODEf, 1, 20, 0 },
    { DQS_TX_DISf, 1, 9, 0 },
    { EDC_MODEf, 2, 16, SOCF_LE },
    { RDBI_ENABLEf, 1, 13, 0 },
    { RESERVEDf, 7, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RX_MODEf, 2, 0, SOCF_LE },
    { WDBI_ENABLEf, 1, 14, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_VDL_CLK_CONTROLr_fields[] = {
    { ADJ_ENf, 1, 12, 0 },
    { BUSYf, 1, 31, SOCF_RO },
    { IFORCEf, 1, 16, SOCF_WO },
    { RESERVEDf, 3, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { VDL_STEPf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DMNr_fields[] = {
    { ADJ_ENf, 1, 12, 0 },
    { BUSYf, 1, 31, SOCF_RO },
    { IFORCEf, 1, 16, SOCF_WO },
    { RESERVEDf, 4, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { VDL_STEPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYCr_fields[] = {
    { BUSYf, 1, 31, SOCF_RO },
    { CYCLESf, 3, 0, SOCF_LE },
    { IFORCEf, 1, 16, SOCF_WO },
    { RESERVEDf, 13, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_BYTE_LANE_0_WR_PREAMBLE_MODEr_fields[] = {
    { DQSf, 4, 8, SOCF_LE },
    { DQS_POSTAM_BITSf, 2, 3, SOCF_LE },
    { DQS_PREAM_BITSf, 3, 0, SOCF_LE },
    { DQ_POSTAM_BITSf, 2, 14, SOCF_LE },
    { DQ_PREAM_BITSf, 2, 12, SOCF_LE },
    { RESERVEDf, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_ABI_PAR_CNTRLr_fields[] = {
    { ABI_ENABLEf, 1, 0, 0 },
    { ABI_INCLUDE_AUXf, 1, 1, 0 },
    { PAR_ENABLEf, 1, 2, 0 },
    { PAR_INCLUDE_AUXf, 1, 3, 0 },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_ALERT_STATUSr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_AUX_CONTROLr_fields[] = {
    { IS_ADf, 3, 4, SOCF_LE },
    { IS_CSf, 3, 7, SOCF_LE },
    { IS_ODTf, 3, 1, SOCF_LE },
    { OVERRIDEf, 1, 0, 0 },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_AUX_CONTROL_BCM53400_A0r_fields[] = {
    { IS_ADf, 5, 0, SOCF_LE },
    { IS_CSf, 5, 8, SOCF_LE },
    { IS_ODTf, 5, 16, SOCF_LE },
    { RESERVEDf, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_CA_PARITYr_fields[] = {
    { ENABLEf, 1, 0, 0 },
    { ERRORf, 1, 1, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_CA_PLAYBACK_CONTROLr_fields[] = {
    { COUNTf, 8, 4, SOCF_LE },
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SAMPLEf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_CA_PLAYBACK_STATUS0r_fields[] = {
    { DATA0f, 10, 0, SOCF_LE|SOCF_RO },
    { DATA1f, 10, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALIDf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_CLK_PM_CTRLr_fields[] = {
    { DIS_DDR_CLKf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_COMMAND_AUX_REG1r_fields[] = {
    { AUXf, 5, 0, SOCF_LE },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_COMMAND_REGr_fields[] = {
    { ADf, 16, 0, SOCF_LE },
    { AUXf, 3, 22, SOCF_LE },
    { BAf, 3, 16, SOCF_LE },
    { CASf, 1, 20, 0 },
    { MPR_MODEf, 1, 28, 0 },
    { RASf, 1, 19, 0 },
    { RESERVEDf, 3, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { WEf, 1, 21, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_COMMAND_REG1r_fields[] = {
    { ACTf, 1, 23, 0 },
    { ADf, 16, 0, SOCF_LE },
    { AUXf, 5, 24, SOCF_LE },
    { BAf, 4, 16, SOCF_LE },
    { CASf, 1, 21, 0 },
    { CSf, 2, 29, SOCF_LE },
    { MCPf, 1, 31, 0 },
    { RASf, 1, 20, 0 },
    { WEf, 1, 22, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_COMMAND_REG_TIMERr_fields[] = {
    { COUNTf, 8, 0, SOCF_LE|SOCF_RO },
    { INIT_VALf, 8, 8, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DATAPATH_LOOPBACKr_fields[] = {
    { ENABLEf, 1, 0, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { USE_ADDR_CTLf, 1, 1, 0 },
    { XOR_DM_RD_ENf, 1, 2, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLEr_fields[] = {
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { WL0_BL0f, 1, 0, 0 },
    { WL0_BL1f, 1, 1, 0 },
    { WL1_BL0f, 1, 2, 0 },
    { WL1_BL1f, 1, 3, 0 },
    { WLECCf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_BCM53400_A0r_fields[] = {
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { WL0_BL0f, 1, 0, 0 },
    { WL0_BL1f, 1, 1, 0 },
    { WL1_BL0f, 1, 2, 0 },
    { WL1_BL1f, 1, 3, 0 },
    { WLECCf, 1, 4, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_BCM56150_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { WL0_BL0f, 1, 0, 0 },
    { WL0_BL1f, 1, 1, 0 },
    { WL1_BL0f, 1, 2, 0 },
    { WL1_BL1f, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DEBUG_MUX_CONTROLr_fields[] = {
    { BYTE_SELf, 3, 8, SOCF_LE },
    { PHASE_SELf, 2, 4, SOCF_LE },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { SOURCE_SELf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DFI_CNTRLr_fields[] = {
    { ACK_ENABLEf, 1, 2, 0 },
    { ACK_STATUSf, 1, 1, SOCF_RO },
    { ASSERT_REQf, 1, 0, 0 },
    { DFI_CKEf, 1, 3, 0 },
    { DFI_CS0f, 1, 5, 0 },
    { DFI_CS1f, 1, 6, 0 },
    { DFI_RST_Nf, 1, 4, 0 },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DRAM_CONFIGr_fields[] = {
    { BANK_BITSf, 2, 10, SOCF_LE },
    { BUS16f, 1, 25, 0 },
    { BUS8f, 1, 24, 0 },
    { COL_BITSf, 2, 8, SOCF_LE },
    { DRAM_TYPEf, 4, 0, SOCF_LE },
    { ECC_ENABLEDf, 1, 27, 0 },
    { EDC_MODEf, 1, 15, 0 },
    { GROUP_BITSf, 2, 12, SOCF_LE },
    { INIT_MODEf, 1, 31, 0 },
    { RDQS_MODEf, 1, 14, 0 },
    { RESERVEDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { ROW_BITSf, 4, 4, SOCF_LE },
    { SPLIT_DQ_BUSf, 1, 26, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DRAM_TIMING1r_fields[] = {
    { TRASf, 8, 24, SOCF_LE },
    { TRCDf, 8, 0, SOCF_LE },
    { TRPf, 8, 8, SOCF_LE },
    { TRRDf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DRAM_TIMING2r_fields[] = {
    { TCASf, 8, 0, SOCF_LE },
    { TCWLf, 8, 8, SOCF_LE },
    { TRTPf, 8, 24, SOCF_LE },
    { TWRf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DRAM_TIMING3r_fields[] = {
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { TCALf, 4, 20, SOCF_LE },
    { TRFCf, 12, 0, SOCF_LE },
    { TRTWf, 4, 16, SOCF_LE },
    { TWTRf, 4, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DRAM_TIMING4r_fields[] = {
    { TEMPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DRIVE_PAD_CTLr_fields[] = {
    { AUTO_OEBf, 1, 13, 0 },
    { GDDR_SYMMETRYf, 1, 5, 0 },
    { G_DDRf, 1, 0, 0 },
    { HALF_STRENGTHf, 1, 6, 0 },
    { IDDQ_A13f, 1, 10, 0 },
    { IDDQ_A14f, 1, 11, 0 },
    { IDDQ_A15f, 1, 12, 0 },
    { IDDQ_AUXf, 3, 7, SOCF_LE },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RT120B_Gf, 1, 1, 0 },
    { RT60Bf, 1, 2, 0 },
    { VDDO_VOLTSf, 2, 3, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_DRIVE_PAD_CTL_BCM53400_A0r_fields[] = {
    { ADDR_CTL_ND_IDLE_STRENGTHf, 5, 20, SOCF_LE },
    { ADDR_CTL_ND_STRENGTHf, 5, 0, SOCF_LE },
    { ADDR_CTL_ND_TERM_STRENGTHf, 5, 10, SOCF_LE },
    { ADDR_CTL_PD_IDLE_STRENGTHf, 5, 25, SOCF_LE },
    { ADDR_CTL_PD_STRENGTHf, 5, 5, SOCF_LE },
    { ADDR_CTL_PD_TERM_STRENGTHf, 5, 15, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_IDLE_PAD_CONTROLr_fields[] = {
    { CKE_IDDQf, 1, 2, 0 },
    { CKE_OEBf, 1, 0, 0 },
    { CKE_REBf, 1, 1, 0 },
    { CTL_IDDQf, 1, 6, 0 },
    { CTL_OEBf, 1, 4, 0 },
    { CTL_REBf, 1, 5, 0 },
    { IDLEf, 1, 31, 0 },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES },
    { RXENBf, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_BCM53400_A0r_fields[] = {
    { DIB_MODEf, 1, 30, 0 },
    { DOUT_Nf, 1, 1, 0 },
    { DOUT_Pf, 1, 0, 0 },
    { IDDQf, 1, 2, 0 },
    { IDLEf, 1, 31, 0 },
    { RESERVEDf, 26, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RXENBf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0r_fields[] = {
    { IO_IDLE_ENABLEf, 11, 0, SOCF_LE },
    { RESERVEDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1r_fields[] = {
    { IO_IDLE_ENABLEf, 22, 0, SOCF_LE },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_MODE_REG0r_fields[] = {
    { ADf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_MODE_REG0_BCM53400_A0r_fields[] = {
    { ADf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_BL0_STATUSr_fields[] = {
    { DMf, 1, 8, SOCF_RO },
    { DQf, 8, 0, SOCF_LE|SOCF_RO },
    { EDCf, 1, 9, SOCF_RO },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_CNTRLr_fields[] = {
    { BENCH_MODEf, 1, 4, 0 },
    { CLK_PAD_OEBf, 2, 5, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { FORCE_CTL_ERRORf, 1, 2, 0 },
    { FORCE_DAT_ERRORf, 1, 3, 0 },
    { FORCE_ERROR_SELf, 6, 8, SOCF_LE },
    { INT_LOOPBACKf, 1, 1, 0 },
    { RESERVEDf, 1, 7, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_CNTRL_BCM53400_A0r_fields[] = {
    { CLK_PAD_ENBf, 2, 28, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { FORCE_BL_ERROR_SELf, 3, 20, SOCF_LE },
    { FORCE_CTL_ERRORf, 1, 8, 0 },
    { FORCE_CTL_ERROR_SELf, 5, 12, SOCF_LE },
    { FORCE_DAT_ERRORf, 1, 9, 0 },
    { FORCE_DQ_ERROR_SELf, 3, 24, SOCF_LE },
    { LENGTHf, 2, 4, SOCF_LE },
    { MODEf, 3, 1, SOCF_LE },
    { RESERVEDf, 2, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { SSOf, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_CNTRL_BCM56150_A0r_fields[] = {
    { BENCH_MODEf, 1, 4, 0 },
    { ENABLEf, 1, 0, 0 },
    { FORCE_CTL_ERRORf, 1, 2, 0 },
    { FORCE_DAT_ERRORf, 1, 3, 0 },
    { FORCE_ERROR_SELf, 6, 8, SOCF_LE },
    { INT_LOOPBACKf, 1, 1, 0 },
    { RESERVEDf, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_CTL_STATUSr_fields[] = {
    { CTL_ERRORSf, 27, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS_BCM53400_A0r_fields[] = {
    { CTL_ERRORSf, 31, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_DQ_STATUSr_fields[] = {
    { DAT_ERRORSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_MISC_STATUSr_fields[] = {
    { CK_ERRORSf, 4, 4, SOCF_LE|SOCF_RO },
    { DM_ERRORSf, 4, 0, SOCF_LE|SOCF_RO },
    { ECC_DM_ERRORf, 1, 12, SOCF_RO },
    { ECC_DQ_ERRORf, 4, 8, SOCF_LE|SOCF_RO },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_MISC_STATUS_BCM56150_A0r_fields[] = {
    { CK_ERRORSf, 4, 4, SOCF_LE|SOCF_RO },
    { DM_ERRORSf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_SEEDr_fields[] = {
    { SEEDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_SEED_BCM53400_A0r_fields[] = {
    { SEEDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_STATUSr_fields[] = {
    { CTL_DONEf, 1, 0, SOCF_RO },
    { CTL_PASSf, 1, 2, SOCF_RO },
    { DAT_DONEf, 1, 1, SOCF_RO },
    { DAT_PASSf, 1, 3, SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PHYBIST_STATUS_BCM53400_A0r_fields[] = {
    { CTL_DONEf, 1, 0, SOCF_RO },
    { CTL_PASSf, 1, 2, SOCF_RO },
    { DAT_DONEf, 1, 1, SOCF_RO },
    { DAT_PASSf, 1, 3, SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_CONFIGr_fields[] = {
    { FB_OFFSETf, 6, 7, SOCF_LE },
    { LDO_CTRLf, 2, 3, SOCF_LE },
    { LP40_PLL_POST_RESETf, 1, 6, 0 },
    { PWRDNf, 1, 0, 0 },
    { RESERVEDf, 1, 2, SOCF_RO|SOCF_RES },
    { RESETf, 1, 1, 0 },
    { RESET_POST_DIVf, 1, 5, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_CONFIG_BCM53400_A0r_fields[] = {
    { CK_LDO_BIASf, 2, 23, SOCF_LE },
    { CK_LDO_REF_CTRLf, 2, 25, SOCF_LE },
    { ENABLEf, 1, 16, 0 },
    { FB_OFFSETf, 6, 8, SOCF_LE },
    { HOLDf, 1, 17, 0 },
    { PLL_LDO_BIASf, 2, 18, SOCF_LE },
    { PLL_LDO_REF_CTRLf, 2, 20, SOCF_LE },
    { PLL_LDO_REF_SELf, 1, 22, 0 },
    { PWRDNf, 1, 0, 0 },
    { RESERVEDf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_FOR_ECOf, 1, 27, SOCF_RES },
    { RESETf, 1, 1, 0 },
    { RESET_POST_DIVf, 1, 4, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_CONFIG_BCM56150_A0r_fields[] = {
    { LDO_CTRLf, 2, 3, SOCF_LE },
    { LP40_PLL_POST_RESETf, 1, 6, 0 },
    { PWRDNf, 1, 0, 0 },
    { RESERVEDf, 1, 2, SOCF_RO|SOCF_RES },
    { RESETf, 1, 1, 0 },
    { RESET_POST_DIVf, 1, 5, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_CONTROLr_fields[] = {
    { I_KAf, 3, 21, SOCF_LE },
    { I_KIf, 3, 24, SOCF_LE },
    { I_KPf, 4, 27, SOCF_LE },
    { PLL_CONTROLf, 21, 0, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_CONTROL1r_fields[] = {
    { I_KAf, 3, 0, SOCF_LE },
    { I_KIf, 3, 3, SOCF_LE },
    { I_KPf, 4, 6, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_CONTROL2r_fields[] = {
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { FAST_LOCKf, 1, 27, 0 },
    { NDIV_RELOCKf, 1, 28, 0 },
    { POST_CTRL_RESETBf, 2, 24, SOCF_LE },
    { PWM_RATEf, 2, 22, SOCF_LE },
    { STAT_MODEf, 2, 20, SOCF_LE },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { UNUSED1f, 2, 18, SOCF_LE },
    { UNUSED2f, 1, 29, 0 },
    { VCO_FB_DIV2f, 1, 26, 0 },
    { VCO_RANGEf, 2, 30, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_CONTROL3r_fields[] = {
    { PLL_CONTROLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_DIVIDERSr_fields[] = {
    { NDIVf, 8, 0, SOCF_LE },
    { NDIV_40LP_HIf, 1, 15, 0 },
    { NDIV_40LP_LOf, 1, 14, 0 },
    { PDIVf, 3, 8, SOCF_LE },
    { POST_DIVf, 3, 11, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_DIVIDERS_BCM53400_A0r_fields[] = {
    { MDIVf, 8, 20, SOCF_LE },
    { NDIV_INTf, 10, 0, SOCF_LE },
    { PDIVf, 4, 12, SOCF_LE },
    { RESERVEDf, 2, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_FRAC_DIVIDERr_fields[] = {
    { NDIV_FRACf, 20, 0, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_SS_CONTROLr_fields[] = {
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SSC_MODEf, 1, 0, 0 },
    { SSC_STEPf, 16, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_SS_LIMITr_fields[] = {
    { RESERVEDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SSC_LIMITf, 22, 4, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_STATUSr_fields[] = {
    { CLOCKING_4Xf, 1, 13, SOCF_RO },
    { DDR_MHZf, 12, 14, SOCF_LE|SOCF_RO },
    { LOCKf, 1, 0, SOCF_RO },
    { LOCK_LOSTf, 1, 26, SOCF_RO },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATUSf, 12, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_PLL_STATUS_BCM53400_A0r_fields[] = {
    { CLOCKING_2Xf, 1, 13, SOCF_RO },
    { CLOCKING_4Xf, 1, 14, SOCF_RO },
    { CLOCKING_8Xf, 1, 15, SOCF_RO },
    { LOCKf, 1, 0, SOCF_RO },
    { LOCK_LOSTf, 1, 16, SOCF_RO },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATUSf, 12, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_READ_ENABLE_CONTROLr_fields[] = {
    { CS_Nf, 2, 4, SOCF_LE },
    { DQSf, 1, 1, 0 },
    { EDC_DATAf, 1, 3, 0 },
    { EDC_PHASEf, 1, 2, 0 },
    { ENABLEf, 1, 0, 0 },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { SELECTf, 4, 8, SOCF_LE },
    { TEST_CYCLEf, 1, 12, SOCF_WO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_READ_ENABLE_STATUSr_fields[] = {
    { BL0_STATUSf, 1, 4, SOCF_RO },
    { BL1_STATUSf, 1, 5, SOCF_RO },
    { BL2_STATUSf, 1, 6, SOCF_RO },
    { BL3_STATUSf, 1, 7, SOCF_RO },
    { BL4_STATUSf, 1, 8, SOCF_RO },
    { DATAf, 8, 12, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_REFRESHr_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { PERIODf, 16, 0, SOCF_LE },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_REVISIONr_fields[] = {
    { BITSf, 3, 16, SOCF_LE|SOCF_RO },
    { MAJORf, 8, 8, SOCF_LE|SOCF_RO },
    { MINORf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { TECHNOLOGYf, 3, 20, SOCF_LE|SOCF_RO },
    { WBf, 1, 19, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_REVISION_BCM53400_A0r_fields[] = {
    { BITSf, 3, 16, SOCF_LE|SOCF_RO },
    { MAJORf, 8, 8, SOCF_LE|SOCF_RO },
    { MINORf, 8, 0, SOCF_LE|SOCF_RO },
    { PERFORMANCEf, 2, 23, SOCF_LE|SOCF_RO },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { TECHNOLOGYf, 3, 20, SOCF_LE|SOCF_RO },
    { WBf, 1, 19, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_REVISION_BCM56150_A0r_fields[] = {
    { BITSf, 3, 16, SOCF_LE|SOCF_RO },
    { MAJORf, 8, 8, SOCF_LE|SOCF_RO },
    { MINORf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { TECHNOLOGYf, 3, 20, SOCF_LE|SOCF_RO },
    { WBf, 1, 19, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_STANDBY_CONTROLr_fields[] = {
    { ARMEDf, 1, 15, SOCF_RO },
    { CKEf, 1, 4, 0 },
    { LDO_VOLTSf, 2, 7, SOCF_LE },
    { PWRDOWN_CKEf, 1, 9, SOCF_RO },
    { PWRDOWN_LDO_VOLTSf, 2, 12, SOCF_LE|SOCF_RO },
    { PWRDOWN_RST_Nf, 1, 10, SOCF_RO },
    { PWRDOWN_SKIP_MRSf, 1, 11, SOCF_RO },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES },
    { RST_Nf, 1, 5, 0 },
    { SKIP_MRSf, 1, 6, 0 },
    { STANDBYf, 4, 0, SOCF_LE },
    { STANDBY_ACTIVEf, 1, 16, SOCF_RO },
    { STANDBY_EXIT_PIN_ENf, 1, 17, 0 },
    { STANDBY_READYf, 1, 18, SOCF_RO },
    { WARMSTARTf, 1, 14, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_STANDBY_CONTROL_BCM53400_A0r_fields[] = {
    { ARMEDf, 1, 19, SOCF_RO },
    { CKEf, 1, 4, 0 },
    { LDO_BIASf, 2, 9, SOCF_LE },
    { LDO_VOLTSf, 2, 7, SOCF_LE },
    { PWRDOWN_CKEf, 1, 11, SOCF_RO },
    { PWRDOWN_LDO_BIASf, 2, 16, SOCF_LE|SOCF_RO },
    { PWRDOWN_LDO_VOLTSf, 2, 14, SOCF_LE|SOCF_RO },
    { PWRDOWN_RST_Nf, 1, 12, SOCF_RO },
    { PWRDOWN_SKIP_MRSf, 1, 13, SOCF_RO },
    { RESERVEDf, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { RST_Nf, 1, 5, 0 },
    { SKIP_MRSf, 1, 6, 0 },
    { STANDBYf, 4, 0, SOCF_LE },
    { STANDBY_ACTIVEf, 1, 20, SOCF_RO },
    { STANDBY_EXIT_PIN_ENf, 1, 21, 0 },
    { STANDBY_READYf, 1, 22, SOCF_RO },
    { WARMSTARTf, 1, 18, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_STATIC_PAD_CTLr_fields[] = {
    { AUTO_OEBf, 1, 27, 0 },
    { IDDQ_A09f, 1, 9, 0 },
    { IDDQ_A10f, 1, 10, 0 },
    { IDDQ_A11f, 1, 11, 0 },
    { IDDQ_A12f, 1, 12, 0 },
    { IDDQ_A13f, 1, 13, 0 },
    { IDDQ_A14f, 1, 14, 0 },
    { IDDQ_A15f, 1, 15, 0 },
    { IDDQ_AUX0f, 1, 17, 0 },
    { IDDQ_AUX1f, 1, 18, 0 },
    { IDDQ_AUX2f, 1, 19, 0 },
    { IDDQ_BAf, 1, 20, 0 },
    { IDDQ_CLK0f, 1, 23, 0 },
    { IDDQ_CLK1f, 1, 24, 0 },
    { IDDQ_CS1f, 1, 16, 0 },
    { IDDQ_GDDR5f, 1, 26, 0 },
    { IDDQ_LPDDRf, 1, 25, 0 },
    { IDDQ_ODTf, 1, 22, 0 },
    { IDDQ_PARf, 1, 21, 0 },
    { RESERVEDf, 7, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RX_MODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_STRAP_CONTROLr_fields[] = {
    { AD_WIDTHf, 2, 14, SOCF_LE },
    { BUS16f, 1, 12, 0 },
    { BUS8f, 1, 11, 0 },
    { CHIP_SIZEf, 2, 6, SOCF_LE },
    { CHIP_WIDTHf, 1, 10, 0 },
    { DUAL_RANKf, 1, 13, 0 },
    { JEDEC_TYPEf, 5, 1, SOCF_LE },
    { MHZf, 12, 16, SOCF_LE },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { STRAPS_VALIDf, 1, 0, 0 },
    { VDDQf, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_STRAP_CONTROL2r_fields[] = {
    { ALf, 3, 17, SOCF_LE },
    { CLf, 7, 0, SOCF_LE },
    { CWLf, 5, 7, SOCF_LE },
    { DDR3f, 1, 20, 0 },
    { ECCf, 1, 21, 0 },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRf, 5, 12, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_STRAP_CONTROL2_BCM56150_A0r_fields[] = {
    { ALf, 3, 17, SOCF_LE },
    { CLf, 7, 0, SOCF_LE },
    { CWLf, 5, 7, SOCF_LE },
    { DDR3f, 1, 20, 0 },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRf, 5, 12, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_STRAP_STATUSr_fields[] = {
    { AD_WIDTHf, 2, 14, SOCF_LE|SOCF_RO },
    { BUS16f, 1, 12, SOCF_RO },
    { BUS8f, 1, 11, SOCF_RO },
    { CHIP_SIZEf, 2, 6, SOCF_LE|SOCF_RO },
    { CHIP_WIDTHf, 1, 10, SOCF_RO },
    { DUAL_RANKf, 1, 13, SOCF_RO },
    { FROM_MEMCf, 1, 28, SOCF_RO },
    { FROM_REGf, 1, 29, SOCF_RO },
    { JEDEC_TYPEf, 5, 1, SOCF_LE|SOCF_RO },
    { MHZf, 12, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { STRAPS_VALIDf, 1, 0, SOCF_RO },
    { VDDQf, 2, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_STRAP_STATUS2r_fields[] = {
    { ALf, 3, 17, SOCF_LE|SOCF_RO },
    { CLf, 7, 0, SOCF_LE|SOCF_RO },
    { CWLf, 5, 7, SOCF_LE|SOCF_RO },
    { DDR3f, 1, 20, SOCF_RO },
    { ECCf, 1, 21, SOCF_RO },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRf, 5, 12, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_STRAP_STATUS2_BCM56150_A0r_fields[] = {
    { ALf, 3, 17, SOCF_LE|SOCF_RO },
    { CLf, 7, 0, SOCF_LE|SOCF_RO },
    { CWLf, 5, 7, SOCF_LE|SOCF_RO },
    { DDR3f, 1, 20, SOCF_RO },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRf, 5, 12, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_ADDRESS1r_fields[] = {
    { BANKf, 4, 16, SOCF_LE },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { ROWf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_CONTROLr_fields[] = {
    { CLEAR_DRAMf, 1, 7, 0 },
    { DIAG_WROf, 1, 12, 0 },
    { DIAG_WRO_RDf, 1, 11, 0 },
    { DIAG_WR_RDf, 1, 10, 0 },
    { ENABLEf, 1, 0, SOCF_WO },
    { FIFOf, 1, 4, 0 },
    { INIT_LFSRf, 1, 5, 0 },
    { MASK_DMf, 1, 6, 0 },
    { MPRf, 1, 3, 0 },
    { RD_ENf, 1, 1, 0 },
    { RD_NOISEf, 1, 8, 0 },
    { RD_WRf, 1, 2, 0 },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { WR_NOISEf, 1, 9, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DATA_CONTROLr_fields[] = {
    { LENGTHf, 20, 0, SOCF_LE },
    { PATTERNf, 2, 20, SOCF_LE },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_ECC_DQ_MASKr_fields[] = {
    { MASKf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_ECC_STATUSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATUSf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_ERR_CNT_CONTROLr_fields[] = {
    { CLEARf, 1, 1, SOCF_WO },
    { DQ_SELf, 5, 4, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { RESERVEDf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_ERR_CNT_STATUSr_fields[] = {
    { COUNTf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_UPDATE_VDLr_fields[] = {
    { DISABLE_INPUTf, 1, 1, 0 },
    { ENABLEf, 1, 0, SOCF_WO },
    { MODEf, 2, 4, SOCF_LE },
    { RESERVEDf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1r_fields[] = {
    { CMDf, 11, 4, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { MASKf, 11, 16, SOCF_LE },
    { MODEf, 2, 28, SOCF_LE },
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_CALIBRATEr_fields[] = {
    { AUTO_INITf, 1, 27, 0 },
    { BIT_CALf, 1, 19, 0 },
    { BIT_REFRESHf, 1, 23, 0 },
    { CALIB_ALWAYSf, 1, 2, 0 },
    { CALIB_AUTOf, 1, 8, 0 },
    { CALIB_BIT_OFFSETf, 6, 12, SOCF_LE },
    { CALIB_BYTEf, 1, 5, 0 },
    { CALIB_CLOCKSf, 1, 4, 0 },
    { CALIB_DQS_CLOCKSf, 1, 11, 0 },
    { CALIB_DQS_PAIRf, 1, 10, 0 },
    { CALIB_FASTf, 1, 0, 0 },
    { CALIB_FTMf, 1, 7, 0 },
    { CALIB_ONCEf, 1, 1, SOCF_WO },
    { CALIB_PHYBISTf, 1, 6, 0 },
    { CALIB_STEPSf, 1, 9, 0 },
    { CALIB_TESTf, 1, 3, 0 },
    { DQ0_ONLYf, 1, 21, 0 },
    { EXIT_IN_SRf, 1, 25, 0 },
    { RD_DLY_CALf, 1, 24, 0 },
    { RD_EN_CALf, 1, 18, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SET_MR_MPRf, 1, 20, 0 },
    { SET_WR_DQf, 1, 22, 0 },
    { SINGLE_CYCLEf, 1, 29, 0 },
    { SKIP_RSTf, 1, 26, 0 },
    { USE_STRAPSf, 1, 28, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_CALIBRATE_BCM53400_A0r_fields[] = {
    { CALIB_FTM2f, 1, 2, SOCF_WO },
    { CALIB_ONCEf, 1, 0, SOCF_WO },
    { CALIB_PHYBISTf, 1, 1, SOCF_WO },
    { HALF_STEPSf, 1, 5, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { UPDATE_FASTf, 1, 4, 0 },
    { UPDATE_REGSf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_CALIBRATE_BCM56150_A0r_fields[] = {
    { AUTO_INITf, 1, 27, 0 },
    { BIT_CALf, 1, 19, 0 },
    { BIT_REFRESHf, 1, 23, 0 },
    { CALIB_ALWAYSf, 1, 2, 0 },
    { CALIB_AUTOf, 1, 8, 0 },
    { CALIB_BIT_OFFSETf, 6, 12, SOCF_LE },
    { CALIB_BYTEf, 1, 5, SOCF_RO },
    { CALIB_CLOCKSf, 1, 4, SOCF_RO },
    { CALIB_DQS_CLOCKSf, 1, 11, 0 },
    { CALIB_DQS_PAIRf, 1, 10, 0 },
    { CALIB_FASTf, 1, 0, 0 },
    { CALIB_FTMf, 1, 7, 0 },
    { CALIB_ONCEf, 1, 1, SOCF_RO },
    { CALIB_PHYBISTf, 1, 6, 0 },
    { CALIB_STEPSf, 1, 9, SOCF_RO },
    { CALIB_TESTf, 1, 3, 0 },
    { DQ0_ONLYf, 1, 21, 0 },
    { EXIT_IN_SRf, 1, 25, 0 },
    { RD_DLY_CALf, 1, 24, 0 },
    { RD_EN_CALf, 1, 18, 0 },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SET_MR_MPRf, 1, 20, 0 },
    { SET_WR_DQf, 1, 22, 0 },
    { SINGLE_CYCLEf, 1, 29, 0 },
    { SKIP_RSTf, 1, 26, 0 },
    { USE_STRAPSf, 1, 28, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUSr_fields[] = {
    { AUTO_INIT_DONEf, 1, 28, SOCF_RO },
    { AUTO_INIT_FAILf, 1, 29, SOCF_RO },
    { CALIB_BIT_OFFSETf, 6, 12, SOCF_LE|SOCF_RO },
    { CALIB_BYTE_ERRORf, 4, 19, SOCF_LE|SOCF_RO },
    { CALIB_BYTE_SELf, 1, 18, SOCF_RO },
    { CALIB_IDLEf, 1, 0, SOCF_RO },
    { CALIB_LOCKf, 1, 1, SOCF_RO },
    { CALIB_RD_DATA_DLY_ERRORf, 1, 27, SOCF_RO },
    { CALIB_READ_EN_ERRORf, 4, 23, SOCF_LE|SOCF_RO },
    { CALIB_TOTALf, 10, 2, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUS1r_fields[] = {
    { CALIB_BUS_ERRORf, 1, 5, SOCF_RO },
    { CALIB_IDLEf, 1, 0, SOCF_RO },
    { CALIB_LOCK_2Bf, 1, 1, SOCF_RO },
    { CALIB_LOCK_4Bf, 1, 2, SOCF_RO },
    { CALIB_LOCK_6Bf, 1, 3, SOCF_RO },
    { CALIB_REGS_DONEf, 1, 4, SOCF_RO },
    { CALIB_TOTAL_STEPSf, 10, 8, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUS2r_fields[] = {
    { CALIB_2B_STEPSf, 10, 0, SOCF_LE|SOCF_RO },
    { CALIB_4B_STEPSf, 10, 12, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUS_ECCr_fields[] = {
    { CALIB_BYTE_ERRORf, 1, 0, SOCF_RO },
    { CALIB_RD_DATA_DLY_ERRORf, 1, 2, SOCF_RO },
    { CALIB_READ_EN_ERRORf, 1, 1, SOCF_RO },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_DQ_CALIB_STATUSr_fields[] = {
    { DQS_CALIB_CLOCKSf, 1, 3, SOCF_RO },
    { DQS_CALIB_LOCKf, 1, 1, SOCF_RO },
    { DQS_CALIB_MODEf, 1, 2, SOCF_RO },
    { DQS_CALIB_TOTALf, 10, 16, SOCF_LE|SOCF_RO },
    { DQ_CALIB_LOCKf, 1, 0, SOCF_RO },
    { DQ_CALIB_TOTALf, 10, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_MONITOR_CONTROLr_fields[] = {
    { DATA_RATEf, 1, 1, 0 },
    { ENABLEf, 1, 0, 0 },
    { IFORCEf, 1, 2, SOCF_WO },
    { INTERVALf, 14, 8, SOCF_LE },
    { RESERVEDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { UPDATEf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUSr_fields[] = {
    { MONITOR_CHANGEf, 8, 16, SOCF_LE|SOCF_RO },
    { MONITOR_TOTALf, 10, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDEr_fields[] = {
    { ADJf, 5, 4, SOCF_LE },
    { BUSYf, 1, 31, SOCF_RO },
    { ENABLEf, 1, 0, 0 },
    { IFORCEf, 1, 16, SOCF_WO },
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_MONITOR_REFr_fields[] = {
    { MONITOR_2B_STEPSf, 10, 0, SOCF_LE },
    { MONITOR_4B_STEPSf, 10, 12, SOCF_LE },
    { RESERVEDf, 2, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_MONITOR_STATUSr_fields[] = {
    { MONITOR_ADJf, 5, 20, SOCF_LE },
    { MONITOR_BUS_ERRORf, 1, 28, SOCF_RO },
    { MONITOR_CHANGEf, 8, 12, SOCF_LE },
    { MONITOR_TOTALf, 10, 0, SOCF_LE },
    { RESERVEDf, 2, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BIT_CTLr_fields[] = {
    { BUSYf, 1, 31, SOCF_RO },
    { BYTE_SELf, 1, 8, 0 },
    { OVR_ENf, 1, 16, 0 },
    { OVR_STEPf, 6, 0, SOCF_LE },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_RD_DATA_DLY_STATUSr_fields[] = {
    { AUTO_INIT_STATEf, 6, 6, SOCF_LE|SOCF_RO },
    { RD_DATA_DLY_MAXf, 3, 3, SOCF_LE|SOCF_RO },
    { RD_DATA_DLY_MINf, 3, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_RD_EN_CALIB_STATUSr_fields[] = {
    { RD_EN_CALIB_BIT_OFFSETf, 6, 16, SOCF_LE|SOCF_RO },
    { RD_EN_CALIB_BYTE_SELf, 1, 1, SOCF_RO },
    { RD_EN_CALIB_CLOCKSf, 1, 2, SOCF_RO },
    { RD_EN_CALIB_LOCKf, 1, 0, SOCF_RO },
    { RD_EN_CALIB_TOTALf, 10, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VDL_WR_CHAN_CALIB_STATUSr_fields[] = {
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES },
    { WR_CHAN_CALIB_BIT_OFFSETf, 6, 16, SOCF_LE|SOCF_RO },
    { WR_CHAN_CALIB_BYTE_SELf, 1, 1, SOCF_RO },
    { WR_CHAN_CALIB_CLOCKSf, 1, 2, SOCF_RO },
    { WR_CHAN_CALIB_LOCKf, 1, 0, SOCF_RO },
    { WR_CHAN_CALIB_TOTALf, 10, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONSr_fields[] = {
    { MASKf, 27, 0, SOCF_LE },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_BCM53400_A0r_fields[] = {
    { MASKf, 31, 0, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROLr_fields[] = {
    { ENABLE_CKE_IDLEf, 1, 0, 0 },
    { ENABLE_CS_IDLEf, 1, 1, 0 },
    { ENABLE_CTL_IDLEf, 1, 2, 0 },
    { ERROR_RESETf, 1, 3, 0 },
    { HIGH_VTTf, 1, 4, 0 },
    { LOW_VTTf, 1, 5, 0 },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_BCM53400_A0r_fields[] = {
    { ENABLE_CKE_IDLEf, 1, 0, 0 },
    { ENABLE_CS_IDLEf, 1, 1, 0 },
    { ENABLE_CTL_IDLEf, 1, 2, 0 },
    { ERROR_RESETf, 1, 3, 0 },
    { HIGH_VTTf, 1, 4, 0 },
    { LOW_NOISEf, 1, 6, 0 },
    { LOW_VTTf, 1, 5, 0 },
    { MAX_NOISEf, 1, 7, 0 },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_FOR_ECOf, 4, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDEr_fields[] = {
    { MASKf, 27, 0, SOCF_LE },
    { RESERVEDf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_BCM53400_A0r_fields[] = {
    { MASKf, 31, 0, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUSr_fields[] = {
    { ERRORf, 16, 3, SOCF_LE|SOCF_RO },
    { ERROR_HIGHf, 1, 1, SOCF_RO },
    { ERROR_LOWf, 1, 2, SOCF_RO },
    { READYf, 1, 0, SOCF_RO },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_BCM53400_A0r_fields[] = {
    { ERRORf, 16, 3, SOCF_LE|SOCF_RO },
    { ERROR_HIGHf, 1, 1, SOCF_RO },
    { ERROR_LOWf, 1, 2, SOCF_RO },
    { READYf, 1, 0, SOCF_RO },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VREF_DAC_CONTROLr_fields[] = {
    { DAC0f, 6, 0, SOCF_LE },
    { DAC1f, 6, 6, SOCF_LE },
    { EXT_GT_INTf, 1, 17, SOCF_RO },
    { LDO_CK0_GT_INTf, 1, 19, SOCF_RO },
    { LDO_CK1_GT_INTf, 1, 20, SOCF_RO },
    { LDO_GT_INTf, 1, 18, SOCF_RO },
    { LDO_TESTOUT_MUX_CTLf, 2, 15, SOCF_LE },
    { PDN0f, 1, 12, 0 },
    { PDN1f, 1, 13, 0 },
    { RESERVEDf, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { TESTf, 1, 14, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_VREF_DAC_CONTROL_BCM53400_A0r_fields[] = {
    { AUX_GT_INTf, 1, 19, SOCF_RO },
    { DAC0f, 6, 0, SOCF_LE },
    { DAC1f, 6, 6, SOCF_LE },
    { PDN0f, 1, 12, 0 },
    { PDN1f, 1, 13, 0 },
    { PDN2f, 1, 14, 0 },
    { PDN3f, 1, 15, 0 },
    { RESERVEDf, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { TESTf, 1, 16, 0 },
    { TESTOUT_MUX_CTLf, 2, 17, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROLr_fields[] = {
    { CONTINUOUSf, 1, 1, 0 },
    { COUNTf, 8, 8, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { RESERVEDf, 5, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { SAMPLEf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_WRITE_LEVELING_STATUSr_fields[] = {
    { EDCf, 5, 9, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATUSf, 5, 4, SOCF_LE|SOCF_RO },
    { VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_WRITE_ODT_CNTRLr_fields[] = {
    { ODT_DELAYf, 6, 0, SOCF_LE },
    { ODT_ENABLEf, 1, 10, 0 },
    { ODT_FORCEf, 1, 11, 0 },
    { ODT_FORCE_VALUEf, 1, 12, 0 },
    { ODT_LENGTHf, 4, 6, SOCF_LE },
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_ZQ_CALr_fields[] = {
    { RESERVEDf, 5, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { ZQ_DRIVE_Nf, 5, 7, SOCF_LE },
    { ZQ_DRIVE_Pf, 5, 12, SOCF_LE },
    { ZQ_IDDQf, 1, 17, 0 },
    { ZQ_NCOMP_ENBf, 1, 0, 0 },
    { ZQ_NCOMP_STATUSf, 1, 18, SOCF_RO },
    { ZQ_PCOMP_ENBf, 1, 1, 0 },
    { ZQ_PCOMP_STATUSf, 1, 19, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_ZQ_PVT_COMP_CTLr_fields[] = {
    { ADDR_ND_OVERRIDE_VALf, 3, 6, SOCF_LE },
    { ADDR_OVR_ENf, 1, 19, 0 },
    { ADDR_PD_OVERRIDE_VALf, 3, 9, SOCF_LE },
    { AUTO_SAMPLE_ENf, 1, 21, SOCF_WO },
    { DQ_ND_OVERRIDE_VALf, 3, 0, SOCF_LE },
    { DQ_OVR_ENf, 1, 18, 0 },
    { DQ_PD_OVERRIDE_VALf, 3, 3, SOCF_LE },
    { ND_COMPf, 3, 12, SOCF_LE|SOCF_RO },
    { ND_DONEf, 1, 23, SOCF_RO },
    { PD_COMPf, 3, 15, SOCF_LE|SOCF_RO },
    { PD_DONEf, 1, 24, SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { SAMPLE_DONEf, 1, 22, SOCF_RO },
    { SAMPLE_ENf, 1, 20, 0 },
    { UPDATE_MODEf, 1, 25, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_CONTROL_REGS_ZQ_PVT_COMP_CTL_BCM56150_A0r_fields[] = {
    { ADDR_ND_OVERRIDE_VALf, 3, 6, SOCF_LE },
    { ADDR_OVR_ENf, 1, 19, 0 },
    { ADDR_PD_OVERRIDE_VALf, 3, 9, SOCF_LE },
    { AUTO_SAMPLE_ENf, 1, 21, SOCF_RO },
    { DQ_ND_OVERRIDE_VALf, 3, 0, SOCF_LE },
    { DQ_OVR_ENf, 1, 18, 0 },
    { DQ_PD_OVERRIDE_VALf, 3, 3, SOCF_LE },
    { ND_COMPf, 3, 12, SOCF_LE|SOCF_RO },
    { ND_DONEf, 1, 23, SOCF_RO },
    { PD_COMPf, 3, 15, SOCF_LE|SOCF_RO },
    { PD_DONEf, 1, 24, SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { SAMPLE_DONEf, 1, 22, SOCF_RO },
    { SAMPLE_ENf, 1, 20, SOCF_RO },
    { UPDATE_MODEf, 1, 25, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_CLOCK_PAD_DISABLEr_fields[] = {
    { DM_PAD_DISf, 1, 2, 0 },
    { RESERVEDf, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_DRIVE_PAD_CTLr_fields[] = {
    { DQS_ALWAYS_ONf, 1, 10, 0 },
    { DQS_TX_DISf, 1, 9, 0 },
    { GDDR_SYMMETRYf, 1, 5, 0 },
    { G_DDRf, 1, 0, 0 },
    { HALF_STRENGTHf, 1, 7, 0 },
    { HALF_STRENGTH_CKf, 1, 8, 0 },
    { NO_DQS_RDf, 1, 11, 0 },
    { RDQS_ENf, 1, 6, 0 },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RT120B_Gf, 1, 1, 0 },
    { RT60Bf, 1, 2, 0 },
    { VDDO_VOLTSf, 2, 3, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Nr_fields[] = {
    { BYTE_SELf, 1, 8, 0 },
    { DM_OVR_ENf, 1, 24, 0 },
    { OVR_ENf, 4, 16, SOCF_LE },
    { OVR_STEPf, 6, 0, SOCF_LE },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields[] = {
    { BYTE_SELf, 1, 8, 0 },
    { OVR_ENf, 1, 16, 0 },
    { OVR_STEPf, 6, 0, SOCF_LE },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_IDLE_PAD_CONTROLr_fields[] = {
    { AUTO_DQ_IDDQ_MODEf, 2, 20, SOCF_LE },
    { AUTO_DQ_RXENB_MODEf, 2, 22, SOCF_LE },
    { DQS_IDDQf, 1, 10, 0 },
    { DQS_OEBf, 1, 8, 0 },
    { DQS_REBf, 1, 9, 0 },
    { DQS_RXENBf, 1, 11, 0 },
    { DQ_IDDQf, 1, 18, 0 },
    { DQ_OEBf, 1, 16, 0 },
    { DQ_REBf, 1, 17, 0 },
    { DQ_RXENBf, 1, 19, 0 },
    { IDLEf, 1, 31, 0 },
    { READ_ENB_IDDQf, 1, 14, 0 },
    { READ_ENB_OEBf, 1, 12, 0 },
    { READ_ENB_REBf, 1, 13, 0 },
    { READ_ENB_RXENBf, 1, 15, 0 },
    { RESERVEDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_PHYBIST_VDL_ADJr_fields[] = {
    { DQ0_VDL_ADJf, 5, 16, SOCF_LE },
    { DQ1_VDL_ADJf, 5, 24, SOCF_LE },
    { DQS0_VDL_ADJf, 5, 0, SOCF_LE },
    { DQS1_VDL_ADJf, 5, 8, SOCF_LE },
    { RESERVEDf, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_READ_CONTROLr_fields[] = {
    { DQ_ODT_ENABLEf, 1, 2, 0 },
    { DQ_ODT_LE_ADJf, 1, 0, 0 },
    { DQ_ODT_TE_ADJf, 1, 1, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_READ_DATA_DLYr_fields[] = {
    { RD_DATA_DLYf, 3, 0, SOCF_LE },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_READ_FIFO_CLEARr_fields[] = {
    { CLEARf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_READ_FIFO_DATA_0r_fields[] = {
    { DATA_Nf, 4, 0, SOCF_LE|SOCF_RO },
    { DATA_Pf, 4, 8, SOCF_LE|SOCF_RO },
    { RESERVEDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_READ_FIFO_STATUSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATUS0f, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields[] = {
    { BUSYf, 1, 31, SOCF_RO },
    { BYTE_SELf, 1, 8, 0 },
    { OVR_ENf, 1, 16, 0 },
    { OVR_FORCEf, 1, 17, SOCF_WO },
    { OVR_STEPf, 6, 0, SOCF_LE },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_ECC_LANE_WR_PREAMBLE_MODEr_fields[] = {
    { LONGf, 1, 1, 0 },
    { MODEf, 1, 0, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_DDR_PHY_REG_CTRLr_fields[] = {
    { ACKf, 1, 31, SOCF_W1TC },
    { ADDRf, 13, 0, SOCF_LE },
    { ERR_ACKf, 1, 28, SOCF_W1TC },
    { RD_WR_Nf, 1, 29, 0 },
    { REQf, 1, 30, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_WORD_LANE_0_CLOCK_PAD_DISABLEr_fields[] = {
    { CLK0_PAD_DISf, 1, 0, 0 },
    { CLK1_PAD_DISf, 1, 1, 0 },
    { DM_PAD_DISf, 1, 2, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields[] = {
    { BYTE_SELf, 1, 8, 0 },
    { DM_OVR_ENf, 1, 24, 0 },
    { OVR_ENf, 8, 16, SOCF_LE },
    { OVR_STEPf, 6, 0, SOCF_LE },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_WORD_LANE_0_IDLE_PAD_CONTROLr_fields[] = {
    { AUTO_DQ_IDDQ_MODEf, 2, 20, SOCF_LE },
    { AUTO_DQ_RXENB_MODEf, 2, 22, SOCF_LE },
    { CLK0_IDDQf, 1, 2, 0 },
    { CLK0_OEBf, 1, 0, 0 },
    { CLK0_REBf, 1, 1, 0 },
    { CLK0_RXENBf, 1, 3, 0 },
    { CLK1_IDDQf, 1, 6, 0 },
    { CLK1_OEBf, 1, 4, 0 },
    { CLK1_REBf, 1, 5, 0 },
    { CLK1_RXENBf, 1, 7, 0 },
    { DQS_IDDQf, 1, 10, 0 },
    { DQS_OEBf, 1, 8, 0 },
    { DQS_REBf, 1, 9, 0 },
    { DQS_RXENBf, 1, 11, 0 },
    { DQ_IDDQf, 1, 18, 0 },
    { DQ_OEBf, 1, 16, 0 },
    { DQ_REBf, 1, 17, 0 },
    { DQ_RXENBf, 1, 19, 0 },
    { IDLEf, 1, 31, 0 },
    { READ_ENB_IDDQf, 1, 14, 0 },
    { READ_ENB_OEBf, 1, 12, 0 },
    { READ_ENB_REBf, 1, 13, 0 },
    { READ_ENB_RXENBf, 1, 15, 0 },
    { RESERVEDf, 7, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_WORD_LANE_0_READ_FIFO_CLEARr_fields[] = {
    { CLEARf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields[] = {
    { DATA_Nf, 8, 0, SOCF_LE|SOCF_RO },
    { DATA_Pf, 8, 8, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_PHY_WORD_LANE_0_READ_FIFO_STATUSr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATUS0f, 4, 0, SOCF_LE|SOCF_RO },
    { STATUS1f, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields[] = {
    { BUSYf, 1, 31, SOCF_RO },
    { BYTE_SELf, 1, 8, 0 },
    { OVR_ENf, 1, 16, 0 },
    { OVR_FORCEf, 1, 17, SOCF_RO },
    { OVR_STEPf, 6, 0, SOCF_LE },
    { RESERVEDf, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_S0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_S1_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { AXI_S1_AWCACHE_0f, 1, 29, 0 },
    { AXI_S1_AWCOBUFf, 1, 30, 0 },
    { AXI_S1_USE_MASTERf, 1, 31, 0 },
    { CLK_ENABLEf, 1, 0, 0 },
    { I_PHY_DDR_MHZf, 12, 16, SOCF_LE },
    { I_PHY_PLL_PWRDNf, 1, 28, 0 },
    { I_PHY_READ_STRAPSf, 1, 12, 0 },
    { I_PHY_STANDBYf, 1, 13, 0 },
    { I_PHY_STRAPS_DUAL_RANKf, 1, 11, 0 },
    { I_PHY_STRAPS_JEDECf, 5, 4, SOCF_LE },
    { I_PHY_STRAPS_VALIDf, 1, 3, 0 },
    { I_PHY_STRAPS_VOLTSf, 2, 9, SOCF_LE },
    { I_SW_INITf, 1, 2, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_S1_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields[] = {
    { AXI_S1_AWCACHE_0f, 1, 29, 0 },
    { AXI_S1_AWCOBUFf, 1, 30, 0 },
    { AXI_S1_USE_MASTERf, 1, 31, 0 },
    { CLK_ENABLEf, 1, 0, 0 },
    { I_PHY_DDR_MHZf, 12, 16, SOCF_LE },
    { I_PHY_PLL_PWRDNf, 1, 28, 0 },
    { I_PHY_READ_STRAPSf, 1, 12, 0 },
    { I_PHY_STANDBYf, 1, 13, 0 },
    { I_PHY_STRAPS_DUAL_RANKf, 1, 11, 0 },
    { I_PHY_STRAPS_JEDECf, 5, 4, SOCF_LE },
    { I_PHY_STRAPS_VALIDf, 1, 3, 0 },
    { I_PHY_STRAPS_VOLTSf, 2, 9, SOCF_LE },
    { I_SW_INITf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_S1_IDM_IO_STATUSr_fields[] = {
    { DDR_TYPEf, 1, 0, SOCF_RO },
    { O_PHY_PWRUP_RSBf, 1, 2, SOCF_RO },
    { O_PHY_READYf, 1, 1, SOCF_RO },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_S1_IDM_IO_STATUS_BCM53400_A0r_fields[] = {
    { DDR_TYPEf, 2, 0, SOCF_LE|SOCF_RO },
    { O_PHY_PWRUP_RSBf, 1, 3, SOCF_RO },
    { O_PHY_READYf, 1, 2, SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_S1_IDM_RESET_CONTROLr_fields[] = {
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_S1_IDM_RESET_CONTROL_BCM53400_A0r_fields[] = {
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_S2_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { AXI_APCMDf, 1, 25, 0 },
    { AXI_S0_AWCACHE_0f, 1, 26, 0 },
    { AXI_S0_AWCOBUFf, 1, 27, 0 },
    { AXI_S0_USE_MASTERf, 1, 28, 0 },
    { AXI_S2_AWCACHE_0f, 1, 29, 0 },
    { AXI_S2_AWCOBUFf, 1, 30, 0 },
    { AXI_S2_USE_MASTERf, 1, 31, 0 },
    { BYPASS_PLLf, 1, 7, 0 },
    { I_PHY_AUTO_INITf, 1, 3, 0 },
    { I_PHY_IDLEf, 1, 6, 0 },
    { I_PHY_UPD_VDLf, 1, 2, 0 },
    { I_PHY_USE_DYN_VDLf, 1, 5, 0 },
    { I_STANDBY_EXIT_Lf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DDR_S2_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields[] = {
    { AXI_APCMDf, 1, 25, 0 },
    { AXI_S0_AWCACHE_0f, 1, 26, 0 },
    { AXI_S0_AWCOBUFf, 1, 27, 0 },
    { AXI_S0_USE_MASTERf, 1, 28, 0 },
    { AXI_S2_AWCACHE_0f, 1, 29, 0 },
    { AXI_S2_AWCOBUFf, 1, 30, 0 },
    { AXI_S2_USE_MASTERf, 1, 31, 0 },
    { BYPASS_PLLf, 1, 7, 0 },
    { I_PHY_AUTO_INITf, 1, 3, 0 },
    { I_PHY_IDLEf, 1, 6, 0 },
    { I_PHY_UPD_VDLf, 1, 2, 0 },
    { I_PHY_USE_DYN_VDLf, 1, 5, 0 },
    { I_STANDBY_EXIT_Lf, 1, 4, 0 },
    { MODE_32Bf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DDR_S2_IDM_IO_STATUSr_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBOUNCED_LINK_STATUSr_fields[] = {
    { DEBOUNCED_LINK_STATUSf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_DEBOUNCED_LINK_STATUS_0r_fields[] = {
    { DEBOUNCED_LINK_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBOUNCED_LINK_STATUS_CHANGEr_fields[] = {
    { DEBOUNCED_LINK_STATUS_CHANGEf, 24, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_DEBOUNCED_LINK_STATUS_CHANGE_0r_fields[] = {
    { DEBOUNCED_LINK_STATUS_CHANGEf, 32, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBOUNCED_LINK_STATUS_CHANGE_MASKr_fields[] = {
    { DEBOUNCED_LINK_STATUS_DISINTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_DEBOUNCED_LINK_STATUS_CHANGE_MASK_0r_fields[] = {
    { DEBOUNCED_LINK_STATUS_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBOUNCED_LINK_STATUS_STICKYr_fields[] = {
    { DEBOUNCED_LINK_STATUS_STICKYf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_DEBOUNCED_LINK_STATUS_STICKY_0r_fields[] = {
    { DEBOUNCED_LINK_STATUS_STICKYf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_DEBUG0r_fields[] = {
    { RESVf, 24, 8, SOCF_LE|SOCF_RES },
    { TM_CTRf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_DEBUG1r_fields[] = {
    { RESVf, 24, 8, SOCF_LE|SOCF_RES },
    { TM_EXPf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG10r_fields[] = {
    { DEBUGRAM_UNCORRECTABLE_ERRf, 1, 22, 0 },
    { FILTERMATCHCOUNT_FORCE_UNCORRECTABLE_ERRf, 1, 16, 0 },
    { RXERRDSCRDSPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 19, 0 },
    { RXPACKETTYPE_FORCE_UNCORRECTABLE_ERRf, 1, 0, 0 },
    { RXSASTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 1, 0 },
    { RXSASTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 2, 0 },
    { RXSASTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 3, 0 },
    { RXSASTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 4, 0 },
    { RXSASTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 5, 0 },
    { RXSCIUNKNOWNNONEPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 18, 0 },
    { RXSCSTATSDELAYEDPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 6, 0 },
    { RXSCSTATSINVALIDPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 7, 0 },
    { RXSCSTATSLATEPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 8, 0 },
    { RXSCSTATSNOTUSINGSAPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 11, 0 },
    { RXSCSTATSNOTVALIDPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 9, 0 },
    { RXSCSTATSOCTETSDECRYPTED_FORCE_UNCORRECTABLE_ERRf, 1, 12, 0 },
    { RXSCSTATSOCTETSVALIDATED_FORCE_UNCORRECTABLE_ERRf, 1, 13, 0 },
    { RXSCSTATSOKPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 10, 0 },
    { RXSCSTATSUNCHECKEDPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 14, 0 },
    { RXSCSTATSUNUSEDSAPKTS_FORCE_UNCORRECTABLE_ERRf, 1, 15, 0 },
    { RXTAGUNTAGNONEBAD_FORCE_UNCORRECTABLE_ERRf, 1, 17, 0 },
    { SA1_FORCE_UNCORRECTABLE_ERRf, 1, 21, 0 },
    { SA2_FORCE_UNCORRECTABLE_ERRf, 1, 20, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG20r_fields[] = {
    { DEBUGRAM_EN_ECCf, 1, 22, 0 },
    { FILTERMATCHCOUNT_EN_ECCf, 1, 16, 0 },
    { RXERRDSCRDSPKTS_EN_ECCf, 1, 19, 0 },
    { RXPACKETTYPE_EN_ECCf, 1, 0, 0 },
    { RXSASTATSINVALIDPKTS_EN_ECCf, 1, 1, 0 },
    { RXSASTATSNOTUSINGSAPKTS_EN_ECCf, 1, 2, 0 },
    { RXSASTATSNOTVALIDPKTS_EN_ECCf, 1, 3, 0 },
    { RXSASTATSOKPKTS_EN_ECCf, 1, 4, 0 },
    { RXSASTATSUNUSEDSAPKTS_EN_ECCf, 1, 5, 0 },
    { RXSCIUNKNOWNNONEPKTS_EN_ECCf, 1, 18, 0 },
    { RXSCSTATSDELAYEDPKTS_EN_ECCf, 1, 6, 0 },
    { RXSCSTATSINVALIDPKTS_EN_ECCf, 1, 7, 0 },
    { RXSCSTATSLATEPKTS_EN_ECCf, 1, 8, 0 },
    { RXSCSTATSNOTUSINGSAPKTS_EN_ECCf, 1, 11, 0 },
    { RXSCSTATSNOTVALIDPKTS_EN_ECCf, 1, 9, 0 },
    { RXSCSTATSOCTETSDECRYPTED_EN_ECCf, 1, 12, 0 },
    { RXSCSTATSOCTETSVALIDATED_EN_ECCf, 1, 13, 0 },
    { RXSCSTATSOKPKTS_EN_ECCf, 1, 10, 0 },
    { RXSCSTATSUNCHECKEDPKTS_EN_ECCf, 1, 14, 0 },
    { RXSCSTATSUNUSEDSAPKTS_EN_ECCf, 1, 15, 0 },
    { RXTAGUNTAGNONEBAD_EN_ECCf, 1, 17, 0 },
    { SA1_EN_ECCf, 1, 21, 0 },
    { SA2_EN_ECCf, 1, 20, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEBUG0_BCM56640_A0r_fields[] = {
    { DCM_CTRf, 1, 10, SOCF_RES },
    { PM_CTRf, 1, 13, SOCF_RES },
    { RESVf, 18, 14, SOCF_LE|SOCF_RES },
    { STBY_CTRf, 2, 11, SOCF_LE|SOCF_RES },
    { TM_CTRf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEBUG0_BCM56820_A0r_fields[] = {
    { RESVf, 20, 12, SOCF_LE|SOCF_RES },
    { TM_CTRf, 11, 0, SOCF_LE|SOCF_RES },
    { WWf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DEBUG0_BCM56840_A0r_fields[] = {
    { DCM_CTRf, 1, 9, SOCF_RES },
    { PM_CTRf, 1, 12, SOCF_RES },
    { RESVf, 19, 13, SOCF_LE|SOCF_RES },
    { STBY_CTRf, 2, 10, SOCF_LE|SOCF_RES },
    { TM_CTRf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_DEBUG0_BCM56850_A0r_fields[] = {
    { RESVf, 22, 9, SOCF_LE|SOCF_RES },
    { TM_CTR_DDPf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG0_BCM88732_A0r_fields[] = {
    { RESVf, 22, 10, SOCF_LE|SOCF_RES },
    { TM_CTRf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEBUG0_EXTr_fields[] = {
    { DCM_CTRf, 1, 10, 0 },
    { RESVf, 21, 11, SOCF_LE },
    { TM_CTRf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEBUG0_EXT_BCM56450_A0r_fields[] = {
    { RESVf, 22, 10, SOCF_LE },
    { TM_CTRf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEBUG1_BCM56640_A0r_fields[] = {
    { DCM_EXPf, 1, 10, SOCF_RES },
    { PM_EXPf, 1, 13, SOCF_RES },
    { RESVf, 18, 14, SOCF_LE|SOCF_RES },
    { STBY_EXPf, 2, 11, SOCF_LE|SOCF_RES },
    { TM_EXPf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEBUG1_BCM56820_A0r_fields[] = {
    { RESVf, 20, 12, SOCF_LE|SOCF_RES },
    { TM_EXPf, 11, 0, SOCF_LE|SOCF_RES },
    { WWf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DEBUG1_BCM56840_A0r_fields[] = {
    { DCM_EXPf, 1, 9, SOCF_RES },
    { PM_EXPf, 1, 12, SOCF_RES },
    { RESVf, 19, 13, SOCF_LE|SOCF_RES },
    { STBY_EXPf, 2, 10, SOCF_LE|SOCF_RES },
    { TM_EXPf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_DEBUG1_BCM56850_A0r_fields[] = {
    { RESVf, 22, 9, SOCF_LE|SOCF_RES },
    { TM_EXP_DDPf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG1_BCM88732_A0r_fields[] = {
    { RESVf, 22, 10, SOCF_LE|SOCF_RES },
    { TM_EXPf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEBUG1_EXTr_fields[] = {
    { DCM_EXPf, 1, 10, 0 },
    { RESVf, 21, 11, SOCF_LE },
    { TM_EXPf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEBUG1_EXT_BCM56450_A0r_fields[] = {
    { RESVf, 22, 10, SOCF_LE },
    { TM_EXPf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DEBUGCONTROLSr_fields[] = {
    { EGQCNTSELf, 2, 4, SOCF_LE },
    { EGQDTQRDDISf, 1, 9, 0 },
    { FDTDTQRDDISf, 1, 8, 0 },
    { GCIMCICNTSELf, 3, 0, SOCF_LE },
    { MCICNTENf, 1, 3, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUGRAM_ECC_STATUSr_fields[] = {
    { ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_COLOR_STATUSr_fields[] = {
    { COS0_USED_PRI0_SHAREDf, 1, 16, SOCF_W1TC },
    { COS0_USED_RED_SHAREDf, 1, 8, SOCF_W1TC },
    { COS0_USED_YELLOW_SHAREDf, 1, 0, SOCF_W1TC },
    { COS1_USED_PRI0_SHAREDf, 1, 17, SOCF_W1TC },
    { COS1_USED_RED_SHAREDf, 1, 9, SOCF_W1TC },
    { COS1_USED_YELLOW_SHAREDf, 1, 1, SOCF_W1TC },
    { COS2_USED_PRI0_SHAREDf, 1, 18, SOCF_W1TC },
    { COS2_USED_RED_SHAREDf, 1, 10, SOCF_W1TC },
    { COS2_USED_YELLOW_SHAREDf, 1, 2, SOCF_W1TC },
    { COS3_USED_PRI0_SHAREDf, 1, 19, SOCF_W1TC },
    { COS3_USED_RED_SHAREDf, 1, 11, SOCF_W1TC },
    { COS3_USED_YELLOW_SHAREDf, 1, 3, SOCF_W1TC },
    { COS4_USED_PRI0_SHAREDf, 1, 20, SOCF_W1TC },
    { COS4_USED_RED_SHAREDf, 1, 12, SOCF_W1TC },
    { COS4_USED_YELLOW_SHAREDf, 1, 4, SOCF_W1TC },
    { COS5_USED_PRI0_SHAREDf, 1, 21, SOCF_W1TC },
    { COS5_USED_RED_SHAREDf, 1, 13, SOCF_W1TC },
    { COS5_USED_YELLOW_SHAREDf, 1, 5, SOCF_W1TC },
    { COS6_USED_PRI0_SHAREDf, 1, 22, SOCF_W1TC },
    { COS6_USED_RED_SHAREDf, 1, 14, SOCF_W1TC },
    { COS6_USED_YELLOW_SHAREDf, 1, 6, SOCF_W1TC },
    { COS7_USED_PRI0_SHAREDf, 1, 23, SOCF_W1TC },
    { COS7_USED_RED_SHAREDf, 1, 15, SOCF_W1TC },
    { COS7_USED_YELLOW_SHAREDf, 1, 7, SOCF_W1TC },
    { GLOBAL_USED_PRI0_SHAREDf, 1, 29, SOCF_W1TC },
    { GLOBAL_USED_RED_SHAREDf, 1, 28, SOCF_W1TC },
    { GLOBAL_USED_YELLOW_SHAREDf, 1, 27, SOCF_W1TC },
    { PORT_USED_PRI0_SHAREDf, 1, 26, SOCF_W1TC },
    { PORT_USED_RED_SHAREDf, 1, 25, SOCF_W1TC },
    { PORT_USED_YELLOW_SHAREDf, 1, 24, SOCF_W1TC }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_DEBUG_COMP_CLKEN_RST_CONTROLr_fields[] = {
    { APB_DEBUG_RESET_Nf, 1, 4, SOCF_SIG },
    { ATCLKENf, 1, 7, SOCF_SIG },
    { DAPCLKENf, 1, 5, SOCF_SIG },
    { DAP_POTRST_Nf, 1, 0, SOCF_SIG },
    { DAP_RESET_Nf, 1, 1, SOCF_SIG },
    { ETB_ATRESET_Nf, 1, 3, SOCF_SIG },
    { ETM_PORESET_Nf, 1, 2, SOCF_SIG },
    { PCLKENDBGf, 1, 6, SOCF_SIG },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEBUG_COMP_CLKEN_RST_CONTROL_BCM56440_A0r_fields[] = {
    { APB_DEBUG_RESET_Nf, 1, 4, 0 },
    { ATCLKENf, 1, 7, 0 },
    { DAPCLKENf, 1, 5, 0 },
    { DAP_POTRST_Nf, 1, 0, 0 },
    { DAP_RESET_Nf, 1, 1, 0 },
    { ETB_ATRESET_Nf, 1, 3, 0 },
    { ETM_PORESET_Nf, 1, 2, 0 },
    { PCLKENDBGf, 1, 6, 0 },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_DEBUG_COMP_CLKEN_RST_CONTROL_BCM88030_A0r_fields[] = {
    { APB_DEBUG_RESET_Nf, 1, 4, 0 },
    { ATCLKENf, 1, 7, 0 },
    { DAPCLKENf, 1, 5, 0 },
    { DAP_POTRST_Nf, 1, 0, 0 },
    { DAP_RESET_Nf, 1, 1, 0 },
    { ETB_ATRESET_Nf, 1, 3, 0 },
    { ETM_PORESET_Nf, 1, 2, 0 },
    { PCLKENDBGf, 1, 6, 0 },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DEBUG_COMP_CLKEN_RST_CONTROL_BCM88202_A0r_fields[] = {
    { APB_DEBUG_RESET_Nf, 1, 4, SOCF_SIG },
    { ATCLKENf, 1, 7, SOCF_SIG },
    { DAPCLKENf, 1, 5, SOCF_SIG },
    { DAP_POTRST_Nf, 1, 0, SOCF_SIG },
    { DAP_RESET_Nf, 1, 1, SOCF_SIG },
    { ETB_ATRESET_Nf, 1, 3, SOCF_SIG },
    { ETM_PORESET_Nf, 1, 2, SOCF_SIG },
    { FIELD_8_31f, 24, 8, SOCF_LE|SOCF_RO },
    { PCLKENDBGf, 1, 6, SOCF_SIG }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_ENQ_DROP_COSr_fields[] = {
    { OP_PORT_1_8_COS0f, 1, 0, SOCF_W1TC },
    { OP_PORT_1_8_COS1f, 1, 1, SOCF_W1TC },
    { OP_PORT_1_8_COS2f, 1, 2, SOCF_W1TC },
    { OP_PORT_1_8_COS3f, 1, 3, SOCF_W1TC },
    { OP_PORT_1_8_COS4f, 1, 4, SOCF_W1TC },
    { OP_PORT_1_8_COS5f, 1, 5, SOCF_W1TC },
    { OP_PORT_1_8_COS6f, 1, 6, SOCF_W1TC },
    { OP_PORT_1_8_COS7f, 1, 7, SOCF_W1TC },
    { OP_PORT_1_8_COS8f, 1, 8, SOCF_W1TC },
    { OP_PORT_1_8_COS9f, 1, 9, SOCF_W1TC },
    { OP_PORT_9_16_COS0f, 1, 10, SOCF_W1TC },
    { OP_PORT_9_16_COS1f, 1, 11, SOCF_W1TC },
    { OP_PORT_9_16_COS2f, 1, 12, SOCF_W1TC },
    { OP_PORT_9_16_COS3f, 1, 13, SOCF_W1TC },
    { OP_PORT_9_16_COS4f, 1, 14, SOCF_W1TC },
    { OP_PORT_9_16_COS5f, 1, 15, SOCF_W1TC },
    { OP_PORT_9_16_COS6f, 1, 16, SOCF_W1TC },
    { OP_PORT_9_16_COS7f, 1, 17, SOCF_W1TC },
    { OP_PORT_9_16_COS8f, 1, 18, SOCF_W1TC },
    { OP_PORT_9_16_COS9f, 1, 19, SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_ENQ_DROP_PGr_fields[] = {
    { IP_PORT_1_8_PG0f, 1, 0, SOCF_W1TC },
    { IP_PORT_1_8_PG1f, 1, 1, SOCF_W1TC },
    { IP_PORT_1_8_PG2f, 1, 2, SOCF_W1TC },
    { IP_PORT_1_8_PG3f, 1, 3, SOCF_W1TC },
    { IP_PORT_1_8_PG4f, 1, 4, SOCF_W1TC },
    { IP_PORT_1_8_PG5f, 1, 5, SOCF_W1TC },
    { IP_PORT_1_8_PG6f, 1, 6, SOCF_W1TC },
    { IP_PORT_1_8_PG7f, 1, 7, SOCF_W1TC },
    { IP_PORT_9_16_PG0f, 1, 8, SOCF_W1TC },
    { IP_PORT_9_16_PG1f, 1, 9, SOCF_W1TC },
    { IP_PORT_9_16_PG2f, 1, 10, SOCF_W1TC },
    { IP_PORT_9_16_PG3f, 1, 11, SOCF_W1TC },
    { IP_PORT_9_16_PG4f, 1, 12, SOCF_W1TC },
    { IP_PORT_9_16_PG5f, 1, 13, SOCF_W1TC },
    { IP_PORT_9_16_PG6f, 1, 14, SOCF_W1TC },
    { IP_PORT_9_16_PG7f, 1, 15, SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_ENQ_DROP_SOURCEr_fields[] = {
    { CFAPf, 1, 0, SOCF_W1TC },
    { MTRIf, 1, 2, SOCF_W1TC },
    { PBI_DISCARDf, 1, 6, SOCF_W1TC },
    { THDIf, 1, 1, SOCF_W1TC },
    { THDO_COLORf, 1, 4, SOCF_W1TC },
    { THDO_HOLf, 1, 3, SOCF_W1TC },
    { WRED_COLORf, 1, 5, SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_HOL_STATUSr_fields[] = {
    { COS0_USED_Q_MINf, 1, 0, SOCF_RES|SOCF_W1TC },
    { COS0_USED_Q_SHAREDf, 1, 8, SOCF_RES|SOCF_W1TC },
    { COS1_USED_Q_MINf, 1, 1, SOCF_RES|SOCF_W1TC },
    { COS1_USED_Q_SHAREDf, 1, 9, SOCF_RES|SOCF_W1TC },
    { COS2_USED_Q_MINf, 1, 2, SOCF_RES|SOCF_W1TC },
    { COS2_USED_Q_SHAREDf, 1, 10, SOCF_RES|SOCF_W1TC },
    { COS3_USED_Q_MINf, 1, 3, SOCF_RES|SOCF_W1TC },
    { COS3_USED_Q_SHAREDf, 1, 11, SOCF_RES|SOCF_W1TC },
    { COS4_USED_Q_MINf, 1, 4, SOCF_RES|SOCF_W1TC },
    { COS4_USED_Q_SHAREDf, 1, 12, SOCF_RES|SOCF_W1TC },
    { COS5_USED_Q_MINf, 1, 5, SOCF_RES|SOCF_W1TC },
    { COS5_USED_Q_SHAREDf, 1, 13, SOCF_RES|SOCF_W1TC },
    { COS6_USED_Q_MINf, 1, 6, SOCF_RES|SOCF_W1TC },
    { COS6_USED_Q_SHAREDf, 1, 14, SOCF_RES|SOCF_W1TC },
    { COS7_USED_Q_MINf, 1, 7, SOCF_RES|SOCF_W1TC },
    { COS7_USED_Q_SHAREDf, 1, 15, SOCF_RES|SOCF_W1TC },
    { USED_GLOBAL_SHAREDf, 1, 17, SOCF_RES|SOCF_W1TC },
    { USED_PORT_SHAREDf, 1, 16, SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_MEM_DCM_CONTROLr_fields[] = {
    { DCM_AGER_CTRf, 1, 0, SOCF_RES },
    { DCM_AGER_EXPf, 1, 1, SOCF_RES },
    { DCM_CBP_0f, 1, 5, SOCF_RES },
    { DCM_CBP_1f, 1, 6, SOCF_RES },
    { DCM_CBP_2f, 1, 7, SOCF_RES },
    { DCM_CBP_3f, 1, 8, SOCF_RES },
    { DCM_CHK_X12f, 1, 11, SOCF_RES },
    { DCM_CHK_X25f, 1, 10, SOCF_RES },
    { DCM_CHK_X32f, 1, 9, SOCF_RES },
    { DCM_CTR_COUNTERf, 1, 4, SOCF_RES },
    { DCM_LEN_X31f, 1, 13, SOCF_RES },
    { DCM_LEN_X32f, 1, 12, SOCF_RES },
    { DCM_TOQ_CELLLINKf, 1, 3, SOCF_RES },
    { DCM_TOQ_PKTLINKf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_PG_COUNT_STATUS0r_fields[] = {
    { PG_COUNT_ERR_PGf, 3, 5, SOCF_LE|SOCF_RO },
    { PG_COUNT_ERR_PORTf, 5, 0, SOCF_LE|SOCF_RO },
    { PG_MIN_COUNT_ERR_PGf, 3, 13, SOCF_LE|SOCF_RO },
    { PG_MIN_COUNT_ERR_PORTf, 5, 8, SOCF_LE|SOCF_RO },
    { PG_PORT_MIN_COUNT_ERR_PGf, 3, 21, SOCF_LE|SOCF_RO },
    { PG_PORT_MIN_COUNT_ERR_PORTf, 5, 16, SOCF_LE|SOCF_RO },
    { PG_SHARED_COUNT_ERR_PGf, 3, 29, SOCF_LE|SOCF_RO },
    { PG_SHARED_COUNT_ERR_PORTf, 5, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_PG_COUNT_STATUS1r_fields[] = {
    { PG_GBL_COUNT_ERR_PGf, 3, 13, SOCF_LE|SOCF_RO },
    { PG_GBL_COUNT_ERR_PORTf, 5, 8, SOCF_LE|SOCF_RO },
    { PG_HDRM_COUNT_ERR_PGf, 3, 5, SOCF_LE|SOCF_RO },
    { PG_HDRM_COUNT_ERR_PORTf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_PORT_COUNT_STATUS0r_fields[] = {
    { PORT_COUNT_ERR_PORTf, 5, 0, SOCF_LE|SOCF_RO },
    { PORT_MIN_COUNT_ERR_PORTf, 5, 5, SOCF_LE|SOCF_RO },
    { PORT_QM_MIN_COUNT_ERR_PORTf, 5, 15, SOCF_LE|SOCF_RO },
    { PORT_QM_SHARED_COUNT_ERR_PORTf, 5, 20, SOCF_LE|SOCF_RO },
    { PORT_SHARED_COUNT_ERR_PORTf, 5, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_PORT_COUNT_STATUS1r_fields[] = {
    { PORT_HDRM_COUNT_ERR_PORTf, 5, 10, SOCF_LE|SOCF_RO },
    { PORT_SC_MIN_COUNT_ERR_PORTf, 5, 0, SOCF_LE|SOCF_RO },
    { PORT_SC_SHARED_COUNT_ERR_PORTf, 5, 5, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_PORT_SELECTr_fields[] = {
    { DEBUG_PORTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_PORT_SHARED_STATUSr_fields[] = {
    { ERR_PORTf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_QUEUE_MIN_STATUSr_fields[] = {
    { ERR_COSf, 4, 5, SOCF_LE|SOCF_RO },
    { ERR_PORTf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_THDI_ERRORr_fields[] = {
    { PG_COUNT_OVERFLOWf, 1, 17, SOCF_W1TC },
    { PG_COUNT_UNDERRUNf, 1, 16, SOCF_W1TC },
    { PG_GBL_COUNT_OVERFLOWf, 1, 27, SOCF_W1TC },
    { PG_GBL_COUNT_UNDERRUNf, 1, 26, SOCF_W1TC },
    { PG_HDRM_COUNT_OVERFLOWf, 1, 25, SOCF_W1TC },
    { PG_HDRM_COUNT_UNDERRUNf, 1, 24, SOCF_W1TC },
    { PG_MIN_COUNT_OVERFLOWf, 1, 19, SOCF_W1TC },
    { PG_MIN_COUNT_UNDERRUNf, 1, 18, SOCF_W1TC },
    { PG_PORT_MIN_COUNT_OVERFLOWf, 1, 21, SOCF_W1TC },
    { PG_PORT_MIN_COUNT_UNDERRUNf, 1, 20, SOCF_W1TC },
    { PG_SHARED_COUNT_OVERFLOWf, 1, 23, SOCF_W1TC },
    { PG_SHARED_COUNT_UNDERRUNf, 1, 22, SOCF_W1TC },
    { PORT_17_1_IN_3_VIOLf, 1, 28, SOCF_W1TC },
    { PORT_17_UNDERRUN_OVERFLOWf, 1, 30, SOCF_W1TC },
    { PORT_18_1_IN_3_VIOLf, 1, 29, SOCF_W1TC },
    { PORT_18_UNDERRUN_OVERFLOWf, 1, 31, SOCF_W1TC },
    { PORT_COUNT_OVERFLOWf, 1, 1, SOCF_W1TC },
    { PORT_COUNT_UNDERRUNf, 1, 0, SOCF_W1TC },
    { PORT_HDRM_COUNT_OVERFLOWf, 1, 15, SOCF_W1TC },
    { PORT_HDRM_COUNT_UNDERRUNf, 1, 14, SOCF_W1TC },
    { PORT_MIN_COUNT_OVERFLOWf, 1, 3, SOCF_W1TC },
    { PORT_MIN_COUNT_UNDERRUNf, 1, 2, SOCF_W1TC },
    { PORT_QM_MIN_COUNT_OVERFLOWf, 1, 7, SOCF_W1TC },
    { PORT_QM_MIN_COUNT_UNDERRUNf, 1, 6, SOCF_W1TC },
    { PORT_QM_SHARED_COUNT_OVERFLOWf, 1, 9, SOCF_W1TC },
    { PORT_QM_SHARED_COUNT_UNDERRUNf, 1, 8, SOCF_W1TC },
    { PORT_SC_MIN_COUNT_OVERFLOWf, 1, 11, SOCF_W1TC },
    { PORT_SC_MIN_COUNT_UNDERRUNf, 1, 10, SOCF_W1TC },
    { PORT_SC_SHARED_COUNT_OVERFLOWf, 1, 13, SOCF_W1TC },
    { PORT_SC_SHARED_COUNT_UNDERRUNf, 1, 12, SOCF_W1TC },
    { PORT_SHARED_COUNT_OVERFLOWf, 1, 5, SOCF_W1TC },
    { PORT_SHARED_COUNT_UNDERRUNf, 1, 4, SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_THDI_ERROR_MASKr_fields[] = {
    { PG_COUNT_OVERFLOW_DISINTf, 1, 17, 0 },
    { PG_COUNT_UNDERRUN_DISINTf, 1, 16, 0 },
    { PG_GBL_COUNT_OVERFLOW_DISINTf, 1, 27, 0 },
    { PG_GBL_COUNT_UNDERRUN_DISINTf, 1, 26, 0 },
    { PG_HDRM_COUNT_OVERFLOW_DISINTf, 1, 25, 0 },
    { PG_HDRM_COUNT_UNDERRUN_DISINTf, 1, 24, 0 },
    { PG_MIN_COUNT_OVERFLOW_DISINTf, 1, 19, 0 },
    { PG_MIN_COUNT_UNDERRUN_DISINTf, 1, 18, 0 },
    { PG_PORT_MIN_COUNT_OVERFLOW_DISINTf, 1, 21, 0 },
    { PG_PORT_MIN_COUNT_UNDERRUN_DISINTf, 1, 20, 0 },
    { PG_SHARED_COUNT_OVERFLOW_DISINTf, 1, 23, 0 },
    { PG_SHARED_COUNT_UNDERRUN_DISINTf, 1, 22, 0 },
    { PORT_17_1_IN_3_VIOL_DISINTf, 1, 28, 0 },
    { PORT_17_UNDERRUN_OVERFLOW_DISINTf, 1, 30, 0 },
    { PORT_18_1_IN_3_VIOL_DISINTf, 1, 29, 0 },
    { PORT_18_UNDERRUN_OVERFLOW_DISINTf, 1, 31, 0 },
    { PORT_COUNT_OVERFLOW_DISINTf, 1, 1, 0 },
    { PORT_COUNT_UNDERRUN_DISINTf, 1, 0, 0 },
    { PORT_HDRM_COUNT_OVERFLOW_DISINTf, 1, 15, 0 },
    { PORT_HDRM_COUNT_UNDERRUN_DISINTf, 1, 14, 0 },
    { PORT_MIN_COUNT_OVERFLOW_DISINTf, 1, 3, 0 },
    { PORT_MIN_COUNT_UNDERRUN_DISINTf, 1, 2, 0 },
    { PORT_QM_MIN_COUNT_OVERFLOW_DISINTf, 1, 7, 0 },
    { PORT_QM_MIN_COUNT_UNDERRUN_DISINTf, 1, 6, 0 },
    { PORT_QM_SHARED_COUNT_OVERFLOW_DISINTf, 1, 9, 0 },
    { PORT_QM_SHARED_COUNT_UNDERRUN_DISINTf, 1, 8, 0 },
    { PORT_SC_MIN_COUNT_OVERFLOW_DISINTf, 1, 11, 0 },
    { PORT_SC_MIN_COUNT_UNDERRUN_DISINTf, 1, 10, 0 },
    { PORT_SC_SHARED_COUNT_OVERFLOW_DISINTf, 1, 13, 0 },
    { PORT_SC_SHARED_COUNT_UNDERRUN_DISINTf, 1, 12, 0 },
    { PORT_SHARED_COUNT_OVERFLOW_DISINTf, 1, 5, 0 },
    { PORT_SHARED_COUNT_UNDERRUN_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_THDO_ERRORr_fields[] = {
    { OP_BUFFER_SHARED_COUNT_OVERFLOWf, 1, 1, SOCF_W1TC },
    { OP_BUFFER_SHARED_COUNT_UNDERRUNf, 1, 0, SOCF_W1TC },
    { OP_PORT_SHARED_COUNT_OVERFLOWf, 1, 3, SOCF_W1TC },
    { OP_PORT_SHARED_COUNT_UNDERRUNf, 1, 2, SOCF_W1TC },
    { OP_QUEUE_MIN_COUNT_OVERFLOWf, 1, 5, SOCF_W1TC },
    { OP_QUEUE_MIN_COUNT_UNDERRUNf, 1, 4, SOCF_W1TC },
    { OP_QUEUE_SHARED_COUNT_OVERFLOWf, 1, 7, SOCF_W1TC },
    { OP_QUEUE_SHARED_COUNT_UNDERRUNf, 1, 6, SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_THDO_ERROR_MASKr_fields[] = {
    { OP_BUFFER_SHARED_COUNT_OVERFLOW_DISINTf, 1, 1, 0 },
    { OP_BUFFER_SHARED_COUNT_UNDERRUN_DISINTf, 1, 0, 0 },
    { OP_PORT_SHARED_COUNT_OVERFLOW_DISINTf, 1, 3, 0 },
    { OP_PORT_SHARED_COUNT_UNDERRUN_DISINTf, 1, 2, 0 },
    { OP_QUEUE_MIN_COUNT_OVERFLOW_DISINTf, 1, 5, 0 },
    { OP_QUEUE_MIN_COUNT_UNDERRUN_DISINTf, 1, 4, 0 },
    { OP_QUEUE_SHARED_COUNT_OVERFLOW_DISINTf, 1, 7, 0 },
    { OP_QUEUE_SHARED_COUNT_UNDERRUN_DISINTf, 1, 6, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEBUG_TOQ_QEN_ACCOUNT_0r_fields[] = {
    { FULLf, 1, 19, SOCF_RO },
    { LEVELf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEBUG_TOQ_QEN_ACCOUNT_1r_fields[] = {
    { FULL_STICKYf, 1, 19, SOCF_RO },
    { LEVEL_WATERMARKf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEBUG_TOQ_QEN_ACCOUNT_0_BCM56450_A0r_fields[] = {
    { FULLf, 1, 19, SOCF_RO },
    { LEVELf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEBUG_TOQ_QEN_ACCOUNT_1_BCM56450_A0r_fields[] = {
    { FULL_STICKYf, 1, 19, SOCF_RO },
    { LEVEL_WATERMARKf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEBUG_TOQ_QUEUE_STATEr_fields[] = {
    { ACTIVE_QUEUE_COUNTf, 13, 0, SOCF_LE|SOCF_RO },
    { EXT_PQE_STATEf, 4, 17, SOCF_LE|SOCF_RO },
    { INT_PQE_STATEf, 4, 13, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DEFAULTSEMINDEXr_fields[] = {
    { DEFAULTSEMINDEXf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DELETEDPACKETCOUNTERr_fields[] = {
    { DEQDELETEPKTCNTf, 31, 0, SOCF_LE },
    { DEQDELETEPKTCNTOVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DELQUEUENUMBERr_fields[] = {
    { CURRENTWDTIMEf, 5, 24, SOCF_LE|SOCF_RO },
    { DELQUEUENUMf, 15, 0, SOCF_LE },
    { QUEUELASTCRTIMEf, 5, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DEQCMDBYTECOUNTERr_fields[] = {
    { DEQCMDBYTECOUNTERf, 31, 0, SOCF_LE|SOCF_RO },
    { DEQCMDBYTECOUNTEROVERFLOWf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DEQCMDCOUNTERr_fields[] = {
    { DEQCMDCOUNTERf, 31, 0, SOCF_LE|SOCF_RO },
    { DEQCMDCOUNTEROVERFLOWf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DEQCMDTIMEOUTQUEUENUMr_fields[] = {
    { DEQCMDTIMEOUTQUEUENUMf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DEQCOMMANDTIMEOUTCONFIGURATIONr_fields[] = {
    { DEQCMDTIMEOUTTIMEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DEQUEUEBYTECOUNTERr_fields[] = {
    { DEQBYTECNTf, 31, 0, SOCF_LE },
    { DEQBYTECNTOVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DEQUEUEPACKETCOUNTERr_fields[] = {
    { DEQPKTCNTf, 31, 0, SOCF_LE },
    { DEQPKTCNTOVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_DEQ_AGED_PKT_CNTr_fields[] = {
    { COUNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_COR }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_DEQ_AGINGMASKr_fields[] = {
    { AGINGMASKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_DEQ_AGINGMASK_64r_fields[] = {
    { AGINGMASKf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEQ_AGINGMASK_BCM56640_A0r_fields[] = {
    { AGINGMASKf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_DEQ_AGINGMASK_BCM56820_A0r_fields[] = {
    { AGINGMASKf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEQ_AGINGMASK_CPU_PORTr_fields[] = {
    { AGINGMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DEQ_AGINGMASK_CPU_PORT_0r_fields[] = {
    { AGINGMASKf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEQ_AGINGMASK_CPU_PORT_BCM56640_A0r_fields[] = {
    { AGINGMASKf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEQ_AGINGMASK_RDEr_fields[] = {
    { AGINGMASKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEQ_AGINGMASK_UCQ_0r_fields[] = {
    { AGINGMASKf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr_fields[] = {
    { ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r_fields[] = {
    { ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_DEQ_BYPASSMMUr_fields[] = {
    { BYPASSMMUf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_DEQ_CBPERRPTRr_fields[] = {
    { CBPERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_DEQ_CBPERRPTR_BCM56624_A0r_fields[] = {
    { CBPERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr_fields[] = {
    { ERROR_CODEf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CCBE_TRACE_IF_CAPT_0r_fields[] = {
    { CELL_ERRORf, 1, 2, SOCF_RO },
    { DST_PORT_NUMf, 6, 20, SOCF_LE|SOCF_RO },
    { END_CELLf, 1, 1, SOCF_RO },
    { ER_REDIRECTEDf, 1, 27, SOCF_RO },
    { MIRRORf, 1, 4, SOCF_RO },
    { MIRROR_INDEXf, 2, 5, SOCF_LE|SOCF_RO },
    { MMU_SET_ECNf, 1, 26, SOCF_RO },
    { PKT_AGEDf, 1, 7, SOCF_RO },
    { PURGE_CELLf, 1, 3, SOCF_RO },
    { QUEUE_NUMf, 12, 8, SOCF_LE|SOCF_RO },
    { SEGMENTS_IN_CELLf, 3, 28, SOCF_LE|SOCF_RO },
    { START_CELLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CCBE_TRACE_IF_CAPT_1r_fields[] = {
    { CHANGE_ECNf, 1, 6, SOCF_RO },
    { CNGf, 2, 9, SOCF_LE|SOCF_RO },
    { ECNf, 2, 7, SOCF_LE|SOCF_RO },
    { SRC_PORT_NUMf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CCBE_TRACE_IF_COUNTERr_fields[] = {
    { COUNTERf, 16, 0, SOCF_LE|SOCF_RO|SOCF_COR }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CCBE_TRACE_IF_MASK_FIELD_0r_fields[] = {
    { CELL_ERROR_MASKf, 1, 2, 0 },
    { DST_PORT_NUM_MASKf, 6, 20, SOCF_LE },
    { END_CELL_MASKf, 1, 1, 0 },
    { ER_REDIRECTED_MASKf, 1, 27, 0 },
    { MIRROR_INDEX_MASKf, 2, 5, SOCF_LE },
    { MIRROR_MASKf, 1, 4, 0 },
    { MMU_SET_ECN_MASKf, 1, 26, 0 },
    { PKT_AGED_MASKf, 1, 7, 0 },
    { PURGE_CELL_MASKf, 1, 3, 0 },
    { QUEUE_NUM_MASKf, 12, 8, SOCF_LE },
    { SEGMENTS_IN_CELL_MASKf, 3, 28, SOCF_LE },
    { START_CELL_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CCBE_TRACE_IF_MASK_FIELD_1r_fields[] = {
    { CHANGE_ECN_MASKf, 1, 6, 0 },
    { CNG_MASKf, 2, 9, SOCF_LE },
    { ECN_MASKf, 2, 7, SOCF_LE },
    { SRC_PORT_NUM_MASKf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CCBE_TRACE_IF_VALUE_FIELD_0r_fields[] = {
    { CELL_ERROR_VALUEf, 1, 2, 0 },
    { DST_PORT_NUM_VALUEf, 6, 20, SOCF_LE },
    { END_CELL_VALUEf, 1, 1, 0 },
    { ER_REDIRECTED_VALUEf, 1, 27, 0 },
    { MIRROR_INDEX_VALUEf, 2, 5, SOCF_LE },
    { MIRROR_VALUEf, 1, 4, 0 },
    { MMU_SET_ECN_VALUEf, 1, 26, 0 },
    { PKT_AGED_VALUEf, 1, 7, 0 },
    { PURGE_CELL_VALUEf, 1, 3, 0 },
    { QUEUE_NUM_VALUEf, 12, 8, SOCF_LE },
    { SEGMENTS_IN_CELL_VALUEf, 3, 28, SOCF_LE },
    { START_CELL_VALUEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CCBE_TRACE_IF_VALUE_FIELD_1r_fields[] = {
    { CHANGE_ECN_VALUEf, 1, 6, 0 },
    { CNG_VALUEf, 2, 9, SOCF_LE },
    { ECN_VALUEf, 2, 7, SOCF_LE },
    { SRC_PORT_NUM_VALUEf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_CCPE_FIFO_CFGr_fields[] = {
    { CCPE_FIFO_NFULL_THRESHOLDf, 5, 0, SOCF_LE },
    { CCPE_FIFO_SCHEDULING_CFGf, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr_fields[] = {
    { WATERMARKf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUG_BCM56450_A0r_fields[] = {
    { WATERMARKf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_CFGr_fields[] = {
    { CFG_RDE_Q_MAP_BASEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEQ_DEBUG0r_fields[] = {
    { GREEN_MARKEDf, 1, 3, SOCF_W1TC },
    { PRI0_MARKEDf, 1, 0, SOCF_W1TC },
    { RED_MARKEDf, 1, 2, SOCF_W1TC },
    { YELLOW_MARKEDf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEQ_DEBUG1r_fields[] = {
    { AGED_PKT_COSf, 4, 5, SOCF_LE|SOCF_RO },
    { AGED_PKT_DST_PORT_NUMf, 5, 0, SOCF_LE|SOCF_RO },
    { AGED_PKT_SRC_PORT_NUMf, 5, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ECC_DEBUGr_fields[] = {
    { DEQ_AGING_MASK_MEMORY_ECC_ENABLEf, 1, 2, 0 },
    { DEQ_AGING_MASK_MEMORY_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 3, 0 },
    { DEQ_EGRESS_FIFO_AGING_WRED_FIFO_ECC_ENABLEf, 1, 7, 0 },
    { DEQ_EGRESS_FIFO_AGING_WRED_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 8, 0 },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_ECC_ENABLEf, 1, 4, 0 },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 5, 0 },
    { DEQ_EGRESS_FIFO_DATA_ECC_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 6, 0 },
    { DEQ_EGRESS_FIFO_MPB_400_ECC_ENABLEf, 1, 13, 0 },
    { DEQ_EGRESS_FIFO_MPB_400_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 14, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_1520_ECC_ENABLEf, 1, 11, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_1520_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 12, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_247_ECC_ENABLEf, 1, 9, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_247_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 10, 0 },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_ENABLEf, 1, 0, 0 },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ECC_DEBUG_0r_fields[] = {
    { DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_0f, 1, 6, 0 },
    { DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_1f, 1, 7, 0 },
    { DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_2f, 1, 8, 0 },
    { DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_3f, 1, 9, 0 },
    { DEQ_CELL_RECONSTRUCTION_FORCE_RESIDUAL_BUFFER_PERR_4f, 1, 10, 0 },
    { DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_0f, 1, 0, 0 },
    { DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_1f, 1, 1, 0 },
    { DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_2f, 1, 2, 0 },
    { DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_3f, 1, 3, 0 },
    { DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_4f, 1, 4, 0 },
    { DEQ_EGRESS_FIFO_FORCE_EGRESS_FIFO_DATA_ECC_PERR_5f, 1, 5, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ECC_DEBUG_BCM56450_A0r_fields[] = {
    { DEQ_AGING_MASK_MEMORY_ECC_ENABLEf, 1, 2, 0 },
    { DEQ_AGING_MASK_MEMORY_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 3, 0 },
    { DEQ_CELL_CLASSIFICATION_ECC0_CHECK_0_ECC_ENABLEf, 1, 16, 0 },
    { DEQ_CELL_CLASSIFICATION_ECC0_CHECK_0_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 17, 0 },
    { DEQ_CELL_CLASSIFICATION_ECC0_CHECK_1_ECC_ENABLEf, 1, 18, 0 },
    { DEQ_CELL_CLASSIFICATION_ECC0_CHECK_1_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 19, 0 },
    { DEQ_CELL_CLASSIFICATION_ECC0_CHECK_2_ECC_ENABLEf, 1, 20, 0 },
    { DEQ_CELL_CLASSIFICATION_ECC0_CHECK_2_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 21, 0 },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_ECC_ENABLEf, 1, 4, 0 },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_FIFO_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 5, 0 },
    { DEQ_EP_REDIRECT_BUFFER_0_ECC_ENABLEf, 1, 10, 0 },
    { DEQ_EP_REDIRECT_BUFFER_0_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 11, 0 },
    { DEQ_EP_REDIRECT_BUFFER_1_ECC_ENABLEf, 1, 12, 0 },
    { DEQ_EP_REDIRECT_BUFFER_1_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 13, 0 },
    { DEQ_EP_REDIRECT_BUFFER_2_ECC_ENABLEf, 1, 14, 0 },
    { DEQ_EP_REDIRECT_BUFFER_2_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 15, 0 },
    { DEQ_OPQ_CELL_INFO_ECC_ENABLEf, 1, 22, 0 },
    { DEQ_OPQ_CELL_INFO_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 23, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_1520_ECC_ENABLEf, 1, 8, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_1520_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 9, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_57_ECC_ENABLEf, 1, 6, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_57_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 7, 0 },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_ENABLEf, 1, 0, 0 },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_FORCE_UNCORRECTABLE_ECC_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields[] = {
    { DCMf, 1, 10, 0 },
    { TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_EFIFO_CFGr_fields[] = {
    { EGRESS_FIFO_DEPTHf, 10, 10, SOCF_LE },
    { EGRESS_FIFO_START_ADDRESSf, 10, 0, SOCF_LE },
    { EGRESS_FIFO_XMIT_THRESHOLDf, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_EFIFO_CFG_BCM56450_A0r_fields[] = {
    { EGRESS_FIFO_DEPTHf, 10, 10, SOCF_LE },
    { EGRESS_FIFO_LINK_PHYf, 1, 30, 0 },
    { EGRESS_FIFO_START_ADDRESSf, 10, 0, SOCF_LE },
    { EGRESS_FIFO_XMIT_OVERSPEED_RATE_LIMITERf, 1, 31, 0 },
    { EGRESS_FIFO_XMIT_THRESHOLDf, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_EFIFO_CFG_COMPLETEr_fields[] = {
    { EGRESS_FIFO_CONFIGURATION_COMPLETEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_EFIFO_CFG_COMPLETE_BCM56450_A0r_fields[] = {
    { EGRESS_FIFO_CONFIGURATION_COMPLETEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr_fields[] = {
    { EMPTYf, 1, 0, SOCF_RO },
    { FULLf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUG_BCM56450_A0r_fields[] = {
    { EMPTYf, 1, 0, SOCF_RO },
    { FULLf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_EFIFO_STATUS_DEBUGr_fields[] = {
    { CREDITf, 10, 10, SOCF_LE|SOCF_RO },
    { FILL_LEVELf, 10, 0, SOCF_LE|SOCF_RO },
    { PKT_COUNTf, 10, 21, SOCF_LE|SOCF_RO },
    { XMISSION_STATUSf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_EFIFO_STATUS_DEBUG_BCM56450_A0r_fields[] = {
    { CREDITf, 10, 10, SOCF_LE|SOCF_RO },
    { FILL_LEVELf, 10, 0, SOCF_LE|SOCF_RO },
    { PKT_COUNTf, 10, 21, SOCF_LE|SOCF_RO },
    { XMISSION_STATUSf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_EFIFO_WATERMARK_DEBUGr_fields[] = {
    { WATERMARKf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_EFIFO_WATERMARK_DEBUG_BCM56450_A0r_fields[] = {
    { WATERMARKf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr_fields[] = {
    { ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr_fields[] = {
    { ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr_fields[] = {
    { EGRESS_FIFO_OVERFLOW_PORT_IDf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUG_BCM56450_A0r_fields[] = {
    { EGRESS_FIFO_OVERFLOW_PORT_IDf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr_fields[] = {
    { EGRESS_FIFO_UNDERRUN_PORT_IDf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUG_BCM56450_A0r_fields[] = {
    { EGRESS_FIFO_UNDERRUN_PORT_IDf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ERRORr_fields[] = {
    { DEQ_ERROR_0f, 1, 0, SOCF_RO },
    { DEQ_ERROR_1f, 1, 1, SOCF_RO },
    { DEQ_ERROR_2f, 1, 2, SOCF_RO },
    { DEQ_ERROR_3f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ERROR_0r_fields[] = {
    { CCPE_BUFFER_OVERFLOW_ERRORf, 1, 4, SOCF_W1TC },
    { DEQ_TRACE_EVENTf, 1, 5, SOCF_W1TC },
    { EGRESS_FIFO_OVERFLOW_ERRORf, 1, 3, SOCF_W1TC },
    { EGRESS_FIFO_UNDERRUN_ERRORf, 1, 2, SOCF_W1TC },
    { TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ERROR_1r_fields[] = {
    { PORT_32_EFIFO_UNDERRUN_ERRORf, 1, 0, SOCF_W1TC },
    { PORT_33_EFIFO_UNDERRUN_ERRORf, 1, 1, SOCF_W1TC },
    { PORT_34_EFIFO_UNDERRUN_ERRORf, 1, 2, SOCF_W1TC },
    { PORT_35_EFIFO_UNDERRUN_ERRORf, 1, 3, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ERROR_2r_fields[] = {
    { PORT_00_EFIFO_UNDERRUN_ERRORf, 1, 0, SOCF_W1TC },
    { PORT_01_EFIFO_UNDERRUN_ERRORf, 1, 1, SOCF_W1TC },
    { PORT_02_EFIFO_UNDERRUN_ERRORf, 1, 2, SOCF_W1TC },
    { PORT_03_EFIFO_UNDERRUN_ERRORf, 1, 3, SOCF_W1TC },
    { PORT_04_EFIFO_UNDERRUN_ERRORf, 1, 4, SOCF_W1TC },
    { PORT_05_EFIFO_UNDERRUN_ERRORf, 1, 5, SOCF_W1TC },
    { PORT_06_EFIFO_UNDERRUN_ERRORf, 1, 6, SOCF_W1TC },
    { PORT_07_EFIFO_UNDERRUN_ERRORf, 1, 7, SOCF_W1TC },
    { PORT_08_EFIFO_UNDERRUN_ERRORf, 1, 8, SOCF_W1TC },
    { PORT_09_EFIFO_UNDERRUN_ERRORf, 1, 9, SOCF_W1TC },
    { PORT_10_EFIFO_UNDERRUN_ERRORf, 1, 10, SOCF_W1TC },
    { PORT_11_EFIFO_UNDERRUN_ERRORf, 1, 11, SOCF_W1TC },
    { PORT_12_EFIFO_UNDERRUN_ERRORf, 1, 12, SOCF_W1TC },
    { PORT_13_EFIFO_UNDERRUN_ERRORf, 1, 13, SOCF_W1TC },
    { PORT_14_EFIFO_UNDERRUN_ERRORf, 1, 14, SOCF_W1TC },
    { PORT_15_EFIFO_UNDERRUN_ERRORf, 1, 15, SOCF_W1TC },
    { PORT_16_EFIFO_UNDERRUN_ERRORf, 1, 16, SOCF_W1TC },
    { PORT_17_EFIFO_UNDERRUN_ERRORf, 1, 17, SOCF_W1TC },
    { PORT_18_EFIFO_UNDERRUN_ERRORf, 1, 18, SOCF_W1TC },
    { PORT_19_EFIFO_UNDERRUN_ERRORf, 1, 19, SOCF_W1TC },
    { PORT_20_EFIFO_UNDERRUN_ERRORf, 1, 20, SOCF_W1TC },
    { PORT_21_EFIFO_UNDERRUN_ERRORf, 1, 21, SOCF_W1TC },
    { PORT_22_EFIFO_UNDERRUN_ERRORf, 1, 22, SOCF_W1TC },
    { PORT_23_EFIFO_UNDERRUN_ERRORf, 1, 23, SOCF_W1TC },
    { PORT_24_EFIFO_UNDERRUN_ERRORf, 1, 24, SOCF_W1TC },
    { PORT_25_EFIFO_UNDERRUN_ERRORf, 1, 25, SOCF_W1TC },
    { PORT_26_EFIFO_UNDERRUN_ERRORf, 1, 26, SOCF_W1TC },
    { PORT_27_EFIFO_UNDERRUN_ERRORf, 1, 27, SOCF_W1TC },
    { PORT_28_EFIFO_UNDERRUN_ERRORf, 1, 28, SOCF_W1TC },
    { PORT_29_EFIFO_UNDERRUN_ERRORf, 1, 29, SOCF_W1TC },
    { PORT_30_EFIFO_UNDERRUN_ERRORf, 1, 30, SOCF_W1TC },
    { PORT_31_EFIFO_UNDERRUN_ERRORf, 1, 31, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ERROR_3r_fields[] = {
    { DEQ_AGING_MASK_MEMORY_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_UNCORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_CORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_UNCORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_CORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_UNCORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_CORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_UNCORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_4r_fields[] = {
    { DEQ_OPQ_CELL_INFO_BUFFER_CORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { DEQ_OPQ_CELL_INFO_BUFFER_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_0_BCM56450_A0r_fields[] = {
    { CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_1_ERRORf, 1, 9, SOCF_W1TC },
    { CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_2_ERRORf, 1, 10, SOCF_W1TC },
    { CCBE_CONTROL_DATA_REPLICATION_ERRORf, 1, 8, SOCF_W1TC },
    { CELL_CLASSIFICATION_EXT_ERRORf, 1, 7, SOCF_W1TC },
    { CELL_CLASSIFICATION_INT_ERRORf, 1, 6, SOCF_W1TC },
    { DEQ_RDE_TRACE_EVENTf, 1, 11, SOCF_W1TC },
    { DEQ_TRACE_EVENTf, 1, 4, SOCF_W1TC },
    { EGRESS_FIFO_OVERFLOW_ERRORf, 1, 3, SOCF_W1TC },
    { EGRESS_FIFO_UNDERRUN_ERRORf, 1, 2, SOCF_W1TC },
    { RD_CTRL_RD_REQ_DISCARD_ERRORf, 1, 5, SOCF_W1TC },
    { TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERRORf, 1, 1, SOCF_W1TC },
    { TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_1_BCM56450_A0r_fields[] = {
    { PORT_32_EFIFO_UNDERRUN_ERRORf, 1, 0, SOCF_W1TC },
    { PORT_33_EFIFO_UNDERRUN_ERRORf, 1, 1, SOCF_W1TC },
    { PORT_34_EFIFO_UNDERRUN_ERRORf, 1, 2, SOCF_W1TC },
    { PORT_35_EFIFO_UNDERRUN_ERRORf, 1, 3, SOCF_W1TC },
    { PORT_36_EFIFO_UNDERRUN_ERRORf, 1, 4, SOCF_W1TC },
    { PORT_37_EFIFO_UNDERRUN_ERRORf, 1, 5, SOCF_W1TC },
    { PORT_38_EFIFO_UNDERRUN_ERRORf, 1, 6, SOCF_W1TC },
    { PORT_39_EFIFO_UNDERRUN_ERRORf, 1, 7, SOCF_W1TC },
    { PORT_40_EFIFO_UNDERRUN_ERRORf, 1, 8, SOCF_W1TC },
    { PORT_41_EFIFO_UNDERRUN_ERRORf, 1, 9, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_2_BCM56450_A0r_fields[] = {
    { PORT_00_EFIFO_UNDERRUN_ERRORf, 1, 0, SOCF_W1TC },
    { PORT_01_EFIFO_UNDERRUN_ERRORf, 1, 1, SOCF_W1TC },
    { PORT_02_EFIFO_UNDERRUN_ERRORf, 1, 2, SOCF_W1TC },
    { PORT_03_EFIFO_UNDERRUN_ERRORf, 1, 3, SOCF_W1TC },
    { PORT_04_EFIFO_UNDERRUN_ERRORf, 1, 4, SOCF_W1TC },
    { PORT_05_EFIFO_UNDERRUN_ERRORf, 1, 5, SOCF_W1TC },
    { PORT_06_EFIFO_UNDERRUN_ERRORf, 1, 6, SOCF_W1TC },
    { PORT_07_EFIFO_UNDERRUN_ERRORf, 1, 7, SOCF_W1TC },
    { PORT_08_EFIFO_UNDERRUN_ERRORf, 1, 8, SOCF_W1TC },
    { PORT_09_EFIFO_UNDERRUN_ERRORf, 1, 9, SOCF_W1TC },
    { PORT_10_EFIFO_UNDERRUN_ERRORf, 1, 10, SOCF_W1TC },
    { PORT_11_EFIFO_UNDERRUN_ERRORf, 1, 11, SOCF_W1TC },
    { PORT_12_EFIFO_UNDERRUN_ERRORf, 1, 12, SOCF_W1TC },
    { PORT_13_EFIFO_UNDERRUN_ERRORf, 1, 13, SOCF_W1TC },
    { PORT_14_EFIFO_UNDERRUN_ERRORf, 1, 14, SOCF_W1TC },
    { PORT_15_EFIFO_UNDERRUN_ERRORf, 1, 15, SOCF_W1TC },
    { PORT_16_EFIFO_UNDERRUN_ERRORf, 1, 16, SOCF_W1TC },
    { PORT_17_EFIFO_UNDERRUN_ERRORf, 1, 17, SOCF_W1TC },
    { PORT_18_EFIFO_UNDERRUN_ERRORf, 1, 18, SOCF_W1TC },
    { PORT_19_EFIFO_UNDERRUN_ERRORf, 1, 19, SOCF_W1TC },
    { PORT_20_EFIFO_UNDERRUN_ERRORf, 1, 20, SOCF_W1TC },
    { PORT_21_EFIFO_UNDERRUN_ERRORf, 1, 21, SOCF_W1TC },
    { PORT_22_EFIFO_UNDERRUN_ERRORf, 1, 22, SOCF_W1TC },
    { PORT_23_EFIFO_UNDERRUN_ERRORf, 1, 23, SOCF_W1TC },
    { PORT_24_EFIFO_UNDERRUN_ERRORf, 1, 24, SOCF_W1TC },
    { PORT_25_EFIFO_UNDERRUN_ERRORf, 1, 25, SOCF_W1TC },
    { PORT_26_EFIFO_UNDERRUN_ERRORf, 1, 26, SOCF_W1TC },
    { PORT_27_EFIFO_UNDERRUN_ERRORf, 1, 27, SOCF_W1TC },
    { PORT_28_EFIFO_UNDERRUN_ERRORf, 1, 28, SOCF_W1TC },
    { PORT_29_EFIFO_UNDERRUN_ERRORf, 1, 29, SOCF_W1TC },
    { PORT_30_EFIFO_UNDERRUN_ERRORf, 1, 30, SOCF_W1TC },
    { PORT_31_EFIFO_UNDERRUN_ERRORf, 1, 31, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_3_BCM56450_A0r_fields[] = {
    { DEQ_AGING_MASK_MEMORY_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_CORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_UNCORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_CORRECTED_ERRORf, 1, 28, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_UNCORRECTED_ERRORf, 1, 29, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_CORRECTED_ERRORf, 1, 30, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_UNCORRECTED_ERRORf, 1, 31, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_CORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_UNCORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_CORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_UNCORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_CORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_UNCORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { DEQ_EP_REDIRECT_BUFFER_0_CORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { DEQ_EP_REDIRECT_BUFFER_0_UNCORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { DEQ_EP_REDIRECT_BUFFER_1_CORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { DEQ_EP_REDIRECT_BUFFER_1_UNCORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { DEQ_EP_REDIRECT_BUFFER_2_CORRECTED_ERRORf, 1, 18, SOCF_W1TC },
    { DEQ_EP_REDIRECT_BUFFER_2_UNCORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_CORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_UNCORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_CORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_UNCORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_BCM56450_A0r_fields[] = {
    { DEQ_ERROR_0f, 1, 0, SOCF_RO },
    { DEQ_ERROR_1f, 1, 1, SOCF_RO },
    { DEQ_ERROR_2f, 1, 2, SOCF_RO },
    { DEQ_ERROR_3f, 1, 3, SOCF_RO },
    { DEQ_ERROR_4f, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ERROR_MASK_0r_fields[] = {
    { CCPE_BUFFER_OVERFLOW_ERROR_DISINTf, 1, 4, 0 },
    { DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERROR_DISINTf, 1, 1, 0 },
    { DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERROR_DISINTf, 1, 0, 0 },
    { DEQ_TRACE_EVENT_DISINTf, 1, 5, 0 },
    { EGRESS_FIFO_OVERFLOW_ERROR_DISINTf, 1, 3, 0 },
    { EGRESS_FIFO_UNDERRUN_ERROR_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ERROR_MASK_1r_fields[] = {
    { PORT_32_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 0, 0 },
    { PORT_33_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 1, 0 },
    { PORT_34_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 2, 0 },
    { PORT_35_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ERROR_MASK_2r_fields[] = {
    { PORT_00_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 0, 0 },
    { PORT_01_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 1, 0 },
    { PORT_02_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 2, 0 },
    { PORT_03_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 3, 0 },
    { PORT_04_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 4, 0 },
    { PORT_05_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 5, 0 },
    { PORT_06_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 6, 0 },
    { PORT_07_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 7, 0 },
    { PORT_08_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 8, 0 },
    { PORT_09_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 9, 0 },
    { PORT_10_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 10, 0 },
    { PORT_11_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 11, 0 },
    { PORT_12_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 12, 0 },
    { PORT_13_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 13, 0 },
    { PORT_14_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 14, 0 },
    { PORT_15_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 15, 0 },
    { PORT_16_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 16, 0 },
    { PORT_17_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 17, 0 },
    { PORT_18_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 18, 0 },
    { PORT_19_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 19, 0 },
    { PORT_20_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 20, 0 },
    { PORT_21_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 21, 0 },
    { PORT_22_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 22, 0 },
    { PORT_23_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 23, 0 },
    { PORT_24_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 24, 0 },
    { PORT_25_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 25, 0 },
    { PORT_26_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 26, 0 },
    { PORT_27_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 27, 0 },
    { PORT_28_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 28, 0 },
    { PORT_29_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 29, 0 },
    { PORT_30_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 30, 0 },
    { PORT_31_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 31, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_ERROR_MASK_3r_fields[] = {
    { DEQ_AGING_MASK_MEMORY_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_CORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_UNCORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_CORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { DEQ_EGRESS_FIFO_ECC_VERIFICATION_400_UNCORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_CORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_EXT_247_UNCORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_CORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { DEQ_PRE_EGRESS_FIFO_ECC_VERIF_INT_247_UNCORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERROR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_MASK_4r_fields[] = {
    { DEQ_OPQ_CELL_INFO_BUFFER_CORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { DEQ_OPQ_CELL_INFO_BUFFER_UNCORRECTED_ERROR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_MASK_0_BCM56450_A0r_fields[] = {
    { CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_1_ERROR_DISINTf, 1, 9, 0 },
    { CCBE_CONTROL_DATA_REPLICATION_CREDIT_RETURN_2_ERROR_DISINTf, 1, 10, 0 },
    { CCBE_CONTROL_DATA_REPLICATION_ERROR_DISINTf, 1, 8, 0 },
    { CELL_CLASSIFICATION_EXT_ERROR_DISINTf, 1, 7, 0 },
    { CELL_CLASSIFICATION_INT_ERROR_DISINTf, 1, 6, 0 },
    { DEQ_RDE_TRACE_EVENT_DISINTf, 1, 11, 0 },
    { DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_RD_REQ_ERROR_DISINTf, 1, 1, 0 },
    { DEQ_TO_CFG_TOQ_TO_DEQ_CELL_REP_INFO_BUFFER_WR_REQ_ERROR_DISINTf, 1, 0, 0 },
    { DEQ_TRACE_EVENT_DISINTf, 1, 4, 0 },
    { EGRESS_FIFO_OVERFLOW_ERROR_DISINTf, 1, 3, 0 },
    { EGRESS_FIFO_UNDERRUN_ERROR_DISINTf, 1, 2, 0 },
    { RD_CTRL_RD_REQ_DISCARD_ERROR_DISINTf, 1, 5, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_MASK_1_BCM56450_A0r_fields[] = {
    { PORT_32_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 0, 0 },
    { PORT_33_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 1, 0 },
    { PORT_34_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 2, 0 },
    { PORT_35_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 3, 0 },
    { PORT_36_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 4, 0 },
    { PORT_37_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 5, 0 },
    { PORT_38_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 6, 0 },
    { PORT_39_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 7, 0 },
    { PORT_40_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 8, 0 },
    { PORT_41_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 9, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_MASK_2_BCM56450_A0r_fields[] = {
    { PORT_00_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 0, 0 },
    { PORT_01_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 1, 0 },
    { PORT_02_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 2, 0 },
    { PORT_03_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 3, 0 },
    { PORT_04_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 4, 0 },
    { PORT_05_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 5, 0 },
    { PORT_06_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 6, 0 },
    { PORT_07_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 7, 0 },
    { PORT_08_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 8, 0 },
    { PORT_09_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 9, 0 },
    { PORT_10_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 10, 0 },
    { PORT_11_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 11, 0 },
    { PORT_12_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 12, 0 },
    { PORT_13_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 13, 0 },
    { PORT_14_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 14, 0 },
    { PORT_15_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 15, 0 },
    { PORT_16_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 16, 0 },
    { PORT_17_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 17, 0 },
    { PORT_18_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 18, 0 },
    { PORT_19_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 19, 0 },
    { PORT_20_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 20, 0 },
    { PORT_21_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 21, 0 },
    { PORT_22_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 22, 0 },
    { PORT_23_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 23, 0 },
    { PORT_24_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 24, 0 },
    { PORT_25_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 25, 0 },
    { PORT_26_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 26, 0 },
    { PORT_27_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 27, 0 },
    { PORT_28_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 28, 0 },
    { PORT_29_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 29, 0 },
    { PORT_30_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 30, 0 },
    { PORT_31_EFIFO_UNDERRUN_ERROR_DISINTf, 1, 31, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_ERROR_MASK_3_BCM56450_A0r_fields[] = {
    { DEQ_AGING_MASK_MEMORY_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { DEQ_AGING_MASK_MEMORY_UNCORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_CORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_0_UNCORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_CORRECTED_ERROR_DISINTf, 1, 28, 0 },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_1_UNCORRECTED_ERROR_DISINTf, 1, 29, 0 },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_CORRECTED_ERROR_DISINTf, 1, 30, 0 },
    { DEQ_CELL_CLASSIFICATION_EXT_ECC0_CHECK_2_UNCORRECTED_ERROR_DISINTf, 1, 31, 0 },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_CORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_0_UNCORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_CORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_1_UNCORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_CORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { DEQ_CELL_CLASSIFICATION_INT_ECC0_CHECK_2_UNCORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_CORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_UNCORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { DEQ_EP_REDIRECT_BUFFER_0_CORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { DEQ_EP_REDIRECT_BUFFER_0_UNCORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { DEQ_EP_REDIRECT_BUFFER_1_CORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { DEQ_EP_REDIRECT_BUFFER_1_UNCORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { DEQ_EP_REDIRECT_BUFFER_2_CORRECTED_ERROR_DISINTf, 1, 18, 0 },
    { DEQ_EP_REDIRECT_BUFFER_2_UNCORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_CORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_1520_UNCORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_CORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_EXT_57_UNCORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_CORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_1520_UNCORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_CORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { DEQ_PST_EGRESS_FIFO_ECC_VERIF_INT_57_UNCORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_CORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { DEQ_TOQ_CELL_REP_INFO_BUFFER_UNCORRECTED_ERROR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_DEQ_LENGTHERRPTRr_fields[] = {
    { LENGTHERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_DEQ_MEMDEBUGr_fields[] = {
    { TM_AGING_MASK_TBL_PIPE0f, 2, 0, SOCF_LE|SOCF_RES },
    { TM_AGING_MASK_TBL_PIPE1f, 2, 2, SOCF_LE|SOCF_RES },
    { TM_REPL_HEAD_TBL_PIPE0f, 5, 18, SOCF_LE|SOCF_RES },
    { TM_REPL_HEAD_TBL_PIPE1f, 5, 23, SOCF_LE|SOCF_RES },
    { TM_REPL_LIST_TBL_PIPE0f, 5, 8, SOCF_LE|SOCF_RES },
    { TM_REPL_LIST_TBL_PIPE1f, 5, 13, SOCF_LE|SOCF_RES },
    { TM_REPL_STATE_TBL_PIPE0f, 2, 4, SOCF_LE|SOCF_RES },
    { TM_REPL_STATE_TBL_PIPE1f, 2, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DEQ_MEMDEBUG0r_fields[] = {
    { DCM_MBXf, 1, 28, SOCF_RES },
    { PDAH_MBXf, 16, 12, SOCF_LE|SOCF_RES },
    { PM_MBXf, 2, 10, SOCF_LE|SOCF_RES },
    { RESVf, 3, 29, SOCF_LE|SOCF_RES },
    { TM_MBXf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DEQ_MEMDEBUG1r_fields[] = {
    { DCM_MBYf, 1, 28, SOCF_RES },
    { PDAH_MBYf, 16, 12, SOCF_LE|SOCF_RES },
    { PM_MBYf, 2, 10, SOCF_LE|SOCF_RES },
    { RESVf, 3, 29, SOCF_LE|SOCF_RES },
    { TM_MBYf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_MISCELLANEOUS_CFG_DEBUGr_fields[] = {
    { EGRESS_FIFO_DISABLE_SCHEDULINGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_MISCELLANEOUS_CFG_DEBUG_BCM56450_A0r_fields[] = {
    { EGRESS_FIFO_DISABLE_SCHEDULINGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DEQ_MPBERRPTRr_fields[] = {
    { MPBERRORPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEQ_MPBERRPTR_BCM56640_A0r_fields[] = {
    { MPBERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields[] = {
    { ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_DEQ_PKTHDR0ERRPTRr_fields[] = {
    { PH0ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_DEQ_PKTHDR0ERRPTR_BCM56334_A0r_fields[] = {
    { PH0ERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_DEQ_PKTHDR2ERRPTRr_fields[] = {
    { PH2ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_DEQ_PKTHDR2ERRPTR_BCM56334_A0r_fields[] = {
    { PH2ERRORPOINTERf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DEQ_PKTHDRERRPTRr_fields[] = {
    { PHERRORPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEQ_PKTHDRERRPTR_BCM56640_A0r_fields[] = {
    { PHERRORPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_fields[] = {
    { ECC_ERROR_ADDRESSf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_fields[] = {
    { ECC_ERROR_ADDRESSf, 18, 0, SOCF_LE|SOCF_RO },
    { EFIFO_DATA_ECC_PERR_0f, 1, 18, SOCF_RO },
    { EFIFO_DATA_ECC_PERR_1f, 1, 19, SOCF_RO },
    { EFIFO_DATA_ECC_PERR_2f, 1, 20, SOCF_RO },
    { EFIFO_DATA_ECC_PERR_3f, 1, 21, SOCF_RO },
    { EFIFO_DATA_ECC_PERR_4f, 1, 22, SOCF_RO },
    { EFIFO_DATA_ECC_PERR_5f, 1, 23, SOCF_RO },
    { RES_BUFFER_PERR_0f, 1, 24, SOCF_RO },
    { RES_BUFFER_PERR_1f, 1, 25, SOCF_RO },
    { RES_BUFFER_PERR_2f, 1, 26, SOCF_RO },
    { RES_BUFFER_PERR_3f, 1, 27, SOCF_RO },
    { RES_BUFFER_PERR_4f, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DEQ_PURGE_PKT_CNTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_COR }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DEQ_QCN_LB_COSr_fields[] = {
    { LB_COSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEQ_RDEDESCPERRPTRr_fields[] = {
    { RDERRORPOINTERf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_DEQ_RDEHDRERRPTRr_fields[] = {
    { RDEERRORPOINTERf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_RDE_TRACE_IF_CAPT_0r_fields[] = {
    { BUFFER_OFFSET_PTR_03_00f, 4, 28, SOCF_LE|SOCF_RO },
    { DPCf, 9, 14, SOCF_LE|SOCF_RO },
    { FIRST_DEQ_IN_BUFFERf, 1, 25, SOCF_RO },
    { INT_EXTf, 1, 27, SOCF_RO },
    { LAST_DEQ_IN_BUFFERf, 1, 24, SOCF_RO },
    { LAST_LASTf, 1, 23, SOCF_RO },
    { PKT_SIZEf, 14, 0, SOCF_LE|SOCF_RO },
    { UCf, 1, 26, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_RDE_TRACE_IF_CAPT_1r_fields[] = {
    { BUFFERS_IN_PKTf, 7, 22, SOCF_LE|SOCF_RO },
    { BUFFER_OFFSET_PTR_07_04f, 4, 0, SOCF_LE|SOCF_RO },
    { CFAP_CELL_PTRf, 18, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_RDE_TRACE_IF_MASK_FIELD_0r_fields[] = {
    { BUFFER_OFFSET_PTR_03_00_MASKf, 4, 28, SOCF_LE },
    { DPC_MASKf, 9, 14, SOCF_LE },
    { FIRST_DEQ_IN_BUFFER_MASKf, 1, 25, 0 },
    { INT_EXT_MASKf, 1, 27, 0 },
    { LAST_DEQ_IN_BUFFER_MASKf, 1, 24, 0 },
    { LAST_LAST_MASKf, 1, 23, 0 },
    { PKT_SIZE_MASKf, 14, 0, SOCF_LE },
    { UC_MASKf, 1, 26, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_RDE_TRACE_IF_MASK_FIELD_1r_fields[] = {
    { BUFFERS_IN_PKT_MASKf, 7, 22, SOCF_LE },
    { BUFFER_OFFSET_PTR_07_04_MASKf, 4, 0, SOCF_LE },
    { CFAP_CELL_PTR_MASKf, 18, 4, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_RDE_TRACE_IF_VALUE_FIELD_0r_fields[] = {
    { BUFFER_OFFSET_PTR_03_00_VALUEf, 4, 28, SOCF_LE },
    { DPC_VALUEf, 9, 14, SOCF_LE },
    { FIRST_DEQ_IN_BUFFER_VALUEf, 1, 25, 0 },
    { INT_EXT_VALUEf, 1, 27, 0 },
    { LAST_DEQ_IN_BUFFER_VALUEf, 1, 24, 0 },
    { LAST_LAST_VALUEf, 1, 23, 0 },
    { PKT_SIZE_VALUEf, 14, 0, SOCF_LE },
    { UC_VALUEf, 1, 26, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_RDE_TRACE_IF_VALUE_FIELD_1r_fields[] = {
    { BUFFERS_IN_PKT_VALUEf, 7, 22, SOCF_LE },
    { BUFFER_OFFSET_PTR_07_04_VALUEf, 4, 0, SOCF_LE },
    { CFAP_CELL_PTR_VALUEf, 18, 4, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr_fields[] = {
    { EXT_CELL_REP_INFO_BUFFER_NFULL_THRESHOLDf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFG_BCM56450_A0r_fields[] = {
    { EXT_CELL_REP_INFO_BUFFER_NFULL_THRESHOLDf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr_fields[] = {
    { HIGH_WATERMARKf, 8, 8, SOCF_LE|SOCF_RO },
    { LOW_WATERMARKf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUG_BCM56450_A0r_fields[] = {
    { HIGH_WATERMARKf, 8, 8, SOCF_LE|SOCF_RO },
    { LOW_WATERMARKf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEQ_REPLISTERRPTRr_fields[] = {
    { REPLISTERRORINSTANCEf, 4, 16, SOCF_LE|SOCF_RO },
    { REPLISTERRORPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_DEQ_SPAREr_fields[] = {
    { SPAREf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_fields[] = {
    { ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr_fields[] = {
    { TOQ_CREDIT_INITIALIZATION_COMPLETEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETE_BCM56450_A0r_fields[] = {
    { TOQ_CREDIT_INITIALIZATION_COMPLETEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_TRACE_IF_CAPT_0r_fields[] = {
    { CELL_ERRORf, 1, 2, SOCF_RO },
    { DST_PORT_NUMf, 6, 20, SOCF_LE|SOCF_RO },
    { END_CELLf, 1, 1, SOCF_RO },
    { MIRRORf, 1, 4, SOCF_RO },
    { MIRROR_INDEXf, 2, 5, SOCF_LE|SOCF_RO },
    { MMU_SET_ECNf, 1, 26, SOCF_RO },
    { PKT_AGEDf, 1, 7, SOCF_RO },
    { PURGE_CELLf, 1, 3, SOCF_RO },
    { QUEUE_NUMf, 12, 8, SOCF_LE|SOCF_RO },
    { START_CELLf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_TRACE_IF_CAPT_1r_fields[] = {
    { CHANGE_ECNf, 1, 6, SOCF_RO },
    { CNGf, 2, 9, SOCF_LE|SOCF_RO },
    { ECNf, 2, 7, SOCF_LE|SOCF_RO },
    { SRC_PORT_NUMf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_TRACE_IF_MASK_FIELD_0r_fields[] = {
    { CELL_ERROR_MASKf, 1, 2, 0 },
    { DST_PORT_NUM_MASKf, 6, 20, SOCF_LE },
    { END_CELL_MASKf, 1, 1, 0 },
    { MIRROR_INDEX_MASKf, 2, 5, SOCF_LE },
    { MIRROR_MASKf, 1, 4, 0 },
    { MMU_SET_ECN_MASKf, 1, 26, 0 },
    { PKT_AGED_MASKf, 1, 7, 0 },
    { PURGE_CELL_MASKf, 1, 3, 0 },
    { QUEUE_NUM_MASKf, 12, 8, SOCF_LE },
    { START_CELL_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_TRACE_IF_MASK_FIELD_1r_fields[] = {
    { CHANGE_ECN_MASKf, 1, 6, 0 },
    { CNG_MASKf, 2, 9, SOCF_LE },
    { ECN_MASKf, 2, 7, SOCF_LE },
    { SRC_PORT_NUM_MASKf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_TRACE_IF_VALUE_FIELD_0r_fields[] = {
    { CELL_ERROR_VALUEf, 1, 2, 0 },
    { DST_PORT_NUM_VALUEf, 6, 20, SOCF_LE },
    { END_CELL_VALUEf, 1, 1, 0 },
    { MIRROR_INDEX_VALUEf, 2, 5, SOCF_LE },
    { MIRROR_VALUEf, 1, 4, 0 },
    { MMU_SET_ECN_VALUEf, 1, 26, 0 },
    { PKT_AGED_VALUEf, 1, 7, 0 },
    { PURGE_CELL_VALUEf, 1, 3, 0 },
    { QUEUE_NUM_VALUEf, 12, 8, SOCF_LE },
    { START_CELL_VALUEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEQ_TRACE_IF_VALUE_FIELD_1r_fields[] = {
    { CHANGE_ECN_VALUEf, 1, 6, 0 },
    { CNG_VALUEf, 2, 9, SOCF_LE },
    { ECN_VALUEf, 2, 7, SOCF_LE },
    { SRC_PORT_NUM_VALUEf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DESCCELLCOUNTERr_fields[] = {
    { DESCCELLCNTf, 31, 0, SOCF_LE },
    { DESCCELLCNTOf, 1, 31, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEST_PORT_CFG_0r_fields[] = {
    { INT_EXTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DEST_PORT_CFG_1r_fields[] = {
    { INT_EXTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEST_PORT_CFG_0_BCM56450_A0r_fields[] = {
    { INT_EXTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEST_PORT_CFG_1_BCM56450_A0r_fields[] = {
    { INT_EXTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DETODPMAPr_fields[] = {
    { DEFAULTDROPPRECEDENCEf, 2, 4, SOCF_LE },
    { DPWHENDEIS_0f, 2, 0, SOCF_LE },
    { DPWHENDEIS_1f, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields[] = {
    { PARITY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DIAG_LOOPBACK_CNT0r_fields[] = {
    { COUNTf, 8, 0, SOCF_LE|SOCF_RO|SOCF_COR }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISABLEECCr_fields[] = {
    { DISABLEECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISABLEMCIr_fields[] = {
    { ERPFCENf, 1, 2, 0 },
    { MCI0DISf, 1, 0, 0 },
    { MCI1DISf, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISCARDEDOCTETS0CNTr_fields[] = {
    { DISCARDEDOCTETS0CNTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISCARDEDOCTETS1CNTr_fields[] = {
    { DISCARDEDOCTETS1CNTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISCARDEDOCTETS2CNTr_fields[] = {
    { DISCARDEDOCTETS2CNTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISCARDEDOCTETS3CNTr_fields[] = {
    { DISCARDEDOCTETS3CNTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISCARDEDPACKETS0CNTr_fields[] = {
    { DISCARDEDPACKETS0CNTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISCARDEDPACKETS1CNTr_fields[] = {
    { DISCARDEDPACKETS1CNTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISCARDEDPACKETS2CNTr_fields[] = {
    { DISCARDEDPACKETS2CNTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DISCARDEDPACKETS3CNTr_fields[] = {
    { DISCARDEDPACKETS3CNTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_CLEAR_METRIC_STATE_64r_fields[] = {
    { HIST_CLEAR_BITMAPf, 16, 0, SOCF_LE },
    { INST_CLEAR_BITMAPf, 16, 16, SOCF_LE },
    { RESERVEDf, 32, 32, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_CURRENT_TIMEr_fields[] = {
    { CURRENT_TIMEf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_EOP_BUFFERr_fields[] = {
    { DLB_VALIDf, 1, 8, 0 },
    { MEMBER_IDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_ECMP_FLOWSET_PDA_CONTROLr_fields[] = {
    { FLOWSET_PDA_CTRL0f, 8, 0, SOCF_LE|SOCF_RES },
    { FLOWSET_PDA_CTRL1f, 8, 8, SOCF_LE|SOCF_RES },
    { FLOWSET_PDA_CTRL2f, 8, 16, SOCF_LE|SOCF_RES },
    { FLOWSET_PDA_CTRL3f, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_MEMBER_HW_STATE_64r_fields[] = {
    { BITMAPf, 63, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_PLA_QUALITY_MEASURE_CONTROLr_fields[] = {
    { PLA_CAP_LOADING_AVGf, 1, 4, 0 },
    { PLA_CAP_QSIZE_AVGf, 1, 5, 0 },
    { PLA_WEIGHT_LOADINGf, 4, 6, SOCF_LE },
    { PLA_WEIGHT_QSIZEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_QUALITY_MEASURE_CONTROLr_fields[] = {
    { ACCOUNTING_SELf, 1, 20, 0 },
    { ETHERTYPE_ELIGIBILITY_CONFIGf, 1, 21, 0 },
    { HISTORICAL_SAMPLING_PERIODf, 14, 5, SOCF_LE },
    { INNER_OUTER_ETHERTYPE_SELECTIONf, 1, 19, 0 },
    { INST_METRIC_UPDATE_INTERVALf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_RAM_CONTROLr_fields[] = {
    { DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { DLB_ECMP_FLOWSET_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_ECMP_RANDOM_SELECTION_CONTROLr_fields[] = {
    { SEEDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_REFRESH_INDEXr_fields[] = {
    { REFRESH_INDEXf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_SER_CONTROLr_fields[] = {
    { DLB_ECMP_FLOWSET_PARITY_ENf, 1, 0, SOCF_RES },
    { DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PARITY_ENf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_CURRENT_TIMEr_fields[] = {
    { CURRENT_TIMEf, 20, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_CURRENT_TIME_BCM56640_A0r_fields[] = {
    { CURRENT_TIMEf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_FINAL_PORT_QUALITY_MEASUREr_fields[] = {
    { QUALITYf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_DLB_HGT_FLOWSET_PDA_CONTROLr_fields[] = {
    { FLOWSET_PDA_CTRL0f, 4, 0, SOCF_LE|SOCF_RES },
    { FLOWSET_PDA_CTRL1f, 4, 8, SOCF_LE|SOCF_RES },
    { FLOWSET_PDA_CTRL2f, 4, 16, SOCF_LE|SOCF_RES },
    { FLOWSET_PDA_CTRL3f, 4, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 4, 4, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 4, 12, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 4, 20, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 15, 2, SOCF_LE|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56450_A0r_fields[] = {
    { ENTRY_IDXf, 1, 2, SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 10, 2, SOCF_LE|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_MEMBER_HW_STATEr_fields[] = {
    { BITMAPf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_PORT_AVG_QUALITY_MEASUREr_fields[] = {
    { AVG_PORT_LOADING_FRACTIONf, 4, 0, SOCF_LE },
    { AVG_PORT_LOADING_REALNUMf, 16, 4, SOCF_LE },
    { AVG_PORT_QSIZE_FRACTIONf, 4, 20, SOCF_LE },
    { AVG_PORT_QSIZE_REALNUMf, 16, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_PORT_INST_QUALITY_MEASUREr_fields[] = {
    { INST_PORT_LOADINGf, 16, 0, SOCF_LE },
    { INST_PORT_QSIZEf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr_fields[] = {
    { ENABLE_MEASURE_AVERAGE_CALCULATIONf, 1, 1, 0 },
    { ENABLE_MEASURE_COLLECTIONf, 1, 0, 0 },
    { ENABLE_PORT_QUALITY_UPDATEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_QUALITY_MEASURE_CONTROLr_fields[] = {
    { CAP_LOADING_AVERAGEf, 1, 16, 0 },
    { CAP_QSIZE_AVERAGEf, 1, 17, 0 },
    { PORT_LOADING_WEIGHTf, 4, 8, SOCF_LE },
    { PORT_QSIZE_WEIGHTf, 4, 12, SOCF_LE },
    { SAMPLING_PERIODf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_QUALITY_MEASURE_CONTROL_BCM56640_A0r_fields[] = {
    { CAP_LOADING_AVGf, 1, 12, 0 },
    { CAP_QSIZE_AVGf, 1, 13, 0 },
    { ETHERTYPE_ELIGIBILITY_CONFIGf, 1, 18, 0 },
    { INNER_OUTER_ETHERTYPE_SELECTIONf, 1, 19, 0 },
    { SAMPLING_PERIODf, 8, 0, SOCF_LE },
    { WEIGHT_LOADINGf, 4, 14, SOCF_LE },
    { WEIGHT_QSIZEf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr_fields[] = {
    { QUANTIZED_PORT_LOADINGf, 3, 0, SOCF_LE|SOCF_RO },
    { QUANTIZED_PORT_QSIZEf, 3, 3, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_QUANTIZE_CONTROLr_fields[] = {
    { PORT_LOADING_THRESHOLD_SCALING_FACTORf, 6, 6, SOCF_LE },
    { PORT_QSIZE_THRESHOLD_SCALING_FACTORf, 6, 0, SOCF_LE },
    { PORT_QUALITY_MAPPING_PROFILE_PTRf, 3, 12, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_RANDOM_SELECTION_CONTROLr_fields[] = {
    { SEEDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_REFRESH_INDEXr_fields[] = {
    { REFRESH_INDEXf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_SER_CONTROLr_fields[] = {
    { DLB_HGT_FLOWSET_PARITY_ENf, 1, 0, SOCF_RES },
    { DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_ENf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_CLEAR_METRIC_STATE_64r_fields[] = {
    { HIST_CLEAR_BITMAPf, 32, 0, SOCF_LE },
    { INST_CLEAR_BITMAPf, 32, 32, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_EOP_BUFFERr_fields[] = {
    { DLB_VALIDf, 1, 7, 0 },
    { MEMBER_IDf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_RAM_CONTROLr_fields[] = {
    { DLB_LAG_FLOWSET_TIMESTAMP_PAGE_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { DLB_LAG_FLOWSET_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_SER_CONTROLr_fields[] = {
    { DLB_LAG_FLOWSET_PARITY_ENf, 1, 0, SOCF_RES },
    { DLB_LAG_FLOWSET_TIMESTAMP_PAGE_PARITY_ENf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DLLCONTROLr_fields[] = {
    { DLLDIV2ENf, 1, 3, 0 },
    { DLLREADYf, 1, 16, SOCF_RO },
    { DLLUPDATESINGLEf, 1, 12, 0 },
    { PRDTRNSINGLEf, 1, 13, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DLLUPDATEPERIODr_fields[] = {
    { DLLUPDATEPRDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DLLUPDTATECOUNTERr_fields[] = {
    { DLLUPDTCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_M0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { AXUSER_CONFIG_1_0f, 2, 12, SOCF_LE },
    { AXUSER_CONFIG_3_2f, 2, 16, SOCF_LE },
    { AXUSER_CONFIG_4f, 1, 30, 0 },
    { CLK_ENf, 1, 0, 0 },
    { DATAMEM_DCMf, 1, 19, 0 },
    { DATAMEM_TMf, 10, 20, SOCF_LE },
    { PNTRMEM_DCMf, 1, 18, 0 },
    { PNTRMEM_TMf, 10, 2, SOCF_LE },
    { RESERVED_0f, 1, 1, SOCF_RES },
    { RESERVED_1f, 1, 31, SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields[] = {
    { ACP_IS_ALIVEf, 1, 24, 0 },
    { ARCACHEf, 4, 20, SOCF_LE },
    { ARUSERf, 5, 9, SOCF_LE },
    { AWCACHEf, 4, 16, SOCF_LE },
    { AWUSERf, 5, 4, SOCF_LE },
    { BYPASS_CTf, 1, 2, 0 },
    { CLK_ENf, 1, 0, 0 },
    { CTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DMAC_M0_IDM_IO_CONTROL_DIRECT_BCM56150_A0r_fields[] = {
    { AXUSER_CONFIG_1_0f, 2, 12, SOCF_LE },
    { AXUSER_CONFIG_3_2f, 2, 16, SOCF_LE },
    { AXUSER_CONFIG_4f, 1, 30, 0 },
    { CLK_GATING_ENf, 1, 0, 0 },
    { DATAMEM_DCMf, 1, 19, 0 },
    { DATAMEM_TMf, 10, 20, SOCF_LE },
    { PNTRMEM_DCMf, 1, 18, 0 },
    { PNTRMEM_TMf, 10, 2, SOCF_LE },
    { RESERVED_0f, 1, 1, SOCF_RES },
    { RESERVED_1f, 1, 31, SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_M_0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { ACP_IS_ALIVEf, 1, 24, 0 },
    { ARCACHEf, 4, 20, SOCF_LE },
    { ARUSERf, 5, 9, SOCF_LE },
    { AWCACHEf, 4, 16, SOCF_LE },
    { AWUSERf, 5, 4, SOCF_LE },
    { BYPASS_CTf, 1, 2, 0 },
    { CLK_ENf, 1, 0, 0 },
    { CTf, 1, 3, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_M_0_IDM_RESET_CONTROLr_fields[] = {
    { FIELD_1_31f, 31, 1, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_CC_0r_fields[] = {
    { DST_BURST_LENf, 4, 18, SOCF_LE|SOCF_RO },
    { DST_BURST_SIZEf, 3, 15, SOCF_LE|SOCF_RO },
    { DST_CACHE_CTRLf, 3, 25, SOCF_LE|SOCF_RO },
    { DST_INCf, 1, 14, SOCF_RO },
    { DST_PROT_CTRLf, 3, 22, SOCF_LE|SOCF_RO },
    { ENDIAN_SWAP_SIZEf, 4, 28, SOCF_LE|SOCF_RO },
    { SRC_BURST_LENf, 4, 4, SOCF_LE|SOCF_RO },
    { SRC_BURST_SIZEf, 3, 1, SOCF_LE|SOCF_RO },
    { SRC_CACHE_CTRLf, 3, 11, SOCF_LE|SOCF_RO },
    { SRC_INCf, 1, 0, SOCF_RO },
    { SRC_PROT_CTRLf, 3, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_CC_0_BCM53400_A0r_fields[] = {
    { DST_BURST_LENf, 4, 18, SOCF_LE|SOCF_RO },
    { DST_BURST_SIZEf, 3, 15, SOCF_LE|SOCF_RO },
    { DST_CACHE_CTRLf, 3, 25, SOCF_LE|SOCF_RO },
    { DST_INCf, 1, 14, SOCF_RO },
    { DST_PROT_CTRLf, 3, 22, SOCF_LE|SOCF_RO },
    { ENDIAN_SWAP_SIZEf, 4, 28, SOCF_LE|SOCF_RO },
    { SRC_BURST_LENf, 4, 4, SOCF_LE|SOCF_RO },
    { SRC_BURST_SIZEf, 3, 1, SOCF_LE|SOCF_RO },
    { SRC_CACHE_CTRLf, 3, 11, SOCF_LE|SOCF_RO },
    { SRC_INCf, 1, 0, SOCF_RO },
    { SRC_PROT_CTRLf, 3, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_CPC0r_fields[] = {
    { PC_CHNLf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_CPC0_BCM53400_A0r_fields[] = {
    { PC_CHNLf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_CR0r_fields[] = {
    { BOOT_ENf, 1, 1, SOCF_RO },
    { MGR_NS_AT_RSTf, 1, 2, SOCF_RO },
    { NUM_CHNLSf, 3, 4, SOCF_LE|SOCF_RO },
    { NUM_EVENTSf, 5, 17, SOCF_LE|SOCF_RO },
    { NUM_PERIPH_REQf, 5, 12, SOCF_LE|SOCF_RO },
    { PERIPH_REQf, 1, 0, SOCF_RO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_CR1r_fields[] = {
    { ICACHE_LENf, 3, 0, SOCF_LE|SOCF_RO },
    { NUM_ICACHE_LINESf, 4, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_CR2r_fields[] = {
    { BOOT_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_CR3r_fields[] = {
    { INSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_CR4r_fields[] = {
    { PNSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_CR0_BCM53400_A0r_fields[] = {
    { BOOT_ENf, 1, 1, SOCF_RO },
    { MGR_NS_AT_RSTf, 1, 2, SOCF_RO },
    { NUM_CHNLSf, 3, 4, SOCF_LE|SOCF_RO },
    { NUM_EVENTSf, 5, 17, SOCF_LE|SOCF_RO },
    { NUM_PERIPH_REQf, 5, 12, SOCF_LE|SOCF_RO },
    { PERIPH_REQf, 1, 0, SOCF_RO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_CR1_BCM53400_A0r_fields[] = {
    { ICACHE_LENf, 3, 0, SOCF_LE|SOCF_RO },
    { NUM_ICACHE_LINESf, 4, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_CR2_BCM53400_A0r_fields[] = {
    { BOOT_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_CR3_BCM53400_A0r_fields[] = {
    { INSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_CR4_BCM53400_A0r_fields[] = {
    { PNSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_CRDNr_fields[] = {
    { DATA_BUFFER_DEPf, 10, 20, SOCF_LE|SOCF_RO },
    { DATA_WIDTHf, 3, 0, SOCF_LE|SOCF_RO },
    { RD_CAPf, 3, 12, SOCF_LE|SOCF_RO },
    { RD_Q_DEPf, 4, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES },
    { WR_CAPf, 3, 4, SOCF_LE|SOCF_RO },
    { WR_Q_DEPf, 4, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_CRDN_BCM53400_A0r_fields[] = {
    { DATA_BUFFER_DEPf, 10, 20, SOCF_LE|SOCF_RO },
    { DATA_WIDTHf, 3, 0, SOCF_LE|SOCF_RO },
    { RD_CAPf, 3, 12, SOCF_LE|SOCF_RO },
    { RD_Q_DEPf, 4, 16, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES },
    { WR_CAPf, 3, 4, SOCF_LE|SOCF_RO },
    { WR_Q_DEPf, 4, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_CS0r_fields[] = {
    { CHANNEL_STATUSf, 4, 0, SOCF_LE|SOCF_RO },
    { CNSf, 1, 21, SOCF_RO },
    { DMAWFP_B_NSf, 1, 14, SOCF_RO },
    { DMAWFP_PERIPHf, 1, 15, SOCF_RO },
    { RESERVEDf, 5, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { WAKEUP_NUMBERf, 5, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_CS0_BCM53400_A0r_fields[] = {
    { CHANNEL_STATUSf, 4, 0, SOCF_LE|SOCF_RO },
    { CNSf, 1, 21, SOCF_RO },
    { DMAWFP_B_NSf, 1, 14, SOCF_RO },
    { DMAWFP_PERIPHf, 1, 15, SOCF_RO },
    { RESERVEDf, 5, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { WAKEUP_NUMBERf, 5, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_DA_0r_fields[] = {
    { DST_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_DA_0_BCM53400_A0r_fields[] = {
    { DST_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_DBGCMDr_fields[] = {
    { DBGCMDf, 2, 0, SOCF_LE|SOCF_WO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_DBGCMD_BCM53400_A0r_fields[] = {
    { DBGCMDf, 2, 0, SOCF_LE|SOCF_WO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_DBGINST0r_fields[] = {
    { CHANNEL_NUMf, 3, 8, SOCF_LE|SOCF_WO },
    { DEBUG_THREADf, 1, 0, SOCF_WO },
    { INSTR0f, 8, 16, SOCF_LE|SOCF_WO },
    { INSTR1f, 8, 24, SOCF_LE|SOCF_WO },
    { RESERVEDf, 7, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_DBGINST1r_fields[] = {
    { INSTR2f, 8, 0, SOCF_LE|SOCF_WO },
    { INSTR3f, 8, 8, SOCF_LE|SOCF_WO },
    { INSTR4f, 8, 16, SOCF_LE|SOCF_WO },
    { INSTR5f, 8, 24, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_DBGINST0_BCM53400_A0r_fields[] = {
    { CHANNEL_NUMf, 3, 8, SOCF_LE|SOCF_WO },
    { DEBUG_THREADf, 1, 0, SOCF_WO },
    { INSTR0f, 8, 16, SOCF_LE|SOCF_WO },
    { INSTR1f, 8, 24, SOCF_LE|SOCF_WO },
    { RESERVEDf, 7, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_DBGINST1_BCM53400_A0r_fields[] = {
    { INSTR2f, 8, 0, SOCF_LE|SOCF_WO },
    { INSTR3f, 8, 8, SOCF_LE|SOCF_WO },
    { INSTR4f, 8, 16, SOCF_LE|SOCF_WO },
    { INSTR5f, 8, 24, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_DBGSTATUSr_fields[] = {
    { DBGSTATUSf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_DBGSTATUS_BCM53400_A0r_fields[] = {
    { DBGSTATUSf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_DPCr_fields[] = {
    { PC_MGRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_DPC_BCM53400_A0r_fields[] = {
    { PC_MGRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_DSr_fields[] = {
    { DMA_STATUSf, 4, 0, SOCF_LE|SOCF_RO },
    { DNSf, 1, 9, SOCF_RO },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { WAKEUP_EVENTf, 5, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_DS_BCM53400_A0r_fields[] = {
    { DMA_STATUSf, 4, 0, SOCF_LE|SOCF_RO },
    { DNSf, 1, 9, SOCF_RO },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { WAKEUP_EVENTf, 5, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_FSCr_fields[] = {
    { FAULT_STATUSf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_FSC_BCM53400_A0r_fields[] = {
    { FAULT_STATUSf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_FSMr_fields[] = {
    { FS_MGRf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_FSM_BCM53400_A0r_fields[] = {
    { FS_MGRf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_FTC0r_fields[] = {
    { CH_EVNT_ERRf, 1, 5, SOCF_RO },
    { CH_PERIPH_ERRf, 1, 6, SOCF_RO },
    { CH_RDWR_ERRf, 1, 7, SOCF_RO },
    { DATA_READ_ERRf, 1, 18, SOCF_RO },
    { DATA_WRITE_ERRf, 1, 17, SOCF_RO },
    { DBG_INSTRf, 1, 30, SOCF_RO },
    { INSTR_FETCH_ERRf, 1, 16, SOCF_RO },
    { LOCKUP_ERRf, 1, 31, SOCF_RO },
    { MFIFO_ERRf, 1, 12, SOCF_RO },
    { OPERAND_INVALIDf, 1, 1, SOCF_RO },
    { RESERVEDf, 3, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNDEF_INSTRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_FTC0_BCM53400_A0r_fields[] = {
    { CH_EVNT_ERRf, 1, 5, SOCF_RO },
    { CH_PERIPH_ERRf, 1, 6, SOCF_RO },
    { CH_RDWR_ERRf, 1, 7, SOCF_RO },
    { DATA_READ_ERRf, 1, 18, SOCF_RO },
    { DATA_WRITE_ERRf, 1, 17, SOCF_RO },
    { DBG_INSTRf, 1, 30, SOCF_RO },
    { INSTR_FETCH_ERRf, 1, 16, SOCF_RO },
    { LOCKUP_ERRf, 1, 31, SOCF_RO },
    { MFIFO_ERRf, 1, 12, SOCF_RO },
    { OPERAND_INVALIDf, 1, 1, SOCF_RO },
    { RESERVEDf, 3, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNDEF_INSTRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_FTMr_fields[] = {
    { DBG_INSTRf, 1, 30, SOCF_RO },
    { DMAGO_ERRf, 1, 4, SOCF_RO },
    { INSTR_FETCH_ERRf, 1, 16, SOCF_RO },
    { MGR_EVNT_ERRf, 1, 5, SOCF_RO },
    { OPERAND_INVALIDf, 1, 1, SOCF_RO },
    { RESERVEDf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNDEF_INSTRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_FTM_BCM53400_A0r_fields[] = {
    { DBG_INSTRf, 1, 30, SOCF_RO },
    { DMAGO_ERRf, 1, 4, SOCF_RO },
    { INSTR_FETCH_ERRf, 1, 16, SOCF_RO },
    { MGR_EVNT_ERRf, 1, 5, SOCF_RO },
    { OPERAND_INVALIDf, 1, 1, SOCF_RO },
    { RESERVEDf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNDEF_INSTRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_INTCLRr_fields[] = {
    { IRQ_CLRf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_INTCLR_BCM53400_A0r_fields[] = {
    { IRQ_CLRf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_INTENr_fields[] = {
    { EVENT_IRQ_SELECTf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_INTEN_BCM53400_A0r_fields[] = {
    { EVENT_IRQ_SELECTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_INTSTATUSr_fields[] = {
    { IRQ_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_INTSTATUS_BCM53400_A0r_fields[] = {
    { IRQ_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_INT_EVENT_RISr_fields[] = {
    { DMASEV_ACTIVEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_INT_EVENT_RIS_BCM53400_A0r_fields[] = {
    { DMASEV_ACTIVEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_LC0_0r_fields[] = {
    { LOOP_COUNTER_ITERATIONSf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_LC0_0_BCM53400_A0r_fields[] = {
    { LOOP_COUNTER_ITERATIONSf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_SA_0r_fields[] = {
    { SRC_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_SA_0_BCM53400_A0r_fields[] = {
    { SRC_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMAC_PL330_WDr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { WD_IRQ_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMAC_PL330_WD_BCM53400_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { WD_IRQ_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_CC_0r_fields[] = {
    { DST_BURST_LENf, 4, 18, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DST_BURST_SIZEf, 3, 15, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DST_CACHE_CTRLf, 3, 25, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DST_INCf, 1, 14, SOCF_RO|SOCF_SIG },
    { DST_PROT_CTRLf, 3, 22, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ENDIAN_SWAP_SIZEf, 4, 28, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SRC_BURST_LENf, 4, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SRC_BURST_SIZEf, 3, 1, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SRC_CACHE_CTRLf, 3, 11, SOCF_LE|SOCF_RO|SOCF_SIG },
    { SRC_INCf, 1, 0, SOCF_RO|SOCF_SIG },
    { SRC_PROT_CTRLf, 3, 8, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_CPC_0r_fields[] = {
    { PC_CHNLf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_CR_0r_fields[] = {
    { BOOT_ENf, 1, 1, SOCF_RO|SOCF_SIG },
    { MGR_NS_AT_RSTf, 1, 2, SOCF_RO|SOCF_SIG },
    { NUM_CHNLSf, 3, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { NUM_EVENTSf, 5, 17, SOCF_LE|SOCF_RO|SOCF_SIG },
    { NUM_PERIPH_REQf, 5, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PERIPH_REQf, 1, 0, SOCF_RO|SOCF_SIG },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_CR_1r_fields[] = {
    { ICACHE_LENf, 3, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { NUM_ICACHE_LINESf, 4, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_CR_2r_fields[] = {
    { BOOT_ADDRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_CR_3r_fields[] = {
    { INSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_CR_4r_fields[] = {
    { PNSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_CR_DNr_fields[] = {
    { DATA_BUFFER_DEPf, 10, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DATA_WIDTHf, 3, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RD_CAPf, 3, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RD_Q_DEPf, 4, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_RES },
    { WR_CAPf, 3, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { WR_Q_DEPf, 4, 8, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_CS_0r_fields[] = {
    { CHANNEL_STATUSf, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { CNSf, 1, 21, SOCF_RO|SOCF_SIG },
    { DMAWFP_B_NSf, 1, 14, SOCF_RO|SOCF_SIG },
    { DMAWFP_PERIPHf, 1, 15, SOCF_RO|SOCF_SIG },
    { RESERVEDf, 5, 9, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { WAKEUP_NUMBERf, 5, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_DA_0r_fields[] = {
    { DST_ADDRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_DBGCMDr_fields[] = {
    { DBGCMDf, 2, 0, SOCF_LE },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_DBGINST_0r_fields[] = {
    { CHANNEL_NUMf, 3, 8, SOCF_LE },
    { DEBUG_THREADf, 1, 0, 0 },
    { INSTR_0f, 8, 16, SOCF_LE },
    { INSTR_1f, 8, 24, SOCF_LE },
    { RESERVEDf, 7, 1, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_DBGINST_1r_fields[] = {
    { INSTR_2f, 8, 0, SOCF_LE },
    { INSTR_3f, 8, 8, SOCF_LE },
    { INSTR_4f, 8, 16, SOCF_LE },
    { INSTR_5f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_DBGSTATUSr_fields[] = {
    { DBGSTATUSf, 1, 0, SOCF_RO|SOCF_SIG },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_DPCr_fields[] = {
    { PC_MGRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_DSr_fields[] = {
    { DMA_STATUSf, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DNSf, 1, 9, SOCF_RO|SOCF_SIG },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { WAKEUP_EVENTf, 5, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_FSCr_fields[] = {
    { FAULT_STATUSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_FSMr_fields[] = {
    { FS_MGRf, 1, 0, SOCF_RO|SOCF_SIG },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_FTC_0r_fields[] = {
    { CH_EVNT_ERRf, 1, 5, SOCF_RO|SOCF_SIG },
    { CH_PERIPH_ERRf, 1, 6, SOCF_RO|SOCF_SIG },
    { CH_RDWR_ERRf, 1, 7, SOCF_RO|SOCF_SIG },
    { DATA_READ_ERRf, 1, 18, SOCF_RO|SOCF_SIG },
    { DATA_WRITE_ERRf, 1, 17, SOCF_RO|SOCF_SIG },
    { DBG_INSTRf, 1, 30, SOCF_RO|SOCF_SIG },
    { INSTR_FETCH_ERRf, 1, 16, SOCF_RO|SOCF_SIG },
    { LOCKUP_ERRf, 1, 31, SOCF_RO|SOCF_SIG },
    { MFIFO_ERRf, 1, 12, SOCF_RO|SOCF_SIG },
    { OPERAND_INVALIDf, 1, 1, SOCF_RO|SOCF_SIG },
    { RESERVEDf, 3, 2, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { UNDEF_INSTRf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_FTMr_fields[] = {
    { DBG_INSTRf, 1, 30, SOCF_RO|SOCF_SIG },
    { DMAGO_ERRf, 1, 4, SOCF_RO|SOCF_SIG },
    { INSTR_FETCH_ERRf, 1, 16, SOCF_RO|SOCF_SIG },
    { MGR_EVNT_ERRf, 1, 5, SOCF_RO|SOCF_SIG },
    { OPERAND_INVALIDf, 1, 1, SOCF_RO|SOCF_SIG },
    { RESERVEDf, 2, 2, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { UNDEF_INSTRf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_INTCLRr_fields[] = {
    { IRQ_CLRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DMAC_PL_330_INTENr_fields[] = {
    { EVENT_IRQ_SELECTf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_INTEN_BCM88950_A0r_fields[] = {
    { EVENT_IRQ_SELECTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_INTSTATUSr_fields[] = {
    { IRQ_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_INT_EVENT_RISr_fields[] = {
    { DMASEV_ACTIVEf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_LC_0_0r_fields[] = {
    { LOOP_COUNTER_ITERATIONSf, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_SA_0r_fields[] = {
    { SRC_ADDRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMAC_PL_330_WDr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { WD_IRQ_ONLYf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_DMU_CRU_IHOST_PWR_CONTROLr_fields[] = {
    { CPU_DISABLEf, 1, 3, 0 },
    { OTP_NEONf, 1, 2, 0 },
    { OTP_NUMCPUSf, 2, 0, SOCF_LE },
    { SOFTWARE_OVERRIDEf, 1, 31, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_CRU_IHOST_PWR_CONTROL_BCM56450_A0r_fields[] = {
    { CPU_DISABLEf, 1, 3, 0 },
    { OTP_NEONf, 1, 2, 0 },
    { OTP_NUMCPUSf, 2, 0, SOCF_LE },
    { SOFTWARE_OVERRIDEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_CRU_IHOST_PWR_CONTROL_STATUSr_fields[] = {
    { CPU_DISABLEf, 1, 3, SOCF_RO|SOCF_SIG },
    { OTP_NEONf, 1, 2, SOCF_RO|SOCF_SIG },
    { OTP_NUMCPUSf, 2, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_CRU_IHOST_PWR_CONTROL_STATUS_BCM53400_A0r_fields[] = {
    { CPU_DISABLEf, 1, 3, SOCF_RO },
    { OTP_NEONf, 1, 2, SOCF_RO },
    { OTP_NUMCPUSf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_CRU_IHOST_PWR_CONTROL_STATUS_BCM56450_A0r_fields[] = {
    { CPU_DISABLEf, 1, 3, SOCF_RO },
    { OTP_NEONf, 1, 2, SOCF_RO },
    { OTP_NUMCPUSf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_DMU_CRU_IPROC_DEBUG_SELr_fields[] = {
    { DEBUG_SEL_Af, 4, 0, SOCF_LE },
    { DEBUG_SEL_Bf, 16, 4, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_CRU_IPROC_DEBUG_SEL_BCM56450_A0r_fields[] = {
    { DEBUG_SEL_Af, 4, 0, SOCF_LE },
    { DEBUG_SEL_Bf, 16, 4, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_CRU_IPROC_DEBUG_STATUSr_fields[] = {
    { DEBUG_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_CRU_IPROC_DEBUG_STATUS_BCM56450_A0r_fields[] = {
    { DEBUG_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_CRU_RESETr_fields[] = {
    { IPROC_RESET_Nf, 1, 1, 0 },
    { SW_RESET_Nf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_CRU_RESET_BCM53400_A0r_fields[] = {
    { IPROC_RESET_Nf, 1, 1, 0 },
    { SW_RESET_Nf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_CRU_RESET_BCM56450_A0r_fields[] = {
    { IPROC_RESET_Nf, 1, 1, 0 },
    { SW_RESET_Nf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_M0_IDM_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_CHIP_PLL_LOCK_CONTROLr_fields[] = {
    { PLL_LOCK_LOST_INTR_MASKf, 1, 0, 0 },
    { PLL_LOCK_LOST_RESET_MASKf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_CHIP_PLL_LOCK_CONTROL_BCM56450_A0r_fields[] = {
    { PLL_LOCK_LOST_INTR_MASKf, 1, 0, 0 },
    { PLL_LOCK_LOST_RESET_MASKf, 1, 1, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_CHIP_PLL_LOCK_STATUSr_fields[] = {
    { PLL_LOCK_LOSTf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_PCU_CHIP_PLL_LOCK_STATUS_BCM53400_A0r_fields[] = {
    { PLL_LOCK_LOSTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_CHIP_PLL_LOCK_STATUS_BCM56450_A0r_fields[] = {
    { PLL_LOCK_LOSTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_CRU_RESET_REASONr_fields[] = {
    { PCIE_SLAVE_RESETf, 1, 1, 0 },
    { PLL_LOCK_LOSTf, 1, 2, 0 },
    { WATCHDOG_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_PCU_CRU_RESET_REASON_BCM53400_A0r_fields[] = {
    { PCIE_SLAVE_RESETf, 1, 1, 0 },
    { PLL_LOCK_LOSTf, 1, 2, 0 },
    { WATCHDOG_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_CRU_RESET_REASON_BCM56450_A0r_fields[] = {
    { PCIE_SLAVE_RESETf, 1, 1, 0 },
    { PLL_LOCK_LOSTf, 1, 2, 0 },
    { WATCHDOG_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_DEBUG_BUS_SELr_fields[] = {
    { DEBUG_SELf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_DEBUG_BUS_SEL_BCM56450_A0r_fields[] = {
    { DEBUG_SELf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_IPROC_CONTROLr_fields[] = {
    { IHOST_PWRCTRLI_0f, 2, 2, SOCF_LE },
    { IHOST_PWRCTRLI_1f, 2, 0, SOCF_LE },
    { VCOBYPASSf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_PCU_IPROC_CONTROL_BCM53400_A0r_fields[] = {
    { IHOST_PWRCTRLI0f, 2, 2, SOCF_LE },
    { IHOST_PWRCTRLI1f, 2, 0, SOCF_LE },
    { VCOBYPASSf, 1, 4, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_IPROC_CONTROL_BCM56450_A0r_fields[] = {
    { IHOST_PWRCTRLI0f, 2, 2, SOCF_LE },
    { IHOST_PWRCTRLI1f, 2, 0, SOCF_LE },
    { VCOBYPASSf, 1, 4, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_IPROC_RESET_REASONr_fields[] = {
    { IPROC_SOFT_RESETf, 1, 1, 0 },
    { PCIE_SLAVE_RESETf, 1, 2, 0 },
    { WATCHDOG_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_PCU_IPROC_RESET_REASON_BCM53400_A0r_fields[] = {
    { IPROC_SOFT_RESETf, 1, 1, 0 },
    { PCIE_SLAVE_RESETf, 1, 2, 0 },
    { WATCHDOG_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_IPROC_RESET_REASON_BCM56450_A0r_fields[] = {
    { IPROC_SOFT_RESETf, 1, 1, 0 },
    { PCIE_SLAVE_RESETf, 1, 2, 0 },
    { WATCHDOG_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_IPROC_STATUSr_fields[] = {
    { CLKMON_OUTf, 1, 3, SOCF_RO|SOCF_SIG },
    { DBGNOPWRDWNf, 2, 1, SOCF_LE|SOCF_RO|SOCF_SIG },
    { OSC_OUTf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_PCU_IPROC_STATUS_BCM53400_A0r_fields[] = {
    { CLKMON_OUTf, 1, 3, SOCF_RO },
    { DBGNOPWRDWNf, 2, 1, SOCF_LE|SOCF_RO },
    { OSC_OUTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_IPROC_STATUS_BCM56450_A0r_fields[] = {
    { CLKMON_OUTf, 1, 3, SOCF_RO },
    { DBGNOPWRDWNf, 2, 1, SOCF_LE|SOCF_RO },
    { OSC_OUTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_IPROC_STRAPS_CAPTUREDr_fields[] = {
    { STRAP_BISR_BYPASS_AUTOLOADf, 1, 0, SOCF_RO|SOCF_SIG },
    { STRAP_BOOT_DEVf, 3, 9, SOCF_LE|SOCF_RO|SOCF_SIG },
    { STRAP_DDR_TYPEf, 1, 2, SOCF_RO|SOCF_SIG },
    { STRAP_NAND_PAGEf, 2, 3, SOCF_LE|SOCF_RO|SOCF_SIG },
    { STRAP_NAND_TYPEf, 4, 5, SOCF_LE|SOCF_RO|SOCF_SIG },
    { STRAP_PCIE_MODEf, 4, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { STRAP_USB_3_PCIE_SELf, 1, 1, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_PCU_IPROC_STRAPS_CAPTURED_BCM53400_A0r_fields[] = {
    { STRAP_BISR_BYPASS_AUTOLOADf, 1, 0, SOCF_RO },
    { STRAP_BOOT_DEVf, 3, 9, SOCF_LE|SOCF_RO },
    { STRAP_DDR_TYPEf, 1, 2, SOCF_RO },
    { STRAP_NAND_PAGEf, 2, 3, SOCF_LE|SOCF_RO },
    { STRAP_NAND_TYPEf, 4, 5, SOCF_LE|SOCF_RO },
    { STRAP_PCIE_MODEf, 4, 12, SOCF_LE|SOCF_RO },
    { STRAP_USB3_PCIE_SELf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_DMU_PCU_IPROC_STRAPS_CAPTURED_BCM56340_A0r_fields[] = {
    { STRAP_BISR_BYPASS_AUTOLOADf, 1, 0, SOCF_RO },
    { STRAP_BOOT_DEVf, 2, 9, SOCF_LE|SOCF_RO },
    { STRAP_DDR_TYPEf, 1, 2, SOCF_RO },
    { STRAP_NAND_PAGEf, 2, 3, SOCF_LE|SOCF_RO },
    { STRAP_NAND_TYPEf, 4, 5, SOCF_LE|SOCF_RO },
    { STRAP_PCIE_MODEf, 4, 11, SOCF_LE|SOCF_RO },
    { STRAP_USB3_PCIE_SELf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_IPROC_STRAPS_CAPTURED_BCM56450_A0r_fields[] = {
    { STRAP_BISR_BYPASS_AUTOLOADf, 1, 0, SOCF_RO },
    { STRAP_BOOT_DEVf, 3, 9, SOCF_LE|SOCF_RO },
    { STRAP_DDR_TYPEf, 1, 2, SOCF_RO },
    { STRAP_NAND_PAGEf, 2, 3, SOCF_LE|SOCF_RO },
    { STRAP_NAND_TYPEf, 4, 5, SOCF_LE|SOCF_RO },
    { STRAP_PCIE_MODEf, 4, 12, SOCF_LE|SOCF_RO },
    { STRAP_USB3_PCIE_SELf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr_fields[] = {
    { SOFTWARE_OVERRIDEf, 1, 31, 0 },
    { STRAP_BISR_BYPASS_AUTOLOADf, 1, 0, 0 },
    { STRAP_BOOT_DEVf, 3, 9, SOCF_LE },
    { STRAP_DDR_TYPEf, 1, 2, 0 },
    { STRAP_NAND_PAGEf, 2, 3, SOCF_LE },
    { STRAP_NAND_TYPEf, 4, 5, SOCF_LE },
    { STRAP_PCIE_MODEf, 4, 12, SOCF_LE },
    { STRAP_USB_3_PCIE_SELf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_PCU_IPROC_STRAPS_SW_OVERRIDE_BCM53400_A0r_fields[] = {
    { SOFTWARE_OVERRIDEf, 1, 31, 0 },
    { STRAP_BISR_BYPASS_AUTOLOADf, 1, 0, 0 },
    { STRAP_BOOT_DEVf, 3, 9, SOCF_LE },
    { STRAP_DDR_TYPEf, 1, 2, 0 },
    { STRAP_NAND_PAGEf, 2, 3, SOCF_LE },
    { STRAP_NAND_TYPEf, 4, 5, SOCF_LE },
    { STRAP_PCIE_MODEf, 4, 12, SOCF_LE },
    { STRAP_USB3_PCIE_SELf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_DMU_PCU_IPROC_STRAPS_SW_OVERRIDE_BCM56340_A0r_fields[] = {
    { SOFTWARE_OVERRIDEf, 1, 31, 0 },
    { STRAP_BISR_BYPASS_AUTOLOADf, 1, 0, 0 },
    { STRAP_BOOT_DEVf, 2, 9, SOCF_LE },
    { STRAP_DDR_TYPEf, 1, 2, 0 },
    { STRAP_NAND_PAGEf, 2, 3, SOCF_LE },
    { STRAP_NAND_TYPEf, 4, 5, SOCF_LE },
    { STRAP_PCIE_MODEf, 4, 11, SOCF_LE },
    { STRAP_USB3_PCIE_SELf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_IPROC_STRAPS_SW_OVERRIDE_BCM56450_A0r_fields[] = {
    { SOFTWARE_OVERRIDEf, 1, 31, 0 },
    { STRAP_BISR_BYPASS_AUTOLOADf, 1, 0, 0 },
    { STRAP_BOOT_DEVf, 3, 9, SOCF_LE },
    { STRAP_DDR_TYPEf, 1, 2, 0 },
    { STRAP_NAND_PAGEf, 2, 3, SOCF_LE },
    { STRAP_NAND_TYPEf, 4, 5, SOCF_LE },
    { STRAP_PCIE_MODEf, 4, 12, SOCF_LE },
    { STRAP_USB3_PCIE_SELf, 1, 1, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_OTP_CONFIGr_fields[] = {
    { OTP_CONFIGf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_PCU_OTP_CONFIG_BCM53400_A0r_fields[] = {
    { OTP_CONFIGf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_OTP_CONFIG_BCM56450_A0r_fields[] = {
    { OTP_CONFIGf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_OTP_SW_OVERRIDEr_fields[] = {
    { OTP_CONFIGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_OTP_SW_OVERRIDE_BCM56450_A0r_fields[] = {
    { OTP_CONFIGf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_OTP_SW_OVERRIDE_ENr_fields[] = {
    { OTP_SW_OVERRIDE_ENf, 1, 31, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_OTP_SW_OVERRIDE_EN_BCM56450_A0r_fields[] = {
    { OTP_SW_OVERRIDE_ENf, 1, 31, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_PCIE_SLAVE_RESET_MODEr_fields[] = {
    { RESET_MODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_PCIE_SLAVE_RESET_MODE_BCM56450_A0r_fields[] = {
    { RESET_MODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_POR_CONTROLr_fields[] = {
    { POR_OUT_DURATIONf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_POR_CONTROL_BCM56450_A0r_fields[] = {
    { POR_OUT_DURATIONf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0) || \
    defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_SOFT_RESETr_fields[] = {
    { SOFT_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DMU_PCU_SWITCH_RESET_REASONr_fields[] = {
    { CPS_RESETf, 1, 0, 0 },
    { SWITCH_SOFT_RESETf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DMU_PCU_SWITCH_RESET_REASON_BCM53400_A0r_fields[] = {
    { CPS_RESETf, 1, 0, 0 },
    { SWITCH_SOFT_RESETf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DMU_PCU_SWITCH_RESET_REASON_BCM56450_A0r_fields[] = {
    { CPS_RESETf, 1, 0, 0 },
    { SWITCH_SOFT_RESETf, 1, 1, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DMVOQ_WRED_CONFIGr_fields[] = {
    { CAP_AVERAGEf, 1, 4, 0 },
    { ECN_MARKING_ENf, 1, 15, 0 },
    { PARITYf, 1, 18, 0 },
    { PROFILE_INDEXf, 7, 8, SOCF_LE },
    { SPIDf, 2, 16, SOCF_LE },
    { TIME_DOMAIN_SELf, 2, 6, SOCF_LE },
    { WEIGHTf, 4, 0, SOCF_LE },
    { WRED_ENf, 1, 5, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_DNAT_DISCARDSr_fields[] = {
    { PACKET_COUNTERf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_DOS_CONTROLr_fields[] = {
    { BIG_ICMP_PKT_SIZEf, 10, 5, SOCF_LE },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 23, 0 },
    { ICMP_CHECK_ENABLEf, 1, 0, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { L4_PORT_CHECK_ENABLEf, 1, 2, 0 },
    { MIN_TCPHDR_SIZEf, 8, 15, SOCF_LE },
    { TCP_FLAGS_CHECK_ENABLEf, 1, 3, 0 },
    { TCP_FRAG_CHECK_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_DOS_CONTROL_2r_fields[] = {
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DOS_CONTROL_3r_fields[] = {
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE },
    { BIG_ICMP_PKT_SIZEf, 16, 16, SOCF_LE },
    { MIN_TCPHDR_SIZEf, 8, 32, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM53314_A0r_fields[] = {
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE },
    { BIG_ICMP_PKT_SIZEf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM53400_A0r_fields[] = {
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE },
    { ICMP_FRAG_PKTS_ENABLEf, 1, 24, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 23, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 22, 0 },
    { IPV6_MIN_FRAG_SIZE_ENABLEf, 1, 25, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 16, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 17, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 21, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 20, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 18, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 19, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM56150_A0r_fields[] = {
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE },
    { ICMP_FRAG_PKTS_ENABLEf, 1, 24, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 23, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 22, 0 },
    { IPV6_MIN_FRAG_SIZE_ENABLEf, 1, 25, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 16, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 17, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 21, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 20, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 18, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 19, 0 }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM56218_A0r_fields[] = {
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE },
    { ICMP_FRAG_PKTS_ENABLEf, 1, 24, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 23, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 22, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 16, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 17, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 21, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 20, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 18, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 19, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM56624_A0r_fields[] = {
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE },
    { ICMP_FRAG_PKTS_ENABLEf, 1, 24, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 23, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 22, 0 },
    { IPV6_MIN_FRAG_SIZE_ENABLEf, 1, 25, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 16, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 17, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 21, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 20, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 18, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 19, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DOS_CONTROL_2_BCM56640_A0r_fields[] = {
    { ICMP_FRAG_PKTS_ENABLEf, 1, 8, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 7, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 6, 0 },
    { IPV6_MIN_FRAG_SIZE_ENABLEf, 1, 9, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 0, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 1, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 5, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 4, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 2, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DOS_CONTROL_2_BCM56840_A0r_fields[] = {
    { ICMP_FRAG_PKTS_ENABLEf, 1, 8, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 7, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 6, 0 },
    { IPV6_MIN_FRAG_SIZE_ENABLEf, 1, 9, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 0, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 1, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 5, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 4, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 2, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DOS_CONTROL_3_BCM56640_A0r_fields[] = {
    { BIG_ICMPV6_PKT_SIZEf, 16, 0, SOCF_LE },
    { BIG_ICMP_PKT_SIZEf, 16, 16, SOCF_LE },
    { MIN_TCPHDR_SIZEf, 8, 32, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_DOS_CONTROL_BCM53314_A0r_fields[] = {
    { DROP_IF_SIP_EQUALS_DIPf, 1, 5, 0 },
    { ICMP_FRAG_PKTS_ENABLEf, 1, 16, 0 },
    { ICMP_V4_PING_SIZE_ENABLEf, 1, 15, 0 },
    { ICMP_V6_PING_SIZE_ENABLEf, 1, 14, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 3, 0 },
    { MIN_TCPHDR_SIZEf, 8, 17, SOCF_LE },
    { RESERVED0f, 1, 0, SOCF_RES },
    { RESERVED1f, 1, 1, SOCF_RES },
    { RESERVED2f, 1, 2, SOCF_RES },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 7, 0 },
    { TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf, 1, 8, 0 },
    { TCP_FLAGS_SYN_FIN_ENABLEf, 1, 9, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 6, 0 },
    { TCP_HDR_OFFSET_EQ1_ENABLEf, 1, 13, 0 },
    { TCP_HDR_PARTIAL_ENABLEf, 1, 12, 0 },
    { TCP_SPORT_EQ_DPORT_ENABLEf, 1, 10, 0 },
    { UDP_SPORT_EQ_DPORT_ENABLEf, 1, 11, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DOS_CONTROL_BCM53400_A0r_fields[] = {
    { BIG_ICMP_PKT_SIZEf, 16, 1, SOCF_LE },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 25, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 },
    { IP_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 26, 0 },
    { MIN_TCPHDR_SIZEf, 8, 17, SOCF_LE },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 28, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 27, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DOS_CONTROL_BCM56150_A0r_fields[] = {
    { BIG_ICMP_PKT_SIZEf, 16, 1, SOCF_LE },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 25, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 },
    { IP_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 26, 0 },
    { MIN_TCPHDR_SIZEf, 8, 17, SOCF_LE },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 28, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 27, 0 }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_DOS_CONTROL_BCM56218_A0r_fields[] = {
    { BIG_ICMP_PKT_SIZEf, 16, 5, SOCF_LE },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 29, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 3, 0 },
    { MIN_TCPHDR_SIZEf, 8, 21, SOCF_LE },
    { RESERVED0f, 1, 0, SOCF_RES },
    { RESERVED1f, 1, 1, SOCF_RES },
    { RESERVED2f, 1, 2, SOCF_RES },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 31, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 30, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_DOS_CONTROL_BCM56504_B0r_fields[] = {
    { BIG_ICMP_PKT_SIZEf, 16, 5, SOCF_LE },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 29, 0 },
    { ICMP_CHECK_ENABLEf, 1, 0, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { L4_PORT_CHECK_ENABLEf, 1, 2, 0 },
    { MIN_TCPHDR_SIZEf, 8, 21, SOCF_LE },
    { TCP_FLAGS_CHECK_ENABLEf, 1, 3, 0 },
    { TCP_FRAG_CHECK_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_DOS_CONTROL_BCM56514_A0r_fields[] = {
    { BIG_ICMP_PKT_SIZEf, 16, 1, SOCF_LE },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 25, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 26, 0 },
    { MIN_TCPHDR_SIZEf, 8, 17, SOCF_LE },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 28, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 27, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_DOS_CONTROL_BCM56624_A0r_fields[] = {
    { BIG_ICMP_PKT_SIZEf, 16, 1, SOCF_LE },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 25, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 },
    { IP_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 26, 0 },
    { MIN_TCPHDR_SIZEf, 8, 17, SOCF_LE },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 28, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 27, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DOS_CONTROL_BCM56640_A0r_fields[] = {
    { DROP_IF_SIP_EQUALS_DIPf, 1, 0, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { IP_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 1, 0 },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 3, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DOS_CONTROL_BCM56840_A0r_fields[] = {
    { DROP_IF_SIP_EQUALS_DIPf, 1, 0, 0 },
    { IPV4_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { IP_FIRST_FRAG_CHECK_ENABLEf, 1, 4, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 1, 0 },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 3, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 2, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DOS_CONTROL_BCM88732_A0r_fields[] = {
    { BIG_ICMP_PKT_SIZEf, 16, 1, SOCF_LE },
    { DROP_IF_SIP_EQUALS_DIPf, 1, 25, 0 },
    { IP_FIRST_FRAG_CHECK_ENABLEf, 1, 0, 0 },
    { MACSA_EQUALS_MACDA_DROPf, 1, 26, 0 },
    { MIN_TCPHDR_SIZEf, 8, 17, SOCF_LE },
    { TCP_FLAGS_CTRL0_SEQ0_ENABLEf, 1, 28, 0 },
    { TCP_FLAGS_SYN_FRAG_ENABLEf, 1, 27, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DPI_INDIRECTCOMMANDRDDATAr_fields[] = {
    { INDIRECTCOMMANDRDDATAf, 56, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DPI_INDIRECTCOMMANDWRDATAr_fields[] = {
    { INDIRECTCOMMANDWRDATAf, 56, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DPI_INIT_STATUSr_fields[] = {
    { READYf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DPI_INTERRUPTMASKREGISTERr_fields[] = {
    { DPIERRORINTMASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DPI_INTERRUPTREGISTERr_fields[] = {
    { DPIERRORINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DPI_SPAREREGISTER2r_fields[] = {
    { DPRCENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DQCQIDFILTERr_fields[] = {
    { DQCQDESTDEVFILTERf, 11, 12, SOCF_LE },
    { DQCQDESTDEVFILTERENf, 1, 30, 0 },
    { DQCQDESTPORTFILTERf, 8, 4, SOCF_LE },
    { DQCQDESTPORTFILTERENf, 1, 29, 0 },
    { DQCQIDFILTERf, 4, 0, SOCF_LE },
    { DQCQIDFILTERENf, 1, 28, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DQCQMAXOCCUPANCYHPr_fields[] = {
    { HPDQCQMAXOCCf, 13, 0, SOCF_LE },
    { HPDQCQMAXOCCIDf, 4, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DQCQMAXOCCUPANCYLPr_fields[] = {
    { LPDQCQMAXOCCf, 13, 0, SOCF_LE },
    { LPDQCQMAXOCCIDf, 4, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUEMULTICASTTHRESHOLD4_5r_fields[] = {
    { DPQMCTH4f, 12, 0, SOCF_LE },
    { DPQMCTH5f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESIZE0_1r_fields[] = {
    { DPQSIZE0f, 12, 0, SOCF_LE },
    { DPQSIZE1f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESIZE10_11r_fields[] = {
    { DPQSIZE10f, 12, 0, SOCF_LE },
    { DPQSIZE11f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESIZE12_13r_fields[] = {
    { DPQSIZE12f, 12, 0, SOCF_LE },
    { DPQSIZE13f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESIZE14_15r_fields[] = {
    { DPQSIZE14f, 12, 0, SOCF_LE },
    { DPQSIZE15f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESIZE2_3r_fields[] = {
    { DPQSIZE2f, 12, 0, SOCF_LE },
    { DPQSIZE3f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESIZE4_5r_fields[] = {
    { DPQSIZE4f, 12, 0, SOCF_LE },
    { DPQSIZE5f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESIZE6_7r_fields[] = {
    { DPQSIZE6f, 12, 0, SOCF_LE },
    { DPQSIZE7f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESIZE8_9r_fields[] = {
    { DPQSIZE8f, 12, 0, SOCF_LE },
    { DPQSIZE9f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS0_1r_fields[] = {
    { DPQSTART0f, 12, 0, SOCF_LE },
    { DPQSTART1f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS10_11r_fields[] = {
    { DPQSTART10f, 12, 0, SOCF_LE },
    { DPQSTART11f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS12_13r_fields[] = {
    { DPQSTART12f, 12, 0, SOCF_LE },
    { DPQSTART13f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS14_15r_fields[] = {
    { DPQSTART14f, 12, 0, SOCF_LE },
    { DPQSTART15f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS2_3r_fields[] = {
    { DPQSTART2f, 12, 0, SOCF_LE },
    { DPQSTART3f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS4_5r_fields[] = {
    { DPQSTART4f, 12, 0, SOCF_LE },
    { DPQSTART5f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS6_7r_fields[] = {
    { DPQSTART6f, 12, 0, SOCF_LE },
    { DPQSTART7f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS8_9r_fields[] = {
    { DPQSTART8f, 12, 0, SOCF_LE },
    { DPQSTART9f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUETHRESHOLD01r_fields[] = {
    { DPQTH0f, 12, 0, SOCF_LE },
    { DPQTH1f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUETHRESHOLD10_11r_fields[] = {
    { DPQTH10f, 12, 0, SOCF_LE },
    { DPQTH11f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUETHRESHOLD12_13r_fields[] = {
    { DPQTH12f, 12, 0, SOCF_LE },
    { DPQTH13f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUETHRESHOLD14_15r_fields[] = {
    { DPQTH14f, 12, 0, SOCF_LE },
    { DPQTH15f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUETHRESHOLD2_3r_fields[] = {
    { DPQTH2f, 12, 0, SOCF_LE },
    { DPQTH3f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUETHRESHOLD4_5r_fields[] = {
    { DPQTH4f, 12, 0, SOCF_LE },
    { DPQTH5f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUETHRESHOLD6_7r_fields[] = {
    { DPQTH6f, 12, 0, SOCF_LE },
    { DPQTH7f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMBUFFERPOINTERQUEUETHRESHOLD8_9r_fields[] = {
    { DPQTH8f, 12, 0, SOCF_LE },
    { DPQTH9f, 12, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMDYNREJECTPACKETCOUNTERSr_fields[] = {
    { RJCTDRAMDYNPKTCNTf, 15, 0, SOCF_LE },
    { RJCTDRAMDYNPKTCNTOVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMDYNSIZECNTr_fields[] = {
    { DRAMDYNSIZEf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMDYNSIZETHCFG0r_fields[] = {
    { DRAMDYNSIZERJCTCLRTH0f, 16, 16, SOCF_LE },
    { DRAMDYNSIZERJCTSETTH0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMDYNSIZETHCFG1r_fields[] = {
    { DRAMDYNSIZERJCTCLRTH1f, 16, 16, SOCF_LE },
    { DRAMDYNSIZERJCTSETTH1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMDYNSIZETHCFG2r_fields[] = {
    { DRAMDYNSIZERJCTCLRTH2f, 16, 16, SOCF_LE },
    { DRAMDYNSIZERJCTSETTH2f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMDYNSIZETHCFG3r_fields[] = {
    { DRAMDYNSIZERJCTCLRTH3f, 16, 16, SOCF_LE },
    { DRAMDYNSIZERJCTSETTH3f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAMPERIODICTRAININGr_fields[] = {
    { TRAININGPERIODf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRAM_COMPLIANCECONFIGURATIONREGISTERr_fields[] = {
    { ADDRTERMHALFf, 1, 12, 0 },
    { BURSTSIZEMODEf, 1, 4, 0 },
    { DDRRESETPOLARITYf, 1, 17, 0 },
    { DRAMTYPEf, 3, 8, SOCF_LE },
    { ENABLE8BANKSf, 1, 20, 0 },
    { GDDR3DUMMYWRITEf, 1, 13, 0 },
    { STATICODTENf, 1, 16, 0 },
    { WRLATENCYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_1r_fields[] = {
    { DD_RT_DLLf, 8, 15, SOCF_LE|SOCF_SIG },
    { DD_RT_RCf, 7, 23, SOCF_LE|SOCF_SIG },
    { DD_RT_RSTf, 15, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_2r_fields[] = {
    { DD_RT_RCDRf, 5, 12, SOCF_LE|SOCF_SIG },
    { DD_RT_RCDWf, 5, 20, SOCF_LE|SOCF_SIG },
    { DD_RT_RFCf, 8, 4, SOCF_LE|SOCF_SIG },
    { DD_RT_RRDf, 4, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_3r_fields[] = {
    { CNT_RASRDPRDf, 7, 0, SOCF_LE|SOCF_SIG },
    { CNT_RASWRPRDf, 7, 7, SOCF_LE|SOCF_SIG },
    { CNT_RDAPPRDf, 6, 14, SOCF_LE|SOCF_SIG },
    { CNT_WRAPPRDf, 6, 20, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_4r_fields[] = {
    { CNT_RDWRPRDf, 8, 24, SOCF_LE|SOCF_SIG },
    { CNT_WRRDPRDf, 5, 16, SOCF_LE|SOCF_SIG },
    { DD_RT_REFIf, 13, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_5r_fields[] = {
    { CNT_WR_DATA_ALERT_PRDf, 5, 25, SOCF_LE|SOCF_SIG },
    { DD_RT_32_AWf, 9, 7, SOCF_LE|SOCF_SIG },
    { DD_RT_FAWf, 7, 0, SOCF_LE|SOCF_SIG },
    { DD_RT_ZQCSf, 9, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_1_BCM88202_A0r_fields[] = {
    { DD_RT_DLLf, 8, 16, SOCF_LE|SOCF_SIG },
    { DD_RT_RCf, 8, 24, SOCF_LE|SOCF_SIG },
    { DD_RT_RSTf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_1_BCM88670_A0r_fields[] = {
    { DD_RT_DLLf, 8, 16, SOCF_LE },
    { DD_RT_RCf, 8, 24, SOCF_LE },
    { DD_RT_RSTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88202_A0r_fields[] = {
    { DD_RT_RCDRf, 6, 21, SOCF_LE|SOCF_SIG },
    { DD_RT_RCDWf, 6, 27, SOCF_LE|SOCF_SIG },
    { DD_RT_RFCf, 11, 10, SOCF_LE|SOCF_SIG },
    { DD_RT_RRD_DIFF_BGf, 5, 0, SOCF_LE|SOCF_SIG },
    { DD_RT_RRD_SAME_BGf, 5, 5, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields[] = {
    { DD_RT_RCDRf, 5, 12, SOCF_LE|SOCF_SIG },
    { DD_RT_RCDWf, 5, 20, SOCF_LE|SOCF_SIG },
    { DD_RT_RFCf, 8, 4, SOCF_LE|SOCF_SIG },
    { DD_RT_RFC_MSBf, 1, 25, SOCF_SIG },
    { DD_RT_RRDf, 4, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88670_A0r_fields[] = {
    { DD_RT_RCDRf, 6, 21, SOCF_LE },
    { DD_RT_RCDWf, 6, 27, SOCF_LE },
    { DD_RT_RFCf, 11, 10, SOCF_LE },
    { DD_RT_RRD_DIFF_BGf, 5, 0, SOCF_LE },
    { DD_RT_RRD_SAME_BGf, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_3_BCM88202_A0r_fields[] = {
    { CNT_RASRDPRDf, 7, 0, SOCF_LE|SOCF_SIG },
    { CNT_RASWRPRDf, 7, 7, SOCF_LE|SOCF_SIG },
    { CNT_RDAPPRDf, 7, 14, SOCF_LE|SOCF_SIG },
    { CNT_WRAPPRDf, 7, 21, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_3_BCM88670_A0r_fields[] = {
    { CNT_RASRDPRDf, 7, 0, SOCF_LE },
    { CNT_RASWRPRDf, 7, 7, SOCF_LE },
    { CNT_RDAPPRDf, 7, 14, SOCF_LE },
    { CNT_WRAPPRDf, 7, 21, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_4_BCM88202_A0r_fields[] = {
    { CNT_RD_WR_PRDf, 7, 25, SOCF_LE|SOCF_SIG },
    { CNT_WR_RD_DIFF_BG_PRDf, 6, 13, SOCF_LE|SOCF_SIG },
    { CNT_WR_RD_SAME_BG_PRDf, 6, 19, SOCF_LE|SOCF_SIG },
    { DD_RT_REFIf, 13, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_4_BCM88670_A0r_fields[] = {
    { CNT_RD_WR_PRDf, 7, 25, SOCF_LE },
    { CNT_WR_RD_DIFF_BG_PRDf, 6, 13, SOCF_LE },
    { CNT_WR_RD_SAME_BG_PRDf, 6, 19, SOCF_LE },
    { DD_RT_REFIf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_AC_OPERATING_CONDITIONS_5_BCM88670_A0r_fields[] = {
    { CNT_WR_DATA_ALERT_PRDf, 5, 25, SOCF_LE },
    { DD_RT_32_AWf, 9, 7, SOCF_LE },
    { DD_RT_FAWf, 7, 0, SOCF_LE },
    { DD_RT_ZQCSf, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_ADDR_BANK_MAPr_fields[] = {
    { ADDR_0_MAPf, 5, 20, SOCF_LE|SOCF_SIG },
    { ADDR_10_MAPf, 5, 70, SOCF_LE|SOCF_SIG },
    { ADDR_11_MAPf, 5, 75, SOCF_LE|SOCF_SIG },
    { ADDR_12_MAPf, 5, 80, SOCF_LE|SOCF_SIG },
    { ADDR_13_MAPf, 5, 85, SOCF_LE|SOCF_SIG },
    { ADDR_1_MAPf, 5, 25, SOCF_LE|SOCF_SIG },
    { ADDR_2_MAPf, 5, 30, SOCF_LE|SOCF_SIG },
    { ADDR_3_MAPf, 5, 35, SOCF_LE|SOCF_SIG },
    { ADDR_4_MAPf, 5, 40, SOCF_LE|SOCF_SIG },
    { ADDR_5_MAPf, 5, 45, SOCF_LE|SOCF_SIG },
    { ADDR_6_MAPf, 5, 50, SOCF_LE|SOCF_SIG },
    { ADDR_7_MAPf, 5, 55, SOCF_LE|SOCF_SIG },
    { ADDR_8_MAPf, 5, 60, SOCF_LE|SOCF_SIG },
    { ADDR_9_MAPf, 5, 65, SOCF_LE|SOCF_SIG },
    { ADDR_MAP_ENf, 1, 90, SOCF_SIG },
    { BANK_0_MAPf, 5, 0, SOCF_LE|SOCF_SIG },
    { BANK_1_MAPf, 5, 5, SOCF_LE|SOCF_SIG },
    { BANK_2_MAPf, 5, 10, SOCF_LE|SOCF_SIG },
    { BANK_3_MAPf, 5, 15, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_ADDR_BANK_MAP_BCM88670_A0r_fields[] = {
    { ADDR_0_MAPf, 5, 20, SOCF_LE },
    { ADDR_10_MAPf, 5, 70, SOCF_LE },
    { ADDR_11_MAPf, 5, 75, SOCF_LE },
    { ADDR_12_MAPf, 5, 80, SOCF_LE },
    { ADDR_13_MAPf, 5, 85, SOCF_LE },
    { ADDR_1_MAPf, 5, 25, SOCF_LE },
    { ADDR_2_MAPf, 5, 30, SOCF_LE },
    { ADDR_3_MAPf, 5, 35, SOCF_LE },
    { ADDR_4_MAPf, 5, 40, SOCF_LE },
    { ADDR_5_MAPf, 5, 45, SOCF_LE },
    { ADDR_6_MAPf, 5, 50, SOCF_LE },
    { ADDR_7_MAPf, 5, 55, SOCF_LE },
    { ADDR_8_MAPf, 5, 60, SOCF_LE },
    { ADDR_9_MAPf, 5, 65, SOCF_LE },
    { ADDR_MAP_ENf, 1, 90, 0 },
    { BANK_0_MAPf, 5, 0, SOCF_LE },
    { BANK_1_MAPf, 5, 5, SOCF_LE },
    { BANK_2_MAPf, 5, 10, SOCF_LE },
    { BANK_3_MAPf, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_ADDR_WITH_RD_CRCr_fields[] = {
    { ADDR_WITH_RD_CRCf, 27, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_ADDR_WITH_RD_CRC_BCM88670_A0r_fields[] = {
    { ADDR_WITH_RD_CRCf, 27, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_ADDR_WITH_WR_CRCr_fields[] = {
    { ADDR_WITH_WR_CRCf, 27, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_ADDR_WITH_WR_CRC_BCM88670_A0r_fields[] = {
    { ADDR_WITH_WR_CRCf, 27, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_ALIGN_ERR_INDICATIONr_fields[] = {
    { PHY_GDDR_5_DATA_ERROR_UI_0123f, 1, 2, SOCF_RO },
    { PHY_GDDR_5_EDC_ERROR_UI_0123f, 1, 3, SOCF_RO },
    { PHY_RD_DATA_ERR_UI_01f, 1, 0, SOCF_RO },
    { PHY_RD_DATA_ERR_UI_23f, 1, 1, SOCF_RO },
    { RD_DATA_FIFO_UI_0_BYTE_0_OVERFLOWf, 1, 12, SOCF_RO },
    { RD_DATA_FIFO_UI_0_BYTE_1_OVERFLOWf, 1, 13, SOCF_RO },
    { RD_DATA_FIFO_UI_0_BYTE_2_OVERFLOWf, 1, 14, SOCF_RO },
    { RD_DATA_FIFO_UI_0_BYTE_3_OVERFLOWf, 1, 15, SOCF_RO },
    { RD_DATA_FIFO_UI_1_BYTE_0_OVERFLOWf, 1, 16, SOCF_RO },
    { RD_DATA_FIFO_UI_1_BYTE_1_OVERFLOWf, 1, 17, SOCF_RO },
    { RD_DATA_FIFO_UI_1_BYTE_2_OVERFLOWf, 1, 18, SOCF_RO },
    { RD_DATA_FIFO_UI_1_BYTE_3_OVERFLOWf, 1, 19, SOCF_RO },
    { RD_DATA_FIFO_UI_2_BYTE_0_OVERFLOWf, 1, 20, SOCF_RO },
    { RD_DATA_FIFO_UI_2_BYTE_1_OVERFLOWf, 1, 21, SOCF_RO },
    { RD_DATA_FIFO_UI_2_BYTE_2_OVERFLOWf, 1, 22, SOCF_RO },
    { RD_DATA_FIFO_UI_2_BYTE_3_OVERFLOWf, 1, 23, SOCF_RO },
    { RD_DATA_FIFO_UI_3_BYTE_0_OVERFLOWf, 1, 24, SOCF_RO },
    { RD_DATA_FIFO_UI_3_BYTE_1_OVERFLOWf, 1, 25, SOCF_RO },
    { RD_DATA_FIFO_UI_3_BYTE_2_OVERFLOWf, 1, 26, SOCF_RO },
    { RD_DATA_FIFO_UI_3_BYTE_3_OVERFLOWf, 1, 27, SOCF_RO },
    { RD_EDC_FIFO_UI_01_BYTE_0_OVERFLOWf, 1, 4, SOCF_RO },
    { RD_EDC_FIFO_UI_01_BYTE_1_OVERFLOWf, 1, 5, SOCF_RO },
    { RD_EDC_FIFO_UI_01_BYTE_2_OVERFLOWf, 1, 6, SOCF_RO },
    { RD_EDC_FIFO_UI_01_BYTE_3_OVERFLOWf, 1, 7, SOCF_RO },
    { RD_EDC_FIFO_UI_23_BYTE_0_OVERFLOWf, 1, 8, SOCF_RO },
    { RD_EDC_FIFO_UI_23_BYTE_1_OVERFLOWf, 1, 9, SOCF_RO },
    { RD_EDC_FIFO_UI_23_BYTE_2_OVERFLOWf, 1, 10, SOCF_RO },
    { RD_EDC_FIFO_UI_23_BYTE_3_OVERFLOWf, 1, 11, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_ALIGN_ERR_INDICATION_BCM88670_A0r_fields[] = {
    { PHY_GDDR_5_DATA_ERROR_UI_0123f, 1, 2, SOCF_RO|SOCF_SIG },
    { PHY_GDDR_5_EDC_ERROR_UI_0123f, 1, 3, SOCF_RO|SOCF_SIG },
    { PHY_RD_DATA_ERR_UI_01f, 1, 0, SOCF_RO|SOCF_SIG },
    { PHY_RD_DATA_ERR_UI_23f, 1, 1, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_0_BYTE_0_OVERFLOWf, 1, 12, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_0_BYTE_1_OVERFLOWf, 1, 13, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_0_BYTE_2_OVERFLOWf, 1, 14, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_0_BYTE_3_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_1_BYTE_0_OVERFLOWf, 1, 16, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_1_BYTE_1_OVERFLOWf, 1, 17, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_1_BYTE_2_OVERFLOWf, 1, 18, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_1_BYTE_3_OVERFLOWf, 1, 19, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_2_BYTE_0_OVERFLOWf, 1, 20, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_2_BYTE_1_OVERFLOWf, 1, 21, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_2_BYTE_2_OVERFLOWf, 1, 22, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_2_BYTE_3_OVERFLOWf, 1, 23, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_3_BYTE_0_OVERFLOWf, 1, 24, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_3_BYTE_1_OVERFLOWf, 1, 25, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_3_BYTE_2_OVERFLOWf, 1, 26, SOCF_RO|SOCF_SIG },
    { RD_DATA_FIFO_UI_3_BYTE_3_OVERFLOWf, 1, 27, SOCF_RO|SOCF_SIG },
    { RD_EDC_FIFO_UI_01_BYTE_0_OVERFLOWf, 1, 4, SOCF_RO|SOCF_SIG },
    { RD_EDC_FIFO_UI_01_BYTE_1_OVERFLOWf, 1, 5, SOCF_RO|SOCF_SIG },
    { RD_EDC_FIFO_UI_01_BYTE_2_OVERFLOWf, 1, 6, SOCF_RO|SOCF_SIG },
    { RD_EDC_FIFO_UI_01_BYTE_3_OVERFLOWf, 1, 7, SOCF_RO|SOCF_SIG },
    { RD_EDC_FIFO_UI_23_BYTE_0_OVERFLOWf, 1, 8, SOCF_RO|SOCF_SIG },
    { RD_EDC_FIFO_UI_23_BYTE_1_OVERFLOWf, 1, 9, SOCF_RO|SOCF_SIG },
    { RD_EDC_FIFO_UI_23_BYTE_2_OVERFLOWf, 1, 10, SOCF_RO|SOCF_SIG },
    { RD_EDC_FIFO_UI_23_BYTE_3_OVERFLOWf, 1, 11, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_AUXS_MUXr_fields[] = {
    { AUX_0_MUXf, 4, 0, SOCF_LE|SOCF_SIG },
    { AUX_1_MUXf, 4, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_AUXS_MUX_BCM88670_A0r_fields[] = {
    { AUX_0_MUXf, 4, 0, SOCF_LE },
    { AUX_1_MUXf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_CONFIGURATIONSr_fields[] = {
    { ADDRESS_SHIFT_MODEf, 1, 22, SOCF_SIG },
    { BIST_ENf, 1, 25, SOCF_SIG },
    { CONS_ADDR_4_BANKSf, 1, 20, SOCF_SIG },
    { CONS_ADDR_8_BANKSf, 1, 21, SOCF_SIG },
    { DATA_ADDR_MODEf, 1, 24, SOCF_SIG },
    { DATA_SHIFT_MODEf, 1, 23, SOCF_SIG },
    { IND_WR_RD_ADDR_MODEf, 1, 19, SOCF_SIG },
    { PATTERN_BIT_MODEf, 1, 16, SOCF_SIG },
    { PRBS_MODEf, 1, 18, SOCF_SIG },
    { READ_WEIGHTf, 8, 8, SOCF_LE|SOCF_SIG },
    { TWO_ADDR_MODEf, 1, 17, SOCF_SIG },
    { WRITE_WEIGHTf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_CONFIGURATIONS_BCM88202_A0r_fields[] = {
    { ADDRESS_PRBS_MODEf, 1, 32, SOCF_SIG },
    { ADDRESS_SHIFT_MODEf, 1, 22, SOCF_SIG },
    { BG_INTERLEAVEf, 1, 19, SOCF_SIG },
    { BIST_ENf, 1, 33, SOCF_SIG },
    { DATA_ADDR_MODEf, 1, 24, SOCF_SIG },
    { DATA_SHIFT_MODEf, 1, 23, SOCF_SIG },
    { MPR_READOUT_MODEf, 1, 27, SOCF_SIG },
    { MPR_READOUT_MPR_LOCATIONf, 4, 28, SOCF_LE|SOCF_SIG },
    { MPR_STAGGER_INCREMENT_MODEf, 1, 26, SOCF_SIG },
    { MPR_STAGGER_MODEf, 1, 25, SOCF_SIG },
    { PATTERN_BIT_MODEf, 1, 16, SOCF_SIG },
    { PRBS_MODEf, 1, 18, SOCF_SIG },
    { READ_WEIGHTf, 8, 8, SOCF_LE|SOCF_SIG },
    { REPEAT_MODEf, 1, 21, SOCF_SIG },
    { SINGLE_BANK_TESTf, 1, 20, SOCF_SIG },
    { TWO_ADDR_MODEf, 1, 17, SOCF_SIG },
    { WRITE_WEIGHTf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_CONFIGURATIONS_BCM88670_A0r_fields[] = {
    { ADDRESS_PRBS_MODEf, 1, 32, 0 },
    { ADDRESS_SHIFT_MODEf, 1, 22, 0 },
    { BG_INTERLEAVEf, 1, 19, 0 },
    { BIST_ENf, 1, 33, 0 },
    { DATA_ADDR_MODEf, 1, 24, 0 },
    { DATA_SHIFT_MODEf, 1, 23, 0 },
    { MPR_READOUT_MODEf, 1, 27, 0 },
    { MPR_READOUT_MPR_LOCATIONf, 4, 28, SOCF_LE },
    { MPR_STAGGER_INCREMENT_MODEf, 1, 26, 0 },
    { MPR_STAGGER_MODEf, 1, 25, 0 },
    { PATTERN_BIT_MODEf, 1, 16, 0 },
    { PRBS_MODEf, 1, 18, 0 },
    { READ_WEIGHTf, 8, 8, SOCF_LE },
    { REPEAT_MODEf, 1, 21, 0 },
    { SINGLE_BANK_TESTf, 1, 20, 0 },
    { TWO_ADDR_MODEf, 1, 17, 0 },
    { WRITE_WEIGHTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_DBI_ERR_OCCUREDr_fields[] = {
    { BIST_DBI_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_DBI_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { BIST_DBI_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_EDC_ERR_OCCUREDr_fields[] = {
    { BIST_EDC_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_EDC_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { BIST_EDC_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_END_ADDRESSr_fields[] = {
    { BIST_END_ADDRESSf, 26, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_END_ADDRESS_BCM88202_A0r_fields[] = {
    { BIST_END_ADDRESSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_END_ADDRESS_BCM88670_A0r_fields[] = {
    { BIST_END_ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_ERROR_OCCURREDr_fields[] = {
    { ERR_OCCURREDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_ERROR_OCCURRED_BCM88670_A0r_fields[] = {
    { ERR_OCCURREDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_ERROR_COUNTERr_fields[] = {
    { FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_ERROR_COUNTER_BCM88670_A0r_fields[] = {
    { FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_0r_fields[] = {
    { BIST_FULL_MASK_0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_1r_fields[] = {
    { BIST_FULL_MASK_1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_2r_fields[] = {
    { BIST_FULL_MASK_2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_3r_fields[] = {
    { BIST_FULL_MASK_3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_4r_fields[] = {
    { BIST_FULL_MASK_4f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_5r_fields[] = {
    { BIST_FULL_MASK_5f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_6r_fields[] = {
    { BIST_FULL_MASK_6f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_7r_fields[] = {
    { BIST_FULL_MASK_7f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_0_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_1_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_2_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_3_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_4_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_5_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_6_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_FULL_MASK_WORD_7_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_GLOBAL_ERROR_COUNTERr_fields[] = {
    { GLOBAL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_GLOBAL_ERROR_COUNTER_BCM88670_A0r_fields[] = {
    { GLOBAL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_LAST_ADDR_ERRr_fields[] = {
    { BIST_LAST_ADDR_ERRf, 26, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_LAST_ADDR_ERR_BCM88202_A0r_fields[] = {
    { BIST_LAST_ADDR_ERRf, 27, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_LAST_ADDR_ERR_BCM88670_A0r_fields[] = {
    { BIST_LAST_ADDR_ERRf, 27, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_LAST_DATA_ERRr_fields[] = {
    { BIST_LAST_DATA_ERRf, 256, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_LAST_DATA_ERR_LSBr_fields[] = {
    { BIST_LAST_DATA_ERR_LSBf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_fields[] = {
    { BIST_LAST_DATA_ERR_LSBf, 128, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_LAST_DATA_ERR_MSBr_fields[] = {
    { BIST_LAST_DATA_ERR_MSBf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_fields[] = {
    { BIST_LAST_DATA_ERR_MSBf, 128, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_LAST_READ_DATA_LSBr_fields[] = {
    { BIST_LAST_READ_DATA_LSBf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_fields[] = {
    { BIST_LAST_READ_DATA_LSBf, 128, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_LAST_READ_DATA_MSBr_fields[] = {
    { BIST_LAST_READ_DATA_MSBf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_fields[] = {
    { BIST_LAST_READ_DATA_MSBf, 128, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_MPR_STAGGER_PATTERNSr_fields[] = {
    { BIST_MPR_STAGGER_PATTERN_0f, 8, 0, SOCF_LE|SOCF_SIG },
    { BIST_MPR_STAGGER_PATTERN_1f, 8, 8, SOCF_LE|SOCF_SIG },
    { BIST_MPR_STAGGER_PATTERN_2f, 8, 16, SOCF_LE|SOCF_SIG },
    { BIST_MPR_STAGGER_PATTERN_3f, 8, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_MPR_STAGGER_PATTERNS_BCM88670_A0r_fields[] = {
    { BIST_MPR_STAGGER_PATTERN_0f, 8, 0, SOCF_LE },
    { BIST_MPR_STAGGER_PATTERN_1f, 8, 8, SOCF_LE },
    { BIST_MPR_STAGGER_PATTERN_2f, 8, 16, SOCF_LE },
    { BIST_MPR_STAGGER_PATTERN_3f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_MPR_STAGGER_WEIGHTSr_fields[] = {
    { BIST_MPR_STAGGER_WEIGHT_0f, 8, 0, SOCF_LE|SOCF_SIG },
    { BIST_MPR_STAGGER_WEIGHT_1f, 8, 8, SOCF_LE|SOCF_SIG },
    { BIST_MPR_STAGGER_WEIGHT_2f, 8, 16, SOCF_LE|SOCF_SIG },
    { BIST_MPR_STAGGER_WEIGHT_3f, 8, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_MPR_STAGGER_WEIGHTS_BCM88670_A0r_fields[] = {
    { BIST_MPR_STAGGER_WEIGHT_0f, 8, 0, SOCF_LE },
    { BIST_MPR_STAGGER_WEIGHT_1f, 8, 8, SOCF_LE },
    { BIST_MPR_STAGGER_WEIGHT_2f, 8, 16, SOCF_LE },
    { BIST_MPR_STAGGER_WEIGHT_3f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_NUMBER_OF_ACTIONSr_fields[] = {
    { BIST_NUM_ACTIONSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_NUMBER_OF_ACTIONS_BCM88670_A0r_fields[] = {
    { BIST_NUM_ACTIONSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_REPETITIONr_fields[] = {
    { NUM_OF_REPEAT_0f, 8, 0, SOCF_LE|SOCF_SIG },
    { NUM_OF_REPEAT_1f, 8, 8, SOCF_LE|SOCF_SIG },
    { NUM_OF_REPEAT_2f, 8, 16, SOCF_LE|SOCF_SIG },
    { NUM_OF_REPEAT_3f, 8, 24, SOCF_LE|SOCF_SIG },
    { NUM_OF_REPEAT_4f, 8, 32, SOCF_LE|SOCF_SIG },
    { NUM_OF_REPEAT_5f, 8, 40, SOCF_LE|SOCF_SIG },
    { NUM_OF_REPEAT_6f, 8, 48, SOCF_LE|SOCF_SIG },
    { NUM_OF_REPEAT_7f, 8, 56, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_REPETITION_BCM88670_A0r_fields[] = {
    { NUM_OF_REPEAT_0f, 8, 0, SOCF_LE },
    { NUM_OF_REPEAT_1f, 8, 8, SOCF_LE },
    { NUM_OF_REPEAT_2f, 8, 16, SOCF_LE },
    { NUM_OF_REPEAT_3f, 8, 24, SOCF_LE },
    { NUM_OF_REPEAT_4f, 8, 32, SOCF_LE },
    { NUM_OF_REPEAT_5f, 8, 40, SOCF_LE },
    { NUM_OF_REPEAT_6f, 8, 48, SOCF_LE },
    { NUM_OF_REPEAT_7f, 8, 56, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_0r_fields[] = {
    { BIST_PATTERN_0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_1r_fields[] = {
    { BIST_PATTERN_1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_2r_fields[] = {
    { BIST_PATTERN_2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_3r_fields[] = {
    { BIST_PATTERN_3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_4r_fields[] = {
    { BIST_PATTERN_4f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_5r_fields[] = {
    { BIST_PATTERN_5f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_6r_fields[] = {
    { BIST_PATTERN_6f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_7r_fields[] = {
    { BIST_PATTERN_7f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_0_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_1_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_2_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_3_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_4_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_5_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_6_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PATTERN_WORD_7_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_PRBS_ADDR_SEEDr_fields[] = {
    { BIST_PRBS_ADDR_SEEDf, 27, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PRBS_ADDR_SEED_BCM88670_A0r_fields[] = {
    { BIST_PRBS_ADDR_SEEDf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_PRBS_DATA_SEED_LSBr_fields[] = {
    { BIST_PRBS_DATA_SEED_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_fields[] = {
    { BIST_PRBS_DATA_SEED_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_PRBS_DATA_SEED_MSBr_fields[] = {
    { BIST_PRBS_DATA_SEED_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_fields[] = {
    { BIST_PRBS_DATA_SEED_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_RATE_LIMITERr_fields[] = {
    { BIST_CMD_WAIT_PRDf, 9, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_RATE_LIMITER_BCM88670_A0r_fields[] = {
    { BIST_CMD_WAIT_PRDf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_1_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_1_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_1_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_1_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_1_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_1_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_2_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_2_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_2_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_2_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_2_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_2_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_3_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_3_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_3_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_3_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_3_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_3_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_4_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_4_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_4_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_4_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_4_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_4_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_5_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_5_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_5_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_5_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_5_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_5_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_6_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_6_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_6_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_6_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_6_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_6_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_7_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_7_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_7_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_7_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_7_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_7_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_SINGLE_BIT_MASKr_fields[] = {
    { BIST_SINGLE_MASKf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_SINGLE_BIT_MASK_BCM88670_A0r_fields[] = {
    { BIST_SINGLE_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields[] = {
    { SINGLE_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTER_BCM88670_A0r_fields[] = {
    { SINGLE_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_START_ADDRESSr_fields[] = {
    { BIST_START_ADDRESSf, 26, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_START_ADDRESS_BCM88202_A0r_fields[] = {
    { BIST_START_ADDRESSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_START_ADDRESS_BCM88670_A0r_fields[] = {
    { BIST_START_ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_BIST_STATUSESr_fields[] = {
    { BIST_FINISHEDf, 1, 0, SOCF_RO },
    { FIELD_16_16f, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_BIST_STATUSES_BCM88202_A0r_fields[] = {
    { BIST_FINISHEDf, 1, 0, SOCF_RO },
    { BIST_RD_ACT_CNTf, 31, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_BIST_STATUSES_BCM88670_A0r_fields[] = {
    { BIST_FINISHEDf, 1, 0, SOCF_RO|SOCF_SIG },
    { BIST_RD_ACT_CNTf, 31, 1, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_CALIBRATION_SEQUENCE_ADDRESSr_fields[] = {
    { CALIB_SEQ_ADDf, 26, 0, SOCF_LE|SOCF_SIG },
    { CALIB_SEQ_ADD_VALf, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_CALIBRATION_SEQUENCE_ADDRESS_BCM88202_A0r_fields[] = {
    { CALIB_SEQ_ADDf, 27, 0, SOCF_LE|SOCF_SIG },
    { CALIB_SEQ_ADD_VALf, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_CALIB_BIST_ERROR_OCCURREDr_fields[] = {
    { CALIB_BIST_ERR_OCCURREDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields[] = {
    { CALIB_BIST_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_CLAM_SHELLr_fields[] = {
    { CLAM_SHELL_MODEf, 1, 0, SOCF_SIG },
    { USE_CLAM_SHELL_DDR_0f, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_CLAM_SHELL_BCM88670_A0r_fields[] = {
    { CLAM_SHELL_MODEf, 1, 0, 0 },
    { USE_CLAM_SHELL_DDR_0f, 1, 1, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_CNT_BIST_DBI_ERR_GLOBALr_fields[] = {
    { CNT_BIST_DBI_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_CNT_BIST_DBI_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_BIST_DBI_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_CNT_BIST_EDC_ERR_GLOBALr_fields[] = {
    { CNT_BIST_EDC_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_CNT_BIST_EDC_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_BIST_EDC_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_CNT_GDDR_5_BIST_ADT_ERR_GLOBALr_fields[] = {
    { CNT_GDDR_5_BIST_ADT_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_GDDR_5_BIST_ADT_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_CNT_GDDR_5_BIST_DATA_ERR_GLOBALr_fields[] = {
    { CNT_GDDR_5_BIST_DATA_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_GDDR_5_BIST_DATA_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_CNT_GDDR_5_BIST_DBI_ERR_GLOBALr_fields[] = {
    { CNT_GDDR_5_BIST_DBI_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_GDDR_5_BIST_DBI_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_CNT_GDDR_5_BIST_EDC_ERR_GLOBALr_fields[] = {
    { CNT_GDDR_5_BIST_EDC_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_GDDR_5_BIST_EDC_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_CPU_COMMANDSr_fields[] = {
    { ADDRESSf, 14, 3, SOCF_LE|SOCF_SIG },
    { BANK_ADDRESSf, 3, 0, SOCF_LE|SOCF_SIG },
    { CAS_Nf, 1, 20, SOCF_SIG },
    { CKEf, 1, 24, SOCF_SIG },
    { CONST_VALf, 1, 27, SOCF_SIG },
    { CPU_CMD_VLDf, 1, 31, SOCF_SIG },
    { CS_Nf, 2, 22, SOCF_LE|SOCF_SIG },
    { ODTf, 1, 26, SOCF_SIG },
    { RAS_N_OR_REF_Nf, 1, 21, SOCF_SIG },
    { RESf, 1, 25, SOCF_SIG },
    { RESERVEDf, 2, 17, SOCF_LE|SOCF_SIG|SOCF_RES },
    { STOP_BAC_CMDSf, 1, 30, SOCF_SIG },
    { WE_Nf, 1, 19, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_CPU_COMMANDS_BCM88202_A0r_fields[] = {
    { ACT_N_ABI_Nf, 1, 26, SOCF_SIG },
    { ACT_N_ABI_N_ODDf, 1, 53, SOCF_SIG },
    { ADDRESSf, 14, 4, SOCF_LE|SOCF_SIG },
    { ADDRESS_ODDf, 14, 31, SOCF_LE|SOCF_SIG },
    { BANK_ADDRESSf, 4, 0, SOCF_LE|SOCF_SIG },
    { BANK_ADDRESS_ODDf, 4, 27, SOCF_LE|SOCF_SIG },
    { CAS_Nf, 1, 21, SOCF_SIG },
    { CAS_N_ODDf, 1, 48, SOCF_SIG },
    { CKEf, 1, 54, SOCF_SIG },
    { CMD_CONST_VALf, 1, 59, SOCF_SIG },
    { CONST_VALf, 1, 58, SOCF_SIG },
    { CPU_CMD_VLDf, 1, 61, SOCF_SIG },
    { CS_Nf, 2, 23, SOCF_LE|SOCF_SIG },
    { CS_N_ODDf, 2, 50, SOCF_LE|SOCF_SIG },
    { ODTf, 1, 56, SOCF_SIG },
    { ODT_ODDf, 1, 57, SOCF_SIG },
    { PARITYf, 1, 25, SOCF_SIG },
    { PARITY_ODDf, 1, 52, SOCF_SIG },
    { RAS_N_OR_REF_Nf, 1, 22, SOCF_SIG },
    { RAS_N_OR_REF_N_ODDf, 1, 49, SOCF_SIG },
    { RESf, 1, 55, SOCF_SIG },
    { STOP_BAC_CMDSf, 1, 60, SOCF_SIG },
    { WE_Nf, 1, 20, SOCF_SIG },
    { WE_N_ODDf, 1, 47, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_CPU_COMMANDS_BCM88670_A0r_fields[] = {
    { ACT_N_ABI_Nf, 1, 26, 0 },
    { ACT_N_ABI_N_ODDf, 1, 53, 0 },
    { ADDRESSf, 14, 4, SOCF_LE },
    { ADDRESS_ODDf, 14, 31, SOCF_LE },
    { BANK_ADDRESSf, 4, 0, SOCF_LE },
    { BANK_ADDRESS_ODDf, 4, 27, SOCF_LE },
    { CAS_Nf, 1, 21, 0 },
    { CAS_N_ODDf, 1, 48, 0 },
    { CKEf, 1, 54, 0 },
    { CMD_CONST_VALf, 1, 59, 0 },
    { CONST_VALf, 1, 58, 0 },
    { CPU_CMD_VLDf, 1, 61, 0 },
    { CS_Nf, 2, 23, SOCF_LE },
    { CS_N_ODDf, 2, 50, SOCF_LE },
    { ODTf, 1, 56, 0 },
    { ODT_ODDf, 1, 57, 0 },
    { PARITYf, 1, 25, SOCF_RO },
    { PARITY_ODDf, 1, 52, 0 },
    { RAS_N_OR_REF_Nf, 1, 22, 0 },
    { RAS_N_OR_REF_N_ODDf, 1, 49, 0 },
    { RESf, 1, 55, 0 },
    { STOP_BAC_CMDSf, 1, 60, 0 },
    { WE_Nf, 1, 20, 0 },
    { WE_N_ODDf, 1, 47, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DATA_LOCKr_fields[] = {
    { DATA_LOCK_TIMEOUTf, 1, 31, SOCF_RO },
    { DATA_LOCK_WRITE_ADDRf, 26, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DATA_LOCK_TIMEOUT_PRDr_fields[] = {
    { DATA_LOCK_TIMEOUT_PRDf, 12, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields[] = {
    { EXT_MODE_WR_3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DDR_CONTROLLER_TRIGGERSr_fields[] = {
    { DDR_CKE_DISf, 1, 3, SOCF_SIG },
    { DDR_INIT_DISf, 1, 2, SOCF_SIG },
    { DDR_RSTNf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DDR_EXTENDED_MODE_REGISTER_1r_fields[] = {
    { EXT_MODE_WR_1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DDR_EXTENDED_MODE_REGISTER_2r_fields[] = {
    { EMR_2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DDR_EXTENDED_MODE_REGISTER_3r_fields[] = {
    { EMR_3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DDR_MODE_REGISTER_1r_fields[] = {
    { MODE_REG_WR_1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DDR_MODE_REGISTER_2r_fields[] = {
    { MODE_REG_WR_2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_CTRLr_fields[] = {
    { PLL_CTRLf, 64, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_CTRL_BCM88670_A0r_fields[] = {
    { PLL_CTRLf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_FREQ_CTRLr_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE|SOCF_SIG },
    { MSC_CTRLf, 16, 16, SOCF_LE|SOCF_SIG|SOCF_RES },
    { NDIV_FRACf, 20, 32, SOCF_LE|SOCF_SIG },
    { NDIV_INTf, 10, 52, SOCF_LE|SOCF_SIG },
    { PDIVf, 4, 62, SOCF_LE|SOCF_SIG },
    { SSC_LIMITf, 22, 66, SOCF_LE|SOCF_SIG },
    { SSC_MODEf, 1, 88, SOCF_SIG },
    { SSC_STEPf, 16, 89, SOCF_LE|SOCF_SIG },
    { VCO_GAINf, 4, 105, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE },
    { MSC_CTRLf, 16, 16, SOCF_LE|SOCF_RES },
    { NDIV_FRACf, 20, 32, SOCF_LE },
    { NDIV_INTf, 10, 52, SOCF_LE },
    { PDIVf, 4, 62, SOCF_LE },
    { SSC_LIMITf, 22, 66, SOCF_LE },
    { SSC_MODEf, 1, 88, 0 },
    { SSC_STEPf, 16, 89, SOCF_LE },
    { VCO_GAINf, 4, 105, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_RCr_fields[] = {
    { CPf, 2, 1, SOCF_LE|SOCF_SIG },
    { CP_1f, 2, 3, SOCF_LE|SOCF_SIG },
    { CZf, 2, 5, SOCF_LE|SOCF_SIG },
    { ICPf, 6, 7, SOCF_LE|SOCF_SIG },
    { ISO_INf, 1, 0, SOCF_SIG },
    { RPf, 3, 13, SOCF_LE|SOCF_SIG },
    { RZf, 5, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_RC_BCM88670_A0r_fields[] = {
    { CPf, 2, 1, SOCF_LE },
    { CP_1f, 2, 3, SOCF_LE },
    { CZf, 2, 5, SOCF_LE },
    { ICPf, 6, 7, SOCF_LE },
    { ISO_INf, 1, 0, 0 },
    { RPf, 3, 13, SOCF_LE },
    { RZf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_RESETr_fields[] = {
    { IDDQ_ENABLEf, 1, 3, SOCF_SIG },
    { ILM_MODEf, 1, 4, SOCF_SIG },
    { PWR_ONf, 1, 0, SOCF_SIG },
    { PWR_ON_LDOf, 1, 1, SOCF_SIG },
    { RESETBf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_RESET_BCM88670_A0r_fields[] = {
    { IDDQ_ENABLEf, 1, 3, 0 },
    { ILM_MODEf, 1, 4, 0 },
    { PWR_ONf, 1, 0, 0 },
    { PWR_ON_LDOf, 1, 1, 0 },
    { RESETBf, 1, 2, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_STATUSr_fields[] = {
    { PLL_LOCKf, 1, 0, SOCF_RO },
    { PLL_POST_CTRL_RESETBf, 1, 13, SOCF_RO },
    { PLL_PWR_ON_LDOf, 1, 14, SOCF_RO },
    { PLL_STAT_OUTf, 12, 1, SOCF_LE|SOCF_RO },
    { POR_RSTBf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DDR_PHY_PLL_STATUS_BCM88670_A0r_fields[] = {
    { PLL_LOCKf, 1, 0, SOCF_RO|SOCF_SIG },
    { PLL_POST_CTRL_RESETBf, 1, 13, SOCF_RO|SOCF_SIG },
    { PLL_PWR_ON_LDOf, 1, 14, SOCF_RO|SOCF_SIG },
    { PLL_STAT_OUTf, 12, 1, SOCF_LE|SOCF_RO|SOCF_SIG },
    { POR_RSTBf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DDR_PHY_UPDATE_ENABLEr_fields[] = {
    { ENABLE_PHY_VDL_UPDATEf, 1, 31, SOCF_SIG },
    { WAIT_AFT_REFRESH_TO_DISABLE_UPDATE_PRDf, 11, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DPI_POWERr_fields[] = {
    { BYPASS_PLLf, 1, 5, SOCF_SIG },
    { CK_DISf, 1, 7, SOCF_SIG },
    { DRAM_CLK_PLL_LOCK_OVERRIDEf, 1, 9, SOCF_SIG },
    { EXT_RST_ENf, 1, 8, SOCF_SIG },
    { IDDQ_ENABLEf, 1, 6, SOCF_SIG },
    { IDLEf, 1, 0, SOCF_SIG },
    { PLL_PWRDNf, 1, 4, SOCF_SIG },
    { SFT_RESETNf, 1, 1, SOCF_SIG },
    { STANDBYf, 1, 2, SOCF_SIG },
    { STANDBY_EXIT_Lf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DPI_STATUSr_fields[] = {
    { PWRUP_RSBf, 1, 8, SOCF_RO },
    { PWRUP_WARM_STARTf, 1, 12, SOCF_RO },
    { READYf, 1, 0, SOCF_RO },
    { WIRE_DELAYf, 3, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DPI_STAT_CNTRLr_fields[] = {
    { AUX_IS_ADf, 3, 12, SOCF_LE|SOCF_SIG },
    { AUX_IS_CSf, 3, 8, SOCF_LE|SOCF_SIG },
    { AUX_IS_ODTf, 3, 4, SOCF_LE|SOCF_SIG },
    { FIELD_0_0f, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DPRC_ENABLERSr_fields[] = {
    { DDR_PHY_RSTNf, 1, 0, SOCF_SIG },
    { DPRC_ALIGN_SOFT_INITf, 1, 1, SOCF_SIG },
    { DPRC_PRC_SOFT_INITf, 1, 2, SOCF_SIG },
    { WRITE_FIFO_ENABLEf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DPRC_ENABLERS_BCM88670_A0r_fields[] = {
    { DDR_PHY_RSTNf, 1, 0, 0 },
    { DPRC_ALIGN_SOFT_INITf, 1, 1, 0 },
    { DPRC_PRC_SOFT_INITf, 1, 2, 0 },
    { WRITE_FIFO_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DQ_BYTE_0_MAPr_fields[] = {
    { DQ_0_BYTE_0_MAPf, 3, 0, SOCF_LE|SOCF_SIG },
    { DQ_1_BYTE_0_MAPf, 3, 3, SOCF_LE|SOCF_SIG },
    { DQ_2_BYTE_0_MAPf, 3, 6, SOCF_LE|SOCF_SIG },
    { DQ_3_BYTE_0_MAPf, 3, 9, SOCF_LE|SOCF_SIG },
    { DQ_4_BYTE_0_MAPf, 3, 12, SOCF_LE|SOCF_SIG },
    { DQ_5_BYTE_0_MAPf, 3, 15, SOCF_LE|SOCF_SIG },
    { DQ_6_BYTE_0_MAPf, 3, 18, SOCF_LE|SOCF_SIG },
    { DQ_7_BYTE_0_MAPf, 3, 21, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DQ_BYTE_0_MAP_BCM88670_A0r_fields[] = {
    { DQ_0_BYTE_0_MAPf, 3, 0, SOCF_LE },
    { DQ_1_BYTE_0_MAPf, 3, 3, SOCF_LE },
    { DQ_2_BYTE_0_MAPf, 3, 6, SOCF_LE },
    { DQ_3_BYTE_0_MAPf, 3, 9, SOCF_LE },
    { DQ_4_BYTE_0_MAPf, 3, 12, SOCF_LE },
    { DQ_5_BYTE_0_MAPf, 3, 15, SOCF_LE },
    { DQ_6_BYTE_0_MAPf, 3, 18, SOCF_LE },
    { DQ_7_BYTE_0_MAPf, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DQ_BYTE_1_MAPr_fields[] = {
    { DQ_0_BYTE_1_MAPf, 3, 0, SOCF_LE|SOCF_SIG },
    { DQ_1_BYTE_1_MAPf, 3, 3, SOCF_LE|SOCF_SIG },
    { DQ_2_BYTE_1_MAPf, 3, 6, SOCF_LE|SOCF_SIG },
    { DQ_3_BYTE_1_MAPf, 3, 9, SOCF_LE|SOCF_SIG },
    { DQ_4_BYTE_1_MAPf, 3, 12, SOCF_LE|SOCF_SIG },
    { DQ_5_BYTE_1_MAPf, 3, 15, SOCF_LE|SOCF_SIG },
    { DQ_6_BYTE_1_MAPf, 3, 18, SOCF_LE|SOCF_SIG },
    { DQ_7_BYTE_1_MAPf, 3, 21, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DQ_BYTE_1_MAP_BCM88670_A0r_fields[] = {
    { DQ_0_BYTE_1_MAPf, 3, 0, SOCF_LE },
    { DQ_1_BYTE_1_MAPf, 3, 3, SOCF_LE },
    { DQ_2_BYTE_1_MAPf, 3, 6, SOCF_LE },
    { DQ_3_BYTE_1_MAPf, 3, 9, SOCF_LE },
    { DQ_4_BYTE_1_MAPf, 3, 12, SOCF_LE },
    { DQ_5_BYTE_1_MAPf, 3, 15, SOCF_LE },
    { DQ_6_BYTE_1_MAPf, 3, 18, SOCF_LE },
    { DQ_7_BYTE_1_MAPf, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DQ_BYTE_2_MAPr_fields[] = {
    { DQ_0_BYTE_2_MAPf, 3, 0, SOCF_LE|SOCF_SIG },
    { DQ_1_BYTE_2_MAPf, 3, 3, SOCF_LE|SOCF_SIG },
    { DQ_2_BYTE_2_MAPf, 3, 6, SOCF_LE|SOCF_SIG },
    { DQ_3_BYTE_2_MAPf, 3, 9, SOCF_LE|SOCF_SIG },
    { DQ_4_BYTE_2_MAPf, 3, 12, SOCF_LE|SOCF_SIG },
    { DQ_5_BYTE_2_MAPf, 3, 15, SOCF_LE|SOCF_SIG },
    { DQ_6_BYTE_2_MAPf, 3, 18, SOCF_LE|SOCF_SIG },
    { DQ_7_BYTE_2_MAPf, 3, 21, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DQ_BYTE_2_MAP_BCM88670_A0r_fields[] = {
    { DQ_0_BYTE_2_MAPf, 3, 0, SOCF_LE },
    { DQ_1_BYTE_2_MAPf, 3, 3, SOCF_LE },
    { DQ_2_BYTE_2_MAPf, 3, 6, SOCF_LE },
    { DQ_3_BYTE_2_MAPf, 3, 9, SOCF_LE },
    { DQ_4_BYTE_2_MAPf, 3, 12, SOCF_LE },
    { DQ_5_BYTE_2_MAPf, 3, 15, SOCF_LE },
    { DQ_6_BYTE_2_MAPf, 3, 18, SOCF_LE },
    { DQ_7_BYTE_2_MAPf, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DQ_BYTE_3_MAPr_fields[] = {
    { DQ_0_BYTE_3_MAPf, 3, 0, SOCF_LE|SOCF_SIG },
    { DQ_1_BYTE_3_MAPf, 3, 3, SOCF_LE|SOCF_SIG },
    { DQ_2_BYTE_3_MAPf, 3, 6, SOCF_LE|SOCF_SIG },
    { DQ_3_BYTE_3_MAPf, 3, 9, SOCF_LE|SOCF_SIG },
    { DQ_4_BYTE_3_MAPf, 3, 12, SOCF_LE|SOCF_SIG },
    { DQ_5_BYTE_3_MAPf, 3, 15, SOCF_LE|SOCF_SIG },
    { DQ_6_BYTE_3_MAPf, 3, 18, SOCF_LE|SOCF_SIG },
    { DQ_7_BYTE_3_MAPf, 3, 21, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DQ_BYTE_3_MAP_BCM88670_A0r_fields[] = {
    { DQ_0_BYTE_3_MAPf, 3, 0, SOCF_LE },
    { DQ_1_BYTE_3_MAPf, 3, 3, SOCF_LE },
    { DQ_2_BYTE_3_MAPf, 3, 6, SOCF_LE },
    { DQ_3_BYTE_3_MAPf, 3, 9, SOCF_LE },
    { DQ_4_BYTE_3_MAPf, 3, 12, SOCF_LE },
    { DQ_5_BYTE_3_MAPf, 3, 15, SOCF_LE },
    { DQ_6_BYTE_3_MAPf, 3, 18, SOCF_LE },
    { DQ_7_BYTE_3_MAPf, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields[] = {
    { BURST_SIZE_MODEf, 1, 4, SOCF_SIG },
    { DDR_RESET_POLARITYf, 1, 17, SOCF_SIG },
    { DRAM_TYPEf, 3, 8, SOCF_LE|SOCF_SIG },
    { ENABLE_8_BANKSf, 1, 20, SOCF_SIG },
    { ITEM_12_12f, 1, 12, SOCF_SIG },
    { ITEM_13_13f, 1, 13, SOCF_SIG },
    { ITEM_18_18f, 1, 18, SOCF_SIG },
    { STATIC_ODT_ENf, 1, 16, SOCF_SIG },
    { WR_LATENCYf, 4, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTER_BCM88202_A0r_fields[] = {
    { BANK_GROUP_TOPOf, 2, 14, SOCF_LE|SOCF_SIG },
    { BURST_CHOP_ENf, 1, 5, SOCF_SIG },
    { BURST_CHOP_RELAX_TIMING_ENf, 1, 6, SOCF_SIG },
    { DEFAULT_ADDR_VALf, 1, 38, SOCF_SIG },
    { DEFAULT_DBI_VALf, 1, 37, SOCF_SIG },
    { DEFAULT_DQS_VALf, 1, 35, SOCF_SIG },
    { DEFAULT_DQ_VALf, 1, 36, SOCF_SIG },
    { DEFAULT_GDDR_5_UNUSED_ADDR_VALf, 1, 39, SOCF_SIG },
    { DIS_DRAM_WCKf, 1, 19, SOCF_SIG },
    { DQS_OEB_VALf, 4, 26, SOCF_LE|SOCF_SIG },
    { DRAM_TYPEf, 3, 8, SOCF_LE|SOCF_SIG },
    { DRC_IN_HALF_DRAM_CMD_FREQ_MODEf, 1, 16, SOCF_SIG },
    { FORCE_ADDR_OEBf, 1, 20, SOCF_SIG },
    { FORCE_DQS_VALf, 4, 31, SOCF_LE|SOCF_SIG },
    { FORCE_DQ_OEBf, 1, 21, SOCF_SIG },
    { FORCE_DQ_VALf, 1, 30, SOCF_SIG },
    { GEAR_DOWN_MODEf, 1, 18, SOCF_SIG },
    { OVERRIDE_DQS_OEBf, 4, 22, SOCF_LE|SOCF_SIG },
    { UI_2_FSM_ENf, 1, 17, SOCF_SIG },
    { WR_LATENCYf, 5, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTER_BCM88670_A0r_fields[] = {
    { BANK_GROUP_TOPOf, 2, 14, SOCF_LE },
    { BURST_CHOP_ENf, 1, 5, 0 },
    { BURST_CHOP_RELAX_TIMING_ENf, 1, 6, 0 },
    { DEFAULT_ADDR_VALf, 1, 38, 0 },
    { DEFAULT_DBI_VALf, 1, 37, 0 },
    { DEFAULT_DQS_VALf, 1, 35, 0 },
    { DEFAULT_DQ_VALf, 1, 36, 0 },
    { DEFAULT_GDDR_5_UNUSED_ADDR_VALf, 1, 39, 0 },
    { DIS_DRAM_WCKf, 1, 19, 0 },
    { DQS_OEB_VALf, 4, 26, SOCF_LE },
    { DRAM_TYPEf, 3, 8, SOCF_LE },
    { DRC_IN_HALF_DRAM_CMD_FREQ_MODEf, 1, 16, 0 },
    { FORCE_ADDR_OEBf, 1, 20, 0 },
    { FORCE_DQS_VALf, 4, 31, SOCF_LE },
    { FORCE_DQ_OEBf, 1, 21, 0 },
    { FORCE_DQ_VALf, 1, 30, 0 },
    { GEAR_DOWN_MODEf, 1, 18, 0 },
    { OVERRIDE_DQS_OEBf, 4, 22, SOCF_LE },
    { UI_2_FSM_ENf, 1, 17, 0 },
    { WR_LATENCYf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_ERROR_DETECTr_fields[] = {
    { CQF_WE_CONTENTIONf, 1, 31, SOCF_RO },
    { RD_CRC_CNTf, 12, 12, SOCF_LE|SOCF_RO },
    { RD_CRC_DURING_RD_RETRANSMITf, 1, 26, SOCF_RO },
    { RD_CRC_DURING_WR_RETRANSMITf, 1, 27, SOCF_RO },
    { RD_CRC_ERR_NOT_RETRANSMITEDf, 1, 28, SOCF_RO },
    { RESERVEDf, 1, 30, SOCF_RO|SOCF_RES },
    { WR_CRC_CNTf, 12, 0, SOCF_LE|SOCF_RO },
    { WR_CRC_DURING_RD_RETRANSMITf, 1, 25, SOCF_RO },
    { WR_CRC_DURING_WR_RETRANSMITf, 1, 24, SOCF_RO },
    { WR_CRC_ERR_NOT_RETRANSMITEDf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_ERROR_DETECT_BCM88670_A0r_fields[] = {
    { CQF_WE_CONTENTIONf, 1, 31, SOCF_RO|SOCF_SIG },
    { RD_CRC_CNTf, 12, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RD_CRC_DURING_RD_RETRANSMITf, 1, 26, SOCF_RO|SOCF_SIG },
    { RD_CRC_DURING_WR_RETRANSMITf, 1, 27, SOCF_RO|SOCF_SIG },
    { RD_CRC_ERR_NOT_RETRANSMITEDf, 1, 28, SOCF_RO|SOCF_SIG },
    { RESERVEDf, 1, 30, SOCF_RO|SOCF_SIG|SOCF_RES },
    { WR_CRC_CNTf, 12, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { WR_CRC_DURING_RD_RETRANSMITf, 1, 25, SOCF_RO|SOCF_SIG },
    { WR_CRC_DURING_WR_RETRANSMITf, 1, 24, SOCF_RO|SOCF_SIG },
    { WR_CRC_ERR_NOT_RETRANSMITEDf, 1, 29, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_ERROR_INNITATEr_fields[] = {
    { CORRUPT_DATA_BITSf, 1, 5, SOCF_SIG },
    { INITATE_DRAM_PARITY_ERRf, 1, 8, SOCF_SIG },
    { INITATE_DRAM_READ_CRCf, 1, 4, SOCF_SIG },
    { INITATE_DRAM_WRITE_CRCf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_ERROR_INNITATE_BCM88670_A0r_fields[] = {
    { CORRUPT_DATA_BITSf, 1, 5, 0 },
    { INITATE_DRAM_PARITY_ERRf, 1, 8, SOCF_SIG },
    { INITATE_DRAM_READ_CRCf, 1, 4, SOCF_SIG },
    { INITATE_DRAM_WRITE_CRCf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_ERROR_RECOVERYr_fields[] = {
    { CONS_RD_RETRANSMIT_CYCLES_TRESHOLDf, 6, 8, SOCF_LE },
    { CONS_WR_RETRANSMIT_CYCLES_TRESHOLDf, 6, 2, SOCF_LE },
    { RETRANSMIT_AFT_RD_CRC_ERR_DLY_PRDf, 3, 17, SOCF_LE },
    { RETRANSMIT_AFT_WR_CRC_ERR_DLY_PRDf, 3, 14, SOCF_LE },
    { RETRANSMIT_UPPON_RD_CRC_ERRf, 1, 1, SOCF_SIG },
    { RETRANSMIT_UPPON_WR_CRC_ERRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_ERROR_RECOVERY_BCM88670_A0r_fields[] = {
    { CONS_RD_RETRANSMIT_CYCLES_TRESHOLDf, 6, 8, SOCF_LE },
    { CONS_WR_RETRANSMIT_CYCLES_TRESHOLDf, 6, 2, SOCF_LE },
    { RETRANSMIT_AFT_RD_CRC_ERR_DLY_PRDf, 3, 17, SOCF_LE },
    { RETRANSMIT_AFT_WR_CRC_ERR_DLY_PRDf, 3, 14, SOCF_LE },
    { RETRANSMIT_UPPON_RD_CRC_ERRf, 1, 1, 0 },
    { RETRANSMIT_UPPON_WR_CRC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DRAM_INIT_FINISHEDr_fields[] = {
    { DRAM_INIT_FINISHEDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_INIT_FINISHED_BCM88670_A0r_fields[] = {
    { DRAM_INIT_FINISHEDf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_0r_fields[] = {
    { DRAM_MR_0f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_1r_fields[] = {
    { DRAM_MR_1f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_2r_fields[] = {
    { DRAM_MR_2f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_3r_fields[] = {
    { DRAM_MR_3f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_4r_fields[] = {
    { DRAM_MR_4f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_5r_fields[] = {
    { DRAM_MR_5f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_6r_fields[] = {
    { DRAM_MR_6f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_7r_fields[] = {
    { DRAM_MR_7f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_8r_fields[] = {
    { DRAM_MR_8f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_12r_fields[] = {
    { DRAM_MR_12f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_14r_fields[] = {
    { DRAM_MR_14f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_MR_15r_fields[] = {
    { DRAM_MR_15f, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_0_BCM88670_A0r_fields[] = {
    { DRAM_MR_0f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_12_BCM88670_A0r_fields[] = {
    { DRAM_MR_12f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_14_BCM88670_A0r_fields[] = {
    { DRAM_MR_14f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_15_BCM88670_A0r_fields[] = {
    { DRAM_MR_15f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_1_BCM88670_A0r_fields[] = {
    { DRAM_MR_1f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_2_BCM88670_A0r_fields[] = {
    { DRAM_MR_2f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_3_BCM88670_A0r_fields[] = {
    { DRAM_MR_3f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_4_BCM88670_A0r_fields[] = {
    { DRAM_MR_4f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_5_BCM88670_A0r_fields[] = {
    { DRAM_MR_5f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_6_BCM88670_A0r_fields[] = {
    { DRAM_MR_6f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_7_BCM88670_A0r_fields[] = {
    { DRAM_MR_7f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_MR_8_BCM88670_A0r_fields[] = {
    { DRAM_MR_8f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DRAM_SETr_fields[] = {
    { AD_WIDTHf, 2, 6, SOCF_LE|SOCF_SIG },
    { BUS_16f, 1, 5, SOCF_SIG },
    { BUS_8f, 1, 4, SOCF_SIG },
    { CHIP_SIZEf, 2, 1, SOCF_LE|SOCF_SIG },
    { CHIP_WIDTHf, 1, 3, SOCF_SIG },
    { DDR_3_TYPEf, 1, 0, SOCF_SIG },
    { DDR_MHZf, 12, 16, SOCF_LE|SOCF_SIG },
    { DUAL_RANKf, 1, 31, SOCF_SIG },
    { JEDECf, 5, 8, SOCF_LE|SOCF_SIG },
    { VOLTSf, 2, 13, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DRAM_SPECIAL_FEATURESr_fields[] = {
    { ABIf, 1, 4, SOCF_SIG },
    { ADDR_OEB_POST_CYCLEf, 2, 36, SOCF_LE|SOCF_SIG },
    { ADDR_OEB_POST_VALUEf, 1, 38, SOCF_SIG },
    { ADDR_OEB_PRE_CYCLEf, 2, 33, SOCF_LE|SOCF_SIG },
    { ADDR_OEB_PRE_VALUEf, 1, 35, SOCF_SIG },
    { ALERT_N_PW_PARITTY_THf, 5, 39, SOCF_LE|SOCF_SIG },
    { COMMAND_PARITY_LATTENCYf, 3, 5, SOCF_LE|SOCF_SIG },
    { DQS_OEB_POST_CYCLEf, 2, 30, SOCF_LE|SOCF_SIG },
    { DQS_OEB_POST_VALUEf, 1, 32, SOCF_SIG },
    { DQS_OEB_PRE_CYCLEf, 2, 27, SOCF_LE|SOCF_SIG },
    { DQS_OEB_PRE_VALUEf, 1, 29, SOCF_SIG },
    { DQS_PREAMBLE_1_CKf, 1, 20, SOCF_SIG },
    { DQ_OEB_POST_CYCLEf, 2, 24, SOCF_LE|SOCF_SIG },
    { DQ_OEB_POST_VALUEf, 1, 26, SOCF_SIG },
    { DQ_OEB_PRE_CYCLEf, 2, 21, SOCF_LE|SOCF_SIG },
    { DQ_OEB_PRE_VALUEf, 1, 23, SOCF_SIG },
    { EDC_RD_LATTENCYf, 6, 14, SOCF_LE|SOCF_SIG },
    { EDC_WR_LATTENCYf, 6, 8, SOCF_LE|SOCF_SIG },
    { READ_CRCf, 1, 1, SOCF_SIG },
    { READ_DBIf, 1, 3, SOCF_SIG },
    { WRITE_CRCf, 1, 0, SOCF_SIG },
    { WRITE_DBIf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DRAM_SPECIAL_FEATURES_BCM88670_A0r_fields[] = {
    { ABIf, 1, 4, 0 },
    { ADDR_OEB_POST_CYCLEf, 2, 36, SOCF_LE },
    { ADDR_OEB_POST_VALUEf, 1, 38, 0 },
    { ADDR_OEB_PRE_CYCLEf, 2, 33, SOCF_LE },
    { ADDR_OEB_PRE_VALUEf, 1, 35, 0 },
    { ALERT_N_PW_PARITTY_THf, 5, 39, SOCF_LE },
    { COMMAND_PARITY_LATTENCYf, 3, 5, SOCF_LE },
    { DQS_OEB_POST_CYCLEf, 2, 30, SOCF_LE },
    { DQS_OEB_POST_VALUEf, 1, 32, 0 },
    { DQS_OEB_PRE_CYCLEf, 2, 27, SOCF_LE },
    { DQS_OEB_PRE_VALUEf, 1, 29, 0 },
    { DQS_PREAMBLE_1_CKf, 1, 20, 0 },
    { DQ_OEB_POST_CYCLEf, 2, 24, SOCF_LE },
    { DQ_OEB_POST_VALUEf, 1, 26, 0 },
    { DQ_OEB_PRE_CYCLEf, 2, 21, SOCF_LE },
    { DQ_OEB_PRE_VALUEf, 1, 23, 0 },
    { EDC_RD_LATTENCYf, 6, 14, SOCF_LE },
    { EDC_WR_LATTENCYf, 6, 8, SOCF_LE },
    { READ_CRCf, 1, 1, 0 },
    { READ_DBIf, 1, 3, 0 },
    { WRITE_CRCf, 1, 0, 0 },
    { WRITE_DBIf, 1, 2, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_DRAM_TIME_PARAMSr_fields[] = {
    { ALf, 3, 24, SOCF_LE|SOCF_SIG },
    { CLf, 5, 0, SOCF_LE|SOCF_SIG },
    { CWLf, 5, 8, SOCF_LE|SOCF_SIG },
    { WRf, 5, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_DWF_WATERMARKr_fields[] = {
    { DWF_WATERMARKf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_DWF_WATERMARK_BCM88670_A0r_fields[] = {
    { DWF_WATERMARKf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_ECC_ERR_1B_INITIATEr_fields[] = {
    { ECC_ERR_1B_INITIATEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_ECC_ERR_1B_MONITOR_MEM_MASKr_fields[] = {
    { ECC_ERR_1B_MONITOR_MEM_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_ECC_ERR_2B_INITIATEr_fields[] = {
    { ECC_ERR_2B_INITIATEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_ECC_ERR_2B_MONITOR_MEM_MASKr_fields[] = {
    { ECC_ERR_2B_MONITOR_MEM_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0)
soc_field_info_t soc_DRCA_ECC_INTERRUPT_REGISTER_MASKr_fields[] = {
    { PARITY_ERR_INT_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_ECC_INTERRUPT_REGISTER_TESTr_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_EVENT_TRIGGER_ON_PARITY_PAD_CONFIGr_fields[] = {
    { DRC_IDLE_PRDf, 10, 5, SOCF_LE|SOCF_SIG },
    { EVENT_TRIGGER_ON_PARITY_PAD_ENf, 1, 15, SOCF_SIG },
    { EVENT_TRIGGER_ON_PARITY_PAD_OP_CODEf, 5, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG_BCM88670_A0r_fields[] = {
    { DRC_IDLE_PRDf, 10, 5, SOCF_LE },
    { EVENT_TRIGGER_ON_PARITY_PAD_ENf, 1, 15, 0 },
    { EVENT_TRIGGER_ON_PARITY_PAD_OP_CODEf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_EXTENDED_MODE_WR_2_REGISTERr_fields[] = {
    { EXT_MODE_WR_2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_EXT_PHY_CTRL_STATUSr_fields[] = {
    { EXT_2_PHY_IDDQf, 1, 1, 0 },
    { EXT_2_PHY_ILM_MODEf, 1, 2, 0 },
    { EXT_2_PHY_PLL_CFGf, 199, 3, SOCF_LE },
    { USE_EXTERNAL_CONTROLLERf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_EXT_PHY_CTRL_STATUS_BCM88670_A0r_fields[] = {
    { EXT_2_PHY_IDDQf, 1, 1, SOCF_RO|SOCF_SIG },
    { EXT_2_PHY_ILM_MODEf, 1, 2, SOCF_RO|SOCF_SIG },
    { EXT_2_PHY_PLL_CFGf, 199, 3, SOCF_LE|SOCF_RO|SOCF_SIG },
    { USE_EXTERNAL_CONTROLLERf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE|SOCF_SIG },
    { ADDR_1f, 5, 5, SOCF_LE|SOCF_SIG },
    { ADDR_10f, 5, 50, SOCF_LE|SOCF_SIG },
    { ADDR_11f, 5, 55, SOCF_LE|SOCF_SIG },
    { ADDR_12f, 2, 60, SOCF_LE|SOCF_SIG },
    { ADDR_13f, 2, 62, SOCF_LE|SOCF_SIG },
    { ADDR_14f, 2, 64, SOCF_LE|SOCF_SIG },
    { ADDR_15f, 2, 66, SOCF_LE|SOCF_SIG },
    { ADDR_2f, 5, 10, SOCF_LE|SOCF_SIG },
    { ADDR_3f, 5, 15, SOCF_LE|SOCF_SIG },
    { ADDR_4f, 5, 20, SOCF_LE|SOCF_SIG },
    { ADDR_5f, 5, 25, SOCF_LE|SOCF_SIG },
    { ADDR_6f, 5, 30, SOCF_LE|SOCF_SIG },
    { ADDR_7f, 5, 35, SOCF_LE|SOCF_SIG },
    { ADDR_8f, 5, 40, SOCF_LE|SOCF_SIG },
    { ADDR_9f, 5, 45, SOCF_LE|SOCF_SIG },
    { BANK_0f, 5, 68, SOCF_LE|SOCF_SIG },
    { BANK_1f, 5, 73, SOCF_LE|SOCF_SIG },
    { BANK_2f, 5, 78, SOCF_LE|SOCF_SIG },
    { BANK_3f, 5, 83, SOCF_LE|SOCF_SIG },
    { DQ_TO_ADDR_MAP_ENf, 1, 88, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE },
    { ADDR_1f, 5, 5, SOCF_LE },
    { ADDR_10f, 5, 50, SOCF_LE },
    { ADDR_11f, 5, 55, SOCF_LE },
    { ADDR_12f, 2, 60, SOCF_LE },
    { ADDR_13f, 2, 62, SOCF_LE },
    { ADDR_14f, 2, 64, SOCF_LE },
    { ADDR_15f, 2, 66, SOCF_LE },
    { ADDR_2f, 5, 10, SOCF_LE },
    { ADDR_3f, 5, 15, SOCF_LE },
    { ADDR_4f, 5, 20, SOCF_LE },
    { ADDR_5f, 5, 25, SOCF_LE },
    { ADDR_6f, 5, 30, SOCF_LE },
    { ADDR_7f, 5, 35, SOCF_LE },
    { ADDR_8f, 5, 40, SOCF_LE },
    { ADDR_9f, 5, 45, SOCF_LE },
    { BANK_0f, 5, 68, SOCF_LE },
    { BANK_1f, 5, 73, SOCF_LE },
    { BANK_2f, 5, 78, SOCF_LE },
    { BANK_3f, 5, 83, SOCF_LE },
    { DQ_TO_ADDR_MAP_ENf, 1, 88, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_ADT_ERR_OCCUREDr_fields[] = {
    { GDDR_5_BIST_ADT_ERR_OCCUREDf, 20, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_ADT_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_ADT_ERR_OCCUREDf, 20, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_ADT_PATTERNS_0r_fields[] = {
    { GDDR_5_BIST_ADT_PATTERN_0f, 20, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_1f, 20, 20, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_2f, 20, 40, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_3f, 20, 60, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_ADT_PATTERNS_1r_fields[] = {
    { GDDR_5_BIST_ADT_PATTERN_4f, 20, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_5f, 20, 20, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_6f, 20, 40, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_7f, 20, 60, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_ADT_PATTERN_0f, 20, 0, SOCF_LE },
    { GDDR_5_BIST_ADT_PATTERN_1f, 20, 20, SOCF_LE },
    { GDDR_5_BIST_ADT_PATTERN_2f, 20, 40, SOCF_LE },
    { GDDR_5_BIST_ADT_PATTERN_3f, 20, 60, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_ADT_PATTERN_4f, 20, 0, SOCF_LE },
    { GDDR_5_BIST_ADT_PATTERN_5f, 20, 20, SOCF_LE },
    { GDDR_5_BIST_ADT_PATTERN_6f, 20, 40, SOCF_LE },
    { GDDR_5_BIST_ADT_PATTERN_7f, 20, 60, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_CONFIGURATIONSr_fields[] = {
    { ADT_PRBS_MODEf, 1, 24, SOCF_SIG },
    { GDDR_5_BIST_ENf, 1, 31, SOCF_SIG },
    { GDDR_5_BIST_MODEf, 3, 21, SOCF_LE|SOCF_SIG },
    { GDDR_5_RD_FIFO_SIZEf, 3, 16, SOCF_LE|SOCF_SIG },
    { GDDR_5_READ_WEIGHTf, 8, 8, SOCF_LE|SOCF_SIG },
    { GDDR_5_WRITE_WEIGHTf, 8, 0, SOCF_LE|SOCF_SIG },
    { WR_RD_PRBS_MODEf, 1, 25, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_CONFIGURATIONS_BCM88670_A0r_fields[] = {
    { ADT_PRBS_MODEf, 1, 24, 0 },
    { GDDR_5_BIST_ENf, 1, 31, 0 },
    { GDDR_5_BIST_MODEf, 3, 21, SOCF_LE },
    { GDDR_5_RD_FIFO_SIZEf, 3, 16, SOCF_LE },
    { GDDR_5_READ_WEIGHTf, 8, 8, SOCF_LE },
    { GDDR_5_WRITE_WEIGHTf, 8, 0, SOCF_LE },
    { WR_RD_PRBS_MODEf, 1, 25, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_DATA_ERR_OCCUREDr_fields[] = {
    { GDDR_5_BIST_DATA_ERR_OCCUREDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_DATA_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_DATA_ERR_OCCUREDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_DBI_ERR_OCCUREDr_fields[] = {
    { GDDR_5_BIST_DBI_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_DBI_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_DBI_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_EDC_ERR_OCCUREDr_fields[] = {
    { GDDR_5_BIST_EDC_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_EDC_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_EDC_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_FINISH_PRDr_fields[] = {
    { GDDR_5_BIST_FINISH_PRDf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_FINISH_PRD_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_FINISH_PRDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_PRBS_ADT_SEEDr_fields[] = {
    { GDDR_5_BIST_PRBS_ADT_SEEDf, 20, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_PRBS_ADT_SEED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_PRBS_ADT_SEEDf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_fields[] = {
    { GDDR_5_BIST_PRBS_DATA_SEED_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_PRBS_DATA_SEED_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_fields[] = {
    { GDDR_5_BIST_PRBS_DATA_SEED_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_PRBS_DATA_SEED_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_PRBS_DBI_SEEDr_fields[] = {
    { GDDR_5_BIST_PRBS_DBI_SEEDf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_PRBS_DBI_SEED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_PRBS_DBI_SEEDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_0f, 64, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_0f, 8, 64, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_0f, 8, 72, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_1f, 64, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_1f, 8, 64, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_1f, 8, 72, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_2f, 64, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_2f, 8, 64, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_2f, 8, 72, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_3f, 64, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_3f, 8, 64, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_3f, 8, 72, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_4f, 64, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_4f, 8, 64, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_4f, 8, 72, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_5f, 64, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_5f, 8, 64, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_5f, 8, 72, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_6f, 64, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_6f, 8, 64, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_6f, 8, 72, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_7f, 64, 0, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_7f, 8, 64, SOCF_LE|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_7f, 8, 72, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_0f, 64, 0, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_0f, 8, 64, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_0f, 8, 72, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_1f, 64, 0, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_1f, 8, 64, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_1f, 8, 72, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_2f, 64, 0, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_2f, 8, 64, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_2f, 8, 72, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_3f, 64, 0, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_3f, 8, 64, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_3f, 8, 72, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_4f, 64, 0, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_4f, 8, 64, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_4f, 8, 72, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_5f, 64, 0, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_5f, 8, 64, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_5f, 8, 72, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_6f, 64, 0, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_6f, 8, 64, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_6f, 8, 72, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_7f, 64, 0, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_7f, 8, 64, SOCF_LE },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_7f, 8, 72, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_STATUSESr_fields[] = {
    { GDDR_5_BIST_FINISHEDf, 1, 0, SOCF_RO },
    { GDDR_5_BIST_RD_ACT_CNTf, 31, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_STATUSES_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_FINISHEDf, 1, 0, SOCF_RO|SOCF_SIG },
    { GDDR_5_BIST_RD_ACT_CNTf, 31, 1, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDSr_fields[] = {
    { GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_WR_RD_DBI_PATTERNr_fields[] = {
    { GDDR_5_BIST_WR_RD_DBI_PATTERNf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_WR_RD_DBI_PATTERN_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_WR_RD_DBI_PATTERNf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSBr_fields[] = {
    { GDDR_5_BIST_WR_RD_PATTERN_LSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_WR_RD_PATTERN_LSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSBr_fields[] = {
    { GDDR_5_BIST_WR_RD_PATTERN_MSBf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_WR_RD_PATTERN_MSBf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_5_SPECIAL_CMD_TIMINGr_fields[] = {
    { ACT_PRDf, 6, 11, SOCF_LE|SOCF_SIG },
    { ADT_RD_2_RD_PRDf, 5, 0, SOCF_LE|SOCF_SIG },
    { ADT_RD_DLY_PRDf, 6, 5, SOCF_LE|SOCF_SIG },
    { DIFF_MODES_PRDf, 8, 35, SOCF_LE|SOCF_SIG },
    { LTLTR_PRDf, 6, 23, SOCF_LE|SOCF_SIG },
    { LTL_7_TR_PRDf, 6, 29, SOCF_LE|SOCF_SIG },
    { RDTR_2_RDTR_PRDf, 6, 43, SOCF_LE|SOCF_SIG },
    { RDTR_2_WRTR_PRDf, 6, 55, SOCF_LE|SOCF_SIG },
    { REFRESH_PRDf, 6, 17, SOCF_LE|SOCF_SIG },
    { VENDOR_ID_RD_DLY_PRDf, 6, 67, SOCF_LE|SOCF_SIG },
    { WRTR_2_RDTR_PRDf, 6, 61, SOCF_LE|SOCF_SIG },
    { WRTR_2_WRTR_PRDf, 6, 49, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_fields[] = {
    { ACT_PRDf, 6, 11, SOCF_LE },
    { ADT_RD_2_RD_PRDf, 5, 0, SOCF_LE },
    { ADT_RD_DLY_PRDf, 6, 5, SOCF_LE },
    { DIFF_MODES_PRDf, 8, 35, SOCF_LE },
    { LTLTR_PRDf, 6, 23, SOCF_LE },
    { LTL_7_TR_PRDf, 6, 29, SOCF_LE },
    { RDTR_2_RDTR_PRDf, 6, 43, SOCF_LE },
    { RDTR_2_WRTR_PRDf, 6, 55, SOCF_LE },
    { REFRESH_PRDf, 6, 17, SOCF_LE },
    { VENDOR_ID_RD_DLY_PRDf, 6, 67, SOCF_LE },
    { WRTR_2_RDTR_PRDf, 6, 61, SOCF_LE },
    { WRTR_2_WRTR_PRDf, 6, 49, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_BIST_LAST_READ_DATA_LSBr_fields[] = {
    { GDDR_BIST_LAST_READ_DATA_LSBf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_fields[] = {
    { GDDR_BIST_LAST_READ_DATA_LSBf, 128, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GDDR_BIST_LAST_READ_DATA_MSBr_fields[] = {
    { GDDR_BIST_LAST_READ_DATA_MSBf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_fields[] = {
    { GDDR_BIST_LAST_READ_DATA_MSBf, 128, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_GENERAL_CONFIGURATIONSr_fields[] = {
    { AP_BIT_POSf, 3, 8, SOCF_LE|SOCF_SIG },
    { ITEM_0_3f, 4, 0, SOCF_LE|SOCF_SIG },
    { ITEM_16_22f, 7, 16, SOCF_LE|SOCF_SIG },
    { NUM_COLSf, 3, 4, SOCF_LE|SOCF_SIG },
    { REFRESH_BURST_SIZEf, 4, 12, SOCF_LE|SOCF_SIG },
    { REFRESH_DELAY_PRDf, 7, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GENERAL_CONFIGURATIONS_BCM88202_A0r_fields[] = {
    { ABI_BUS_WIDTHf, 1, 31, SOCF_SIG },
    { AP_BIT_POSf, 3, 8, SOCF_LE|SOCF_SIG },
    { ITEM_0_4f, 5, 0, SOCF_LE|SOCF_SIG },
    { NUM_COLSf, 3, 5, SOCF_LE|SOCF_SIG },
    { REFRESH_BURST_SIZEf, 4, 12, SOCF_LE|SOCF_SIG },
    { REFRESH_DELAY_PRDf, 7, 24, SOCF_LE|SOCF_SIG },
    { STOP_MMU_PIPE_INSIDE_DPRCf, 1, 11, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_GENERAL_CONFIGURATIONS_BCM88670_A0r_fields[] = {
    { ABI_BUS_WIDTHf, 1, 31, 0 },
    { AP_BIT_POSf, 3, 8, SOCF_LE },
    { CQF_THRESHOLDf, 5, 0, SOCF_LE },
    { NUM_COLSf, 3, 5, SOCF_LE },
    { REFRESH_BURST_SIZEf, 4, 12, SOCF_LE },
    { REFRESH_DELAY_PRDf, 7, 24, SOCF_LE },
    { STOP_MMU_PIPE_INSIDE_DPRCf, 1, 11, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_GLOBALFr_fields[] = {
    { DISMEMf, 1, 14, SOCF_SIG },
    { DIS_ECCf, 1, 15, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_GLUE_LOGIC_REGISTERr_fields[] = {
    { ITEM_0_3f, 4, 0, SOCF_LE|SOCF_SIG },
    { ITEM_11_13f, 3, 11, SOCF_LE|SOCF_SIG },
    { ITEM_14_17f, 4, 14, SOCF_LE|SOCF_SIG },
    { ITEM_18_18f, 1, 18, SOCF_SIG },
    { READ_DELAYf, 7, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_INITIALIZATION_CONTROLLr_fields[] = {
    { ADDR_CMD_ODT_EQ_ZQf, 1, 4, SOCF_SIG },
    { AUTO_DRAM_INITf, 1, 1, SOCF_SIG },
    { DDR_RSTNf, 1, 0, SOCF_SIG },
    { DRAM_INIT_FINISHED_POINTf, 1, 3, SOCF_SIG },
    { DRAM_INIT_START_POINTf, 1, 2, SOCF_SIG },
    { WCK_CTRL_DURING_INIT_ENf, 1, 5, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_INITIALIZATION_CONTROLL_BCM88670_A0r_fields[] = {
    { ADDR_CMD_ODT_EQ_ZQf, 1, 4, 0 },
    { AUTO_DRAM_INITf, 1, 1, 0 },
    { DDR_RSTNf, 1, 0, 0 },
    { DRAM_INIT_FINISHED_POINTf, 1, 3, 0 },
    { DRAM_INIT_START_POINTf, 1, 2, 0 },
    { WCK_CTRL_DURING_INIT_ENf, 1, 5, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_INIT_SEQUENCE_REGISTERr_fields[] = {
    { INIT_WAIT_PRDf, 10, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_INIT_SEQUENCE_REGISTER_BCM88202_A0r_fields[] = {
    { GEAR_DOWN_HOLD_PRDf, 4, 14, SOCF_LE|SOCF_SIG },
    { GEAR_DOWN_SET_UP_PRDf, 4, 10, SOCF_LE|SOCF_SIG },
    { INIT_WAIT_PRDf, 10, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_INIT_SEQUENCE_REGISTER_BCM88670_A0r_fields[] = {
    { GEAR_DOWN_HOLD_PRDf, 4, 14, SOCF_LE },
    { GEAR_DOWN_SET_UP_PRDf, 4, 10, SOCF_LE },
    { INIT_WAIT_PRDf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_INTERRUPT_MASK_REGISTERr_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_SIG },
    { FIELD_1_1f, 1, 1, SOCF_SIG },
    { FIELD_2_2f, 1, 2, SOCF_SIG },
    { FIELD_3_3f, 1, 3, SOCF_SIG },
    { OPP_DATA_ERR_INT_MASKf, 1, 4, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields[] = {
    { CQF_OVER_FLOW_MASKf, 1, 0, SOCF_SIG },
    { DRAM_CMD_PARITY_ERR_MASKf, 1, 8, SOCF_SIG },
    { DRAM_RD_CRC_ERR_MASKf, 1, 7, SOCF_SIG },
    { DRAM_WR_CRC_ERR_MASKf, 1, 6, SOCF_SIG },
    { DWF_OVER_FLOW_MASKf, 1, 9, SOCF_SIG },
    { RD_CRC_FIFO_OVERFLOW_MASKf, 1, 3, SOCF_SIG },
    { RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOW_MASKf, 1, 5, SOCF_SIG },
    { SHADDOW_RD_ADDR_FIFO_OVERFLOW_MASKf, 1, 1, SOCF_SIG },
    { SHADDOW_WR_ADDR_FIFO_OVERFLOW_MASKf, 1, 2, SOCF_SIG },
    { WR_CRC_FIFO_OVERFLOW_MASKf, 1, 4, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields[] = {
    { CQF_OVER_FLOW_MASKf, 1, 1, 0 },
    { DRAM_CMD_PARITY_ERR_MASKf, 1, 9, 0 },
    { DRAM_RD_CRC_ERR_MASKf, 1, 8, 0 },
    { DRAM_WR_CRC_ERR_MASKf, 1, 7, 0 },
    { DWF_OVER_FLOW_MASKf, 1, 10, 0 },
    { ERROR_ECC_MASKf, 1, 0, 0 },
    { RD_CRC_FIFO_OVERFLOW_MASKf, 1, 4, 0 },
    { RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOW_MASKf, 1, 5, 0 },
    { SHADDOW_RD_ADDR_FIFO_OVERFLOW_MASKf, 1, 2, 0 },
    { SHADDOW_WR_ADDR_FIFO_OVERFLOW_MASKf, 1, 3, 0 },
    { WR_CRC_FIFO_OVERFLOW_MASKf, 1, 6, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_INTERRUPT_REGISTERr_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_INTR },
    { FIELD_1_1f, 1, 1, SOCF_INTR },
    { FIELD_2_2f, 1, 2, SOCF_INTR },
    { FIELD_3_3f, 1, 3, SOCF_INTR },
    { OPP_DATA_ERR_INTf, 1, 4, SOCF_INTR }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_INTERRUPT_REGISTER_BCM88202_A0r_fields[] = {
    { CQF_OVER_FLOWf, 1, 0, SOCF_INTR },
    { DRAM_CMD_PARITY_ERRf, 1, 8, SOCF_INTR },
    { DRAM_RD_CRC_ERRf, 1, 7, SOCF_INTR },
    { DRAM_WR_CRC_ERRf, 1, 6, SOCF_INTR },
    { DWF_OVER_FLOWf, 1, 9, SOCF_INTR },
    { RD_CRC_FIFO_OVERFLOWf, 1, 3, SOCF_INTR },
    { RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOWf, 1, 5, SOCF_INTR },
    { SHADDOW_RD_ADDR_FIFO_OVERFLOWf, 1, 1, SOCF_INTR },
    { SHADDOW_WR_ADDR_FIFO_OVERFLOWf, 1, 2, SOCF_INTR },
    { WR_CRC_FIFO_OVERFLOWf, 1, 4, SOCF_INTR }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_INTERRUPT_REGISTER_BCM88670_A0r_fields[] = {
    { CQF_OVER_FLOWf, 1, 1, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DRAM_CMD_PARITY_ERRf, 1, 9, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DRAM_RD_CRC_ERRf, 1, 8, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DRAM_WR_CRC_ERRf, 1, 7, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { DWF_OVER_FLOWf, 1, 10, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { ERROR_ECCf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RD_CRC_FIFO_OVERFLOWf, 1, 4, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOWf, 1, 6, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SHADDOW_RD_ADDR_FIFO_OVERFLOWf, 1, 2, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { SHADDOW_WR_ADDR_FIFO_OVERFLOWf, 1, 3, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { WR_CRC_FIFO_OVERFLOWf, 1, 5, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 5, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88670_A0r_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_INTIAL_CALIB_USE_MPRr_fields[] = {
    { INTIAL_CALIB_MPR_ADDRf, 14, 1, SOCF_LE|SOCF_SIG },
    { INTIAL_CALIB_READ_MPRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_INTIAL_CALIB_USE_MPR_BCM88202_A0r_fields[] = {
    { INTIAL_CALIB_MPR_ADDRf, 16, 1, SOCF_LE|SOCF_SIG },
    { INTIAL_CALIB_READ_MPRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_INTIAL_CALIB_USE_MPR_BCM88670_A0r_fields[] = {
    { INTIAL_CALIB_MPR_ADDRf, 16, 1, SOCF_LE },
    { INTIAL_CALIB_READ_MPRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ADDR_CTRL_ERROR_OCCURREDr_fields[] = {
    { LOOPBACK_ADDR_CTRL_ERROR_OCCURREDf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED_BCM88670_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_ERROR_OCCURREDf, 64, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ADDR_CTRL_FULL_ERR_CNTr_fields[] = {
    { LOOPBACK_ADDR_CTRL_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT_BCM88670_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ADDR_CTRL_MASK_WORDr_fields[] = {
    { LOOPBACK_ADDR_CTRL_MASKf, 64, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ADDR_CTRL_MASK_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_MASKf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ADDR_CTRL_PATTERN_WORDr_fields[] = {
    { LOOPBACK_AQ_L_ACT_N_UI_01f, 1, 0, SOCF_SIG },
    { LOOPBACK_AQ_L_ACT_N_UI_23f, 1, 1, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_0f, 1, 2, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_1f, 1, 4, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_2f, 1, 6, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_3f, 1, 8, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_4f, 1, 10, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_5f, 1, 12, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_6f, 1, 14, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_0f, 1, 3, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_1f, 1, 5, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_2f, 1, 7, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_3f, 1, 9, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_4f, 1, 11, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_5f, 1, 13, SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_6f, 1, 15, SOCF_SIG },
    { LOOPBACK_AQ_L_AUX_0_UI_01f, 1, 22, SOCF_SIG },
    { LOOPBACK_AQ_L_AUX_0_UI_23f, 1, 23, SOCF_SIG },
    { LOOPBACK_AQ_L_BA_UI_01_0f, 1, 16, SOCF_SIG },
    { LOOPBACK_AQ_L_BA_UI_23_0f, 1, 17, SOCF_SIG },
    { LOOPBACK_AQ_L_BG_UI_01_0f, 1, 18, SOCF_SIG },
    { LOOPBACK_AQ_L_BG_UI_23_0f, 1, 19, SOCF_SIG },
    { LOOPBACK_AQ_L_CAS_N_UI_01f, 1, 20, SOCF_SIG },
    { LOOPBACK_AQ_L_CAS_N_UI_23f, 1, 21, SOCF_SIG },
    { LOOPBACK_AQ_L_CS_N_UI_01_0f, 1, 24, SOCF_SIG },
    { LOOPBACK_AQ_L_CS_N_UI_23_0f, 1, 25, SOCF_SIG },
    { LOOPBACK_AQ_L_ODT_UI_01f, 1, 26, SOCF_SIG },
    { LOOPBACK_AQ_L_ODT_UI_23f, 1, 27, SOCF_SIG },
    { LOOPBACK_AQ_L_PAR_UI_01f, 1, 28, SOCF_SIG },
    { LOOPBACK_AQ_L_PAR_UI_23f, 1, 29, SOCF_SIG },
    { LOOPBACK_AQ_L_SPARE_0f, 1, 30, SOCF_SIG },
    { LOOPBACK_AQ_L_SPARE_1f, 1, 31, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_10f, 1, 40, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_11f, 1, 42, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_12f, 1, 44, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_13f, 1, 46, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_7f, 1, 34, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_8f, 1, 36, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_9f, 1, 38, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_10f, 1, 41, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_11f, 1, 43, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_12f, 1, 45, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_13f, 1, 47, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_7f, 1, 35, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_8f, 1, 37, SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_9f, 1, 39, SOCF_SIG },
    { LOOPBACK_AQ_U_AUX_1_UI_01f, 1, 54, SOCF_SIG },
    { LOOPBACK_AQ_U_AUX_1_UI_23f, 1, 55, SOCF_SIG },
    { LOOPBACK_AQ_U_BA_UI_01_1f, 1, 48, SOCF_SIG },
    { LOOPBACK_AQ_U_BA_UI_23_1f, 1, 49, SOCF_SIG },
    { LOOPBACK_AQ_U_BG_UI_01_1f, 1, 50, SOCF_SIG },
    { LOOPBACK_AQ_U_BG_UI_23_1f, 1, 51, SOCF_SIG },
    { LOOPBACK_AQ_U_CKE_UI_0123f, 1, 58, SOCF_SIG },
    { LOOPBACK_AQ_U_CKE_UI_0123_DUPf, 1, 59, SOCF_SIG },
    { LOOPBACK_AQ_U_CS_N_UI_01_1f, 1, 56, SOCF_SIG },
    { LOOPBACK_AQ_U_CS_N_UI_23_1f, 1, 57, SOCF_SIG },
    { LOOPBACK_AQ_U_RAS_N_UI_01f, 1, 52, SOCF_SIG },
    { LOOPBACK_AQ_U_RAS_N_UI_23f, 1, 53, SOCF_SIG },
    { LOOPBACK_AQ_U_RES_N_UI_0123f, 1, 60, SOCF_SIG },
    { LOOPBACK_AQ_U_RES_N_UI_0123_DUPf, 1, 61, SOCF_SIG },
    { LOOPBACK_AQ_U_SPARE_0f, 1, 62, SOCF_SIG },
    { LOOPBACK_AQ_U_SPARE_1f, 1, 63, SOCF_SIG },
    { LOOPBACK_AQ_U_WE_N_UI_01f, 1, 32, SOCF_SIG },
    { LOOPBACK_AQ_U_WE_N_UI_23f, 1, 33, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ADDR_CTRL_PATTERN_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_AQ_L_ACT_N_UI_01f, 1, 0, 0 },
    { LOOPBACK_AQ_L_ACT_N_UI_23f, 1, 1, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_01_0f, 1, 2, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_01_1f, 1, 4, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_01_2f, 1, 6, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_01_3f, 1, 8, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_01_4f, 1, 10, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_01_5f, 1, 12, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_01_6f, 1, 14, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_23_0f, 1, 3, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_23_1f, 1, 5, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_23_2f, 1, 7, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_23_3f, 1, 9, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_23_4f, 1, 11, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_23_5f, 1, 13, 0 },
    { LOOPBACK_AQ_L_ADDR_UI_23_6f, 1, 15, 0 },
    { LOOPBACK_AQ_L_AUX_0_UI_01f, 1, 22, 0 },
    { LOOPBACK_AQ_L_AUX_0_UI_23f, 1, 23, 0 },
    { LOOPBACK_AQ_L_BA_UI_01_0f, 1, 16, 0 },
    { LOOPBACK_AQ_L_BA_UI_23_0f, 1, 17, 0 },
    { LOOPBACK_AQ_L_BG_UI_01_0f, 1, 18, 0 },
    { LOOPBACK_AQ_L_BG_UI_23_0f, 1, 19, 0 },
    { LOOPBACK_AQ_L_CAS_N_UI_01f, 1, 20, 0 },
    { LOOPBACK_AQ_L_CAS_N_UI_23f, 1, 21, 0 },
    { LOOPBACK_AQ_L_CS_N_UI_01_0f, 1, 24, 0 },
    { LOOPBACK_AQ_L_CS_N_UI_23_0f, 1, 25, 0 },
    { LOOPBACK_AQ_L_ODT_UI_01f, 1, 26, 0 },
    { LOOPBACK_AQ_L_ODT_UI_23f, 1, 27, 0 },
    { LOOPBACK_AQ_L_PAR_UI_01f, 1, 28, 0 },
    { LOOPBACK_AQ_L_PAR_UI_23f, 1, 29, 0 },
    { LOOPBACK_AQ_L_SPARE_0f, 1, 30, 0 },
    { LOOPBACK_AQ_L_SPARE_1f, 1, 31, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_01_10f, 1, 40, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_01_11f, 1, 42, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_01_12f, 1, 44, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_01_13f, 1, 46, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_01_7f, 1, 34, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_01_8f, 1, 36, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_01_9f, 1, 38, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_23_10f, 1, 41, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_23_11f, 1, 43, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_23_12f, 1, 45, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_23_13f, 1, 47, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_23_7f, 1, 35, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_23_8f, 1, 37, 0 },
    { LOOPBACK_AQ_U_ADDR_UI_23_9f, 1, 39, 0 },
    { LOOPBACK_AQ_U_AUX_1_UI_01f, 1, 54, 0 },
    { LOOPBACK_AQ_U_AUX_1_UI_23f, 1, 55, 0 },
    { LOOPBACK_AQ_U_BA_UI_01_1f, 1, 48, 0 },
    { LOOPBACK_AQ_U_BA_UI_23_1f, 1, 49, 0 },
    { LOOPBACK_AQ_U_BG_UI_01_1f, 1, 50, 0 },
    { LOOPBACK_AQ_U_BG_UI_23_1f, 1, 51, 0 },
    { LOOPBACK_AQ_U_CKE_UI_0123f, 1, 58, 0 },
    { LOOPBACK_AQ_U_CKE_UI_0123_DUPf, 1, 59, 0 },
    { LOOPBACK_AQ_U_CS_N_UI_01_1f, 1, 56, 0 },
    { LOOPBACK_AQ_U_CS_N_UI_23_1f, 1, 57, 0 },
    { LOOPBACK_AQ_U_RAS_N_UI_01f, 1, 52, 0 },
    { LOOPBACK_AQ_U_RAS_N_UI_23f, 1, 53, 0 },
    { LOOPBACK_AQ_U_RES_N_UI_0123f, 1, 60, 0 },
    { LOOPBACK_AQ_U_RES_N_UI_0123_DUPf, 1, 61, 0 },
    { LOOPBACK_AQ_U_SPARE_0f, 1, 62, 0 },
    { LOOPBACK_AQ_U_SPARE_1f, 1, 63, 0 },
    { LOOPBACK_AQ_U_WE_N_UI_01f, 1, 32, 0 },
    { LOOPBACK_AQ_U_WE_N_UI_23f, 1, 33, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_LOOPBACK_CONFIGr_fields[] = {
    { LOOPBACK_PATTERN_BIT_MODEf, 1, 1, SOCF_SIG },
    { LOOPBACK_PRBS_MODEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_CONFIG_BCM88202_A0r_fields[] = {
    { LOOPBACK_ACTIVE_RD_LATENCY_PRDf, 5, 2, SOCF_LE|SOCF_SIG },
    { LOOPBACK_ACTIVE_WR_LATENCY_PRDf, 5, 7, SOCF_LE|SOCF_SIG },
    { LOOPBACK_ADDR_CTRL_ACTIVE_CAPTURE_PRDf, 5, 12, SOCF_LE|SOCF_SIG },
    { LOOPBACK_PATTERN_BIT_MODEf, 1, 1, SOCF_SIG },
    { LOOPBACK_PRBS_MODEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_CONFIG_BCM88670_A0r_fields[] = {
    { LOOPBACK_ACTIVE_RD_LATENCY_PRDf, 5, 2, SOCF_LE },
    { LOOPBACK_ACTIVE_WR_LATENCY_PRDf, 5, 7, SOCF_LE },
    { LOOPBACK_ADDR_CTRL_ACTIVE_CAPTURE_PRDf, 5, 12, SOCF_LE },
    { LOOPBACK_PATTERN_BIT_MODEf, 1, 1, 0 },
    { LOOPBACK_PRBS_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_LOOPBACK_CONTROLr_fields[] = {
    { LOOPBACK_ENf, 1, 0, SOCF_SIG },
    { LOOPBACK_USE_ADDR_CONTROL_MODEf, 1, 1, SOCF_SIG },
    { LOOPBACK_XOR_READ_EN_MODEf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_CONTROL_BCM88202_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_MODEf, 1, 1, SOCF_SIG },
    { LOOPBACK_ADDR_CTRL_TRU_IOf, 1, 2, SOCF_SIG },
    { LOOPBACK_BL_4_MODEf, 1, 0, SOCF_SIG },
    { LOOPBACK_ENf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_CONTROL_BCM88670_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_MODEf, 1, 1, 0 },
    { LOOPBACK_ADDR_CTRL_TRU_IOf, 1, 2, 0 },
    { LOOPBACK_BL_4_MODEf, 1, 0, 0 },
    { LOOPBACK_ENf, 1, 3, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_DBI_ERROR_OCCURREDr_fields[] = {
    { LOOPBACK_DBI_ERROR_OCCURREDf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_DBI_ERROR_OCCURRED_BCM88670_A0r_fields[] = {
    { LOOPBACK_DBI_ERROR_OCCURREDf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_DBI_FULL_ERR_CNTr_fields[] = {
    { LOOPBACK_DBI_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_DBI_FULL_ERR_CNT_BCM88670_A0r_fields[] = {
    { LOOPBACK_DBI_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_DBI_MASK_WORDr_fields[] = {
    { LOOPBACK_DBI_MASKf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_DBI_MASK_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_DBI_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_DBI_PATTERN_WORDr_fields[] = {
    { LOOPBACK_DBI_PATTERNf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_DBI_PATTERN_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_DBI_PATTERNf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ERROR_OCCURREDr_fields[] = {
    { LOOPBACK_ERROR_OCCURREDf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_fields[] = {
    { LOOPBACK_ERROR_OCCURREDf, 128, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_fields[] = {
    { LOOPBACK_ERROR_OCCURREDf, 128, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_LOOPBACK_FULL_ERR_CNTr_fields[] = {
    { LOOPBACK_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_FULL_ERR_CNT_BCM88670_A0r_fields[] = {
    { LOOPBACK_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_LOOPBACK_MASK_WORDr_fields[] = {
    { LOOPBACK_MASKf, 64, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_MASK_WORD_BCM88202_A0r_fields[] = {
    { LOOPBACK_MASKf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_MASK_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_MASKf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_LOOPBACK_PATTERN_WORDr_fields[] = {
    { LOOPBACK_PATTERNf, 64, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_PATTERN_WORD_BCM88202_A0r_fields[] = {
    { LOOPBACK_PATTERNf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_PATTERN_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_PATTERNf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_PRBS_ADDR_CTRL_SEEDr_fields[] = {
    { LOOPBACK_PRBS_ADDR_CTRL_SEEDf, 64, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_PRBS_ADDR_CTRL_SEED_BCM88670_A0r_fields[] = {
    { LOOPBACK_PRBS_ADDR_CTRL_SEEDf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_PRBS_DATA_SEEDr_fields[] = {
    { LOOPBACK_PRBS_DATA_SEEDf, 128, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_fields[] = {
    { LOOPBACK_PRBS_DATA_SEEDf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_LOOPBACK_PRBS_DBI_SEEDr_fields[] = {
    { LOOPBACK_PRBS_DBI_SEEDf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_LOOPBACK_PRBS_DBI_SEED_BCM88670_A0r_fields[] = {
    { LOOPBACK_PRBS_DBI_SEEDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_ODT_CONFIGURATION_REGISTERr_fields[] = {
    { DDR_3_ZQ_CALIB_GEN_PRDf, 13, 0, SOCF_LE|SOCF_SIG },
    { DYN_ODT_LENGTHf, 5, 24, SOCF_LE|SOCF_SIG },
    { DYN_ODT_START_DELAYf, 5, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_ODT_CONFIGURATION_REGISTER_BCM88670_A0r_fields[] = {
    { DDR_3_ZQ_CALIB_GEN_PRDf, 13, 0, SOCF_LE },
    { DYN_ODT_LENGTHf, 5, 24, SOCF_LE },
    { DYN_ODT_START_DELAYf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DRCA_PARITY_ERR_CNTr_fields[] = {
    { PARITY_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PARITY_ERR_ADDR_VALIDf, 1, 47, SOCF_RO|SOCF_SIG },
    { PARITY_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PARITY_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_PAR_ERR_INITIATEr_fields[] = {
    { DWF_INITIATE_PAR_ERRf, 1, 1, SOCF_SIG },
    { RXI_MEM_INITIATE_PAR_ERRf, 1, 0, SOCF_SIG },
    { WR_CRC_FIFO_INITIATE_PAR_ERRf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_PAR_ERR_INITIATE_BCM88670_A0r_fields[] = {
    { DWF_INITIATE_PAR_ERRf, 1, 1, 0 },
    { RXI_MEM_INITIATE_PAR_ERRf, 1, 0, 0 },
    { WR_CRC_FIFO_INITIATE_PAR_ERRf, 1, 2, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_PAR_ERR_MEM_MASKr_fields[] = {
    { DWF_PARITY_ERR_MASKf, 1, 1, SOCF_SIG },
    { RXI_MEM_PARITY_ERR_MASKf, 1, 0, SOCF_SIG },
    { WR_CRC_FIFO_PARITY_ERR_MASKf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_PAR_ERR_MEM_MASK_BCM88670_A0r_fields[] = {
    { DWF_PARITY_ERR_MASKf, 1, 1, 0 },
    { RXI_MEM_PARITY_ERR_MASKf, 1, 0, 0 },
    { WR_CRC_FIFO_PARITY_ERR_MASKf, 1, 2, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_PHY_CALIBRATIONr_fields[] = {
    { CALIB_WAIT_BEFORE_WRITEf, 5, 20, SOCF_LE|SOCF_SIG },
    { CALIB_WAIT_BIST_EN_AFTER_FINISHEDf, 8, 12, SOCF_LE|SOCF_SIG },
    { CALIB_WAIT_DYN_VDL_2_BIST_ENf, 5, 7, SOCF_LE|SOCF_SIG },
    { CALIB_WAIT_STARTf, 5, 2, SOCF_LE|SOCF_SIG },
    { PHY_CALIB_ENf, 1, 0, SOCF_SIG },
    { PHY_CALIB_ONLY_READf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_PHY_CALIB_FINISHEDr_fields[] = {
    { PHY_CALIB_FINISHEDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_PPR_ACTIVEr_fields[] = {
    { PPR_ACTIVEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_PPR_ACTIVE_BCM88670_A0r_fields[] = {
    { PPR_ACTIVEf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_PPR_CFGr_fields[] = {
    { PPR_ADDRf, 27, 32, SOCF_LE|SOCF_SIG },
    { PPR_DDR_ID_0f, 1, 59, SOCF_SIG },
    { PPR_ENf, 1, 61, SOCF_SIG },
    { PPR_PGM_PRDf, 22, 10, SOCF_LE|SOCF_SIG },
    { PPR_WAIT_PRDf, 10, 0, SOCF_LE|SOCF_SIG },
    { PPR_WRITE_SINGLEf, 1, 60, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_PPR_CFG_BCM88670_A0r_fields[] = {
    { PPR_ADDRf, 27, 32, SOCF_LE },
    { PPR_DDR_ID_0f, 1, 59, 0 },
    { PPR_ENf, 1, 61, 0 },
    { PPR_PGM_PRDf, 22, 10, SOCF_LE },
    { PPR_WAIT_PRDf, 10, 0, SOCF_LE },
    { PPR_WRITE_SINGLEf, 1, 60, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_PWD_CLOCK_CONTROLr_fields[] = {
    { PWD_CLOCK_CONTROLf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_PWD_CLOCK_CONTROL_BCM88670_A0r_fields[] = {
    { PWD_CLOCK_CONTROLf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_RBUS_ADDRr_fields[] = {
    { RBUS_ADDRf, 13, 0, SOCF_LE|SOCF_SIG },
    { RBUS_RD_ACTf, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_RBUS_RDATAr_fields[] = {
    { RBUS_RDATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_RBUS_RD_RESULTr_fields[] = {
    { RBUS_ACKf, 1, 0, SOCF_RO },
    { RBUS_ERRf, 1, 4, SOCF_RO },
    { RBUS_TRGf, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_RBUS_WDATAr_fields[] = {
    { RBUS_WDATAf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_REGISTER_ACCESS_RD_DATA_VALIDr_fields[] = {
    { REGISTER_ACCESS_RD_DATA_VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_REGISTER_ACCESS_RD_DATA_VALID_BCM88670_A0r_fields[] = {
    { REGISTER_ACCESS_RD_DATA_VALIDf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_REGISTER_CONTROLr_fields[] = {
    { REGISTER_ACCESS_TRIGf, 1, 13, SOCF_SIG },
    { REGISTER_ACCESS_TYPEf, 1, 12, SOCF_SIG },
    { REGISTER_ADDRESSf, 12, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_REGISTER_CONTROL_BCM88670_A0r_fields[] = {
    { REGISTER_ACCESS_TRIGf, 1, 13, SOCF_SIG },
    { REGISTER_ACCESS_TYPEf, 1, 12, 0 },
    { REGISTER_ADDRESSf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_REGISTER_CONTROL_RDATAr_fields[] = {
    { REGISTER_CONTROL_RDATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_REGISTER_CONTROL_RDATA_BCM88670_A0r_fields[] = {
    { REGISTER_CONTROL_RDATAf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_REGISTER_CONTROL_WDATAr_fields[] = {
    { REGISTER_CONTROL_WDATAf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_REGISTER_CONTROL_WDATA_BCM88670_A0r_fields[] = {
    { REGISTER_CONTROL_WDATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DRCA_REG_0087r_fields[] = {
    { REG_0087f, 1, 0, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0)
soc_field_info_t soc_DRCA_REG_90r_fields[] = {
    { REG_90f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_REG_0209r_fields[] = {
    { ITEM_0_12f, 13, 0, SOCF_LE|SOCF_SIG },
    { ITEM_13_21f, 9, 13, SOCF_LE|SOCF_SIG },
    { ITEM_22_28f, 7, 22, SOCF_LE|SOCF_SIG },
    { ITEM_31_31f, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_REG_0212r_fields[] = {
    { ITEM_0_25f, 26, 0, SOCF_LE|SOCF_SIG },
    { ITEM_28_28f, 1, 28, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_REG_0242r_fields[] = {
    { ITEM_0_5f, 6, 0, SOCF_LE|SOCF_SIG },
    { ITEM_8_8f, 1, 8, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_REG_0243r_fields[] = {
    { ITEM_0_31f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_REG_00B0r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DRCA_REG_00B1r_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_RO },
    { FIELD_30_30f, 1, 30, SOCF_RO },
    { FIELD_31_31f, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_REG_00B2r_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_DRCA_REG_00B3r_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_REG_020Ar_fields[] = {
    { ITEM_0_31f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_REG_020Br_fields[] = {
    { ITEM_0_31f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_REG_021Cr_fields[] = {
    { ITEM_0_2f, 3, 0, SOCF_LE|SOCF_SIG },
    { ITEM_4_4f, 1, 4, SOCF_SIG },
    { ITEM_8_13f, 6, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_REG_02FBr_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_12_19f, 8, 12, SOCF_LE },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_20_24f, 5, 20, SOCF_LE },
    { FIELD_2_6f, 5, 2, SOCF_LE },
    { FIELD_7_11f, 5, 7, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_REG_02FCr_fields[] = {
    { ITEM_0_26f, 27, 0, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_REG_02FDr_fields[] = {
    { ITEM_0_10f, 11, 0, SOCF_LE },
    { ITEM_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_REG_02FEr_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_1_5f, 5, 1, SOCF_LE },
    { FIELD_6_6f, 1, 6, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_DRCA_REG_02FFr_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_RETRANSMIT_STATUSr_fields[] = {
    { RETRANSMIT_AFT_RD_CRC_ERRf, 1, 1, SOCF_RO },
    { RETRANSMIT_AFT_WR_CRC_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_RETRANSMIT_STATUS_BCM88670_A0r_fields[] = {
    { RETRANSMIT_AFT_RD_CRC_ERRf, 1, 1, SOCF_RO|SOCF_SIG },
    { RETRANSMIT_AFT_WR_CRC_ERRf, 1, 0, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_RXI_WATERMARKr_fields[] = {
    { RXI_WATERMARKf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_RXI_WATERMARK_BCM88670_A0r_fields[] = {
    { RXI_WATERMARKf, 6, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_0r_fields[] = {
    { SHADOW_DRAM_MR_0_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_0_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_1r_fields[] = {
    { SHADOW_DRAM_MR_1_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_1_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_2r_fields[] = {
    { SHADOW_DRAM_MR_2_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_2_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_3r_fields[] = {
    { SHADOW_DRAM_MR_3_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_3_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_4r_fields[] = {
    { SHADOW_DRAM_MR_4_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_4_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_5r_fields[] = {
    { SHADOW_DRAM_MR_5_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_5_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_6r_fields[] = {
    { SHADOW_DRAM_MR_6_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_6_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_7r_fields[] = {
    { SHADOW_DRAM_MR_7_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_7_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_8r_fields[] = {
    { SHADOW_DRAM_MR_8_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_8_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_12r_fields[] = {
    { SHADOW_DRAM_MR_12_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_12_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_14r_fields[] = {
    { SHADOW_DRAM_MR_14_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_14_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_15r_fields[] = {
    { SHADOW_DRAM_MR_15_ADDRf, 18, 0, SOCF_LE|SOCF_SIG },
    { SHADOW_DRAM_MR_15_BANKf, 4, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_0_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_0_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_0_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_12_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_12_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_12_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_14_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_14_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_14_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_15_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_15_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_15_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_1_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_1_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_1_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_2_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_2_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_2_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_3_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_3_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_3_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_4_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_4_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_4_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_5_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_5_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_5_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_6_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_6_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_6_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_7_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_7_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_7_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_SHADOW_DRAM_MR_8_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_8_ADDRf, 18, 0, SOCF_LE },
    { SHADOW_DRAM_MR_8_BANKf, 4, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_SPARE_REGISTERr_fields[] = {
    { DPRC_ONLY_ALIGN_RSTNf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_DRCA_SPARE_REGISTER_3r_fields[] = {
    { CLK_DIV_RSTNf, 1, 1, SOCF_SIG },
    { DPRC_ALIGN_PHY_RSTNf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_SPARE_REGISTER_3_BCM88650_B0r_fields[] = {
    { ARAD_B_ECO_ENf, 1, 2, SOCF_SIG },
    { CLK_DIV_RSTNf, 1, 1, SOCF_SIG },
    { DPRC_ALIGN_PHY_RSTNf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_TRAIN_INIT_TRIGERSr_fields[] = {
    { FORCE_DRAM_INIT_DONEf, 1, 1, SOCF_SIG },
    { TRIG_DRAM_INITf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_TRAIN_INIT_TRIGERS_BCM88670_A0r_fields[] = {
    { FORCE_DRAM_INIT_DONEf, 1, 1, 0 },
    { TRIG_DRAM_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_VDL_CNTRLr_fields[] = {
    { CALIB_WAIT_UPDTf, 5, 1, SOCF_LE|SOCF_SIG },
    { UPDT_VDLf, 1, 0, SOCF_SIG },
    { USE_DYNAMIC_VDLf, 1, 6, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCA_WRITE_READ_RATESr_fields[] = {
    { CNT_RD_PRDf, 6, 8, SOCF_LE|SOCF_SIG },
    { CNT_WR_PRDf, 6, 0, SOCF_LE|SOCF_SIG },
    { DD_RT_FAWf, 7, 16, SOCF_LE|SOCF_SIG },
    { DD_RT_ZQCSf, 8, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_WRITE_READ_RATES_BCM88202_A0r_fields[] = {
    { CNT_RD_DIFF_BG_PRDf, 6, 12, SOCF_LE|SOCF_SIG },
    { CNT_RD_SAME_BG_PRDf, 6, 18, SOCF_LE|SOCF_SIG },
    { CNT_WR_DIFF_BG_PRDf, 6, 0, SOCF_LE|SOCF_SIG },
    { CNT_WR_SAME_BG_PRDf, 6, 6, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_WRITE_READ_RATES_BCM88670_A0r_fields[] = {
    { CNT_RD_DIFF_BG_PRDf, 6, 12, SOCF_LE },
    { CNT_RD_SAME_BG_PRDf, 6, 18, SOCF_LE },
    { CNT_WR_DIFF_BG_PRDf, 6, 0, SOCF_LE },
    { CNT_WR_SAME_BG_PRDf, 6, 6, SOCF_LE }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCA_WR_CRC_WATERMARKr_fields[] = {
    { WR_CRC_WATERMARKf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCA_WR_CRC_WATERMARK_BCM88670_A0r_fields[] = {
    { WR_CRC_WATERMARKf, 5, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRCBISTENABLESr_fields[] = {
    { DRCABISTENf, 1, 0, 0 },
    { DRCBBISTENf, 1, 1, 0 },
    { DRCCBISTENf, 1, 2, 0 },
    { DRCDBISTENf, 1, 3, 0 },
    { DRCEBISTENf, 1, 4, 0 },
    { DRCFBISTENf, 1, 5, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_1r_fields[] = {
    { DD_RT_DLLf, 8, 15, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RCf, 7, 23, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RSTf, 15, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_2r_fields[] = {
    { DD_RT_RCDRf, 5, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RCDWf, 5, 20, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RFCf, 8, 4, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RRDf, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_3r_fields[] = {
    { CNT_RASRDPRDf, 7, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_RASWRPRDf, 7, 7, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_RDAPPRDf, 6, 14, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_WRAPPRDf, 6, 20, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_4r_fields[] = {
    { CNT_RDWRPRDf, 8, 24, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_WRRDPRDf, 5, 16, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_REFIf, 13, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_5r_fields[] = {
    { CNT_WR_DATA_ALERT_PRDf, 5, 25, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_32_AWf, 9, 7, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_FAWf, 7, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_ZQCSf, 9, 16, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_1_BCM88202_A0r_fields[] = {
    { DD_RT_DLLf, 8, 16, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RCf, 8, 24, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RSTf, 16, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_1_BCM88670_A0r_fields[] = {
    { DD_RT_DLLf, 8, 16, SOCF_LE|SOCF_WO },
    { DD_RT_RCf, 8, 24, SOCF_LE|SOCF_WO },
    { DD_RT_RSTf, 16, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_2_BCM88202_A0r_fields[] = {
    { DD_RT_RCDRf, 6, 21, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RCDWf, 6, 27, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RFCf, 11, 10, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RRD_DIFF_BGf, 5, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RRD_SAME_BGf, 5, 5, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields[] = {
    { DD_RT_RCDRf, 5, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RCDWf, 5, 20, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RFCf, 8, 4, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_RFC_MSBf, 1, 25, SOCF_WO|SOCF_SIG },
    { DD_RT_RRDf, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_2_BCM88670_A0r_fields[] = {
    { DD_RT_RCDRf, 6, 21, SOCF_LE|SOCF_WO },
    { DD_RT_RCDWf, 6, 27, SOCF_LE|SOCF_WO },
    { DD_RT_RFCf, 11, 10, SOCF_LE|SOCF_WO },
    { DD_RT_RRD_DIFF_BGf, 5, 0, SOCF_LE|SOCF_WO },
    { DD_RT_RRD_SAME_BGf, 5, 5, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_3_BCM88202_A0r_fields[] = {
    { CNT_RASRDPRDf, 7, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_RASWRPRDf, 7, 7, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_RDAPPRDf, 7, 14, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_WRAPPRDf, 7, 21, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_3_BCM88670_A0r_fields[] = {
    { CNT_RASRDPRDf, 7, 0, SOCF_LE|SOCF_WO },
    { CNT_RASWRPRDf, 7, 7, SOCF_LE|SOCF_WO },
    { CNT_RDAPPRDf, 7, 14, SOCF_LE|SOCF_WO },
    { CNT_WRAPPRDf, 7, 21, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_4_BCM88202_A0r_fields[] = {
    { CNT_RD_WR_PRDf, 7, 25, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_WR_RD_DIFF_BG_PRDf, 6, 13, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_WR_RD_SAME_BG_PRDf, 6, 19, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_REFIf, 13, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_4_BCM88670_A0r_fields[] = {
    { CNT_RD_WR_PRDf, 7, 25, SOCF_LE|SOCF_WO },
    { CNT_WR_RD_DIFF_BG_PRDf, 6, 13, SOCF_LE|SOCF_WO },
    { CNT_WR_RD_SAME_BG_PRDf, 6, 19, SOCF_LE|SOCF_WO },
    { DD_RT_REFIf, 13, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_5_BCM88670_A0r_fields[] = {
    { CNT_WR_DATA_ALERT_PRDf, 5, 25, SOCF_LE|SOCF_WO },
    { DD_RT_32_AWf, 9, 7, SOCF_LE|SOCF_WO },
    { DD_RT_FAWf, 7, 0, SOCF_LE|SOCF_WO },
    { DD_RT_ZQCSf, 9, 16, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_ADDR_BANK_MAPr_fields[] = {
    { ADDR_0_MAPf, 5, 20, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_10_MAPf, 5, 70, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_11_MAPf, 5, 75, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_12_MAPf, 5, 80, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_13_MAPf, 5, 85, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_1_MAPf, 5, 25, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_2_MAPf, 5, 30, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_3_MAPf, 5, 35, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_4_MAPf, 5, 40, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_5_MAPf, 5, 45, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_6_MAPf, 5, 50, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_7_MAPf, 5, 55, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_8_MAPf, 5, 60, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_9_MAPf, 5, 65, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_MAP_ENf, 1, 90, SOCF_WO|SOCF_SIG },
    { BANK_0_MAPf, 5, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_1_MAPf, 5, 5, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_2_MAPf, 5, 10, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_3_MAPf, 5, 15, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_ADDR_BANK_MAP_BCM88670_A0r_fields[] = {
    { ADDR_0_MAPf, 5, 20, SOCF_LE|SOCF_WO },
    { ADDR_10_MAPf, 5, 70, SOCF_LE|SOCF_WO },
    { ADDR_11_MAPf, 5, 75, SOCF_LE|SOCF_WO },
    { ADDR_12_MAPf, 5, 80, SOCF_LE|SOCF_WO },
    { ADDR_13_MAPf, 5, 85, SOCF_LE|SOCF_WO },
    { ADDR_1_MAPf, 5, 25, SOCF_LE|SOCF_WO },
    { ADDR_2_MAPf, 5, 30, SOCF_LE|SOCF_WO },
    { ADDR_3_MAPf, 5, 35, SOCF_LE|SOCF_WO },
    { ADDR_4_MAPf, 5, 40, SOCF_LE|SOCF_WO },
    { ADDR_5_MAPf, 5, 45, SOCF_LE|SOCF_WO },
    { ADDR_6_MAPf, 5, 50, SOCF_LE|SOCF_WO },
    { ADDR_7_MAPf, 5, 55, SOCF_LE|SOCF_WO },
    { ADDR_8_MAPf, 5, 60, SOCF_LE|SOCF_WO },
    { ADDR_9_MAPf, 5, 65, SOCF_LE|SOCF_WO },
    { ADDR_MAP_ENf, 1, 90, SOCF_WO },
    { BANK_0_MAPf, 5, 0, SOCF_LE|SOCF_WO },
    { BANK_1_MAPf, 5, 5, SOCF_LE|SOCF_WO },
    { BANK_2_MAPf, 5, 10, SOCF_LE|SOCF_WO },
    { BANK_3_MAPf, 5, 15, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_ADDR_WITH_RD_CRCr_fields[] = {
    { ADDR_WITH_RD_CRCf, 27, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_ADDR_WITH_RD_CRC_BCM88670_A0r_fields[] = {
    { ADDR_WITH_RD_CRCf, 27, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_ADDR_WITH_WR_CRCr_fields[] = {
    { ADDR_WITH_WR_CRCf, 27, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_ADDR_WITH_WR_CRC_BCM88670_A0r_fields[] = {
    { ADDR_WITH_WR_CRCf, 27, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_ALIGN_ERR_INDICATIONr_fields[] = {
    { PHY_GDDR_5_DATA_ERROR_UI_0123f, 1, 2, SOCF_WO },
    { PHY_GDDR_5_EDC_ERROR_UI_0123f, 1, 3, SOCF_WO },
    { PHY_RD_DATA_ERR_UI_01f, 1, 0, SOCF_WO },
    { PHY_RD_DATA_ERR_UI_23f, 1, 1, SOCF_WO },
    { RD_DATA_FIFO_UI_0_BYTE_0_OVERFLOWf, 1, 12, SOCF_WO },
    { RD_DATA_FIFO_UI_0_BYTE_1_OVERFLOWf, 1, 13, SOCF_WO },
    { RD_DATA_FIFO_UI_0_BYTE_2_OVERFLOWf, 1, 14, SOCF_WO },
    { RD_DATA_FIFO_UI_0_BYTE_3_OVERFLOWf, 1, 15, SOCF_WO },
    { RD_DATA_FIFO_UI_1_BYTE_0_OVERFLOWf, 1, 16, SOCF_WO },
    { RD_DATA_FIFO_UI_1_BYTE_1_OVERFLOWf, 1, 17, SOCF_WO },
    { RD_DATA_FIFO_UI_1_BYTE_2_OVERFLOWf, 1, 18, SOCF_WO },
    { RD_DATA_FIFO_UI_1_BYTE_3_OVERFLOWf, 1, 19, SOCF_WO },
    { RD_DATA_FIFO_UI_2_BYTE_0_OVERFLOWf, 1, 20, SOCF_WO },
    { RD_DATA_FIFO_UI_2_BYTE_1_OVERFLOWf, 1, 21, SOCF_WO },
    { RD_DATA_FIFO_UI_2_BYTE_2_OVERFLOWf, 1, 22, SOCF_WO },
    { RD_DATA_FIFO_UI_2_BYTE_3_OVERFLOWf, 1, 23, SOCF_WO },
    { RD_DATA_FIFO_UI_3_BYTE_0_OVERFLOWf, 1, 24, SOCF_WO },
    { RD_DATA_FIFO_UI_3_BYTE_1_OVERFLOWf, 1, 25, SOCF_WO },
    { RD_DATA_FIFO_UI_3_BYTE_2_OVERFLOWf, 1, 26, SOCF_WO },
    { RD_DATA_FIFO_UI_3_BYTE_3_OVERFLOWf, 1, 27, SOCF_WO },
    { RD_EDC_FIFO_UI_01_BYTE_0_OVERFLOWf, 1, 4, SOCF_WO },
    { RD_EDC_FIFO_UI_01_BYTE_1_OVERFLOWf, 1, 5, SOCF_WO },
    { RD_EDC_FIFO_UI_01_BYTE_2_OVERFLOWf, 1, 6, SOCF_WO },
    { RD_EDC_FIFO_UI_01_BYTE_3_OVERFLOWf, 1, 7, SOCF_WO },
    { RD_EDC_FIFO_UI_23_BYTE_0_OVERFLOWf, 1, 8, SOCF_WO },
    { RD_EDC_FIFO_UI_23_BYTE_1_OVERFLOWf, 1, 9, SOCF_WO },
    { RD_EDC_FIFO_UI_23_BYTE_2_OVERFLOWf, 1, 10, SOCF_WO },
    { RD_EDC_FIFO_UI_23_BYTE_3_OVERFLOWf, 1, 11, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_ALIGN_ERR_INDICATION_BCM88670_A0r_fields[] = {
    { PHY_GDDR_5_DATA_ERROR_UI_0123f, 1, 2, SOCF_WO|SOCF_SIG },
    { PHY_GDDR_5_EDC_ERROR_UI_0123f, 1, 3, SOCF_WO|SOCF_SIG },
    { PHY_RD_DATA_ERR_UI_01f, 1, 0, SOCF_WO|SOCF_SIG },
    { PHY_RD_DATA_ERR_UI_23f, 1, 1, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_0_BYTE_0_OVERFLOWf, 1, 12, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_0_BYTE_1_OVERFLOWf, 1, 13, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_0_BYTE_2_OVERFLOWf, 1, 14, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_0_BYTE_3_OVERFLOWf, 1, 15, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_1_BYTE_0_OVERFLOWf, 1, 16, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_1_BYTE_1_OVERFLOWf, 1, 17, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_1_BYTE_2_OVERFLOWf, 1, 18, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_1_BYTE_3_OVERFLOWf, 1, 19, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_2_BYTE_0_OVERFLOWf, 1, 20, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_2_BYTE_1_OVERFLOWf, 1, 21, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_2_BYTE_2_OVERFLOWf, 1, 22, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_2_BYTE_3_OVERFLOWf, 1, 23, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_3_BYTE_0_OVERFLOWf, 1, 24, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_3_BYTE_1_OVERFLOWf, 1, 25, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_3_BYTE_2_OVERFLOWf, 1, 26, SOCF_WO|SOCF_SIG },
    { RD_DATA_FIFO_UI_3_BYTE_3_OVERFLOWf, 1, 27, SOCF_WO|SOCF_SIG },
    { RD_EDC_FIFO_UI_01_BYTE_0_OVERFLOWf, 1, 4, SOCF_WO|SOCF_SIG },
    { RD_EDC_FIFO_UI_01_BYTE_1_OVERFLOWf, 1, 5, SOCF_WO|SOCF_SIG },
    { RD_EDC_FIFO_UI_01_BYTE_2_OVERFLOWf, 1, 6, SOCF_WO|SOCF_SIG },
    { RD_EDC_FIFO_UI_01_BYTE_3_OVERFLOWf, 1, 7, SOCF_WO|SOCF_SIG },
    { RD_EDC_FIFO_UI_23_BYTE_0_OVERFLOWf, 1, 8, SOCF_WO|SOCF_SIG },
    { RD_EDC_FIFO_UI_23_BYTE_1_OVERFLOWf, 1, 9, SOCF_WO|SOCF_SIG },
    { RD_EDC_FIFO_UI_23_BYTE_2_OVERFLOWf, 1, 10, SOCF_WO|SOCF_SIG },
    { RD_EDC_FIFO_UI_23_BYTE_3_OVERFLOWf, 1, 11, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_AUXS_MUXr_fields[] = {
    { AUX_0_MUXf, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { AUX_1_MUXf, 4, 4, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_AUXS_MUX_BCM88670_A0r_fields[] = {
    { AUX_0_MUXf, 4, 0, SOCF_LE|SOCF_WO },
    { AUX_1_MUXf, 4, 4, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_CONFIGURATIONSr_fields[] = {
    { ADDRESS_SHIFT_MODEf, 1, 22, SOCF_WO|SOCF_SIG },
    { BIST_ENf, 1, 25, SOCF_WO|SOCF_SIG },
    { CONS_ADDR_4_BANKSf, 1, 20, SOCF_WO|SOCF_SIG },
    { CONS_ADDR_8_BANKSf, 1, 21, SOCF_WO|SOCF_SIG },
    { DATA_ADDR_MODEf, 1, 24, SOCF_WO|SOCF_SIG },
    { DATA_SHIFT_MODEf, 1, 23, SOCF_WO|SOCF_SIG },
    { IND_WR_RD_ADDR_MODEf, 1, 19, SOCF_WO|SOCF_SIG },
    { PATTERN_BIT_MODEf, 1, 16, SOCF_WO|SOCF_SIG },
    { PRBS_MODEf, 1, 18, SOCF_WO|SOCF_SIG },
    { READ_WEIGHTf, 8, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { TWO_ADDR_MODEf, 1, 17, SOCF_WO|SOCF_SIG },
    { WRITE_WEIGHTf, 8, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_CONFIGURATIONS_BCM88202_A0r_fields[] = {
    { ADDRESS_PRBS_MODEf, 1, 32, SOCF_WO|SOCF_SIG },
    { ADDRESS_SHIFT_MODEf, 1, 22, SOCF_WO|SOCF_SIG },
    { BG_INTERLEAVEf, 1, 19, SOCF_WO|SOCF_SIG },
    { BIST_ENf, 1, 33, SOCF_WO|SOCF_SIG },
    { DATA_ADDR_MODEf, 1, 24, SOCF_WO|SOCF_SIG },
    { DATA_SHIFT_MODEf, 1, 23, SOCF_WO|SOCF_SIG },
    { MPR_READOUT_MODEf, 1, 27, SOCF_WO|SOCF_SIG },
    { MPR_READOUT_MPR_LOCATIONf, 4, 28, SOCF_LE|SOCF_WO|SOCF_SIG },
    { MPR_STAGGER_INCREMENT_MODEf, 1, 26, SOCF_WO|SOCF_SIG },
    { MPR_STAGGER_MODEf, 1, 25, SOCF_WO|SOCF_SIG },
    { PATTERN_BIT_MODEf, 1, 16, SOCF_WO|SOCF_SIG },
    { PRBS_MODEf, 1, 18, SOCF_WO|SOCF_SIG },
    { READ_WEIGHTf, 8, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { REPEAT_MODEf, 1, 21, SOCF_WO|SOCF_SIG },
    { SINGLE_BANK_TESTf, 1, 20, SOCF_WO|SOCF_SIG },
    { TWO_ADDR_MODEf, 1, 17, SOCF_WO|SOCF_SIG },
    { WRITE_WEIGHTf, 8, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_CONFIGURATIONS_BCM88670_A0r_fields[] = {
    { ADDRESS_PRBS_MODEf, 1, 32, SOCF_WO },
    { ADDRESS_SHIFT_MODEf, 1, 22, SOCF_WO },
    { BG_INTERLEAVEf, 1, 19, SOCF_WO },
    { BIST_ENf, 1, 33, SOCF_WO },
    { DATA_ADDR_MODEf, 1, 24, SOCF_WO },
    { DATA_SHIFT_MODEf, 1, 23, SOCF_WO },
    { MPR_READOUT_MODEf, 1, 27, SOCF_WO },
    { MPR_READOUT_MPR_LOCATIONf, 4, 28, SOCF_LE|SOCF_WO },
    { MPR_STAGGER_INCREMENT_MODEf, 1, 26, SOCF_WO },
    { MPR_STAGGER_MODEf, 1, 25, SOCF_WO },
    { PATTERN_BIT_MODEf, 1, 16, SOCF_WO },
    { PRBS_MODEf, 1, 18, SOCF_WO },
    { READ_WEIGHTf, 8, 8, SOCF_LE|SOCF_WO },
    { REPEAT_MODEf, 1, 21, SOCF_WO },
    { SINGLE_BANK_TESTf, 1, 20, SOCF_WO },
    { TWO_ADDR_MODEf, 1, 17, SOCF_WO },
    { WRITE_WEIGHTf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_DBI_ERR_OCCUREDr_fields[] = {
    { BIST_DBI_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_DBI_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { BIST_DBI_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_EDC_ERR_OCCUREDr_fields[] = {
    { BIST_EDC_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_EDC_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { BIST_EDC_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_END_ADDRESSr_fields[] = {
    { BIST_END_ADDRESSf, 26, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_END_ADDRESS_BCM88202_A0r_fields[] = {
    { BIST_END_ADDRESSf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_END_ADDRESS_BCM88670_A0r_fields[] = {
    { BIST_END_ADDRESSf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_ERROR_OCCURREDr_fields[] = {
    { ERR_OCCURREDf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_ERROR_OCCURRED_BCM88670_A0r_fields[] = {
    { ERR_OCCURREDf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_ERROR_COUNTERr_fields[] = {
    { FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_ERROR_COUNTER_BCM88670_A0r_fields[] = {
    { FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_0r_fields[] = {
    { BIST_FULL_MASK_0f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_1r_fields[] = {
    { BIST_FULL_MASK_1f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_2r_fields[] = {
    { BIST_FULL_MASK_2f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_3r_fields[] = {
    { BIST_FULL_MASK_3f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_4r_fields[] = {
    { BIST_FULL_MASK_4f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_5r_fields[] = {
    { BIST_FULL_MASK_5f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_6r_fields[] = {
    { BIST_FULL_MASK_6f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_7r_fields[] = {
    { BIST_FULL_MASK_7f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_0_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_0f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_1_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_1f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_2_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_2f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_3_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_3f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_4_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_4f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_5_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_5f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_6_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_6f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_FULL_MASK_WORD_7_BCM88670_A0r_fields[] = {
    { BIST_FULL_MASK_7f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_GLOBAL_ERROR_COUNTERr_fields[] = {
    { GLOBAL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_GLOBAL_ERROR_COUNTER_BCM88670_A0r_fields[] = {
    { GLOBAL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_ADDR_ERRr_fields[] = {
    { BIST_LAST_ADDR_ERRf, 26, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_ADDR_ERR_BCM88202_A0r_fields[] = {
    { BIST_LAST_ADDR_ERRf, 27, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_ADDR_ERR_BCM88670_A0r_fields[] = {
    { BIST_LAST_ADDR_ERRf, 27, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_DATA_ERRr_fields[] = {
    { BIST_LAST_DATA_ERRf, 256, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_DATA_ERR_LSBr_fields[] = {
    { BIST_LAST_DATA_ERR_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_fields[] = {
    { BIST_LAST_DATA_ERR_LSBf, 128, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_DATA_ERR_MSBr_fields[] = {
    { BIST_LAST_DATA_ERR_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_fields[] = {
    { BIST_LAST_DATA_ERR_MSBf, 128, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_READ_DATA_LSBr_fields[] = {
    { BIST_LAST_READ_DATA_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_fields[] = {
    { BIST_LAST_READ_DATA_LSBf, 128, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_READ_DATA_MSBr_fields[] = {
    { BIST_LAST_READ_DATA_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_fields[] = {
    { BIST_LAST_READ_DATA_MSBf, 128, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_MPR_STAGGER_PATTERNSr_fields[] = {
    { BIST_MPR_STAGGER_PATTERN_0f, 8, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BIST_MPR_STAGGER_PATTERN_1f, 8, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BIST_MPR_STAGGER_PATTERN_2f, 8, 16, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BIST_MPR_STAGGER_PATTERN_3f, 8, 24, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_MPR_STAGGER_PATTERNS_BCM88670_A0r_fields[] = {
    { BIST_MPR_STAGGER_PATTERN_0f, 8, 0, SOCF_LE|SOCF_WO },
    { BIST_MPR_STAGGER_PATTERN_1f, 8, 8, SOCF_LE|SOCF_WO },
    { BIST_MPR_STAGGER_PATTERN_2f, 8, 16, SOCF_LE|SOCF_WO },
    { BIST_MPR_STAGGER_PATTERN_3f, 8, 24, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_MPR_STAGGER_WEIGHTSr_fields[] = {
    { BIST_MPR_STAGGER_WEIGHT_0f, 8, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BIST_MPR_STAGGER_WEIGHT_1f, 8, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BIST_MPR_STAGGER_WEIGHT_2f, 8, 16, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BIST_MPR_STAGGER_WEIGHT_3f, 8, 24, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_MPR_STAGGER_WEIGHTS_BCM88670_A0r_fields[] = {
    { BIST_MPR_STAGGER_WEIGHT_0f, 8, 0, SOCF_LE|SOCF_WO },
    { BIST_MPR_STAGGER_WEIGHT_1f, 8, 8, SOCF_LE|SOCF_WO },
    { BIST_MPR_STAGGER_WEIGHT_2f, 8, 16, SOCF_LE|SOCF_WO },
    { BIST_MPR_STAGGER_WEIGHT_3f, 8, 24, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_NUMBER_OF_ACTIONSr_fields[] = {
    { BIST_NUM_ACTIONSf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_NUMBER_OF_ACTIONS_BCM88670_A0r_fields[] = {
    { BIST_NUM_ACTIONSf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_REPETITIONr_fields[] = {
    { NUM_OF_REPEAT_0f, 8, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { NUM_OF_REPEAT_1f, 8, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { NUM_OF_REPEAT_2f, 8, 16, SOCF_LE|SOCF_WO|SOCF_SIG },
    { NUM_OF_REPEAT_3f, 8, 24, SOCF_LE|SOCF_WO|SOCF_SIG },
    { NUM_OF_REPEAT_4f, 8, 32, SOCF_LE|SOCF_WO|SOCF_SIG },
    { NUM_OF_REPEAT_5f, 8, 40, SOCF_LE|SOCF_WO|SOCF_SIG },
    { NUM_OF_REPEAT_6f, 8, 48, SOCF_LE|SOCF_WO|SOCF_SIG },
    { NUM_OF_REPEAT_7f, 8, 56, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_REPETITION_BCM88670_A0r_fields[] = {
    { NUM_OF_REPEAT_0f, 8, 0, SOCF_LE|SOCF_WO },
    { NUM_OF_REPEAT_1f, 8, 8, SOCF_LE|SOCF_WO },
    { NUM_OF_REPEAT_2f, 8, 16, SOCF_LE|SOCF_WO },
    { NUM_OF_REPEAT_3f, 8, 24, SOCF_LE|SOCF_WO },
    { NUM_OF_REPEAT_4f, 8, 32, SOCF_LE|SOCF_WO },
    { NUM_OF_REPEAT_5f, 8, 40, SOCF_LE|SOCF_WO },
    { NUM_OF_REPEAT_6f, 8, 48, SOCF_LE|SOCF_WO },
    { NUM_OF_REPEAT_7f, 8, 56, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_0r_fields[] = {
    { BIST_PATTERN_0f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_1r_fields[] = {
    { BIST_PATTERN_1f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_2r_fields[] = {
    { BIST_PATTERN_2f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_3r_fields[] = {
    { BIST_PATTERN_3f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_4r_fields[] = {
    { BIST_PATTERN_4f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_5r_fields[] = {
    { BIST_PATTERN_5f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_6r_fields[] = {
    { BIST_PATTERN_6f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_7r_fields[] = {
    { BIST_PATTERN_7f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_0_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_0f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_1_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_1f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_2_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_2f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_3_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_3f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_4_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_4f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_5_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_5f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_6_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_6f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PATTERN_WORD_7_BCM88670_A0r_fields[] = {
    { BIST_PATTERN_7f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PRBS_ADDR_SEEDr_fields[] = {
    { BIST_PRBS_ADDR_SEEDf, 27, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PRBS_ADDR_SEED_BCM88670_A0r_fields[] = {
    { BIST_PRBS_ADDR_SEEDf, 27, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PRBS_DATA_SEED_LSBr_fields[] = {
    { BIST_PRBS_DATA_SEED_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_fields[] = {
    { BIST_PRBS_DATA_SEED_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PRBS_DATA_SEED_MSBr_fields[] = {
    { BIST_PRBS_DATA_SEED_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_fields[] = {
    { BIST_PRBS_DATA_SEED_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_RATE_LIMITERr_fields[] = {
    { BIST_CMD_WAIT_PRDf, 9, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_RATE_LIMITER_BCM88670_A0r_fields[] = {
    { BIST_CMD_WAIT_PRDf, 9, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_1_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_1_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_1_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_1_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_2_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_2_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_2_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_2_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_3_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_3_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_3_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_3_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_4_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_4_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_4_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_4_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_5_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_5_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_5_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_5_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_6_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_6_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_6_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_6_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSBr_fields[] = {
    { BIST_REPEAT_PATTERN_7_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_7_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSBr_fields[] = {
    { BIST_REPEAT_PATTERN_7_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_fields[] = {
    { BIST_REPEAT_PATTERN_7_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_SINGLE_BIT_MASKr_fields[] = {
    { BIST_SINGLE_MASKf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_SINGLE_BIT_MASK_BCM88670_A0r_fields[] = {
    { BIST_SINGLE_MASKf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields[] = {
    { SINGLE_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_SINGLE_BIT_MASK_ERROR_COUNTER_BCM88670_A0r_fields[] = {
    { SINGLE_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_START_ADDRESSr_fields[] = {
    { BIST_START_ADDRESSf, 26, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_START_ADDRESS_BCM88202_A0r_fields[] = {
    { BIST_START_ADDRESSf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_START_ADDRESS_BCM88670_A0r_fields[] = {
    { BIST_START_ADDRESSf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_STATUSESr_fields[] = {
    { BIST_FINISHEDf, 1, 0, SOCF_WO },
    { FIELD_16_16f, 1, 16, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_STATUSES_BCM88202_A0r_fields[] = {
    { BIST_FINISHEDf, 1, 0, SOCF_WO },
    { BIST_RD_ACT_CNTf, 31, 1, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_BIST_STATUSES_BCM88670_A0r_fields[] = {
    { BIST_FINISHEDf, 1, 0, SOCF_WO|SOCF_SIG },
    { BIST_RD_ACT_CNTf, 31, 1, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_CALIBRATION_SEQUENCE_ADDRESSr_fields[] = {
    { CALIB_SEQ_ADDf, 26, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CALIB_SEQ_ADD_VALf, 1, 31, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_CALIBRATION_SEQUENCE_ADDRESS_BCM88202_A0r_fields[] = {
    { CALIB_SEQ_ADDf, 27, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CALIB_SEQ_ADD_VALf, 1, 31, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_CALIB_BIST_ERROR_OCCURREDr_fields[] = {
    { CALIB_BIST_ERR_OCCURREDf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields[] = {
    { CALIB_BIST_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_CLAM_SHELLr_fields[] = {
    { CLAM_SHELL_MODEf, 1, 0, SOCF_WO },
    { USE_CLAM_SHELL_DDR_0f, 1, 1, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_CLAM_SHELL_BCM88670_A0r_fields[] = {
    { CLAM_SHELL_MODEf, 1, 0, SOCF_WO },
    { USE_CLAM_SHELL_DDR_0f, 1, 1, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_BIST_DBI_ERR_GLOBALr_fields[] = {
    { CNT_BIST_DBI_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_BIST_DBI_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_BIST_DBI_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_BIST_EDC_ERR_GLOBALr_fields[] = {
    { CNT_BIST_EDC_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_BIST_EDC_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_BIST_EDC_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_GDDR_5_BIST_ADT_ERR_GLOBALr_fields[] = {
    { CNT_GDDR_5_BIST_ADT_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_GDDR_5_BIST_ADT_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_GDDR_5_BIST_ADT_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_GDDR_5_BIST_DATA_ERR_GLOBALr_fields[] = {
    { CNT_GDDR_5_BIST_DATA_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_GDDR_5_BIST_DATA_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_GDDR_5_BIST_DATA_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_GDDR_5_BIST_DBI_ERR_GLOBALr_fields[] = {
    { CNT_GDDR_5_BIST_DBI_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_GDDR_5_BIST_DBI_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_GDDR_5_BIST_DBI_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_GDDR_5_BIST_EDC_ERR_GLOBALr_fields[] = {
    { CNT_GDDR_5_BIST_EDC_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_CNT_GDDR_5_BIST_EDC_ERR_GLOBAL_BCM88670_A0r_fields[] = {
    { CNT_GDDR_5_BIST_EDC_ERR_GLOBALf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_CPU_COMMANDSr_fields[] = {
    { ADDRESSf, 14, 3, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_ADDRESSf, 3, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CAS_Nf, 1, 20, SOCF_WO|SOCF_SIG },
    { CKEf, 1, 24, SOCF_WO|SOCF_SIG },
    { CONST_VALf, 1, 27, SOCF_WO|SOCF_SIG },
    { CPU_CMD_VLDf, 1, 31, SOCF_WO|SOCF_SIG },
    { CS_Nf, 2, 22, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ODTf, 1, 26, SOCF_WO|SOCF_SIG },
    { RAS_N_OR_REF_Nf, 1, 21, SOCF_WO|SOCF_SIG },
    { RESf, 1, 25, SOCF_WO|SOCF_SIG },
    { RESERVEDf, 2, 17, SOCF_LE|SOCF_WO|SOCF_SIG|SOCF_RES },
    { STOP_BAC_CMDSf, 1, 30, SOCF_WO|SOCF_SIG },
    { WE_Nf, 1, 19, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_CPU_COMMANDS_BCM88202_A0r_fields[] = {
    { ACT_N_ABI_Nf, 1, 26, SOCF_WO|SOCF_SIG },
    { ACT_N_ABI_N_ODDf, 1, 53, SOCF_WO|SOCF_SIG },
    { ADDRESSf, 14, 4, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDRESS_ODDf, 14, 31, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_ADDRESSf, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_ADDRESS_ODDf, 4, 27, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CAS_Nf, 1, 21, SOCF_WO|SOCF_SIG },
    { CAS_N_ODDf, 1, 48, SOCF_WO|SOCF_SIG },
    { CKEf, 1, 54, SOCF_WO|SOCF_SIG },
    { CMD_CONST_VALf, 1, 59, SOCF_WO|SOCF_SIG },
    { CONST_VALf, 1, 58, SOCF_WO|SOCF_SIG },
    { CPU_CMD_VLDf, 1, 61, SOCF_WO|SOCF_SIG },
    { CS_Nf, 2, 23, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CS_N_ODDf, 2, 50, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ODTf, 1, 56, SOCF_WO|SOCF_SIG },
    { ODT_ODDf, 1, 57, SOCF_WO|SOCF_SIG },
    { PARITYf, 1, 25, SOCF_WO|SOCF_SIG },
    { PARITY_ODDf, 1, 52, SOCF_WO|SOCF_SIG },
    { RAS_N_OR_REF_Nf, 1, 22, SOCF_WO|SOCF_SIG },
    { RAS_N_OR_REF_N_ODDf, 1, 49, SOCF_WO|SOCF_SIG },
    { RESf, 1, 55, SOCF_WO|SOCF_SIG },
    { STOP_BAC_CMDSf, 1, 60, SOCF_WO|SOCF_SIG },
    { WE_Nf, 1, 20, SOCF_WO|SOCF_SIG },
    { WE_N_ODDf, 1, 47, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_CPU_COMMANDS_BCM88670_A0r_fields[] = {
    { ACT_N_ABI_Nf, 1, 26, SOCF_WO },
    { ACT_N_ABI_N_ODDf, 1, 53, SOCF_WO },
    { ADDRESSf, 14, 4, SOCF_LE|SOCF_WO },
    { ADDRESS_ODDf, 14, 31, SOCF_LE|SOCF_WO },
    { BANK_ADDRESSf, 4, 0, SOCF_LE|SOCF_WO },
    { BANK_ADDRESS_ODDf, 4, 27, SOCF_LE|SOCF_WO },
    { CAS_Nf, 1, 21, SOCF_WO },
    { CAS_N_ODDf, 1, 48, SOCF_WO },
    { CKEf, 1, 54, SOCF_WO },
    { CMD_CONST_VALf, 1, 59, SOCF_WO },
    { CONST_VALf, 1, 58, SOCF_WO },
    { CPU_CMD_VLDf, 1, 61, SOCF_WO },
    { CS_Nf, 2, 23, SOCF_LE|SOCF_WO },
    { CS_N_ODDf, 2, 50, SOCF_LE|SOCF_WO },
    { ODTf, 1, 56, SOCF_WO },
    { ODT_ODDf, 1, 57, SOCF_WO },
    { PARITYf, 1, 25, SOCF_WO },
    { PARITY_ODDf, 1, 52, SOCF_WO },
    { RAS_N_OR_REF_Nf, 1, 22, SOCF_WO },
    { RAS_N_OR_REF_N_ODDf, 1, 49, SOCF_WO },
    { RESf, 1, 55, SOCF_WO },
    { STOP_BAC_CMDSf, 1, 60, SOCF_WO },
    { WE_Nf, 1, 20, SOCF_WO },
    { WE_N_ODDf, 1, 47, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DATA_LOCKr_fields[] = {
    { DATA_LOCK_TIMEOUTf, 1, 31, SOCF_WO },
    { DATA_LOCK_WRITE_ADDRf, 26, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DATA_LOCK_TIMEOUT_PRDr_fields[] = {
    { DATA_LOCK_TIMEOUT_PRDf, 12, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields[] = {
    { EXT_MODE_WR_3f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_CONTROLLER_TRIGGERSr_fields[] = {
    { DDR_CKE_DISf, 1, 3, SOCF_WO },
    { DDR_INIT_DISf, 1, 2, SOCF_WO },
    { DDR_RSTNf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_1r_fields[] = {
    { EXT_MODE_WR_1f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_2r_fields[] = {
    { EMR_2f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_3r_fields[] = {
    { EMR_3f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_MODE_REGISTER_1r_fields[] = {
    { MODE_REG_WR_1f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_MODE_REGISTER_2r_fields[] = {
    { MODE_REG_WR_2f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_CTRLr_fields[] = {
    { PLL_CTRLf, 64, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_CTRL_BCM88670_A0r_fields[] = {
    { PLL_CTRLf, 64, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRLr_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE|SOCF_WO },
    { MSC_CTRLf, 16, 16, SOCF_LE|SOCF_WO|SOCF_RES },
    { NDIV_FRACf, 20, 32, SOCF_LE|SOCF_WO },
    { NDIV_INTf, 10, 52, SOCF_LE|SOCF_WO },
    { PDIVf, 4, 62, SOCF_LE|SOCF_WO },
    { SSC_LIMITf, 22, 66, SOCF_LE|SOCF_WO },
    { SSC_MODEf, 1, 88, SOCF_WO },
    { SSC_STEPf, 16, 89, SOCF_LE|SOCF_WO },
    { VCO_GAINf, 4, 105, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_fields[] = {
    { LDO_CTRLf, 16, 0, SOCF_LE|SOCF_WO },
    { MSC_CTRLf, 16, 16, SOCF_LE|SOCF_WO|SOCF_RES },
    { NDIV_FRACf, 20, 32, SOCF_LE|SOCF_WO },
    { NDIV_INTf, 10, 52, SOCF_LE|SOCF_WO },
    { PDIVf, 4, 62, SOCF_LE|SOCF_WO },
    { SSC_LIMITf, 22, 66, SOCF_LE|SOCF_WO },
    { SSC_MODEf, 1, 88, SOCF_WO },
    { SSC_STEPf, 16, 89, SOCF_LE|SOCF_WO },
    { VCO_GAINf, 4, 105, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_RCr_fields[] = {
    { CPf, 2, 1, SOCF_LE|SOCF_WO },
    { CP_1f, 2, 3, SOCF_LE|SOCF_WO },
    { CZf, 2, 5, SOCF_LE|SOCF_WO },
    { ICPf, 6, 7, SOCF_LE|SOCF_WO },
    { ISO_INf, 1, 0, SOCF_WO },
    { RPf, 3, 13, SOCF_LE|SOCF_WO },
    { RZf, 5, 16, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_RC_BCM88670_A0r_fields[] = {
    { CPf, 2, 1, SOCF_LE|SOCF_WO },
    { CP_1f, 2, 3, SOCF_LE|SOCF_WO },
    { CZf, 2, 5, SOCF_LE|SOCF_WO },
    { ICPf, 6, 7, SOCF_LE|SOCF_WO },
    { ISO_INf, 1, 0, SOCF_WO },
    { RPf, 3, 13, SOCF_LE|SOCF_WO },
    { RZf, 5, 16, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_RESETr_fields[] = {
    { IDDQ_ENABLEf, 1, 3, SOCF_WO },
    { ILM_MODEf, 1, 4, SOCF_WO },
    { PWR_ONf, 1, 0, SOCF_WO },
    { PWR_ON_LDOf, 1, 1, SOCF_WO },
    { RESETBf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_RESET_BCM88670_A0r_fields[] = {
    { IDDQ_ENABLEf, 1, 3, SOCF_WO },
    { ILM_MODEf, 1, 4, SOCF_WO },
    { PWR_ONf, 1, 0, SOCF_WO },
    { PWR_ON_LDOf, 1, 1, SOCF_WO },
    { RESETBf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_STATUSr_fields[] = {
    { PLL_LOCKf, 1, 0, SOCF_WO },
    { PLL_POST_CTRL_RESETBf, 1, 13, SOCF_WO },
    { PLL_PWR_ON_LDOf, 1, 14, SOCF_WO },
    { PLL_STAT_OUTf, 12, 1, SOCF_LE|SOCF_WO },
    { POR_RSTBf, 1, 15, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_PLL_STATUS_BCM88670_A0r_fields[] = {
    { PLL_LOCKf, 1, 0, SOCF_WO|SOCF_SIG },
    { PLL_POST_CTRL_RESETBf, 1, 13, SOCF_WO|SOCF_SIG },
    { PLL_PWR_ON_LDOf, 1, 14, SOCF_WO|SOCF_SIG },
    { PLL_STAT_OUTf, 12, 1, SOCF_LE|SOCF_WO|SOCF_SIG },
    { POR_RSTBf, 1, 15, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DDR_PHY_UPDATE_ENABLEr_fields[] = {
    { ENABLE_PHY_VDL_UPDATEf, 1, 31, SOCF_WO|SOCF_SIG },
    { WAIT_AFT_REFRESH_TO_DISABLE_UPDATE_PRDf, 11, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DPI_POWERr_fields[] = {
    { BYPASS_PLLf, 1, 5, SOCF_WO },
    { CK_DISf, 1, 7, SOCF_WO },
    { DRAM_CLK_PLL_LOCK_OVERRIDEf, 1, 9, SOCF_WO },
    { EXT_RST_ENf, 1, 8, SOCF_WO },
    { IDDQ_ENABLEf, 1, 6, SOCF_WO },
    { IDLEf, 1, 0, SOCF_WO },
    { PLL_PWRDNf, 1, 4, SOCF_WO },
    { SFT_RESETNf, 1, 1, SOCF_WO },
    { STANDBYf, 1, 2, SOCF_WO },
    { STANDBY_EXIT_Lf, 1, 3, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DPI_STATUSr_fields[] = {
    { PWRUP_RSBf, 1, 8, SOCF_WO },
    { PWRUP_WARM_STARTf, 1, 12, SOCF_WO },
    { READYf, 1, 0, SOCF_WO },
    { WIRE_DELAYf, 3, 4, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DPI_STAT_CNTRLr_fields[] = {
    { AUX_IS_ADf, 3, 12, SOCF_LE|SOCF_WO },
    { AUX_IS_CSf, 3, 8, SOCF_LE|SOCF_WO },
    { AUX_IS_ODTf, 3, 4, SOCF_LE|SOCF_WO },
    { FIELD_0_0f, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DPRC_ENABLERSr_fields[] = {
    { DDR_PHY_RSTNf, 1, 0, SOCF_WO },
    { DPRC_ALIGN_SOFT_INITf, 1, 1, SOCF_WO },
    { DPRC_PRC_SOFT_INITf, 1, 2, SOCF_WO },
    { WRITE_FIFO_ENABLEf, 1, 3, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DPRC_ENABLERS_BCM88670_A0r_fields[] = {
    { DDR_PHY_RSTNf, 1, 0, SOCF_WO },
    { DPRC_ALIGN_SOFT_INITf, 1, 1, SOCF_WO },
    { DPRC_PRC_SOFT_INITf, 1, 2, SOCF_WO },
    { WRITE_FIFO_ENABLEf, 1, 3, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DQ_BYTE_0_MAPr_fields[] = {
    { DQ_0_BYTE_0_MAPf, 3, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_1_BYTE_0_MAPf, 3, 3, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_2_BYTE_0_MAPf, 3, 6, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_3_BYTE_0_MAPf, 3, 9, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_4_BYTE_0_MAPf, 3, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_5_BYTE_0_MAPf, 3, 15, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_6_BYTE_0_MAPf, 3, 18, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_7_BYTE_0_MAPf, 3, 21, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DQ_BYTE_0_MAP_BCM88670_A0r_fields[] = {
    { DQ_0_BYTE_0_MAPf, 3, 0, SOCF_LE|SOCF_WO },
    { DQ_1_BYTE_0_MAPf, 3, 3, SOCF_LE|SOCF_WO },
    { DQ_2_BYTE_0_MAPf, 3, 6, SOCF_LE|SOCF_WO },
    { DQ_3_BYTE_0_MAPf, 3, 9, SOCF_LE|SOCF_WO },
    { DQ_4_BYTE_0_MAPf, 3, 12, SOCF_LE|SOCF_WO },
    { DQ_5_BYTE_0_MAPf, 3, 15, SOCF_LE|SOCF_WO },
    { DQ_6_BYTE_0_MAPf, 3, 18, SOCF_LE|SOCF_WO },
    { DQ_7_BYTE_0_MAPf, 3, 21, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DQ_BYTE_1_MAPr_fields[] = {
    { DQ_0_BYTE_1_MAPf, 3, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_1_BYTE_1_MAPf, 3, 3, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_2_BYTE_1_MAPf, 3, 6, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_3_BYTE_1_MAPf, 3, 9, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_4_BYTE_1_MAPf, 3, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_5_BYTE_1_MAPf, 3, 15, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_6_BYTE_1_MAPf, 3, 18, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_7_BYTE_1_MAPf, 3, 21, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DQ_BYTE_1_MAP_BCM88670_A0r_fields[] = {
    { DQ_0_BYTE_1_MAPf, 3, 0, SOCF_LE|SOCF_WO },
    { DQ_1_BYTE_1_MAPf, 3, 3, SOCF_LE|SOCF_WO },
    { DQ_2_BYTE_1_MAPf, 3, 6, SOCF_LE|SOCF_WO },
    { DQ_3_BYTE_1_MAPf, 3, 9, SOCF_LE|SOCF_WO },
    { DQ_4_BYTE_1_MAPf, 3, 12, SOCF_LE|SOCF_WO },
    { DQ_5_BYTE_1_MAPf, 3, 15, SOCF_LE|SOCF_WO },
    { DQ_6_BYTE_1_MAPf, 3, 18, SOCF_LE|SOCF_WO },
    { DQ_7_BYTE_1_MAPf, 3, 21, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DQ_BYTE_2_MAPr_fields[] = {
    { DQ_0_BYTE_2_MAPf, 3, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_1_BYTE_2_MAPf, 3, 3, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_2_BYTE_2_MAPf, 3, 6, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_3_BYTE_2_MAPf, 3, 9, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_4_BYTE_2_MAPf, 3, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_5_BYTE_2_MAPf, 3, 15, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_6_BYTE_2_MAPf, 3, 18, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_7_BYTE_2_MAPf, 3, 21, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DQ_BYTE_2_MAP_BCM88670_A0r_fields[] = {
    { DQ_0_BYTE_2_MAPf, 3, 0, SOCF_LE|SOCF_WO },
    { DQ_1_BYTE_2_MAPf, 3, 3, SOCF_LE|SOCF_WO },
    { DQ_2_BYTE_2_MAPf, 3, 6, SOCF_LE|SOCF_WO },
    { DQ_3_BYTE_2_MAPf, 3, 9, SOCF_LE|SOCF_WO },
    { DQ_4_BYTE_2_MAPf, 3, 12, SOCF_LE|SOCF_WO },
    { DQ_5_BYTE_2_MAPf, 3, 15, SOCF_LE|SOCF_WO },
    { DQ_6_BYTE_2_MAPf, 3, 18, SOCF_LE|SOCF_WO },
    { DQ_7_BYTE_2_MAPf, 3, 21, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DQ_BYTE_3_MAPr_fields[] = {
    { DQ_0_BYTE_3_MAPf, 3, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_1_BYTE_3_MAPf, 3, 3, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_2_BYTE_3_MAPf, 3, 6, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_3_BYTE_3_MAPf, 3, 9, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_4_BYTE_3_MAPf, 3, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_5_BYTE_3_MAPf, 3, 15, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_6_BYTE_3_MAPf, 3, 18, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_7_BYTE_3_MAPf, 3, 21, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DQ_BYTE_3_MAP_BCM88670_A0r_fields[] = {
    { DQ_0_BYTE_3_MAPf, 3, 0, SOCF_LE|SOCF_WO },
    { DQ_1_BYTE_3_MAPf, 3, 3, SOCF_LE|SOCF_WO },
    { DQ_2_BYTE_3_MAPf, 3, 6, SOCF_LE|SOCF_WO },
    { DQ_3_BYTE_3_MAPf, 3, 9, SOCF_LE|SOCF_WO },
    { DQ_4_BYTE_3_MAPf, 3, 12, SOCF_LE|SOCF_WO },
    { DQ_5_BYTE_3_MAPf, 3, 15, SOCF_LE|SOCF_WO },
    { DQ_6_BYTE_3_MAPf, 3, 18, SOCF_LE|SOCF_WO },
    { DQ_7_BYTE_3_MAPf, 3, 21, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields[] = {
    { BURST_SIZE_MODEf, 1, 4, SOCF_WO|SOCF_SIG },
    { DDR_RESET_POLARITYf, 1, 17, SOCF_WO|SOCF_SIG },
    { DRAM_TYPEf, 3, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ENABLE_8_BANKSf, 1, 20, SOCF_WO|SOCF_SIG },
    { ITEM_12_12f, 1, 12, SOCF_WO|SOCF_SIG },
    { ITEM_13_13f, 1, 13, SOCF_WO|SOCF_SIG },
    { ITEM_18_18f, 1, 18, SOCF_WO|SOCF_SIG },
    { STATIC_ODT_ENf, 1, 16, SOCF_WO|SOCF_SIG },
    { WR_LATENCYf, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_COMPLIANCE_CONFIGURATION_REGISTER_BCM88202_A0r_fields[] = {
    { BANK_GROUP_TOPOf, 2, 14, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BURST_CHOP_ENf, 1, 5, SOCF_WO|SOCF_SIG },
    { BURST_CHOP_RELAX_TIMING_ENf, 1, 6, SOCF_WO|SOCF_SIG },
    { DEFAULT_ADDR_VALf, 1, 38, SOCF_WO|SOCF_SIG },
    { DEFAULT_DBI_VALf, 1, 37, SOCF_WO|SOCF_SIG },
    { DEFAULT_DQS_VALf, 1, 35, SOCF_WO|SOCF_SIG },
    { DEFAULT_DQ_VALf, 1, 36, SOCF_WO|SOCF_SIG },
    { DEFAULT_GDDR_5_UNUSED_ADDR_VALf, 1, 39, SOCF_WO|SOCF_SIG },
    { DIS_DRAM_WCKf, 1, 19, SOCF_WO|SOCF_SIG },
    { DQS_OEB_VALf, 4, 26, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DRAM_TYPEf, 3, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DRC_IN_HALF_DRAM_CMD_FREQ_MODEf, 1, 16, SOCF_WO|SOCF_SIG },
    { FORCE_ADDR_OEBf, 1, 20, SOCF_WO|SOCF_SIG },
    { FORCE_DQS_VALf, 4, 31, SOCF_LE|SOCF_WO|SOCF_SIG },
    { FORCE_DQ_OEBf, 1, 21, SOCF_WO|SOCF_SIG },
    { FORCE_DQ_VALf, 1, 30, SOCF_WO|SOCF_SIG },
    { GEAR_DOWN_MODEf, 1, 18, SOCF_WO|SOCF_SIG },
    { OVERRIDE_DQS_OEBf, 4, 22, SOCF_LE|SOCF_WO|SOCF_SIG },
    { UI_2_FSM_ENf, 1, 17, SOCF_WO|SOCF_SIG },
    { WR_LATENCYf, 5, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_COMPLIANCE_CONFIGURATION_REGISTER_BCM88670_A0r_fields[] = {
    { BANK_GROUP_TOPOf, 2, 14, SOCF_LE|SOCF_WO },
    { BURST_CHOP_ENf, 1, 5, SOCF_WO },
    { BURST_CHOP_RELAX_TIMING_ENf, 1, 6, SOCF_WO },
    { DEFAULT_ADDR_VALf, 1, 38, SOCF_WO },
    { DEFAULT_DBI_VALf, 1, 37, SOCF_WO },
    { DEFAULT_DQS_VALf, 1, 35, SOCF_WO },
    { DEFAULT_DQ_VALf, 1, 36, SOCF_WO },
    { DEFAULT_GDDR_5_UNUSED_ADDR_VALf, 1, 39, SOCF_WO },
    { DIS_DRAM_WCKf, 1, 19, SOCF_WO },
    { DQS_OEB_VALf, 4, 26, SOCF_LE|SOCF_WO },
    { DRAM_TYPEf, 3, 8, SOCF_LE|SOCF_WO },
    { DRC_IN_HALF_DRAM_CMD_FREQ_MODEf, 1, 16, SOCF_WO },
    { FORCE_ADDR_OEBf, 1, 20, SOCF_WO },
    { FORCE_DQS_VALf, 4, 31, SOCF_LE|SOCF_WO },
    { FORCE_DQ_OEBf, 1, 21, SOCF_WO },
    { FORCE_DQ_VALf, 1, 30, SOCF_WO },
    { GEAR_DOWN_MODEf, 1, 18, SOCF_WO },
    { OVERRIDE_DQS_OEBf, 4, 22, SOCF_LE|SOCF_WO },
    { UI_2_FSM_ENf, 1, 17, SOCF_WO },
    { WR_LATENCYf, 5, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_ERROR_DETECTr_fields[] = {
    { CQF_WE_CONTENTIONf, 1, 31, SOCF_WO },
    { RD_CRC_CNTf, 12, 12, SOCF_LE|SOCF_WO },
    { RD_CRC_DURING_RD_RETRANSMITf, 1, 26, SOCF_WO },
    { RD_CRC_DURING_WR_RETRANSMITf, 1, 27, SOCF_WO },
    { RD_CRC_ERR_NOT_RETRANSMITEDf, 1, 28, SOCF_WO },
    { RESERVEDf, 1, 30, SOCF_WO|SOCF_RES },
    { WR_CRC_CNTf, 12, 0, SOCF_LE|SOCF_WO },
    { WR_CRC_DURING_RD_RETRANSMITf, 1, 25, SOCF_WO },
    { WR_CRC_DURING_WR_RETRANSMITf, 1, 24, SOCF_WO },
    { WR_CRC_ERR_NOT_RETRANSMITEDf, 1, 29, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_ERROR_DETECT_BCM88670_A0r_fields[] = {
    { CQF_WE_CONTENTIONf, 1, 31, SOCF_WO|SOCF_SIG },
    { RD_CRC_CNTf, 12, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { RD_CRC_DURING_RD_RETRANSMITf, 1, 26, SOCF_WO|SOCF_SIG },
    { RD_CRC_DURING_WR_RETRANSMITf, 1, 27, SOCF_WO|SOCF_SIG },
    { RD_CRC_ERR_NOT_RETRANSMITEDf, 1, 28, SOCF_WO|SOCF_SIG },
    { RESERVEDf, 1, 30, SOCF_WO|SOCF_SIG|SOCF_RES },
    { WR_CRC_CNTf, 12, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { WR_CRC_DURING_RD_RETRANSMITf, 1, 25, SOCF_WO|SOCF_SIG },
    { WR_CRC_DURING_WR_RETRANSMITf, 1, 24, SOCF_WO|SOCF_SIG },
    { WR_CRC_ERR_NOT_RETRANSMITEDf, 1, 29, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_ERROR_INNITATEr_fields[] = {
    { CORRUPT_DATA_BITSf, 1, 5, SOCF_WO },
    { INITATE_DRAM_PARITY_ERRf, 1, 8, SOCF_WO },
    { INITATE_DRAM_READ_CRCf, 1, 4, SOCF_WO },
    { INITATE_DRAM_WRITE_CRCf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_ERROR_INNITATE_BCM88670_A0r_fields[] = {
    { CORRUPT_DATA_BITSf, 1, 5, SOCF_WO },
    { INITATE_DRAM_PARITY_ERRf, 1, 8, SOCF_WO|SOCF_SIG },
    { INITATE_DRAM_READ_CRCf, 1, 4, SOCF_WO|SOCF_SIG },
    { INITATE_DRAM_WRITE_CRCf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_ERROR_RECOVERYr_fields[] = {
    { CONS_RD_RETRANSMIT_CYCLES_TRESHOLDf, 6, 8, SOCF_LE|SOCF_WO },
    { CONS_WR_RETRANSMIT_CYCLES_TRESHOLDf, 6, 2, SOCF_LE|SOCF_WO },
    { RETRANSMIT_AFT_RD_CRC_ERR_DLY_PRDf, 3, 17, SOCF_LE|SOCF_WO },
    { RETRANSMIT_AFT_WR_CRC_ERR_DLY_PRDf, 3, 14, SOCF_LE|SOCF_WO },
    { RETRANSMIT_UPPON_RD_CRC_ERRf, 1, 1, SOCF_WO|SOCF_SIG },
    { RETRANSMIT_UPPON_WR_CRC_ERRf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_ERROR_RECOVERY_BCM88670_A0r_fields[] = {
    { CONS_RD_RETRANSMIT_CYCLES_TRESHOLDf, 6, 8, SOCF_LE|SOCF_WO },
    { CONS_WR_RETRANSMIT_CYCLES_TRESHOLDf, 6, 2, SOCF_LE|SOCF_WO },
    { RETRANSMIT_AFT_RD_CRC_ERR_DLY_PRDf, 3, 17, SOCF_LE|SOCF_WO },
    { RETRANSMIT_AFT_WR_CRC_ERR_DLY_PRDf, 3, 14, SOCF_LE|SOCF_WO },
    { RETRANSMIT_UPPON_RD_CRC_ERRf, 1, 1, SOCF_WO },
    { RETRANSMIT_UPPON_WR_CRC_ERRf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_INIT_FINISHEDr_fields[] = {
    { DRAM_INIT_FINISHEDf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_INIT_FINISHED_BCM88670_A0r_fields[] = {
    { DRAM_INIT_FINISHEDf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_0r_fields[] = {
    { DRAM_MR_0f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_1r_fields[] = {
    { DRAM_MR_1f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_2r_fields[] = {
    { DRAM_MR_2f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_3r_fields[] = {
    { DRAM_MR_3f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_4r_fields[] = {
    { DRAM_MR_4f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_5r_fields[] = {
    { DRAM_MR_5f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_6r_fields[] = {
    { DRAM_MR_6f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_7r_fields[] = {
    { DRAM_MR_7f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_8r_fields[] = {
    { DRAM_MR_8f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_12r_fields[] = {
    { DRAM_MR_12f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_14r_fields[] = {
    { DRAM_MR_14f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_15r_fields[] = {
    { DRAM_MR_15f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_0_BCM88670_A0r_fields[] = {
    { DRAM_MR_0f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_12_BCM88670_A0r_fields[] = {
    { DRAM_MR_12f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_14_BCM88670_A0r_fields[] = {
    { DRAM_MR_14f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_15_BCM88670_A0r_fields[] = {
    { DRAM_MR_15f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_1_BCM88670_A0r_fields[] = {
    { DRAM_MR_1f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_2_BCM88670_A0r_fields[] = {
    { DRAM_MR_2f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_3_BCM88670_A0r_fields[] = {
    { DRAM_MR_3f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_4_BCM88670_A0r_fields[] = {
    { DRAM_MR_4f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_5_BCM88670_A0r_fields[] = {
    { DRAM_MR_5f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_6_BCM88670_A0r_fields[] = {
    { DRAM_MR_6f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_7_BCM88670_A0r_fields[] = {
    { DRAM_MR_7f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_MR_8_BCM88670_A0r_fields[] = {
    { DRAM_MR_8f, 18, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_SETr_fields[] = {
    { AD_WIDTHf, 2, 6, SOCF_LE|SOCF_WO },
    { BUS_16f, 1, 5, SOCF_WO },
    { BUS_8f, 1, 4, SOCF_WO },
    { CHIP_SIZEf, 2, 1, SOCF_LE|SOCF_WO },
    { CHIP_WIDTHf, 1, 3, SOCF_WO },
    { DDR_3_TYPEf, 1, 0, SOCF_WO },
    { DDR_MHZf, 12, 16, SOCF_LE|SOCF_WO },
    { DUAL_RANKf, 1, 31, SOCF_WO },
    { JEDECf, 5, 8, SOCF_LE|SOCF_WO },
    { VOLTSf, 2, 13, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_SPECIAL_FEATURESr_fields[] = {
    { ABIf, 1, 4, SOCF_WO|SOCF_SIG },
    { ADDR_OEB_POST_CYCLEf, 2, 36, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_OEB_POST_VALUEf, 1, 38, SOCF_WO|SOCF_SIG },
    { ADDR_OEB_PRE_CYCLEf, 2, 33, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_OEB_PRE_VALUEf, 1, 35, SOCF_WO|SOCF_SIG },
    { ALERT_N_PW_PARITTY_THf, 5, 39, SOCF_LE|SOCF_WO|SOCF_SIG },
    { COMMAND_PARITY_LATTENCYf, 3, 5, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQS_OEB_POST_CYCLEf, 2, 30, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQS_OEB_POST_VALUEf, 1, 32, SOCF_WO|SOCF_SIG },
    { DQS_OEB_PRE_CYCLEf, 2, 27, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQS_OEB_PRE_VALUEf, 1, 29, SOCF_WO|SOCF_SIG },
    { DQS_PREAMBLE_1_CKf, 1, 20, SOCF_WO|SOCF_SIG },
    { DQ_OEB_POST_CYCLEf, 2, 24, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_OEB_POST_VALUEf, 1, 26, SOCF_WO|SOCF_SIG },
    { DQ_OEB_PRE_CYCLEf, 2, 21, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_OEB_PRE_VALUEf, 1, 23, SOCF_WO|SOCF_SIG },
    { EDC_RD_LATTENCYf, 6, 14, SOCF_LE|SOCF_WO|SOCF_SIG },
    { EDC_WR_LATTENCYf, 6, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { READ_CRCf, 1, 1, SOCF_WO|SOCF_SIG },
    { READ_DBIf, 1, 3, SOCF_WO|SOCF_SIG },
    { WRITE_CRCf, 1, 0, SOCF_WO|SOCF_SIG },
    { WRITE_DBIf, 1, 2, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_SPECIAL_FEATURES_BCM88670_A0r_fields[] = {
    { ABIf, 1, 4, SOCF_WO },
    { ADDR_OEB_POST_CYCLEf, 2, 36, SOCF_LE|SOCF_WO },
    { ADDR_OEB_POST_VALUEf, 1, 38, SOCF_WO },
    { ADDR_OEB_PRE_CYCLEf, 2, 33, SOCF_LE|SOCF_WO },
    { ADDR_OEB_PRE_VALUEf, 1, 35, SOCF_WO },
    { ALERT_N_PW_PARITTY_THf, 5, 39, SOCF_LE|SOCF_WO },
    { COMMAND_PARITY_LATTENCYf, 3, 5, SOCF_LE|SOCF_WO },
    { DQS_OEB_POST_CYCLEf, 2, 30, SOCF_LE|SOCF_WO },
    { DQS_OEB_POST_VALUEf, 1, 32, SOCF_WO },
    { DQS_OEB_PRE_CYCLEf, 2, 27, SOCF_LE|SOCF_WO },
    { DQS_OEB_PRE_VALUEf, 1, 29, SOCF_WO },
    { DQS_PREAMBLE_1_CKf, 1, 20, SOCF_WO },
    { DQ_OEB_POST_CYCLEf, 2, 24, SOCF_LE|SOCF_WO },
    { DQ_OEB_POST_VALUEf, 1, 26, SOCF_WO },
    { DQ_OEB_PRE_CYCLEf, 2, 21, SOCF_LE|SOCF_WO },
    { DQ_OEB_PRE_VALUEf, 1, 23, SOCF_WO },
    { EDC_RD_LATTENCYf, 6, 14, SOCF_LE|SOCF_WO },
    { EDC_WR_LATTENCYf, 6, 8, SOCF_LE|SOCF_WO },
    { READ_CRCf, 1, 1, SOCF_WO },
    { READ_DBIf, 1, 3, SOCF_WO },
    { WRITE_CRCf, 1, 0, SOCF_WO },
    { WRITE_DBIf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_DRAM_TIME_PARAMSr_fields[] = {
    { ALf, 3, 24, SOCF_LE|SOCF_WO },
    { CLf, 5, 0, SOCF_LE|SOCF_WO },
    { CWLf, 5, 8, SOCF_LE|SOCF_WO },
    { WRf, 5, 16, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_DWF_WATERMARKr_fields[] = {
    { DWF_WATERMARKf, 6, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_DWF_WATERMARK_BCM88670_A0r_fields[] = {
    { DWF_WATERMARKf, 6, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_ECC_ERR_1B_INITIATEr_fields[] = {
    { ECC_ERR_1B_INITIATEf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_ECC_ERR_1B_MONITOR_MEM_MASKr_fields[] = {
    { ECC_ERR_1B_MONITOR_MEM_MASKf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_ECC_ERR_2B_INITIATEr_fields[] = {
    { ECC_ERR_2B_INITIATEf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_ECC_ERR_2B_MONITOR_MEM_MASKr_fields[] = {
    { ECC_ERR_2B_MONITOR_MEM_MASKf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_ECC_INTERRUPT_REGISTERr_fields[] = {
    { PARITY_ERR_INTf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_ECC_INTERRUPT_REGISTER_MASKr_fields[] = {
    { PARITY_ERR_INT_MASKf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_ECC_INTERRUPT_REGISTER_TESTr_fields[] = {
    { ECC_INTERRUPT_REGISTER_TESTf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_EVENT_TRIGGER_ON_PARITY_PAD_CONFIGr_fields[] = {
    { DRC_IDLE_PRDf, 10, 5, SOCF_LE|SOCF_WO|SOCF_SIG },
    { EVENT_TRIGGER_ON_PARITY_PAD_ENf, 1, 15, SOCF_WO|SOCF_SIG },
    { EVENT_TRIGGER_ON_PARITY_PAD_OP_CODEf, 5, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_EVENT_TRIGGER_ON_PARITY_PAD_CONFIG_BCM88670_A0r_fields[] = {
    { DRC_IDLE_PRDf, 10, 5, SOCF_LE|SOCF_WO },
    { EVENT_TRIGGER_ON_PARITY_PAD_ENf, 1, 15, SOCF_WO },
    { EVENT_TRIGGER_ON_PARITY_PAD_OP_CODEf, 5, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_EXTENDED_MODE_WR_2_REGISTERr_fields[] = {
    { EXT_MODE_WR_2f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_EXT_PHY_CTRL_STATUSr_fields[] = {
    { EXT_2_PHY_IDDQf, 1, 1, SOCF_WO },
    { EXT_2_PHY_ILM_MODEf, 1, 2, SOCF_WO },
    { EXT_2_PHY_PLL_CFGf, 199, 3, SOCF_LE|SOCF_WO },
    { USE_EXTERNAL_CONTROLLERf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_EXT_PHY_CTRL_STATUS_BCM88670_A0r_fields[] = {
    { EXT_2_PHY_IDDQf, 1, 1, SOCF_WO|SOCF_SIG },
    { EXT_2_PHY_ILM_MODEf, 1, 2, SOCF_WO|SOCF_SIG },
    { EXT_2_PHY_PLL_CFGf, 199, 3, SOCF_LE|SOCF_WO|SOCF_SIG },
    { USE_EXTERNAL_CONTROLLERf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_1f, 5, 5, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_10f, 5, 50, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_11f, 5, 55, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_12f, 2, 60, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_13f, 2, 62, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_14f, 2, 64, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_15f, 2, 66, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_2f, 5, 10, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_3f, 5, 15, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_4f, 5, 20, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_5f, 5, 25, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_6f, 5, 30, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_7f, 5, 35, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_8f, 5, 40, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADDR_9f, 5, 45, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_0f, 5, 68, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_1f, 5, 73, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_2f, 5, 78, SOCF_LE|SOCF_WO|SOCF_SIG },
    { BANK_3f, 5, 83, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DQ_TO_ADDR_MAP_ENf, 1, 88, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE|SOCF_WO },
    { ADDR_1f, 5, 5, SOCF_LE|SOCF_WO },
    { ADDR_10f, 5, 50, SOCF_LE|SOCF_WO },
    { ADDR_11f, 5, 55, SOCF_LE|SOCF_WO },
    { ADDR_12f, 2, 60, SOCF_LE|SOCF_WO },
    { ADDR_13f, 2, 62, SOCF_LE|SOCF_WO },
    { ADDR_14f, 2, 64, SOCF_LE|SOCF_WO },
    { ADDR_15f, 2, 66, SOCF_LE|SOCF_WO },
    { ADDR_2f, 5, 10, SOCF_LE|SOCF_WO },
    { ADDR_3f, 5, 15, SOCF_LE|SOCF_WO },
    { ADDR_4f, 5, 20, SOCF_LE|SOCF_WO },
    { ADDR_5f, 5, 25, SOCF_LE|SOCF_WO },
    { ADDR_6f, 5, 30, SOCF_LE|SOCF_WO },
    { ADDR_7f, 5, 35, SOCF_LE|SOCF_WO },
    { ADDR_8f, 5, 40, SOCF_LE|SOCF_WO },
    { ADDR_9f, 5, 45, SOCF_LE|SOCF_WO },
    { BANK_0f, 5, 68, SOCF_LE|SOCF_WO },
    { BANK_1f, 5, 73, SOCF_LE|SOCF_WO },
    { BANK_2f, 5, 78, SOCF_LE|SOCF_WO },
    { BANK_3f, 5, 83, SOCF_LE|SOCF_WO },
    { DQ_TO_ADDR_MAP_ENf, 1, 88, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_ADT_ERR_OCCUREDr_fields[] = {
    { GDDR_5_BIST_ADT_ERR_OCCUREDf, 20, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_ADT_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_ADT_ERR_OCCUREDf, 20, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0r_fields[] = {
    { GDDR_5_BIST_ADT_PATTERN_0f, 20, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_1f, 20, 20, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_2f, 20, 40, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_3f, 20, 60, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1r_fields[] = {
    { GDDR_5_BIST_ADT_PATTERN_4f, 20, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_5f, 20, 20, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_6f, 20, 40, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_ADT_PATTERN_7f, 20, 60, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_ADT_PATTERN_0f, 20, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_ADT_PATTERN_1f, 20, 20, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_ADT_PATTERN_2f, 20, 40, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_ADT_PATTERN_3f, 20, 60, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_ADT_PATTERN_4f, 20, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_ADT_PATTERN_5f, 20, 20, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_ADT_PATTERN_6f, 20, 40, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_ADT_PATTERN_7f, 20, 60, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_CONFIGURATIONSr_fields[] = {
    { ADT_PRBS_MODEf, 1, 24, SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_ENf, 1, 31, SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_MODEf, 3, 21, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_RD_FIFO_SIZEf, 3, 16, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_READ_WEIGHTf, 8, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_WRITE_WEIGHTf, 8, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { WR_RD_PRBS_MODEf, 1, 25, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_CONFIGURATIONS_BCM88670_A0r_fields[] = {
    { ADT_PRBS_MODEf, 1, 24, SOCF_WO },
    { GDDR_5_BIST_ENf, 1, 31, SOCF_WO },
    { GDDR_5_BIST_MODEf, 3, 21, SOCF_LE|SOCF_WO },
    { GDDR_5_RD_FIFO_SIZEf, 3, 16, SOCF_LE|SOCF_WO },
    { GDDR_5_READ_WEIGHTf, 8, 8, SOCF_LE|SOCF_WO },
    { GDDR_5_WRITE_WEIGHTf, 8, 0, SOCF_LE|SOCF_WO },
    { WR_RD_PRBS_MODEf, 1, 25, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_DATA_ERR_OCCUREDr_fields[] = {
    { GDDR_5_BIST_DATA_ERR_OCCUREDf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_DATA_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_DATA_ERR_OCCUREDf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_DBI_ERR_OCCUREDr_fields[] = {
    { GDDR_5_BIST_DBI_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_DBI_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_DBI_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_EDC_ERR_OCCUREDr_fields[] = {
    { GDDR_5_BIST_EDC_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_EDC_ERR_OCCURED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_EDC_ERR_OCCUREDf, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_FINISH_PRDr_fields[] = {
    { GDDR_5_BIST_FINISH_PRDf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_FINISH_PRD_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_FINISH_PRDf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_PRBS_ADT_SEEDr_fields[] = {
    { GDDR_5_BIST_PRBS_ADT_SEEDf, 20, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_PRBS_ADT_SEED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_PRBS_ADT_SEEDf, 20, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_fields[] = {
    { GDDR_5_BIST_PRBS_DATA_SEED_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_PRBS_DATA_SEED_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_fields[] = {
    { GDDR_5_BIST_PRBS_DATA_SEED_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_PRBS_DATA_SEED_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_PRBS_DBI_SEEDr_fields[] = {
    { GDDR_5_BIST_PRBS_DBI_SEEDf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_PRBS_DBI_SEED_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_PRBS_DBI_SEEDf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_0f, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_0f, 8, 64, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_0f, 8, 72, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_1f, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_1f, 8, 64, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_1f, 8, 72, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_2f, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_2f, 8, 64, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_2f, 8, 72, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_3f, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_3f, 8, 64, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_3f, 8, 72, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_4f, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_4f, 8, 64, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_4f, 8, 72, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_5f, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_5f, 8, 64, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_5f, 8, 72, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_6f, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_6f, 8, 64, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_6f, 8, 72, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_7f, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_7f, 8, 64, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_7f, 8, 72, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_0f, 64, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_0f, 8, 64, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_0f, 8, 72, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_1f, 64, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_1f, 8, 64, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_1f, 8, 72, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_2f, 64, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_2f, 8, 64, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_2f, 8, 72, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_3f, 64, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_3f, 8, 64, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_3f, 8, 72, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_4f, 64, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_4f, 8, 64, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_4f, 8, 72, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_5f, 64, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_5f, 8, 64, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_5f, 8, 72, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_6f, 64, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_6f, 8, 64, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_6f, 8, 72, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_RD_FIFO_DATA_PATTERN_7f, 64, 0, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_DBI_PATTERN_7f, 8, 64, SOCF_LE|SOCF_WO },
    { GDDR_5_BIST_RD_FIFO_EDC_PATTERN_7f, 8, 72, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_STATUSESr_fields[] = {
    { GDDR_5_BIST_FINISHEDf, 1, 0, SOCF_WO },
    { GDDR_5_BIST_RD_ACT_CNTf, 31, 1, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_STATUSES_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_FINISHEDf, 1, 0, SOCF_WO|SOCF_SIG },
    { GDDR_5_BIST_RD_ACT_CNTf, 31, 1, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDSr_fields[] = {
    { GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDSf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDS_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_TOTAL_NUMBER_OF_COMMANDSf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_WR_RD_DBI_PATTERNr_fields[] = {
    { GDDR_5_BIST_WR_RD_DBI_PATTERNf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_WR_RD_DBI_PATTERN_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_WR_RD_DBI_PATTERNf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSBr_fields[] = {
    { GDDR_5_BIST_WR_RD_PATTERN_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_WR_RD_PATTERN_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSBr_fields[] = {
    { GDDR_5_BIST_WR_RD_PATTERN_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_fields[] = {
    { GDDR_5_BIST_WR_RD_PATTERN_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMINGr_fields[] = {
    { ACT_PRDf, 6, 11, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADT_RD_2_RD_PRDf, 5, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ADT_RD_DLY_PRDf, 6, 5, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DIFF_MODES_PRDf, 8, 35, SOCF_LE|SOCF_WO|SOCF_SIG },
    { LTLTR_PRDf, 6, 23, SOCF_LE|SOCF_WO|SOCF_SIG },
    { LTL_7_TR_PRDf, 6, 29, SOCF_LE|SOCF_WO|SOCF_SIG },
    { RDTR_2_RDTR_PRDf, 6, 43, SOCF_LE|SOCF_WO|SOCF_SIG },
    { RDTR_2_WRTR_PRDf, 6, 55, SOCF_LE|SOCF_WO|SOCF_SIG },
    { REFRESH_PRDf, 6, 17, SOCF_LE|SOCF_WO|SOCF_SIG },
    { VENDOR_ID_RD_DLY_PRDf, 6, 67, SOCF_LE|SOCF_WO|SOCF_SIG },
    { WRTR_2_RDTR_PRDf, 6, 61, SOCF_LE|SOCF_WO|SOCF_SIG },
    { WRTR_2_WRTR_PRDf, 6, 49, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_fields[] = {
    { ACT_PRDf, 6, 11, SOCF_LE|SOCF_WO },
    { ADT_RD_2_RD_PRDf, 5, 0, SOCF_LE|SOCF_WO },
    { ADT_RD_DLY_PRDf, 6, 5, SOCF_LE|SOCF_WO },
    { DIFF_MODES_PRDf, 8, 35, SOCF_LE|SOCF_WO },
    { LTLTR_PRDf, 6, 23, SOCF_LE|SOCF_WO },
    { LTL_7_TR_PRDf, 6, 29, SOCF_LE|SOCF_WO },
    { RDTR_2_RDTR_PRDf, 6, 43, SOCF_LE|SOCF_WO },
    { RDTR_2_WRTR_PRDf, 6, 55, SOCF_LE|SOCF_WO },
    { REFRESH_PRDf, 6, 17, SOCF_LE|SOCF_WO },
    { VENDOR_ID_RD_DLY_PRDf, 6, 67, SOCF_LE|SOCF_WO },
    { WRTR_2_RDTR_PRDf, 6, 61, SOCF_LE|SOCF_WO },
    { WRTR_2_WRTR_PRDf, 6, 49, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSBr_fields[] = {
    { GDDR_BIST_LAST_READ_DATA_LSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_fields[] = {
    { GDDR_BIST_LAST_READ_DATA_LSBf, 128, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSBr_fields[] = {
    { GDDR_BIST_LAST_READ_DATA_MSBf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_fields[] = {
    { GDDR_BIST_LAST_READ_DATA_MSBf, 128, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_GENERAL_CONFIGURATIONSr_fields[] = {
    { AP_BIT_POSf, 3, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_0_3f, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_16_22f, 7, 16, SOCF_LE|SOCF_WO|SOCF_SIG },
    { NUM_COLSf, 3, 4, SOCF_LE|SOCF_WO|SOCF_SIG },
    { REFRESH_BURST_SIZEf, 4, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { REFRESH_DELAY_PRDf, 7, 24, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GENERAL_CONFIGURATIONS_BCM88202_A0r_fields[] = {
    { ABI_BUS_WIDTHf, 1, 31, SOCF_WO|SOCF_SIG },
    { AP_BIT_POSf, 3, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_0_4f, 5, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { NUM_COLSf, 3, 5, SOCF_LE|SOCF_WO|SOCF_SIG },
    { REFRESH_BURST_SIZEf, 4, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { REFRESH_DELAY_PRDf, 7, 24, SOCF_LE|SOCF_WO|SOCF_SIG },
    { STOP_MMU_PIPE_INSIDE_DPRCf, 1, 11, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GENERAL_CONFIGURATIONS_BCM88670_A0r_fields[] = {
    { ABI_BUS_WIDTHf, 1, 31, SOCF_WO },
    { AP_BIT_POSf, 3, 8, SOCF_LE|SOCF_WO },
    { CQF_THRESHOLDf, 5, 0, SOCF_LE|SOCF_WO },
    { NUM_COLSf, 3, 5, SOCF_LE|SOCF_WO },
    { REFRESH_BURST_SIZEf, 4, 12, SOCF_LE|SOCF_WO },
    { REFRESH_DELAY_PRDf, 7, 24, SOCF_LE|SOCF_WO },
    { STOP_MMU_PIPE_INSIDE_DPRCf, 1, 11, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GLOBALFr_fields[] = {
    { DISMEMf, 1, 14, SOCF_WO },
    { DIS_ECCf, 1, 15, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_GLUE_LOGIC_REGISTERr_fields[] = {
    { ITEM_0_3f, 4, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_11_13f, 3, 11, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_14_17f, 4, 14, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_18_18f, 1, 18, SOCF_WO|SOCF_SIG },
    { READ_DELAYf, 7, 4, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_GTIMER_CONFIGURATIONr_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE|SOCF_WO },
    { GTIMER_ENABLEf, 1, 30, SOCF_WO },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_GTIMER_CONFIGURATION_BCM88670_A0r_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE|SOCF_WO },
    { GTIMER_ENABLEf, 1, 30, SOCF_WO },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_INITIALIZATION_CONTROLLr_fields[] = {
    { ADDR_CMD_ODT_EQ_ZQf, 1, 4, SOCF_WO },
    { AUTO_DRAM_INITf, 1, 1, SOCF_WO },
    { DDR_RSTNf, 1, 0, SOCF_WO },
    { DRAM_INIT_FINISHED_POINTf, 1, 3, SOCF_WO },
    { DRAM_INIT_START_POINTf, 1, 2, SOCF_WO },
    { WCK_CTRL_DURING_INIT_ENf, 1, 5, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_INITIALIZATION_CONTROLL_BCM88670_A0r_fields[] = {
    { ADDR_CMD_ODT_EQ_ZQf, 1, 4, SOCF_WO },
    { AUTO_DRAM_INITf, 1, 1, SOCF_WO },
    { DDR_RSTNf, 1, 0, SOCF_WO },
    { DRAM_INIT_FINISHED_POINTf, 1, 3, SOCF_WO },
    { DRAM_INIT_START_POINTf, 1, 2, SOCF_WO },
    { WCK_CTRL_DURING_INIT_ENf, 1, 5, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_INIT_SEQUENCE_REGISTERr_fields[] = {
    { INIT_WAIT_PRDf, 10, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_INIT_SEQUENCE_REGISTER_BCM88202_A0r_fields[] = {
    { GEAR_DOWN_HOLD_PRDf, 4, 14, SOCF_LE|SOCF_WO|SOCF_SIG },
    { GEAR_DOWN_SET_UP_PRDf, 4, 10, SOCF_LE|SOCF_WO|SOCF_SIG },
    { INIT_WAIT_PRDf, 10, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_INIT_SEQUENCE_REGISTER_BCM88670_A0r_fields[] = {
    { GEAR_DOWN_HOLD_PRDf, 4, 14, SOCF_LE|SOCF_WO },
    { GEAR_DOWN_SET_UP_PRDf, 4, 10, SOCF_LE|SOCF_WO },
    { INIT_WAIT_PRDf, 10, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_MASK_REGISTERr_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_WO },
    { FIELD_1_1f, 1, 1, SOCF_WO },
    { FIELD_2_2f, 1, 2, SOCF_WO },
    { FIELD_3_3f, 1, 3, SOCF_WO },
    { OPP_DATA_ERR_INT_MASKf, 1, 4, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields[] = {
    { CQF_OVER_FLOW_MASKf, 1, 0, SOCF_WO },
    { DRAM_CMD_PARITY_ERR_MASKf, 1, 8, SOCF_WO },
    { DRAM_RD_CRC_ERR_MASKf, 1, 7, SOCF_WO },
    { DRAM_WR_CRC_ERR_MASKf, 1, 6, SOCF_WO },
    { DWF_OVER_FLOW_MASKf, 1, 9, SOCF_WO },
    { RD_CRC_FIFO_OVERFLOW_MASKf, 1, 3, SOCF_WO },
    { RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOW_MASKf, 1, 5, SOCF_WO },
    { SHADDOW_RD_ADDR_FIFO_OVERFLOW_MASKf, 1, 1, SOCF_WO },
    { SHADDOW_WR_ADDR_FIFO_OVERFLOW_MASKf, 1, 2, SOCF_WO },
    { WR_CRC_FIFO_OVERFLOW_MASKf, 1, 4, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields[] = {
    { CQF_OVER_FLOW_MASKf, 1, 1, SOCF_WO },
    { DRAM_CMD_PARITY_ERR_MASKf, 1, 9, SOCF_WO },
    { DRAM_RD_CRC_ERR_MASKf, 1, 8, SOCF_WO },
    { DRAM_WR_CRC_ERR_MASKf, 1, 7, SOCF_WO },
    { DWF_OVER_FLOW_MASKf, 1, 10, SOCF_WO },
    { ERROR_ECC_MASKf, 1, 0, SOCF_WO },
    { RD_CRC_FIFO_OVERFLOW_MASKf, 1, 4, SOCF_WO },
    { RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOW_MASKf, 1, 5, SOCF_WO },
    { SHADDOW_RD_ADDR_FIFO_OVERFLOW_MASKf, 1, 2, SOCF_WO },
    { SHADDOW_WR_ADDR_FIFO_OVERFLOW_MASKf, 1, 3, SOCF_WO },
    { WR_CRC_FIFO_OVERFLOW_MASKf, 1, 6, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_REGISTERr_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_WO|SOCF_INTR },
    { FIELD_1_1f, 1, 1, SOCF_WO|SOCF_INTR },
    { FIELD_2_2f, 1, 2, SOCF_WO|SOCF_INTR },
    { FIELD_3_3f, 1, 3, SOCF_WO|SOCF_INTR },
    { OPP_DATA_ERR_INTf, 1, 4, SOCF_WO|SOCF_INTR }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_REGISTER_BCM88202_A0r_fields[] = {
    { CQF_OVER_FLOWf, 1, 0, SOCF_WO|SOCF_INTR },
    { DRAM_CMD_PARITY_ERRf, 1, 8, SOCF_WO|SOCF_INTR },
    { DRAM_RD_CRC_ERRf, 1, 7, SOCF_WO|SOCF_INTR },
    { DRAM_WR_CRC_ERRf, 1, 6, SOCF_WO|SOCF_INTR },
    { DWF_OVER_FLOWf, 1, 9, SOCF_WO|SOCF_INTR },
    { RD_CRC_FIFO_OVERFLOWf, 1, 3, SOCF_WO|SOCF_INTR },
    { RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOWf, 1, 5, SOCF_WO|SOCF_INTR },
    { SHADDOW_RD_ADDR_FIFO_OVERFLOWf, 1, 1, SOCF_WO|SOCF_INTR },
    { SHADDOW_WR_ADDR_FIFO_OVERFLOWf, 1, 2, SOCF_WO|SOCF_INTR },
    { WR_CRC_FIFO_OVERFLOWf, 1, 4, SOCF_WO|SOCF_INTR }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_REGISTER_BCM88670_A0r_fields[] = {
    { CQF_OVER_FLOWf, 1, 1, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { DRAM_CMD_PARITY_ERRf, 1, 9, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { DRAM_RD_CRC_ERRf, 1, 8, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { DRAM_WR_CRC_ERRf, 1, 7, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { DWF_OVER_FLOWf, 1, 10, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { ERROR_ECCf, 1, 0, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { RD_CRC_FIFO_OVERFLOWf, 1, 4, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { RD_RETRANSMIT_SHALLOW_FIFO_OVERFLOWf, 1, 6, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { SHADDOW_RD_ADDR_FIFO_OVERFLOWf, 1, 2, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { SHADDOW_WR_ADDR_FIFO_OVERFLOWf, 1, 3, SOCF_WO|SOCF_SIG|SOCF_INTR },
    { WR_CRC_FIFO_OVERFLOWf, 1, 5, SOCF_WO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_REGISTER_TEST_BCM88202_A0r_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 10, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 5, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_INTERRUPT_REGISTER_TEST_BCM88670_A0r_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 11, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_INTIAL_CALIB_USE_MPRr_fields[] = {
    { INTIAL_CALIB_MPR_ADDRf, 14, 1, SOCF_LE|SOCF_WO },
    { INTIAL_CALIB_READ_MPRf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_INTIAL_CALIB_USE_MPR_BCM88202_A0r_fields[] = {
    { INTIAL_CALIB_MPR_ADDRf, 16, 1, SOCF_LE|SOCF_WO },
    { INTIAL_CALIB_READ_MPRf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_INTIAL_CALIB_USE_MPR_BCM88670_A0r_fields[] = {
    { INTIAL_CALIB_MPR_ADDRf, 16, 1, SOCF_LE|SOCF_WO },
    { INTIAL_CALIB_READ_MPRf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ADDR_CTRL_ERROR_OCCURREDr_fields[] = {
    { LOOPBACK_ADDR_CTRL_ERROR_OCCURREDf, 64, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ADDR_CTRL_ERROR_OCCURRED_BCM88670_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_ERROR_OCCURREDf, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ADDR_CTRL_FULL_ERR_CNTr_fields[] = {
    { LOOPBACK_ADDR_CTRL_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ADDR_CTRL_FULL_ERR_CNT_BCM88670_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ADDR_CTRL_MASK_WORDr_fields[] = {
    { LOOPBACK_ADDR_CTRL_MASKf, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ADDR_CTRL_MASK_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_MASKf, 64, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ADDR_CTRL_PATTERN_WORDr_fields[] = {
    { LOOPBACK_AQ_L_ACT_N_UI_01f, 1, 0, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ACT_N_UI_23f, 1, 1, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_0f, 1, 2, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_1f, 1, 4, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_2f, 1, 6, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_3f, 1, 8, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_4f, 1, 10, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_5f, 1, 12, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_01_6f, 1, 14, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_0f, 1, 3, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_1f, 1, 5, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_2f, 1, 7, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_3f, 1, 9, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_4f, 1, 11, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_5f, 1, 13, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ADDR_UI_23_6f, 1, 15, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_AUX_0_UI_01f, 1, 22, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_AUX_0_UI_23f, 1, 23, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_BA_UI_01_0f, 1, 16, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_BA_UI_23_0f, 1, 17, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_BG_UI_01_0f, 1, 18, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_BG_UI_23_0f, 1, 19, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_CAS_N_UI_01f, 1, 20, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_CAS_N_UI_23f, 1, 21, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_CS_N_UI_01_0f, 1, 24, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_CS_N_UI_23_0f, 1, 25, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ODT_UI_01f, 1, 26, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_ODT_UI_23f, 1, 27, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_PAR_UI_01f, 1, 28, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_PAR_UI_23f, 1, 29, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_SPARE_0f, 1, 30, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_L_SPARE_1f, 1, 31, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_10f, 1, 40, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_11f, 1, 42, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_12f, 1, 44, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_13f, 1, 46, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_7f, 1, 34, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_8f, 1, 36, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_01_9f, 1, 38, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_10f, 1, 41, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_11f, 1, 43, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_12f, 1, 45, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_13f, 1, 47, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_7f, 1, 35, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_8f, 1, 37, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_ADDR_UI_23_9f, 1, 39, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_AUX_1_UI_01f, 1, 54, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_AUX_1_UI_23f, 1, 55, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_BA_UI_01_1f, 1, 48, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_BA_UI_23_1f, 1, 49, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_BG_UI_01_1f, 1, 50, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_BG_UI_23_1f, 1, 51, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_CKE_UI_0123f, 1, 58, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_CKE_UI_0123_DUPf, 1, 59, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_CS_N_UI_01_1f, 1, 56, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_CS_N_UI_23_1f, 1, 57, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_RAS_N_UI_01f, 1, 52, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_RAS_N_UI_23f, 1, 53, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_RES_N_UI_0123f, 1, 60, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_RES_N_UI_0123_DUPf, 1, 61, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_SPARE_0f, 1, 62, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_SPARE_1f, 1, 63, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_WE_N_UI_01f, 1, 32, SOCF_WO|SOCF_SIG },
    { LOOPBACK_AQ_U_WE_N_UI_23f, 1, 33, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ADDR_CTRL_PATTERN_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_AQ_L_ACT_N_UI_01f, 1, 0, SOCF_WO },
    { LOOPBACK_AQ_L_ACT_N_UI_23f, 1, 1, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_01_0f, 1, 2, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_01_1f, 1, 4, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_01_2f, 1, 6, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_01_3f, 1, 8, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_01_4f, 1, 10, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_01_5f, 1, 12, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_01_6f, 1, 14, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_23_0f, 1, 3, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_23_1f, 1, 5, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_23_2f, 1, 7, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_23_3f, 1, 9, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_23_4f, 1, 11, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_23_5f, 1, 13, SOCF_WO },
    { LOOPBACK_AQ_L_ADDR_UI_23_6f, 1, 15, SOCF_WO },
    { LOOPBACK_AQ_L_AUX_0_UI_01f, 1, 22, SOCF_WO },
    { LOOPBACK_AQ_L_AUX_0_UI_23f, 1, 23, SOCF_WO },
    { LOOPBACK_AQ_L_BA_UI_01_0f, 1, 16, SOCF_WO },
    { LOOPBACK_AQ_L_BA_UI_23_0f, 1, 17, SOCF_WO },
    { LOOPBACK_AQ_L_BG_UI_01_0f, 1, 18, SOCF_WO },
    { LOOPBACK_AQ_L_BG_UI_23_0f, 1, 19, SOCF_WO },
    { LOOPBACK_AQ_L_CAS_N_UI_01f, 1, 20, SOCF_WO },
    { LOOPBACK_AQ_L_CAS_N_UI_23f, 1, 21, SOCF_WO },
    { LOOPBACK_AQ_L_CS_N_UI_01_0f, 1, 24, SOCF_WO },
    { LOOPBACK_AQ_L_CS_N_UI_23_0f, 1, 25, SOCF_WO },
    { LOOPBACK_AQ_L_ODT_UI_01f, 1, 26, SOCF_WO },
    { LOOPBACK_AQ_L_ODT_UI_23f, 1, 27, SOCF_WO },
    { LOOPBACK_AQ_L_PAR_UI_01f, 1, 28, SOCF_WO },
    { LOOPBACK_AQ_L_PAR_UI_23f, 1, 29, SOCF_WO },
    { LOOPBACK_AQ_L_SPARE_0f, 1, 30, SOCF_WO },
    { LOOPBACK_AQ_L_SPARE_1f, 1, 31, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_01_10f, 1, 40, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_01_11f, 1, 42, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_01_12f, 1, 44, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_01_13f, 1, 46, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_01_7f, 1, 34, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_01_8f, 1, 36, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_01_9f, 1, 38, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_23_10f, 1, 41, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_23_11f, 1, 43, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_23_12f, 1, 45, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_23_13f, 1, 47, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_23_7f, 1, 35, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_23_8f, 1, 37, SOCF_WO },
    { LOOPBACK_AQ_U_ADDR_UI_23_9f, 1, 39, SOCF_WO },
    { LOOPBACK_AQ_U_AUX_1_UI_01f, 1, 54, SOCF_WO },
    { LOOPBACK_AQ_U_AUX_1_UI_23f, 1, 55, SOCF_WO },
    { LOOPBACK_AQ_U_BA_UI_01_1f, 1, 48, SOCF_WO },
    { LOOPBACK_AQ_U_BA_UI_23_1f, 1, 49, SOCF_WO },
    { LOOPBACK_AQ_U_BG_UI_01_1f, 1, 50, SOCF_WO },
    { LOOPBACK_AQ_U_BG_UI_23_1f, 1, 51, SOCF_WO },
    { LOOPBACK_AQ_U_CKE_UI_0123f, 1, 58, SOCF_WO },
    { LOOPBACK_AQ_U_CKE_UI_0123_DUPf, 1, 59, SOCF_WO },
    { LOOPBACK_AQ_U_CS_N_UI_01_1f, 1, 56, SOCF_WO },
    { LOOPBACK_AQ_U_CS_N_UI_23_1f, 1, 57, SOCF_WO },
    { LOOPBACK_AQ_U_RAS_N_UI_01f, 1, 52, SOCF_WO },
    { LOOPBACK_AQ_U_RAS_N_UI_23f, 1, 53, SOCF_WO },
    { LOOPBACK_AQ_U_RES_N_UI_0123f, 1, 60, SOCF_WO },
    { LOOPBACK_AQ_U_RES_N_UI_0123_DUPf, 1, 61, SOCF_WO },
    { LOOPBACK_AQ_U_SPARE_0f, 1, 62, SOCF_WO },
    { LOOPBACK_AQ_U_SPARE_1f, 1, 63, SOCF_WO },
    { LOOPBACK_AQ_U_WE_N_UI_01f, 1, 32, SOCF_WO },
    { LOOPBACK_AQ_U_WE_N_UI_23f, 1, 33, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_CONFIGr_fields[] = {
    { LOOPBACK_PATTERN_BIT_MODEf, 1, 1, SOCF_WO|SOCF_SIG },
    { LOOPBACK_PRBS_MODEf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_CONFIG_BCM88202_A0r_fields[] = {
    { LOOPBACK_ACTIVE_RD_LATENCY_PRDf, 5, 2, SOCF_LE|SOCF_WO|SOCF_SIG },
    { LOOPBACK_ACTIVE_WR_LATENCY_PRDf, 5, 7, SOCF_LE|SOCF_WO|SOCF_SIG },
    { LOOPBACK_ADDR_CTRL_ACTIVE_CAPTURE_PRDf, 5, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { LOOPBACK_PATTERN_BIT_MODEf, 1, 1, SOCF_WO|SOCF_SIG },
    { LOOPBACK_PRBS_MODEf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_CONFIG_BCM88670_A0r_fields[] = {
    { LOOPBACK_ACTIVE_RD_LATENCY_PRDf, 5, 2, SOCF_LE|SOCF_WO },
    { LOOPBACK_ACTIVE_WR_LATENCY_PRDf, 5, 7, SOCF_LE|SOCF_WO },
    { LOOPBACK_ADDR_CTRL_ACTIVE_CAPTURE_PRDf, 5, 12, SOCF_LE|SOCF_WO },
    { LOOPBACK_PATTERN_BIT_MODEf, 1, 1, SOCF_WO },
    { LOOPBACK_PRBS_MODEf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_CONTROLr_fields[] = {
    { LOOPBACK_ENf, 1, 0, SOCF_WO|SOCF_SIG },
    { LOOPBACK_USE_ADDR_CONTROL_MODEf, 1, 1, SOCF_WO|SOCF_SIG },
    { LOOPBACK_XOR_READ_EN_MODEf, 1, 2, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_CONTROL_BCM88202_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_MODEf, 1, 1, SOCF_WO|SOCF_SIG },
    { LOOPBACK_ADDR_CTRL_TRU_IOf, 1, 2, SOCF_WO|SOCF_SIG },
    { LOOPBACK_BL_4_MODEf, 1, 0, SOCF_WO|SOCF_SIG },
    { LOOPBACK_ENf, 1, 3, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_CONTROL_BCM88670_A0r_fields[] = {
    { LOOPBACK_ADDR_CTRL_MODEf, 1, 1, SOCF_WO },
    { LOOPBACK_ADDR_CTRL_TRU_IOf, 1, 2, SOCF_WO },
    { LOOPBACK_BL_4_MODEf, 1, 0, SOCF_WO },
    { LOOPBACK_ENf, 1, 3, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_DBI_ERROR_OCCURREDr_fields[] = {
    { LOOPBACK_DBI_ERROR_OCCURREDf, 16, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_DBI_ERROR_OCCURRED_BCM88670_A0r_fields[] = {
    { LOOPBACK_DBI_ERROR_OCCURREDf, 16, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_DBI_FULL_ERR_CNTr_fields[] = {
    { LOOPBACK_DBI_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_DBI_FULL_ERR_CNT_BCM88670_A0r_fields[] = {
    { LOOPBACK_DBI_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_DBI_MASK_WORDr_fields[] = {
    { LOOPBACK_DBI_MASKf, 16, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_DBI_MASK_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_DBI_MASKf, 16, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_DBI_PATTERN_WORDr_fields[] = {
    { LOOPBACK_DBI_PATTERNf, 16, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_DBI_PATTERN_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_DBI_PATTERNf, 16, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ERROR_OCCURREDr_fields[] = {
    { LOOPBACK_ERROR_OCCURREDf, 64, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_fields[] = {
    { LOOPBACK_ERROR_OCCURREDf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_fields[] = {
    { LOOPBACK_ERROR_OCCURREDf, 128, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_FULL_ERR_CNTr_fields[] = {
    { LOOPBACK_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_FULL_ERR_CNT_BCM88670_A0r_fields[] = {
    { LOOPBACK_FULL_ERR_CNTf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_MASK_WORDr_fields[] = {
    { LOOPBACK_MASKf, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88202_A0r_fields[] = {
    { LOOPBACK_MASKf, 128, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_MASKf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_PATTERN_WORDr_fields[] = {
    { LOOPBACK_PATTERNf, 64, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88202_A0r_fields[] = {
    { LOOPBACK_PATTERNf, 128, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88670_A0r_fields[] = {
    { LOOPBACK_PATTERNf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_PRBS_ADDR_CTRL_SEEDr_fields[] = {
    { LOOPBACK_PRBS_ADDR_CTRL_SEEDf, 64, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_PRBS_ADDR_CTRL_SEED_BCM88670_A0r_fields[] = {
    { LOOPBACK_PRBS_ADDR_CTRL_SEEDf, 64, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_PRBS_DATA_SEEDr_fields[] = {
    { LOOPBACK_PRBS_DATA_SEEDf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_fields[] = {
    { LOOPBACK_PRBS_DATA_SEEDf, 128, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_PRBS_DBI_SEEDr_fields[] = {
    { LOOPBACK_PRBS_DBI_SEEDf, 16, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_LOOPBACK_PRBS_DBI_SEED_BCM88670_A0r_fields[] = {
    { LOOPBACK_PRBS_DBI_SEEDf, 16, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_ODT_CONFIGURATION_REGISTERr_fields[] = {
    { DDR_3_ZQ_CALIB_GEN_PRDf, 13, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DYN_ODT_LENGTHf, 5, 24, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DYN_ODT_START_DELAYf, 5, 16, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_ODT_CONFIGURATION_REGISTER_BCM88670_A0r_fields[] = {
    { DDR_3_ZQ_CALIB_GEN_PRDf, 13, 0, SOCF_LE|SOCF_WO },
    { DYN_ODT_LENGTHf, 5, 24, SOCF_LE|SOCF_WO },
    { DYN_ODT_START_DELAYf, 5, 16, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_PARITY_ERR_CNTr_fields[] = {
    { PARITY_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_WO },
    { PARITY_ERR_ADDR_VALIDf, 1, 47, SOCF_WO },
    { PARITY_ERR_CNTf, 15, 0, SOCF_LE|SOCF_WO },
    { PARITY_ERR_CNT_OVERFLOWf, 1, 15, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_PAR_ERR_INITIATEr_fields[] = {
    { DWF_INITIATE_PAR_ERRf, 1, 1, SOCF_WO },
    { RXI_MEM_INITIATE_PAR_ERRf, 1, 0, SOCF_WO },
    { WR_CRC_FIFO_INITIATE_PAR_ERRf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_PAR_ERR_INITIATE_BCM88670_A0r_fields[] = {
    { DWF_INITIATE_PAR_ERRf, 1, 1, SOCF_WO },
    { RXI_MEM_INITIATE_PAR_ERRf, 1, 0, SOCF_WO },
    { WR_CRC_FIFO_INITIATE_PAR_ERRf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_PAR_ERR_MEM_MASKr_fields[] = {
    { DWF_PARITY_ERR_MASKf, 1, 1, SOCF_WO },
    { RXI_MEM_PARITY_ERR_MASKf, 1, 0, SOCF_WO },
    { WR_CRC_FIFO_PARITY_ERR_MASKf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_PAR_ERR_MEM_MASK_BCM88670_A0r_fields[] = {
    { DWF_PARITY_ERR_MASKf, 1, 1, SOCF_WO },
    { RXI_MEM_PARITY_ERR_MASKf, 1, 0, SOCF_WO },
    { WR_CRC_FIFO_PARITY_ERR_MASKf, 1, 2, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_PHY_CALIBRATIONr_fields[] = {
    { CALIB_WAIT_BEFORE_WRITEf, 5, 20, SOCF_LE|SOCF_WO },
    { CALIB_WAIT_BIST_EN_AFTER_FINISHEDf, 8, 12, SOCF_LE|SOCF_WO },
    { CALIB_WAIT_DYN_VDL_2_BIST_ENf, 5, 7, SOCF_LE|SOCF_WO },
    { CALIB_WAIT_STARTf, 5, 2, SOCF_LE|SOCF_WO },
    { PHY_CALIB_ENf, 1, 0, SOCF_WO },
    { PHY_CALIB_ONLY_READf, 1, 1, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_PHY_CALIB_FINISHEDr_fields[] = {
    { PHY_CALIB_FINISHEDf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_PPR_ACTIVEr_fields[] = {
    { PPR_ACTIVEf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_PPR_ACTIVE_BCM88670_A0r_fields[] = {
    { PPR_ACTIVEf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_PPR_CFGr_fields[] = {
    { PPR_ADDRf, 27, 32, SOCF_LE|SOCF_WO|SOCF_SIG },
    { PPR_DDR_ID_0f, 1, 59, SOCF_WO|SOCF_SIG },
    { PPR_ENf, 1, 61, SOCF_WO|SOCF_SIG },
    { PPR_PGM_PRDf, 22, 10, SOCF_LE|SOCF_WO|SOCF_SIG },
    { PPR_WAIT_PRDf, 10, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { PPR_WRITE_SINGLEf, 1, 60, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_PPR_CFG_BCM88670_A0r_fields[] = {
    { PPR_ADDRf, 27, 32, SOCF_LE|SOCF_WO },
    { PPR_DDR_ID_0f, 1, 59, SOCF_WO },
    { PPR_ENf, 1, 61, SOCF_WO },
    { PPR_PGM_PRDf, 22, 10, SOCF_LE|SOCF_WO },
    { PPR_WAIT_PRDf, 10, 0, SOCF_LE|SOCF_WO },
    { PPR_WRITE_SINGLEf, 1, 60, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_PWD_CLOCK_CONTROLr_fields[] = {
    { PWD_CLOCK_CONTROLf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_PWD_CLOCK_CONTROL_BCM88670_A0r_fields[] = {
    { PWD_CLOCK_CONTROLf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_RBUS_ADDRr_fields[] = {
    { RBUS_ADDRf, 13, 0, SOCF_LE|SOCF_WO },
    { RBUS_RD_ACTf, 1, 31, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_RBUS_RDATAr_fields[] = {
    { RBUS_RDATAf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_RBUS_RD_RESULTr_fields[] = {
    { RBUS_ACKf, 1, 0, SOCF_WO },
    { RBUS_ERRf, 1, 4, SOCF_WO },
    { RBUS_TRGf, 1, 31, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_RBUS_WDATAr_fields[] = {
    { RBUS_WDATAf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_REGISTER_ACCESS_RD_DATA_VALIDr_fields[] = {
    { REGISTER_ACCESS_RD_DATA_VALIDf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REGISTER_ACCESS_RD_DATA_VALID_BCM88670_A0r_fields[] = {
    { REGISTER_ACCESS_RD_DATA_VALIDf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_REGISTER_CONTROLr_fields[] = {
    { REGISTER_ACCESS_TRIGf, 1, 13, SOCF_WO },
    { REGISTER_ACCESS_TYPEf, 1, 12, SOCF_WO },
    { REGISTER_ADDRESSf, 12, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REGISTER_CONTROL_BCM88670_A0r_fields[] = {
    { REGISTER_ACCESS_TRIGf, 1, 13, SOCF_WO|SOCF_SIG },
    { REGISTER_ACCESS_TYPEf, 1, 12, SOCF_WO },
    { REGISTER_ADDRESSf, 12, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_REGISTER_CONTROL_RDATAr_fields[] = {
    { REGISTER_CONTROL_RDATAf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REGISTER_CONTROL_RDATA_BCM88670_A0r_fields[] = {
    { REGISTER_CONTROL_RDATAf, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_REGISTER_CONTROL_WDATAr_fields[] = {
    { REGISTER_CONTROL_WDATAf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REGISTER_CONTROL_WDATA_BCM88670_A0r_fields[] = {
    { REGISTER_CONTROL_WDATAf, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REG_0087r_fields[] = {
    { REG_0087f, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0)
soc_field_info_t soc_DRCBROADCAST_REG_90r_fields[] = {
    { REG_90f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_REG_0093r_fields[] = {
    { REG_0093f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_REG_0209r_fields[] = {
    { ITEM_0_12f, 13, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_13_21f, 9, 13, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_22_28f, 7, 22, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_31_31f, 1, 31, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_REG_0212r_fields[] = {
    { ITEM_0_25f, 26, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_28_28f, 1, 28, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_REG_0242r_fields[] = {
    { ITEM_0_5f, 6, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_8_8f, 1, 8, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_REG_0243r_fields[] = {
    { ITEM_0_31f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REG_0300r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_REG_00B0r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_REG_020Ar_fields[] = {
    { ITEM_0_31f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_REG_020Br_fields[] = {
    { ITEM_0_31f, 32, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_REG_021Cr_fields[] = {
    { ITEM_0_2f, 3, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { ITEM_4_4f, 1, 4, SOCF_WO|SOCF_SIG },
    { ITEM_8_13f, 6, 8, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REG_02FBr_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_WO },
    { FIELD_12_19f, 8, 12, SOCF_LE|SOCF_WO },
    { FIELD_1_1f, 1, 1, SOCF_WO },
    { FIELD_20_24f, 5, 20, SOCF_LE|SOCF_WO },
    { FIELD_2_6f, 5, 2, SOCF_LE|SOCF_WO },
    { FIELD_7_11f, 5, 7, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REG_02FCr_fields[] = {
    { ITEM_0_26f, 27, 0, SOCF_LE|SOCF_WO },
    { ITEM_31_31f, 1, 31, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REG_02FDr_fields[] = {
    { ITEM_0_10f, 11, 0, SOCF_LE|SOCF_WO },
    { ITEM_31_31f, 1, 31, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REG_02FEr_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_WO },
    { FIELD_1_5f, 5, 1, SOCF_LE|SOCF_WO },
    { FIELD_6_6f, 1, 6, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_REG_02FFr_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_RETRANSMIT_STATUSr_fields[] = {
    { RETRANSMIT_AFT_RD_CRC_ERRf, 1, 1, SOCF_WO },
    { RETRANSMIT_AFT_WR_CRC_ERRf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_RETRANSMIT_STATUS_BCM88670_A0r_fields[] = {
    { RETRANSMIT_AFT_RD_CRC_ERRf, 1, 1, SOCF_WO|SOCF_SIG },
    { RETRANSMIT_AFT_WR_CRC_ERRf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_RXI_WATERMARKr_fields[] = {
    { RXI_WATERMARKf, 6, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_RXI_WATERMARK_BCM88670_A0r_fields[] = {
    { RXI_WATERMARKf, 6, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_SBUS_BROADCAST_IDr_fields[] = {
    { SBUS_BROADCAST_IDf, 6, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SBUS_BROADCAST_ID_BCM88670_A0r_fields[] = {
    { SBUS_BROADCAST_IDf, 7, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_SBUS_LAST_IN_CHAINr_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_0r_fields[] = {
    { SHADOW_DRAM_MR_0_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_0_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_1r_fields[] = {
    { SHADOW_DRAM_MR_1_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_1_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_2r_fields[] = {
    { SHADOW_DRAM_MR_2_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_2_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_3r_fields[] = {
    { SHADOW_DRAM_MR_3_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_3_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_4r_fields[] = {
    { SHADOW_DRAM_MR_4_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_4_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_5r_fields[] = {
    { SHADOW_DRAM_MR_5_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_5_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_6r_fields[] = {
    { SHADOW_DRAM_MR_6_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_6_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_7r_fields[] = {
    { SHADOW_DRAM_MR_7_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_7_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_8r_fields[] = {
    { SHADOW_DRAM_MR_8_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_8_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_12r_fields[] = {
    { SHADOW_DRAM_MR_12_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_12_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_14r_fields[] = {
    { SHADOW_DRAM_MR_14_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_14_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_15r_fields[] = {
    { SHADOW_DRAM_MR_15_ADDRf, 18, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { SHADOW_DRAM_MR_15_BANKf, 4, 18, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_0_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_0_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_0_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_12_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_12_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_12_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_14_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_14_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_14_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_15_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_15_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_15_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_1_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_1_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_1_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_2_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_2_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_2_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_3_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_3_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_3_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_4_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_4_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_4_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_5_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_5_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_5_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_6_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_6_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_6_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_7_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_7_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_7_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_SHADOW_DRAM_MR_8_BCM88670_A0r_fields[] = {
    { SHADOW_DRAM_MR_8_ADDRf, 18, 0, SOCF_LE|SOCF_WO },
    { SHADOW_DRAM_MR_8_BANKf, 4, 18, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_SPARE_REGISTERr_fields[] = {
    { DPRC_ONLY_ALIGN_RSTNf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_DRCBROADCAST_SPARE_REGISTER_3r_fields[] = {
    { CLK_DIV_RSTNf, 1, 1, SOCF_WO|SOCF_SIG },
    { DPRC_ALIGN_PHY_RSTNf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_SPARE_REGISTER_3_BCM88650_B0r_fields[] = {
    { ARAD_B_ECO_ENf, 1, 2, SOCF_WO|SOCF_SIG },
    { CLK_DIV_RSTNf, 1, 1, SOCF_WO|SOCF_SIG },
    { DPRC_ALIGN_PHY_RSTNf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_TRAIN_INIT_TRIGERSr_fields[] = {
    { FORCE_DRAM_INIT_DONEf, 1, 1, SOCF_WO|SOCF_SIG },
    { TRIG_DRAM_INITf, 1, 0, SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_TRAIN_INIT_TRIGERS_BCM88670_A0r_fields[] = {
    { FORCE_DRAM_INIT_DONEf, 1, 1, SOCF_WO },
    { TRIG_DRAM_INITf, 1, 0, SOCF_WO }
};

#endif
#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_VDL_CNTRLr_fields[] = {
    { CALIB_WAIT_UPDTf, 5, 1, SOCF_LE|SOCF_WO },
    { UPDT_VDLf, 1, 0, SOCF_WO },
    { USE_DYNAMIC_VDLf, 1, 6, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRCBROADCAST_WRITE_READ_RATESr_fields[] = {
    { CNT_RD_PRDf, 6, 8, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_WR_PRDf, 6, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_FAWf, 7, 16, SOCF_LE|SOCF_WO|SOCF_SIG },
    { DD_RT_ZQCSf, 8, 24, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_WRITE_READ_RATES_BCM88202_A0r_fields[] = {
    { CNT_RD_DIFF_BG_PRDf, 6, 12, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_RD_SAME_BG_PRDf, 6, 18, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_WR_DIFF_BG_PRDf, 6, 0, SOCF_LE|SOCF_WO|SOCF_SIG },
    { CNT_WR_SAME_BG_PRDf, 6, 6, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_WRITE_READ_RATES_BCM88670_A0r_fields[] = {
    { CNT_RD_DIFF_BG_PRDf, 6, 12, SOCF_LE|SOCF_WO },
    { CNT_RD_SAME_BG_PRDf, 6, 18, SOCF_LE|SOCF_WO },
    { CNT_WR_DIFF_BG_PRDf, 6, 0, SOCF_LE|SOCF_WO },
    { CNT_WR_SAME_BG_PRDf, 6, 6, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_DRCBROADCAST_WR_CRC_WATERMARKr_fields[] = {
    { WR_CRC_WATERMARKf, 5, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_DRCBROADCAST_WR_CRC_WATERMARK_BCM88670_A0r_fields[] = {
    { WR_CRC_WATERMARKf, 5, 0, SOCF_LE|SOCF_WO|SOCF_SIG }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DRC_GENERALCONFIGURATIONSr_fields[] = {
    { APBITPOSf, 3, 8, SOCF_LE },
    { NUMCOLSf, 3, 4, SOCF_LE },
    { REFRESHBURSTSIZEf, 4, 12, SOCF_LE },
    { REFRESHDELAYPRDf, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DROPPRECEDENCEMAPPCPr_fields[] = {
    { PCP_2DPf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DROP_AGGr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_COR },
    { ECCf, 7, 40, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DROP_BYTE_CNT_ING_64r_fields[] = {
    { COUNTf, 34, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DROP_BYTE_CNT_ING_64_BCM56640_A0r_fields[] = {
    { COUNTf, 36, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DROP_CBP_64r_fields[] = {
    { COUNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DROP_CNT_ENr_fields[] = {
    { EGR_DROP_CNT_ENf, 4, 0, SOCF_LE },
    { EGR_DROP_WITH_INGf, 1, 4, 0 },
    { ING_DROP_CNT_ENf, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_DROP_CONTROL_0r_fields[] = {
    { DISABLE_DOS_CHECKS_ON_HIGIGf, 1, 1, 0 },
    { WLAN_ROAM_ERROR_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DROP_CONTROL_0_BCM53400_A0r_fields[] = {
    { DISABLE_DOS_CHECKS_ON_HIGIGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_DROP_CONTROL_0_BCM56334_A0r_fields[] = {
    { DISABLE_DOS_CHECKS_ON_HIGIGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DROP_CONTROL_0_BCM56640_A0r_fields[] = {
    { DISABLE_DOS_CHECKS_ON_HIGIGf, 1, 0, 0 },
    { ENTROPY_LABEL_IN_0_15_RANGE_DO_NOT_DROPf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56850_A0)
soc_field_info_t soc_DROP_CONTROL_0_BCM56850_A0r_fields[] = {
    { DISABLE_DOS_CHECKS_ON_HIGIGf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_DROP_ICV_FAILED_PKTSr_fields[] = {
    { COUNTf, 40, 0, SOCF_LE|SOCF_COR },
    { ECCf, 7, 41, SOCF_LE },
    { RESERVED_MBZf, 1, 40, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_DROP_PKT_CNT_RQE_BYTE_64r_fields[] = {
    { BYTECNTf, 40, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_DROP_PKT_CNT_RQE_PKTr_fields[] = {
    { PKTCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DSCP_CONTROLr_fields[] = {
    { TMf, 14, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_DSCP_TABLE_PARITY_STATUSr_fields[] = {
    { ERR_ADDRf, 15, 1, SOCF_LE|SOCF_RO },
    { PARITY_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 13, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DSPENGINECONFIGURATION0r_fields[] = {
    { DSPGENERATIONEN_Nf, 1, 11, 0 },
    { DSPHEADERSIZE_Nf, 6, 24, SOCF_LE },
    { MAXCMDDELAY_Nf, 11, 0, SOCF_LE },
    { MAXDSPCMD_Nf, 3, 12, SOCF_LE },
    { MINDSP_Nf, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DSPEVENTTABLEr_fields[] = {
    { DSPEVENTTABLEf, 192, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DSPHEADER0r_fields[] = {
    { DSPHEADER0f, 256, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DSPHEADER1r_fields[] = {
    { DSPHEADER1f, 256, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DVCFCTH_0r_fields[] = {
    { TOTALDVCFCSCHBUFSf, 9, 16, SOCF_LE },
    { TOTALDVCFCSCHDSCSf, 9, 32, SOCF_LE },
    { TOTALDVCFCSCHWRDSf, 9, 0, SOCF_LE },
    { TOTALDVCFCWRDSf, 9, 48, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DVCFCTH_1r_fields[] = {
    { TOTALDVCFCBUFSf, 9, 0, SOCF_LE },
    { TOTALDVCFCDSCSf, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DVS_CREDIT_COUNTERr_fields[] = {
    { DVSCREDITCNTf, 31, 0, SOCF_LE },
    { DVSCREDITCNTOVF_FINf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr_fields[] = {
    { CNTBYGTIMERf, 1, 31, 0 },
    { CNTBYNIFf, 1, 21, 0 },
    { CNTBYPORTf, 1, 20, 0 },
    { DVSFILTERNIFf, 7, 12, SOCF_LE },
    { DVSFILTERPORTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DVS_FC_AND_RCI_COUNTERS_CONFIGURATION_REGISTERr_fields[] = {
    { CLFCf, 7, 13, SOCF_LE },
    { CNTBYGTIMERf, 1, 31, 0 },
    { CNTCLFCf, 1, 23, 0 },
    { CNTDEVICEFCf, 1, 24, 0 },
    { CNTFAPRCIEVENTSf, 1, 27, 0 },
    { CNTHIGHFCf, 1, 20, 0 },
    { CNTINTERFACEFCf, 1, 22, 0 },
    { CNTLOWFCf, 1, 21, 0 },
    { CNTRCIBYLEVELf, 3, 28, SOCF_LE },
    { CNTRCIEVENTSf, 1, 26, 0 },
    { FCCNTPORTf, 7, 0, SOCF_LE },
    { FCINTERFACEf, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DVS_FLOW_CONTROL_COUNTERr_fields[] = {
    { DVSFCCNTf, 31, 0, SOCF_LE },
    { DVSFCCNTFINf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DVS_LINK_STATUSr_fields[] = {
    { DVSLINKCNTf, 6, 0, SOCF_LE },
    { DVSMAXRCILEVELf, 3, 12, SOCF_LE },
    { DVSRCILEVELf, 3, 8, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DVS_RCI_COUNTERr_fields[] = {
    { DVSRCICNTf, 31, 0, SOCF_LE },
    { DVSRCICNTFINf, 1, 31, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DYNAMIC_PORT_RECFG_VECTOR_CFG_31_00r_fields[] = {
    { VECTOR_31_00f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DYNAMIC_PORT_RECFG_VECTOR_CFG_41_32r_fields[] = {
    { VECTOR_41_32f, 10, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_DYNCELLCOUNTr_fields[] = {
    { DYNAMICCELLCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DYNCELLCOUNT_BCM53400_A0r_fields[] = {
    { DYNAMICCELLCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DYNCELLCOUNT_BCM56150_A0r_fields[] = {
    { DYNAMICCELLCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0)
soc_field_info_t soc_DYNCELLCOUNT_BCM56218_A0r_fields[] = {
    { DYNAMICCELLCOUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_DYNCELLCOUNT_BCM56314_A0r_fields[] = {
    { DYNAMICCELLCOUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
soc_field_info_t soc_DYNCELLLIMITr_fields[] = {
    { DYNCELLLIMITf, 14, 0, SOCF_LE },
    { DYNCELLRESETLIMITSELf, 3, 14, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM53314_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 12, 12, SOCF_LE },
    { DYNCELLSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM53400_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 14, 14, SOCF_LE },
    { DYNCELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56150_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 14, 14, SOCF_LE },
    { DYNCELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56218_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 12, 12, SOCF_LE },
    { DYNCELLSETLIMITf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56224_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 14, 14, SOCF_LE },
    { DYNCELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56314_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 13, 13, SOCF_LE },
    { DYNCELLSETLIMITf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_B0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56504_B0r_fields[] = {
    { DYNCELLLIMITf, 14, 0, SOCF_LE },
    { DYNCELLRESETLIMITSELf, 3, 14, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_DYNCELLLIMIT_BCM56514_A0r_fields[] = {
    { DYNCELLRESETLIMITf, 14, 14, SOCF_LE },
    { DYNCELLSETLIMITf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_DYNPKTCNTPORTr_fields[] = {
    { DYNPKTCNTPORTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DYNPKTCNTPORT_BCM53400_A0r_fields[] = {
    { DYNPKTCNTPORTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DYNPKTCNTPORT_BCM56150_A0r_fields[] = {
    { DYNPKTCNTPORTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_DYNRESETLIMPORTr_fields[] = {
    { DYNRESETLIMPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_DYNRESETLIMPORT_BCM53314_A0r_fields[] = {
    { DYNRESETLIMPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DYNRESETLIMPORT_BCM53400_A0r_fields[] = {
    { DYNRESETLIMPORTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_DYNRESETLIMPORT_BCM56142_A0r_fields[] = {
    { DYNRESETLIMPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DYNRESETLIMPORT_BCM56150_A0r_fields[] = {
    { DYNRESETLIMPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_DYNXQCNTPORTr_fields[] = {
    { DYNXQCNTPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_DYNXQCNTPORT_BCM53314_A0r_fields[] = {
    { DYNXQCNTPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_DYNXQCNTPORT_BCM53400_A0r_fields[] = {
    { DYNXQCNTPORTf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_DYNXQCNTPORT_BCM56142_A0r_fields[] = {
    { DYNXQCNTPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_DYNXQCNTPORT_BCM56150_A0r_fields[] = {
    { DYNXQCNTPORTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_DBF0m_fields[] = {
    { DBF0f, 1024, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DBF1m_fields[] = {
    { DBF1f, 1024, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DCMm_fields[] = {
    { DCMf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_DC_MEMm_fields[] = {
    { COUNTf, 15, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DDPm_fields[] = {
    { DEST_DEVf, 11, 8, SOCF_LE | SOCF_GLOBAL },
    { DEST_PORTf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_DEBUG_CAPTUREm_fields[] = {
    { ECCf, 9, 256, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 10, 256, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 265, 0 | SOCF_GLOBAL },
    { PBI_DATAf, 247, 0, SOCF_LE | SOCF_GLOBAL },
    { PKT_BUF_PTRf, 7, 249, SOCF_LE | SOCF_GLOBAL },
    { TIME_SYNCf, 1, 248, 0 | SOCF_GLOBAL },
    { XGS_OVERLAYf, 1, 247, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DESIGNATEDVLANTABLEm_fields[] = {
    { DESIGNATEDVLANf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DESTINATIONSTATUSm_fields[] = {
    { DESTINATIONVALID0f, 1, 0, 0 | SOCF_GLOBAL },
    { DESTINATIONVALID1f, 1, 1, 0 | SOCF_GLOBAL },
    { DESTINATIONVALID2f, 1, 2, 0 | SOCF_GLOBAL },
    { DESTINATIONVALID3f, 1, 3, 0 | SOCF_GLOBAL },
    { DESTINATIONVALID4f, 1, 4, 0 | SOCF_GLOBAL },
    { DESTINATIONVALID5f, 1, 5, 0 | SOCF_GLOBAL },
    { DESTINATIONVALID6f, 1, 6, 0 | SOCF_GLOBAL },
    { DESTINATIONVALID7f, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DESTINATIONTABLEm_fields[] = {
    { PARITYf, 1, 17, 0 | SOCF_GLOBAL },
    { QUEUENUMBERf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { QUEUEVALIDf, 1, 15, 0 | SOCF_GLOBAL },
    { TCPROFILEf, 1, 16, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEST_MOD_PROXY_TABLEm_fields[] = {
    { WLAN_ENCAPf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DEST_TRUNK_BITMAPm_fields[] = {
    { EVEN_PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DEST_TRUNK_BITMAP_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 106, 0 | SOCF_GLOBAL },
    { TRUNK_BITMAPf, 106, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W0f, 53, 0, SOCF_LE | SOCF_GLOBAL },
    { TRUNK_BITMAP_W1f, 53, 53, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DEVICE_RATE_MEMORYm_fields[] = {
    { DEVICERATEf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_DEVICE_STREAM_ID_TO_PP_PORT_MAPm_fields[] = {
    { CNGf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 15, 0 | SOCF_GLOBAL },
    { INT_PRIf, 4, 2, SOCF_LE | SOCF_GLOBAL },
    { PHB_VALIDf, 1, 6, 0 | SOCF_GLOBAL },
    { PP_PORTf, 8, 7, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DFMm_fields[] = {
    { EGRESSMCPACKETTYPEf, 1, 20, 0 | SOCF_GLOBAL },
    { PACKETBUFFERSIZEf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { SPAREBITf, 1, 21, 0 | SOCF_GLOBAL },
    { STARTBUFFERPOINTERf, 12, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DIRECTACTIONTABLEm_fields[] = {
    { DIRECTACTIONTABLEf, 20, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DIRECT_1STPASSKEYPROFILERESOLVEDDATAm_fields[] = {
    { DIRECTDB_AND_VALUEf, 2, 3, SOCF_LE | SOCF_GLOBAL },
    { DIRECTDB_OR_VALUEf, 2, 5, SOCF_LE | SOCF_GLOBAL },
    { DIRECTKEYSELECTf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_DISCARD_COUNTER_TABm_fields[] = {
    { BYTE_COUNTf, 35, 29, SOCF_LE | SOCF_GLOBAL },
    { DISCARD_STATUS_VECTORf, 266, 64, SOCF_LE | SOCF_GLOBAL },
    { PKT_COUNTf, 29, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm_fields[] = {
    { ETHERTYPEf, 16, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_FLOWSETm_fields[] = {
    { EVEN_PARITYf, 1, 21, 0 | SOCF_GLOBAL },
    { MEMBER_IDf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 12, 8, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 20, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm_fields[] = {
    { EVEN_PARITYf, 1, 64, 0 | SOCF_GLOBAL },
    { TIMESTAMP_PAGE_BITSf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_GROUP_CONTROLm_fields[] = {
    { ENABLE_OPTIMAL_CANDIDATE_UPDATEf, 1, 38, 0 | SOCF_GLOBAL },
    { FLOW_SET_BASEf, 15, 23, SOCF_LE | SOCF_GLOBAL },
    { FLOW_SET_SIZEf, 3, 20, SOCF_LE | SOCF_GLOBAL },
    { INACTIVITY_DURATIONf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_ASSIGNMENT_MODEf, 2, 18, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_GROUP_MEMBERSHIPm_fields[] = {
    { MEMBER_BITMAPf, 256, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_GROUP_STATSm_fields[] = {
    { DLB_DROPSf, 30, 30, SOCF_LE | SOCF_GLOBAL },
    { REASSIGNMENTSf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_HIST_GROUP_LOADm_fields[] = {
    { BYTE_COUNT_FRACTIONf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { BYTE_COUNT_REALf, 30, 4, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_HIST_QSIZEm_fields[] = {
    { QSIZE_FRACTIONf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_REALf, 16, 4, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_INST_GROUP_LOADm_fields[] = {
    { BYTE_COUNTf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_INST_QSIZEm_fields[] = {
    { QSIZEf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_MEMBERSHIP_REVERSE_MAPm_fields[] = {
    { EMBEDDED_HGf, 1, 2, 0 | SOCF_GLOBAL },
    { GROUP_IDf, 4, 7, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_COUNTf, 5, 2, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_IDf, 6, 3, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 2, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { VALIDf, 1, 11, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_MEMBER_ATTRIBUTEm_fields[] = {
    { NEXT_HOP_INDEXf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_MEMBER_STATUSm_fields[] = {
    { QUALITYf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_MEMBER_SW_STATEm_fields[] = {
    { MEMBER_BITMAPf, 256, 0, SOCF_LE | SOCF_GLOBAL },
    { OVERRIDE_MEMBER_BITMAPf, 256, 256, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_OPTIMAL_CANDIDATEm_fields[] = {
    { OPTIMAL_CANDIDATEf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 8, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_PLA_QUANTIZE_THRESHOLDm_fields[] = {
    { THRESHOLD_HIST_LOADf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD_HIST_QSIZEf, 16, 30, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_QUALITY_CONTROLm_fields[] = {
    { ENABLE_AVG_CALCf, 1, 18, 0 | SOCF_GLOBAL },
    { ENABLE_CREDIT_COLLECTIONf, 1, 15, 0 | SOCF_GLOBAL },
    { ENABLE_QUALITY_UPDATEf, 1, 16, 0 | SOCF_GLOBAL },
    { LOADING_SCALING_FACTORf, 6, 9, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_PTRf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_SCALING_FACTORf, 6, 3, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 17, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_QUALITY_RESULTm_fields[] = {
    { LOADING_BANDf, 3, 3, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_BANDf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_VLA_EXPECTED_LOADING_THRESHOLDm_fields[] = {
    { THRESHOLDf, 20, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_VLA_MEMBER_IMBALANCE_THRESHOLDm_fields[] = {
    { THRESHOLD_0f, 21, 0, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD_1f, 21, 21, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD_2f, 21, 42, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD_3f, 21, 63, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD_4f, 21, 84, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD_5f, 21, 105, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD_6f, 21, 126, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_ECMP_VLA_QUALITY_MEASURE_CONTROLm_fields[] = {
    { ENABLE_GROUP_AVG_CALCf, 1, 12, 0 | SOCF_GLOBAL },
    { VLA_CAP_EXPECTED_LOADINGf, 1, 0, 0 | SOCF_GLOBAL },
    { VLA_CAP_LOADING_AVGf, 1, 1, 0 | SOCF_GLOBAL },
    { VLA_CLEAR_HIST_GROUP_METRICf, 1, 10, 0 | SOCF_GLOBAL },
    { VLA_CLEAR_INST_GROUP_METRICf, 1, 11, 0 | SOCF_GLOBAL },
    { VLA_WEIGHT_EXPECTED_LOADINGf, 4, 2, SOCF_LE | SOCF_GLOBAL },
    { VLA_WEIGHT_LOADINGf, 4, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_ETHERTYPE_ELIGIBILITY_MAPm_fields[] = {
    { ETHERTYPEf, 16, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_FLOWSETm_fields[] = {
    { EVEN_PARITYf, 1, 17, 0 | SOCF_GLOBAL },
    { MEMBER_IDf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 12, 4, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 16, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_FLOWSET_BCM56850_A0m_fields[] = {
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { MEMBER_IDf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 15, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_FLOWSET_PORTm_fields[] = {
    { EVEN_PARITYf, 1, 8, 0 | SOCF_GLOBAL },
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DLB_HGT_FLOWSET_PORT_BCM56440_A0m_fields[] = {
    { EVEN_PARITYf, 1, 8, 0 | SOCF_GLOBAL },
    { PORT_NUMf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 7, SOCF_RES | SOCF_GLOBAL },
    { VALIDf, 1, 6, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_FLOWSET_TIMESTAMPm_fields[] = {
    { EVEN_PARITYf, 1, 8, SOCF_RO | SOCF_GLOBAL },
    { OBSERVATION_TIMESTAMPf, 8, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_fields[] = {
    { EVEN_PARITYf, 1, 64, SOCF_RO | SOCF_GLOBAL },
    { TIMESTAMP_PAGE_BITSf, 64, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_BCM56640_A0m_fields[] = {
    { EVEN_PARITYf, 1, 64, 0 | SOCF_GLOBAL },
    { TIMESTAMP_PAGE_BITSf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_GLB_QUANTIZE_THRESHOLDSm_fields[] = {
    { PORT_LOADING_THRESHOLD_1f, 16, 112, SOCF_LE | SOCF_GLOBAL },
    { PORT_LOADING_THRESHOLD_2f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { PORT_LOADING_THRESHOLD_3f, 16, 144, SOCF_LE | SOCF_GLOBAL },
    { PORT_LOADING_THRESHOLD_4f, 16, 160, SOCF_LE | SOCF_GLOBAL },
    { PORT_LOADING_THRESHOLD_5f, 16, 176, SOCF_LE | SOCF_GLOBAL },
    { PORT_LOADING_THRESHOLD_6f, 16, 192, SOCF_LE | SOCF_GLOBAL },
    { PORT_LOADING_THRESHOLD_7f, 16, 208, SOCF_LE | SOCF_GLOBAL },
    { PORT_QSIZE_THRESHOLD_1f, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_QSIZE_THRESHOLD_2f, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { PORT_QSIZE_THRESHOLD_3f, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { PORT_QSIZE_THRESHOLD_4f, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { PORT_QSIZE_THRESHOLD_5f, 16, 64, SOCF_LE | SOCF_GLOBAL },
    { PORT_QSIZE_THRESHOLD_6f, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { PORT_QSIZE_THRESHOLD_7f, 16, 96, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_GROUP_CONTROLm_fields[] = {
    { ENABLE_OPTIMAL_CANDIDATE_UPDATEf, 1, 35, 0 | SOCF_GLOBAL },
    { FLOW_SET_BASEf, 15, 20, SOCF_LE | SOCF_GLOBAL },
    { FLOW_SET_SIZEf, 3, 17, SOCF_LE | SOCF_GLOBAL },
    { INACTIVITY_DURATIONf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_ASSIGNMENT_MODEf, 2, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DLB_HGT_GROUP_CONTROL_BCM56440_A0m_fields[] = {
    { ENABLE_OPTIMAL_CANDIDATE_UPDATEf, 1, 34, 0 | SOCF_GLOBAL },
    { FLOW_SET_BASEf, 14, 20, SOCF_LE | SOCF_GLOBAL },
    { FLOW_SET_SIZEf, 3, 17, SOCF_LE | SOCF_GLOBAL },
    { INACTIVITY_DURATIONf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_ASSIGNMENT_MODEf, 2, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_GROUP_CONTROL_BCM56640_A0m_fields[] = {
    { ENABLE_OPTIMAL_CANDIDATE_UPDATEf, 1, 35, 0 | SOCF_GLOBAL },
    { FLOW_SET_BASEf, 15, 20, SOCF_LE | SOCF_GLOBAL },
    { FLOW_SET_SIZEf, 3, 17, SOCF_LE | SOCF_GLOBAL },
    { INACTIVITY_DURATIONf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_ASSIGNMENT_MODEf, 2, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_GROUP_CONTROL_BCM56850_A0m_fields[] = {
    { ENABLE_OPTIMAL_CANDIDATE_UPDATEf, 1, 35, 0 | SOCF_GLOBAL },
    { FLOW_SET_BASEf, 15, 20, SOCF_LE | SOCF_GLOBAL },
    { FLOW_SET_SIZEf, 3, 17, SOCF_LE | SOCF_GLOBAL },
    { GROUP_ENABLEf, 1, 36, 0 | SOCF_GLOBAL },
    { INACTIVITY_DURATIONf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_ASSIGNMENT_MODEf, 2, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_GROUP_MEMBERSHIPm_fields[] = {
    { PORT_MAPf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_MAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_MAP_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PORT_MAP_W2f, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DLB_HGT_GROUP_MEMBERSHIP_BCM56440_A0m_fields[] = {
    { PORT_MAPf, 39, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_MAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PORT_MAP_W1f, 7, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_GROUP_MEMBERSHIP_BCM56640_A0m_fields[] = {
    { MEMBER_BITMAPf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_GROUP_MEMBERSHIP_BCM56850_A0m_fields[] = {
    { MEMBER_BITMAPf, 106, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_GROUP_STATSm_fields[] = {
    { DLB_DROPSf, 29, 29, SOCF_LE | SOCF_GLOBAL },
    { REASSIGNMENTSf, 29, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_GROUP_STATS_BCM56640_A0m_fields[] = {
    { DLB_DROPSf, 30, 30, SOCF_LE | SOCF_GLOBAL },
    { REASSIGNMENTSf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_HIST_LOADm_fields[] = {
    { BYTE_COUNT_FRACTIONf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { BYTE_COUNT_REALf, 24, 4, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_FRACTIONf, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_REALf, 16, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_HIST_LOAD_BCM56850_A0m_fields[] = {
    { BYTE_COUNT_FRACTIONf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { BYTE_COUNT_REALf, 24, 4, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_FRACTIONf, 4, 35, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_REALf, 16, 39, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 7, 28, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_1f, 1, 55, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_INST_LOADm_fields[] = {
    { BYTE_COUNTf, 24, 0, SOCF_LE | SOCF_GLOBAL },
    { QSIZEf, 16, 24, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_INST_LOAD_BCM56850_A0m_fields[] = {
    { BYTE_COUNTf, 24, 0, SOCF_LE | SOCF_GLOBAL },
    { QSIZEf, 16, 24, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 40, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_LINK_CONTROLm_fields[] = {
    { SW_OVERRIDE_PORT_MAPf, 66, 66, SOCF_LE | SOCF_GLOBAL },
    { SW_OVERRIDE_PORT_MAP_W0f, 32, 66, SOCF_LE | SOCF_GLOBAL },
    { SW_OVERRIDE_PORT_MAP_W1f, 32, 98, SOCF_LE | SOCF_GLOBAL },
    { SW_OVERRIDE_PORT_MAP_W2f, 2, 130, SOCF_LE | SOCF_GLOBAL },
    { SW_PORT_STATEf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { SW_PORT_STATE_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { SW_PORT_STATE_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { SW_PORT_STATE_W2f, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DLB_HGT_LINK_CONTROL_BCM56440_A0m_fields[] = {
    { SW_OVERRIDE_PORT_MAPf, 39, 39, SOCF_LE | SOCF_GLOBAL },
    { SW_OVERRIDE_PORT_MAP_W0f, 32, 39, SOCF_LE | SOCF_GLOBAL },
    { SW_OVERRIDE_PORT_MAP_W1f, 7, 71, SOCF_LE | SOCF_GLOBAL },
    { SW_PORT_STATEf, 39, 0, SOCF_LE | SOCF_GLOBAL },
    { SW_PORT_STATE_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { SW_PORT_STATE_W1f, 7, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_MEMBER_ATTRIBUTEm_fields[] = {
    { PORT_NUMf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_MEMBER_ATTRIBUTE_BCM56850_A0m_fields[] = {
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 7, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_MEMBER_STATUSm_fields[] = {
    { QUALITYf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_MEMBER_SW_STATEm_fields[] = {
    { MEMBER_BITMAPf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { OVERRIDE_MEMBER_BITMAPf, 12, 12, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_MEMBER_SW_STATE_BCM56850_A0m_fields[] = {
    { MEMBER_BITMAPf, 106, 0, SOCF_LE | SOCF_GLOBAL },
    { OVERRIDE_MEMBER_BITMAPf, 106, 106, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0)
soc_field_info_t soc_DLB_HGT_OPTIMAL_CANDIDATEm_fields[] = {
    { OPTIMAL_CANDIDATEf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DLB_HGT_OPTIMAL_CANDIDATE_BCM56440_A0m_fields[] = {
    { OPTIMAL_CANDIDATEf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_OPTIMAL_CANDIDATE_BCM56640_A0m_fields[] = {
    { OPTIMAL_CANDIDATEf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 4, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_OPTIMAL_CANDIDATE_BCM56840_B0m_fields[] = {
    { OPTIMAL_CANDIDATEf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { OPTIMAL_CANDIDATE_VALIDf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_OPTIMAL_CANDIDATE_BCM56850_A0m_fields[] = {
    { OPTIMAL_CANDIDATEf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_PLA_QUANTIZE_THRESHOLDm_fields[] = {
    { LOADING_THRESHOLDf, 24, 17, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_THRESHOLDf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 16, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_PORT_MEMBER_MAPm_fields[] = {
    { EMBEDDED_HGf, 1, 5, 0 | SOCF_GLOBAL },
    { MEMBER_IDf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_PORT_MEMBER_MAP_BCM56850_A0m_fields[] = {
    { MEMBER_IDf, 7, 1, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_PORT_QUALITY_MAPPINGm_fields[] = {
    { ASSIGNED_QUALITYf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DLB_HGT_PORT_STATEm_fields[] = {
    { BITMAPf, 66, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { BITMAP_W1f, 32, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { BITMAP_W2f, 2, 64, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_DLB_HGT_PORT_STATE_BCM56440_A0m_fields[] = {
    { BITMAPf, 39, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { BITMAP_W1f, 7, 32, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_QUALITY_CONTROLm_fields[] = {
    { ENABLE_AVG_CALCf, 1, 17, 0 | SOCF_GLOBAL },
    { ENABLE_QUALITY_UPDATEf, 1, 16, 0 | SOCF_GLOBAL },
    { ENB_CREDIT_COLLECTIONf, 1, 15, 0 | SOCF_GLOBAL },
    { LOADING_SCALING_FACTORf, 6, 9, SOCF_LE | SOCF_GLOBAL },
    { QMT_PROFILE_PTRf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_SCALING_FACTORf, 6, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_QUALITY_CONTROL_BCM56850_A0m_fields[] = {
    { ENABLE_AVG_CALCf, 1, 17, 0 | SOCF_GLOBAL },
    { ENABLE_CREDIT_COLLECTIONf, 1, 15, 0 | SOCF_GLOBAL },
    { ENABLE_QUALITY_UPDATEf, 1, 16, 0 | SOCF_GLOBAL },
    { LOADING_SCALING_FACTORf, 6, 9, SOCF_LE | SOCF_GLOBAL },
    { PROFILE_PTRf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_SCALING_FACTORf, 6, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_QUALITY_MAPPINGm_fields[] = {
    { ASSIGNED_QUALITYf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_QUALITY_RESULTm_fields[] = {
    { LOADING_BANDf, 3, 3, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_BANDf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_HGT_QUANTIZE_THRESHOLDm_fields[] = {
    { LOADING_THRESHOLDf, 24, 16, SOCF_LE | SOCF_GLOBAL },
    { QSIZE_THRESHOLDf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_DLB_HGT_RR_SELECTION_POINTERm_fields[] = {
    { DLB_HGT_RR_SELECTION_PTRf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_FLOWSETm_fields[] = {
    { EVEN_PARITYf, 1, 20, 0 | SOCF_GLOBAL },
    { MEMBER_IDf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { TIMESTAMPf, 12, 7, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 19, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_GROUP_CONTROLm_fields[] = {
    { ENABLE_OPTIMAL_CANDIDATE_UPDATEf, 1, 36, 0 | SOCF_GLOBAL },
    { FLOW_SET_BASEf, 15, 21, SOCF_LE | SOCF_GLOBAL },
    { FLOW_SET_SIZEf, 3, 18, SOCF_LE | SOCF_GLOBAL },
    { INACTIVITY_DURATIONf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_ASSIGNMENT_MODEf, 2, 16, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_GROUP_MEMBERSHIPm_fields[] = {
    { MEMBER_BITMAPf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_MEMBERSHIP_REVERSE_MAPm_fields[] = {
    { EMBEDDED_HGf, 1, 2, 0 | SOCF_GLOBAL },
    { GROUP_IDf, 5, 6, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_COUNTf, 4, 2, SOCF_LE | SOCF_GLOBAL },
    { MEMBER_IDf, 6, 3, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 2, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { VALIDf, 1, 11, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_MEMBER_ATTRIBUTEm_fields[] = {
    { MODULE_IDf, 8, 7, SOCF_LE | SOCF_GLOBAL },
    { PORT_NUMf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_MEMBER_SW_STATEm_fields[] = {
    { MEMBER_BITMAPf, 128, 0, SOCF_LE | SOCF_GLOBAL },
    { OVERRIDE_MEMBER_BITMAPf, 128, 128, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_DLB_LAG_OPTIMAL_CANDIDATEm_fields[] = {
    { OPTIMAL_CANDIDATEf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DLL_RAMm_fields[] = {
    { DLL_RAMf, 56, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_DMT_MEMm_fields[] = {
    { DOMAIN_NUMBER0f, 9, 0, SOCF_LE | SOCF_GLOBAL },
    { DOMAIN_NUMBER1f, 9, 9, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 18, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 23, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DPMm_fields[] = {
    { DPMf, 48, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DPM2m_fields[] = {
    { DPM2f, 48, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88640_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRAM_ADDRESS_SPACEm_fields[] = {
    { DATAf, 512, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88202_A0) || defined(BCM_88640_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_DRMAm_fields[] = {
    { DRMAf, 72, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_DSCP_TABLEm_fields[] = {
    { CNGf, 2, 9, SOCF_LE | SOCF_GLOBAL },
    { DSCPf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PRIf, 3, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_DSCP_TABLE_BCM53400_A0m_fields[] = {
    { CNGf, 2, 9, SOCF_LE | SOCF_GLOBAL },
    { DSCPf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PRIf, 3, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_DSCP_TABLE_BCM56150_A0m_fields[] = {
    { CNGf, 2, 9, SOCF_LE | SOCF_GLOBAL },
    { DSCPf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PRIf, 3, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56218_A0)
soc_field_info_t soc_DSCP_TABLE_BCM56218_A0m_fields[] = {
    { CNGf, 2, 9, SOCF_LE | SOCF_GLOBAL },
    { DSCPf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { PRIf, 3, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_DSCP_TABLE_BCM56224_A0m_fields[] = {
    { CNGf, 2, 9, SOCF_LE | SOCF_GLOBAL },
    { DSCPf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 11, 0 | SOCF_GLOBAL },
    { PRIf, 3, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_DSCP_TABLE_BCM56634_A0m_fields[] = {
    { CNGf, 2, 9, SOCF_LE | SOCF_GLOBAL },
    { DSCPf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 11, 0 | SOCF_GLOBAL },
    { PRIf, 3, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_DSCP_TABLE_BCM56640_A0m_fields[] = {
    { CNGf, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { DSCPf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 12, 0 | SOCF_GLOBAL },
    { PRIf, 4, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_DSCP_TABLE_BCM56840_A0m_fields[] = {
    { CNGf, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { DSCPf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 12, 0 | SOCF_GLOBAL },
    { PRIf, 4, 6, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_DSCP_TABLE_BCM88732_A0m_fields[] = {
    { CNGf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 4, 6, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 5, 6, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 10, 0 | SOCF_GLOBAL },
    { PRIf, 4, 2, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DSPGF1MEMm_fields[] = {
    { AGEPAYLOADf, 3, 119, SOCF_LE | SOCF_GLOBAL },
    { AGESTATUSf, 2, 119, SOCF_LE | SOCF_GLOBAL },
    { COMMANDf, 3, 67, SOCF_LE | SOCF_GLOBAL },
    { DBf, 2, 63, SOCF_LE | SOCF_GLOBAL },
    { DYNAMICf, 1, 118, 0 | SOCF_GLOBAL },
    { ISKEYf, 1, 0, 0 | SOCF_GLOBAL },
    { KEYf, 62, 3, SOCF_LE | SOCF_GLOBAL },
    { MACf, 48, 1, SOCF_LE | SOCF_GLOBAL },
    { MACTREQMFFf, 65, 0, SOCF_LE | SOCF_GLOBAL },
    { PARTOFLAGf, 1, 66, 0 | SOCF_GLOBAL },
    { PAYLOADf, 41, 78, SOCF_LE | SOCF_GLOBAL },
    { PAYLOADPAYLOADf, 40, 78, SOCF_LE | SOCF_GLOBAL },
    { QUALIFIERf, 1, 127, 0 | SOCF_GLOBAL },
    { REASONf, 2, 123, SOCF_LE | SOCF_GLOBAL },
    { REFRESHEDBYDSPf, 1, 121, 0 | SOCF_GLOBAL },
    { RESERVEDf, 2, 1, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESREVEDf, 2, 125, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SELFf, 1, 65, 0 | SOCF_GLOBAL },
    { STAMPf, 8, 70, SOCF_LE | SOCF_GLOBAL },
    { SUCCESSf, 1, 122, 0 | SOCF_GLOBAL },
    { SYSVSIf, 16, 49, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DSPRFMEMm_fields[] = {
    { AUXPAYLOAD23f, 1, 7, 0 | SOCF_GLOBAL },
    { AUXPAYLOADMSBf, 8, 116, SOCF_LE | SOCF_GLOBAL },
    { DAFRWTYPEf, 3, 8, SOCF_LE | SOCF_GLOBAL },
    { DESTINATIONf, 16, 12, SOCF_LE | SOCF_GLOBAL },
    { HASEXTENTIONf, 1, 31, 0 | SOCF_GLOBAL },
    { ISDYNAMICf, 1, 11, 0 | SOCF_GLOBAL },
    { ISKEYf, 1, 107, 0 | SOCF_GLOBAL },
    { MACf, 48, 32, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 1, 123, SOCF_RES | SOCF_GLOBAL },
    { SOURCEDEVICEf, 11, 96, SOCF_LE | SOCF_GLOBAL },
    { SOURCELOCALPORTf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { STAMPf, 8, 108, SOCF_LE | SOCF_GLOBAL },
    { SYSTEMVSIf, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { TYPEf, 3, 124, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 127, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_DT_MEMm_fields[] = {
    { METHODf, 1, 60, 0 | SOCF_GLOBAL },
    { THRESHOLD0f, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD1f, 15, 15, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD2f, 15, 30, SOCF_LE | SOCF_GLOBAL },
    { THRESHOLD3f, 15, 45, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DUAL_SHAPER_MEMORYm_fields[] = {
    { DUALSHAPERENAf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_DWMm_fields[] = {
    { MCORMCLOWQUEUEWEIGHTf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { UCORUCLOWQUEUEWEIGHTf, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

