// Seed: 3867460908
module module_0 #(
    parameter id_2 = 32'd36
);
  supply1 id_1 = -1'd0;
  assign id_1 = id_1 || -1;
  wire _id_2 = id_2, id_3 = id_3;
  uwire id_4 = 1;
  wire [id_2 : -1] id_5 = id_1#(.id_5(-1));
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1
);
  assign id_0 = -1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic id_5 = 1;
  parameter id_6 = -1 + 1;
  parameter id_7 = (-1);
endmodule
