<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (../src/chenidct.c:276:7) in function 'ChenIDct' : &#xA;&#xA;&#xA;more than one sub loop." projectName="chenIDCT" solutionName="OPT" date="2018-04-30T18:37:50.704-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from ../src/chenidct.c:1:&#xA;../src/chenidct.c:82:9: warning: implicitly declaring library function 'memcpy' with type 'void *(void *, const void *, unsigned long)'&#xA;        memcpy(inp1_buf, y + offset, 32 * sizeof(int));&#xA;        ^&#xA;../src/chenidct.c:82:9: note: please include the header &lt;string.h> or explicitly provide a declaration for 'memcpy'&#xA;1 warning generated." projectName="chenIDCT" solutionName="OPT" date="2018-04-30T18:37:47.769-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from ../src/decode.c:1:&#xA;../src/decode.c:380:9: warning: implicitly declaring library function 'memcpy' with type 'void *(void *, const void *, unsigned long)'&#xA;        memcpy(inp1_buf, y_buf + offset, 32 * sizeof(int));&#xA;        ^&#xA;../src/decode.c:380:9: note: please include the header &lt;string.h> or explicitly provide a declaration for 'memcpy'&#xA;1 warning generated." projectName="chenIDCT" solutionName="OPT" date="2018-04-30T18:37:44.031-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'y' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.&#xA;   Build using &quot;/home/tools/Xilinx/Vivado/2017.4/lnx64/tools/gcc/bin/g++&quot;&#xA;   Compiling apatb_ChenIDct.cpp&#xA;   Compiling (apcc) jpeg2bmp.c_pre.c.tb.c" projectName="chenIDCT" solutionName="OPT" date="2018-04-30T18:54:15.378-0400" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'x' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze." projectName="chenIDCT" solutionName="OPT" date="2018-04-30T18:53:50.547-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
