{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664475788788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664475789080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:23:08 2022 " "Processing started: Thu Sep 29 15:23:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664475789080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475789080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registradores -c Registradores " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registradores -c Registradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475789081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664475789357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664475789358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorHexaDecimal-arc_sevenseg " "Found design unit 1: ConversorHexaDecimal-arc_sevenseg" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475801658 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorHexaDecimal " "Found entity 1: ConversorHexaDecimal" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475801658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475801658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador4BitsPIPO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Registrador4BitsPIPO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador4BitsPIPO " "Found entity 1: Registrador4BitsPIPO" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475801659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475801659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registradores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Registradores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475801659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475801659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475801660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475801660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controlador2Portas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Controlador2Portas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador2Portas " "Found entity 1: Controlador2Portas" {  } { { "Controlador2Portas.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Controlador2Portas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475801660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475801660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controlador4Bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Controlador4Bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador4Bits " "Found entity 1: Controlador4Bits" {  } { { "Controlador4Bits.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Controlador4Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475801660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475801660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Registradores " "Elaborating entity \"Registradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664475801721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorHexaDecimal ConversorHexaDecimal:inst6 " "Elaborating entity \"ConversorHexaDecimal\" for hierarchy \"ConversorHexaDecimal:inst6\"" {  } { { "Registradores.bdf" "inst6" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { { 24 96 272 144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador4BitsPIPO Registrador4BitsPIPO:inst34 " "Elaborating entity \"Registrador4BitsPIPO\" for hierarchy \"Registrador4BitsPIPO:inst34\"" {  } { { "Registradores.bdf" "inst34" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { { 216 -168 -72 376 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801740 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst1 " "Block or symbol \"DFF\" of instance \"inst1\" overlaps another block or symbol" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664475801741 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst2 " "Block or symbol \"DFF\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664475801741 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst3 " "Block or symbol \"DFF\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664475801741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador4Bits Controlador4Bits:inst36 " "Elaborating entity \"Controlador4Bits\" for hierarchy \"Controlador4Bits:inst36\"" {  } { { "Registradores.bdf" "inst36" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { { 216 1232 1328 472 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador2Portas Controlador4Bits:inst36\|Controlador2Portas:inst " "Elaborating entity \"Controlador2Portas\" for hierarchy \"Controlador4Bits:inst36\|Controlador2Portas:inst\"" {  } { { "Controlador4Bits.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Controlador4Bits.bdf" { { 88 384 496 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801745 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Controlador2Portas.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Controlador2Portas.bdf" { { 176 344 392 208 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664475801745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto SomadorCompleto:inst12 " "Elaborating entity \"SomadorCompleto\" for hierarchy \"SomadorCompleto:inst12\"" {  } { { "Registradores.bdf" "inst12" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { { 632 208 304 728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7486 SomadorCompleto:inst12\|7486:inst5 " "Elaborating entity \"7486\" for hierarchy \"SomadorCompleto:inst12\|7486:inst5\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "inst5" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 128 632 696 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SomadorCompleto:inst12\|7486:inst5 " "Elaborated megafunction instantiation \"SomadorCompleto:inst12\|7486:inst5\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 128 632 696 168 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7432 SomadorCompleto:inst12\|7432:inst3 " "Elaborating entity \"7432\" for hierarchy \"SomadorCompleto:inst12\|7432:inst3\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "inst3" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 200 752 816 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SomadorCompleto:inst12\|7432:inst3 " "Elaborated megafunction instantiation \"SomadorCompleto:inst12\|7432:inst3\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 200 752 816 240 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 SomadorCompleto:inst12\|7408:inst " "Elaborating entity \"7408\" for hierarchy \"SomadorCompleto:inst12\|7408:inst\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 176 496 560 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SomadorCompleto:inst12\|7408:inst " "Elaborated megafunction instantiation \"SomadorCompleto:inst12\|7408:inst\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 176 496 560 216 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475801759 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst34\|inst Registrador4BitsPIPO:inst34\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst34\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst34\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst34|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst34\|inst1 Registrador4BitsPIPO:inst34\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst34\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst34\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst34|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst34\|inst2 Registrador4BitsPIPO:inst34\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst34\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst34\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst34|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst34\|inst3 Registrador4BitsPIPO:inst34\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst34\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst34\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst34|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst\|inst Registrador4BitsPIPO:inst\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst\|inst1 Registrador4BitsPIPO:inst\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst\|inst2 Registrador4BitsPIPO:inst\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst\|inst3 Registrador4BitsPIPO:inst\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst1\|inst Registrador4BitsPIPO:inst1\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst1\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst1\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst1\|inst1 Registrador4BitsPIPO:inst1\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst1\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst1\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst1|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst1\|inst2 Registrador4BitsPIPO:inst1\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst1\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst1\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst1|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst1\|inst3 Registrador4BitsPIPO:inst1\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst1\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst1\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst1|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst2\|inst Registrador4BitsPIPO:inst2\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst2\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst2\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst2\|inst1 Registrador4BitsPIPO:inst2\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst2\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst2\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst2|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst2\|inst2 Registrador4BitsPIPO:inst2\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst2\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst2\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst2|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst2\|inst3 Registrador4BitsPIPO:inst2\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst2\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst2\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst2|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst3\|inst Registrador4BitsPIPO:inst3\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst3\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst3\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst3\|inst1 Registrador4BitsPIPO:inst3\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst3\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst3\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst3|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst3\|inst2 Registrador4BitsPIPO:inst3\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst3\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst3\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst3|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst3\|inst3 Registrador4BitsPIPO:inst3\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst3\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst3\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst3|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst4\|inst Registrador4BitsPIPO:inst4\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst4\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst4\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst4|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst4\|inst1 Registrador4BitsPIPO:inst4\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst4\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst4\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst4|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst4\|inst2 Registrador4BitsPIPO:inst4\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst4\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst4\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst4|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst4\|inst3 Registrador4BitsPIPO:inst4\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst4\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst4\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475802392 "|Registradores|Registrador4BitsPIPO:inst4|inst3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1664475802392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664475802556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664475803078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475803078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664475803122 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664475803122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664475803122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664475803122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1019 " "Peak virtual memory: 1019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664475803132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:23:23 2022 " "Processing ended: Thu Sep 29 15:23:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664475803132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664475803132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664475803132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475803132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1664475804119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664475804444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:23:23 2022 " "Processing started: Thu Sep 29 15:23:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664475804444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1664475804444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Registradores -c Registradores " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Registradores -c Registradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1664475804444 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1664475804506 ""}
{ "Info" "0" "" "Project  = Registradores" {  } {  } 0 0 "Project  = Registradores" 0 0 "Fitter" 0 0 1664475804507 ""}
{ "Info" "0" "" "Revision = Registradores" {  } {  } 0 0 "Revision = Registradores" 0 0 "Fitter" 0 0 1664475804507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1664475804606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1664475804606 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Registradores 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Registradores\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1664475804613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664475804671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664475804671 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1664475804951 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1664475804958 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664475805031 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1664475805031 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664475805037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664475805037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664475805037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664475805037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664475805037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664475805037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664475805037 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664475805037 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1664475805037 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664475805037 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664475805037 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664475805037 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1664475805037 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1664475805039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1664475805876 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Registradores.sdc " "Synopsys Design Constraints File file not found: 'Registradores.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1664475805877 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1664475805877 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1664475805881 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1664475805881 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1664475805881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst42  " "Automatically promoted node inst42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664475805905 ""}  } { { "Registradores.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { { 464 976 1040 512 "inst42" "" } } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664475805905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Registrador4BitsPIPO:inst34\|inst~0  " "Automatically promoted node Registrador4BitsPIPO:inst34\|inst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664475805905 ""}  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664475805905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1664475806394 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664475806395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664475806395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664475806396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664475806397 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1664475806398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1664475806398 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1664475806398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1664475806398 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1664475806399 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1664475806399 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664475806477 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1664475806481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1664475807933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664475808035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1664475808070 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1664475810087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664475810087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1664475810679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1664475812101 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1664475812101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1664475812511 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1664475812511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664475812513 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1664475812647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664475812654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664475812925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664475812925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664475813289 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664475813699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/output_files/Registradores.fit.smsg " "Generated suppressed messages file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/output_files/Registradores.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1664475813841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2223 " "Peak virtual memory: 2223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664475814111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:23:34 2022 " "Processing ended: Thu Sep 29 15:23:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664475814111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664475814111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664475814111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1664475814111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1664475814790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664475819910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:23:34 2022 " "Processing started: Thu Sep 29 15:23:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664475819910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1664475819910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Registradores -c Registradores " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Registradores -c Registradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1664475819910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1664475820167 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1664475822258 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1664475822334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664475823327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:23:43 2022 " "Processing ended: Thu Sep 29 15:23:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664475823327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664475823327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664475823327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1664475823327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1664475823491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1664475824278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664475824285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:23:43 2022 " "Processing started: Thu Sep 29 15:23:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664475824285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664475824285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Registradores -c Registradores " "Command: quartus_sta Registradores -c Registradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664475824285 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664475824345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1664475824465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664475824465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475824516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475824516 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1664475824831 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Registradores.sdc " "Synopsys Design Constraints File file not found: 'Registradores.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1664475824840 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475824840 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664475824841 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664475824841 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1664475824843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664475824843 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664475824844 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664475824850 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1664475824853 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664475824854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.953 " "Worst-case setup slack is -0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475824855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475824855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953              -8.544 Clock  " "   -0.953              -8.544 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475824855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475824855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.509 " "Worst-case hold slack is 0.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475824856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475824856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 Clock  " "    0.509               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475824856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475824856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664475824857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664475824858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475824858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475824858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 Clock  " "   -3.000             -36.672 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475824858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475824858 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664475824870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664475824898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664475825497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664475825560 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664475825562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.782 " "Worst-case setup slack is -0.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782              -6.147 Clock  " "   -0.782              -6.147 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475825563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 Clock  " "    0.418               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475825564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664475825565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664475825566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 Clock  " "   -3.000             -36.672 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475825567 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664475825578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664475825760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.252 " "Worst-case setup slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 Clock  " "    0.252               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475825761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 Clock  " "    0.076               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475825762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664475825763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664475825764 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664475825764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.909 Clock  " "   -3.000             -29.909 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664475825765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664475825765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664475826836 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664475826838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "995 " "Peak virtual memory: 995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664475826867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:23:46 2022 " "Processing ended: Thu Sep 29 15:23:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664475826867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664475826867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664475826867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664475826867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1664475827889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664475827900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:23:47 2022 " "Processing started: Thu Sep 29 15:23:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664475827900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664475827900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Registradores -c Registradores " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Registradores -c Registradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664475827901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1664475828197 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1664475828220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Registradores.vo /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/simulation/modelsim/ simulation " "Generated file Registradores.vo in folder \"/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1664475828334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664475828365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:23:48 2022 " "Processing ended: Thu Sep 29 15:23:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664475828365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664475828365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664475828365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664475828365 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664475828510 ""}
