 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Oct 23 23:45:54 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U238/Y (CLKINVX40M)                             0.11       2.41 r
  U12_ALU/div_29/b[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00       2.41 r
  U12_ALU/div_29/U58/Y (INVX32M)                          0.09       2.50 f
  U12_ALU/div_29/U37/Y (AND3X4M)                          0.22       2.73 f
  U12_ALU/div_29/U35/Y (AND2X12M)                         0.22       2.95 f
  U12_ALU/div_29/U34/Y (INVX6M)                           0.19       3.14 r
  U12_ALU/div_29/U7/Y (NAND2X12M)                         0.11       3.25 f
  U12_ALU/div_29/U40/Y (NAND2X8M)                         0.15       3.40 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.69       4.09 r
  U12_ALU/div_29/U38/Y (AND2X12M)                         0.27       4.37 r
  U12_ALU/div_29/U1/Y (MX2X8M)                            0.36       4.72 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.46       5.18 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.30       5.48 f
  U12_ALU/div_29/U90/Y (CLKNAND2X16M)                     0.12       5.60 r
  U12_ALU/div_29/U91/Y (CLKINVX40M)                       0.09       5.70 f
  U12_ALU/div_29/U2/Y (MX2X8M)                            0.32       6.01 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.67       6.69 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.49       7.17 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.35       7.52 r
  U12_ALU/div_29/U32/Y (CLKNAND2X16M)                     0.18       7.71 f
  U12_ALU/div_29/U22/Y (INVX32M)                          0.14       7.85 r
  U12_ALU/div_29/U41/Y (MX2X4M)                           0.33       8.17 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.62       8.79 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.51       9.30 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.55       9.85 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.33      10.17 f
  U12_ALU/div_29/U83/Y (CLKNAND2X16M)                     0.16      10.34 r
  U12_ALU/div_29/U102/Y (CLKINVX40M)                      0.12      10.46 f
  U12_ALU/div_29/U11/Y (MX2X2M)                           0.72      11.18 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.74      11.92 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.53      12.45 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.26      12.72 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.22      12.94 r
  U12_ALU/div_29/U9/Y (CLKAND2X16M)                       0.19      13.13 r
  U12_ALU/div_29/U24/Y (BUFX24M)                          0.25      13.37 r
  U12_ALU/div_29/U78/Y (MXI2X12M)                         0.23      13.60 r
  U12_ALU/div_29/U79/Y (CLKINVX40M)                       0.13      13.73 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.47      14.19 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_2/CO (ADDFX4M)
                                                          0.60      14.79 f
  U12_ALU/div_29/U65/Y (CLKINVX40M)                       0.12      14.91 r
  U12_ALU/div_29/U28/Y (OR2X12M)                          0.16      15.07 r
  U12_ALU/div_29/U89/Y (NAND3X12M)                        0.13      15.20 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.28      15.49 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.28      15.77 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.27      16.04 f
  U12_ALU/div_29/U23/Y (AND2X12M)                         0.19      16.24 f
  U12_ALU/div_29/U19/Y (CLKINVX32M)                       0.09      16.33 r
  U12_ALU/div_29/U103/Y (MXI2X12M)                        0.08      16.40 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.30      16.71 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.31      17.02 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.33      17.35 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX8M)
                                                          0.29      17.64 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX8M)
                                                          0.27      17.92 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.32      18.24 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX8M)
                                                          0.33      18.57 f
  U12_ALU/div_29/quotient[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00      18.57 f
  U12_ALU/U244/Y (CLKINVX40M)                             0.07      18.63 r
  U12_ALU/U242/Y (OAI211X8M)                              0.20      18.83 f
  U12_ALU/U243/Y (CLKINVX40M)                             0.09      18.92 r
  U12_ALU/U235/Y (CLKNAND2X16M)                           0.10      19.01 f
  U12_ALU/U17/Y (AO22X8M)                                 0.32      19.33 f
  U12_ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                    0.00      19.33 f
  data arrival time                                                 19.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -19.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U238/Y (CLKINVX40M)                             0.11       2.41 r
  U12_ALU/div_29/b[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00       2.41 r
  U12_ALU/div_29/U58/Y (INVX32M)                          0.09       2.50 f
  U12_ALU/div_29/U37/Y (AND3X4M)                          0.22       2.73 f
  U12_ALU/div_29/U35/Y (AND2X12M)                         0.22       2.95 f
  U12_ALU/div_29/U34/Y (INVX6M)                           0.19       3.14 r
  U12_ALU/div_29/U7/Y (NAND2X12M)                         0.11       3.25 f
  U12_ALU/div_29/U40/Y (NAND2X8M)                         0.15       3.40 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.69       4.09 r
  U12_ALU/div_29/U38/Y (AND2X12M)                         0.27       4.37 r
  U12_ALU/div_29/U1/Y (MX2X8M)                            0.36       4.72 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.46       5.18 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.30       5.48 f
  U12_ALU/div_29/U90/Y (CLKNAND2X16M)                     0.12       5.60 r
  U12_ALU/div_29/U91/Y (CLKINVX40M)                       0.09       5.70 f
  U12_ALU/div_29/U2/Y (MX2X8M)                            0.32       6.01 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.67       6.69 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.49       7.17 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.35       7.52 r
  U12_ALU/div_29/U32/Y (CLKNAND2X16M)                     0.18       7.71 f
  U12_ALU/div_29/U22/Y (INVX32M)                          0.14       7.85 r
  U12_ALU/div_29/U41/Y (MX2X4M)                           0.33       8.17 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.62       8.79 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.51       9.30 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.55       9.85 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.33      10.17 f
  U12_ALU/div_29/U83/Y (CLKNAND2X16M)                     0.16      10.34 r
  U12_ALU/div_29/U102/Y (CLKINVX40M)                      0.12      10.46 f
  U12_ALU/div_29/U11/Y (MX2X2M)                           0.72      11.18 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.74      11.92 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.53      12.45 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.26      12.72 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.22      12.94 r
  U12_ALU/div_29/U9/Y (CLKAND2X16M)                       0.19      13.13 r
  U12_ALU/div_29/U24/Y (BUFX24M)                          0.25      13.37 r
  U12_ALU/div_29/U78/Y (MXI2X12M)                         0.23      13.60 r
  U12_ALU/div_29/U79/Y (CLKINVX40M)                       0.13      13.73 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.47      14.19 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_2/CO (ADDFX4M)
                                                          0.60      14.79 f
  U12_ALU/div_29/U65/Y (CLKINVX40M)                       0.12      14.91 r
  U12_ALU/div_29/U28/Y (OR2X12M)                          0.16      15.07 r
  U12_ALU/div_29/U89/Y (NAND3X12M)                        0.13      15.20 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.28      15.49 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.28      15.77 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.27      16.04 f
  U12_ALU/div_29/U23/Y (AND2X12M)                         0.19      16.24 f
  U12_ALU/div_29/U19/Y (CLKINVX32M)                       0.09      16.33 r
  U12_ALU/div_29/U20/Y (INVX32M)                          0.08      16.41 f
  U12_ALU/div_29/quotient[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00      16.41 f
  U12_ALU/U193/Y (OAI2BB1XLM)                             0.69      17.10 f
  U12_ALU/U136/Y (NOR4BX2M)                               0.68      17.78 r
  U12_ALU/U16/Y (OAI2BB2X1M)                              0.48      18.26 f
  U12_ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                    0.00      18.26 f
  data arrival time                                                 18.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -18.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U239/Y (CLKINVX40M)                             0.12       2.43 r
  U12_ALU/mult_24/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       2.43 r
  U12_ALU/mult_24/U30/Y (CLKINVX4M)                       0.81       3.24 f
  U12_ALU/mult_24/U23/Y (NOR2X2M)                         1.08       4.32 r
  U12_ALU/mult_24/U3/Y (AND2X2M)                          0.39       4.70 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.77       5.47 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       6.24 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       7.01 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.78 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       8.55 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       9.48 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68      10.16 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.16 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      11.02 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.76 r
  U12_ALU/mult_24/FS_1/U3/Y (AOI2BB1X2M)                  0.91      12.66 r
  U12_ALU/mult_24/FS_1/U29/Y (OA21X1M)                    0.78      13.44 r
  U12_ALU/mult_24/FS_1/U2/Y (OAI21BX4M)                   0.46      13.90 f
  U12_ALU/mult_24/FS_1/U24/Y (OAI21X1M)                   0.72      14.61 r
  U12_ALU/mult_24/FS_1/U4/Y (OAI2BB1XLM)                  0.67      15.28 f
  U12_ALU/mult_24/FS_1/U11/Y (CLKXOR2X2M)                 0.61      15.89 f
  U12_ALU/mult_24/FS_1/SUM[13] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      15.89 f
  U12_ALU/mult_24/PRODUCT[15] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      15.89 f
  U12_ALU/U145/Y (AOI221X2M)                              0.87      16.75 r
  U12_ALU/U144/Y (INVX2M)                                 0.33      17.09 f
  U12_ALU/ALU_OUT_reg[15]/D (SDFFRQX2M)                   0.00      17.09 f
  data arrival time                                                 17.09

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -17.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.25


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U239/Y (CLKINVX40M)                             0.12       2.43 r
  U12_ALU/mult_24/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       2.43 r
  U12_ALU/mult_24/U30/Y (CLKINVX4M)                       0.81       3.24 f
  U12_ALU/mult_24/U23/Y (NOR2X2M)                         1.08       4.32 r
  U12_ALU/mult_24/U3/Y (AND2X2M)                          0.39       4.70 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.77       5.47 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       6.24 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       7.01 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.78 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       8.55 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       9.48 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68      10.16 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.16 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      11.02 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.76 r
  U12_ALU/mult_24/FS_1/U3/Y (AOI2BB1X2M)                  0.91      12.66 r
  U12_ALU/mult_24/FS_1/U29/Y (OA21X1M)                    0.78      13.44 r
  U12_ALU/mult_24/FS_1/U2/Y (OAI21BX4M)                   0.46      13.90 f
  U12_ALU/mult_24/FS_1/U25/Y (XOR3XLM)                    0.69      14.58 f
  U12_ALU/mult_24/FS_1/SUM[12] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      14.58 f
  U12_ALU/mult_24/PRODUCT[14] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      14.58 f
  U12_ALU/U153/Y (AOI221X2M)                              0.90      15.48 r
  U12_ALU/U152/Y (INVX2M)                                 0.33      15.81 f
  U12_ALU/ALU_OUT_reg[14]/D (SDFFRQX2M)                   0.00      15.81 f
  data arrival time                                                 15.81

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -15.81
  --------------------------------------------------------------------------
  slack (MET)                                                        3.53


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U238/Y (CLKINVX40M)                             0.11       2.41 r
  U12_ALU/div_29/b[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00       2.41 r
  U12_ALU/div_29/U58/Y (INVX32M)                          0.09       2.50 f
  U12_ALU/div_29/U37/Y (AND3X4M)                          0.22       2.73 f
  U12_ALU/div_29/U35/Y (AND2X12M)                         0.22       2.95 f
  U12_ALU/div_29/U34/Y (INVX6M)                           0.19       3.14 r
  U12_ALU/div_29/U7/Y (NAND2X12M)                         0.11       3.25 f
  U12_ALU/div_29/U40/Y (NAND2X8M)                         0.15       3.40 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.69       4.09 r
  U12_ALU/div_29/U38/Y (AND2X12M)                         0.27       4.37 r
  U12_ALU/div_29/U1/Y (MX2X8M)                            0.36       4.72 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.46       5.18 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.30       5.48 f
  U12_ALU/div_29/U90/Y (CLKNAND2X16M)                     0.12       5.60 r
  U12_ALU/div_29/U91/Y (CLKINVX40M)                       0.09       5.70 f
  U12_ALU/div_29/U2/Y (MX2X8M)                            0.32       6.01 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.67       6.69 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.49       7.17 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.35       7.52 r
  U12_ALU/div_29/U32/Y (CLKNAND2X16M)                     0.18       7.71 f
  U12_ALU/div_29/U22/Y (INVX32M)                          0.14       7.85 r
  U12_ALU/div_29/U41/Y (MX2X4M)                           0.31       8.16 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.69       8.85 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.47       9.32 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.53       9.85 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.27      10.12 r
  U12_ALU/div_29/U83/Y (CLKNAND2X16M)                     0.22      10.34 f
  U12_ALU/div_29/U102/Y (CLKINVX40M)                      0.14      10.48 r
  U12_ALU/div_29/U11/Y (MX2X2M)                           0.52      11.00 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.69      11.69 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.55      12.24 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.32      12.56 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.28      12.83 f
  U12_ALU/div_29/U9/Y (CLKAND2X16M)                       0.17      13.00 f
  U12_ALU/div_29/U24/Y (BUFX24M)                          0.20      13.20 f
  U12_ALU/div_29/quotient[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00      13.20 f
  U12_ALU/U27/Y (AOI222X2M)                               0.83      14.02 r
  U12_ALU/U141/Y (AND4XLM)                                0.75      14.77 r
  U12_ALU/U15/Y (OAI2BB2X1M)                              0.47      15.24 f
  U12_ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                    0.00      15.24 f
  data arrival time                                                 15.24

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -15.24
  --------------------------------------------------------------------------
  slack (MET)                                                        4.05


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U239/Y (CLKINVX40M)                             0.12       2.43 r
  U12_ALU/mult_24/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       2.43 r
  U12_ALU/mult_24/U30/Y (CLKINVX4M)                       0.81       3.24 f
  U12_ALU/mult_24/U23/Y (NOR2X2M)                         1.08       4.32 r
  U12_ALU/mult_24/U3/Y (AND2X2M)                          0.39       4.70 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.77       5.47 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       6.24 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       7.01 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.78 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       8.55 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       9.48 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68      10.16 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.16 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      11.02 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.76 r
  U12_ALU/mult_24/FS_1/U3/Y (AOI2BB1X2M)                  0.91      12.66 r
  U12_ALU/mult_24/FS_1/U29/Y (OA21X1M)                    0.78      13.44 r
  U12_ALU/mult_24/FS_1/U26/Y (XNOR2X1M)                   0.49      13.92 f
  U12_ALU/mult_24/FS_1/SUM[11] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      13.92 f
  U12_ALU/mult_24/PRODUCT[13] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      13.92 f
  U12_ALU/U163/Y (AOI221X2M)                              0.91      14.83 r
  U12_ALU/U162/Y (INVX2M)                                 0.33      15.17 f
  U12_ALU/ALU_OUT_reg[13]/D (SDFFRQX2M)                   0.00      15.17 f
  data arrival time                                                 15.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -15.17
  --------------------------------------------------------------------------
  slack (MET)                                                        4.17


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U239/Y (CLKINVX40M)                             0.12       2.43 r
  U12_ALU/mult_24/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       2.43 r
  U12_ALU/mult_24/U30/Y (CLKINVX4M)                       0.81       3.24 f
  U12_ALU/mult_24/U23/Y (NOR2X2M)                         1.08       4.32 r
  U12_ALU/mult_24/U3/Y (AND2X2M)                          0.39       4.70 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.77       5.47 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       6.24 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       7.01 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.78 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       8.55 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       9.48 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68      10.16 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.16 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      11.02 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.76 r
  U12_ALU/mult_24/FS_1/U3/Y (AOI2BB1X2M)                  0.91      12.66 r
  U12_ALU/mult_24/FS_1/U30/Y (CLKXOR2X2M)                 0.66      13.32 f
  U12_ALU/mult_24/FS_1/SUM[10] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      13.32 f
  U12_ALU/mult_24/PRODUCT[12] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      13.32 f
  U12_ALU/U161/Y (AOI221X2M)                              0.87      14.19 r
  U12_ALU/U160/Y (INVX2M)                                 0.33      14.52 f
  U12_ALU/ALU_OUT_reg[12]/D (SDFFRQX2M)                   0.00      14.52 f
  data arrival time                                                 14.52

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -14.52
  --------------------------------------------------------------------------
  slack (MET)                                                        4.82


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U239/Y (CLKINVX40M)                             0.12       2.43 r
  U12_ALU/mult_24/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       2.43 r
  U12_ALU/mult_24/U30/Y (CLKINVX4M)                       0.81       3.24 f
  U12_ALU/mult_24/U23/Y (NOR2X2M)                         1.08       4.32 r
  U12_ALU/mult_24/U3/Y (AND2X2M)                          0.39       4.70 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.77       5.47 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       6.24 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       7.01 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.78 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       8.55 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       9.48 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68      10.16 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.16 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      11.02 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.76 r
  U12_ALU/mult_24/FS_1/U20/Y (XNOR2X1M)                   0.48      12.23 f
  U12_ALU/mult_24/FS_1/SUM[9] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      12.23 f
  U12_ALU/mult_24/PRODUCT[11] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      12.23 f
  U12_ALU/U171/Y (AOI221X2M)                              0.91      13.14 r
  U12_ALU/U170/Y (INVX2M)                                 0.33      13.47 f
  U12_ALU/ALU_OUT_reg[11]/D (SDFFRQX2M)                   0.00      13.47 f
  data arrival time                                                 13.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -13.47
  --------------------------------------------------------------------------
  slack (MET)                                                        5.87


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U239/Y (CLKINVX40M)                             0.12       2.43 r
  U12_ALU/mult_24/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       2.43 r
  U12_ALU/mult_24/U30/Y (CLKINVX4M)                       0.81       3.24 f
  U12_ALU/mult_24/U23/Y (NOR2X2M)                         1.08       4.32 r
  U12_ALU/mult_24/U3/Y (AND2X2M)                          0.39       4.70 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.77       5.47 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       6.24 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       7.01 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.78 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       8.55 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       9.48 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68      10.16 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.16 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      11.02 r
  U12_ALU/mult_24/FS_1/U23/Y (NAND2BX1M)                  0.44      11.46 r
  U12_ALU/mult_24/FS_1/U22/Y (CLKXOR2X2M)                 0.49      11.95 f
  U12_ALU/mult_24/FS_1/SUM[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      11.95 f
  U12_ALU/mult_24/PRODUCT[10] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      11.95 f
  U12_ALU/U169/Y (AOI221X2M)                              0.87      12.82 r
  U12_ALU/U168/Y (INVX2M)                                 0.33      13.15 f
  U12_ALU/ALU_OUT_reg[10]/D (SDFFRQX2M)                   0.00      13.15 f
  data arrival time                                                 13.15

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -13.15
  --------------------------------------------------------------------------
  slack (MET)                                                        6.19


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U238/Y (CLKINVX40M)                             0.11       2.41 r
  U12_ALU/div_29/b[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00       2.41 r
  U12_ALU/div_29/U58/Y (INVX32M)                          0.09       2.50 f
  U12_ALU/div_29/U37/Y (AND3X4M)                          0.22       2.73 f
  U12_ALU/div_29/U35/Y (AND2X12M)                         0.22       2.95 f
  U12_ALU/div_29/U34/Y (INVX6M)                           0.19       3.14 r
  U12_ALU/div_29/U7/Y (NAND2X12M)                         0.11       3.25 f
  U12_ALU/div_29/U40/Y (NAND2X8M)                         0.15       3.40 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.69       4.09 r
  U12_ALU/div_29/U38/Y (AND2X12M)                         0.27       4.37 r
  U12_ALU/div_29/U1/Y (MX2X8M)                            0.36       4.72 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.46       5.18 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.30       5.48 f
  U12_ALU/div_29/U90/Y (CLKNAND2X16M)                     0.12       5.60 r
  U12_ALU/div_29/U91/Y (CLKINVX40M)                       0.09       5.70 f
  U12_ALU/div_29/U2/Y (MX2X8M)                            0.32       6.01 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.67       6.69 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.49       7.17 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.35       7.52 r
  U12_ALU/div_29/U32/Y (CLKNAND2X16M)                     0.18       7.71 f
  U12_ALU/div_29/U22/Y (INVX32M)                          0.14       7.85 r
  U12_ALU/div_29/U41/Y (MX2X4M)                           0.33       8.17 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.62       8.79 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.51       9.30 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.55       9.85 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.33      10.17 f
  U12_ALU/div_29/U83/Y (CLKNAND2X16M)                     0.16      10.34 r
  U12_ALU/div_29/U102/Y (CLKINVX40M)                      0.12      10.46 f
  U12_ALU/div_29/quotient[3] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00      10.46 f
  U12_ALU/U25/Y (AOI222X2M)                               0.82      11.28 r
  U12_ALU/U149/Y (AND4XLM)                                0.75      12.02 r
  U12_ALU/U148/Y (OAI2BB2X1M)                             0.47      12.49 f
  U12_ALU/ALU_OUT_reg[3]/D (SDFFRQX2M)                    0.00      12.49 f
  data arrival time                                                 12.49

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -12.49
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U239/Y (CLKINVX40M)                             0.12       2.43 r
  U12_ALU/mult_24/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       2.43 r
  U12_ALU/mult_24/U30/Y (CLKINVX4M)                       0.81       3.24 f
  U12_ALU/mult_24/U23/Y (NOR2X2M)                         1.08       4.32 r
  U12_ALU/mult_24/U39/Y (XOR2X1M)                         0.69       5.01 r
  U12_ALU/mult_24/S2_2_1/CO (ADDFX2M)                     0.56       5.57 r
  U12_ALU/mult_24/S2_3_1/CO (ADDFX2M)                     0.77       6.34 r
  U12_ALU/mult_24/S2_4_1/CO (ADDFX2M)                     0.77       7.10 r
  U12_ALU/mult_24/S2_5_1/CO (ADDFX2M)                     0.77       7.87 r
  U12_ALU/mult_24/S2_6_1/CO (ADDFX2M)                     0.77       8.64 r
  U12_ALU/mult_24/S4_1/CO (ADDFX2M)                       0.93       9.57 r
  U12_ALU/mult_24/U38/Y (CLKXOR2X2M)                      0.69      10.26 f
  U12_ALU/mult_24/FS_1/A[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.26 f
  U12_ALU/mult_24/FS_1/U13/Y (CLKXOR2X2M)                 0.50      10.76 f
  U12_ALU/mult_24/FS_1/SUM[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.76 f
  U12_ALU/mult_24/PRODUCT[9] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      10.76 f
  U12_ALU/U188/Y (AOI221X2M)                              0.87      11.62 r
  U12_ALU/U187/Y (INVX2M)                                 0.33      11.96 f
  U12_ALU/ALU_OUT_reg[9]/D (SDFFRQX2M)                    0.00      11.96 f
  data arrival time                                                 11.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -11.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.38


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][2]/Q (SDFFSRX1M)           1.01       1.01 r
  U11_REG_FILE/U375/Y (DLY1X1M)                           1.00       2.01 r
  U11_REG_FILE/REG1[2] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       2.01 r
  U12_ALU/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)     0.00       2.01 r
  U12_ALU/U237/Y (CLKINVX40M)                             0.30       2.30 f
  U12_ALU/U239/Y (CLKINVX40M)                             0.12       2.43 r
  U12_ALU/mult_24/B[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       2.43 r
  U12_ALU/mult_24/U30/Y (CLKINVX4M)                       0.81       3.24 f
  U12_ALU/mult_24/U24/Y (NOR2X2M)                         1.08       4.32 r
  U12_ALU/mult_24/U59/Y (XOR2X1M)                         0.68       5.00 r
  U12_ALU/mult_24/S1_2_0/CO (ADDFX2M)                     0.56       5.56 r
  U12_ALU/mult_24/S1_3_0/CO (ADDFX2M)                     0.77       6.33 r
  U12_ALU/mult_24/S1_4_0/CO (ADDFX2M)                     0.77       7.10 r
  U12_ALU/mult_24/S1_5_0/CO (ADDFX2M)                     0.77       7.86 r
  U12_ALU/mult_24/S1_6_0/CO (ADDFX2M)                     0.77       8.63 r
  U12_ALU/mult_24/S4_0/CO (ADDFX2M)                       0.93       9.57 r
  U12_ALU/mult_24/U51/Y (CLKXOR2X2M)                      0.50      10.06 f
  U12_ALU/mult_24/FS_1/A[6] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.06 f
  U12_ALU/mult_24/FS_1/U10/Y (INVX2M)                     0.30      10.36 r
  U12_ALU/mult_24/FS_1/U12/Y (INVX2M)                     0.19      10.55 f
  U12_ALU/mult_24/FS_1/SUM[6] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      10.55 f
  U12_ALU/mult_24/PRODUCT[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      10.55 f
  U12_ALU/U178/Y (AOI222X2M)                              0.92      11.47 r
  U12_ALU/U176/Y (OAI211X2M)                              0.45      11.92 f
  U12_ALU/ALU_OUT_reg[8]/D (SDFFRQX2M)                    0.00      11.92 f
  data arrival time                                                 11.92

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                -11.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.39


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U35/Y (NAND2X2M)                           0.80       3.31 f
  U10_SYS_CTRL/U34/Y (NOR2X6M)                            0.90       4.21 r
  U10_SYS_CTRL/U31/Y (INVX4M)                             0.59       4.80 f
  U10_SYS_CTRL/U7/Y (NOR2X6M)                             0.98       5.78 r
  U10_SYS_CTRL/ALU_FUN[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       5.78 r
  U12_ALU/ALU_FUN[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)
                                                          0.00       5.78 r
  U12_ALU/U72/Y (INVX2M)                                  0.78       6.56 f
  U12_ALU/U45/Y (NOR2X4M)                                 0.98       7.54 r
  U12_ALU/U11/Y (OAI2BB1X2M)                              0.95       8.49 r
  U12_ALU/U54/Y (INVX4M)                                  0.63       9.11 f
  U12_ALU/U109/Y (OAI221X1M)                              0.83       9.95 r
  U12_ALU/U28/Y (AOI222X2M)                               0.49      10.43 f
  U12_ALU/U157/Y (AND4XLM)                                0.65      11.08 f
  U12_ALU/U156/Y (OAI2BB2X1M)                             0.72      11.80 r
  U12_ALU/ALU_OUT_reg[4]/D (SDFFRQX2M)                    0.00      11.80 r
  data arrival time                                                 11.80

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -11.80
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U35/Y (NAND2X2M)                           0.80       3.31 f
  U10_SYS_CTRL/U34/Y (NOR2X6M)                            0.90       4.21 r
  U10_SYS_CTRL/U31/Y (INVX4M)                             0.59       4.80 f
  U10_SYS_CTRL/U7/Y (NOR2X6M)                             0.98       5.78 r
  U10_SYS_CTRL/ALU_FUN[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       5.78 r
  U12_ALU/ALU_FUN[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)
                                                          0.00       5.78 r
  U12_ALU/U72/Y (INVX2M)                                  0.78       6.56 f
  U12_ALU/U45/Y (NOR2X4M)                                 0.98       7.54 r
  U12_ALU/U11/Y (OAI2BB1X2M)                              0.95       8.49 r
  U12_ALU/U54/Y (INVX4M)                                  0.63       9.11 f
  U12_ALU/U115/Y (OAI221X1M)                              0.83       9.95 r
  U12_ALU/U35/Y (AOI222X2M)                               0.48      10.43 f
  U12_ALU/U165/Y (AND4XLM)                                0.65      11.08 f
  U12_ALU/U164/Y (OAI2BB2X1M)                             0.72      11.80 r
  U12_ALU/ALU_OUT_reg[5]/D (SDFFRQX2M)                    0.00      11.80 r
  data arrival time                                                 11.80

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -11.80
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U35/Y (NAND2X2M)                           0.80       3.31 f
  U10_SYS_CTRL/U34/Y (NOR2X6M)                            0.90       4.21 r
  U10_SYS_CTRL/U31/Y (INVX4M)                             0.59       4.80 f
  U10_SYS_CTRL/U7/Y (NOR2X6M)                             0.98       5.78 r
  U10_SYS_CTRL/ALU_FUN[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       5.78 r
  U12_ALU/ALU_FUN[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)
                                                          0.00       5.78 r
  U12_ALU/U72/Y (INVX2M)                                  0.78       6.56 f
  U12_ALU/U45/Y (NOR2X4M)                                 0.98       7.54 r
  U12_ALU/U11/Y (OAI2BB1X2M)                              0.95       8.49 r
  U12_ALU/U54/Y (INVX4M)                                  0.63       9.11 f
  U12_ALU/U121/Y (OAI221X1M)                              0.83       9.95 r
  U12_ALU/U31/Y (AOI222X2M)                               0.48      10.43 f
  U12_ALU/U180/Y (AND4XLM)                                0.65      11.08 f
  U12_ALU/U179/Y (OAI2BB2X1M)                             0.72      11.80 r
  U12_ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                    0.00      11.80 r
  data arrival time                                                 11.80

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -11.80
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U35/Y (NAND2X2M)                           0.80       3.31 f
  U10_SYS_CTRL/U34/Y (NOR2X6M)                            0.90       4.21 r
  U10_SYS_CTRL/U31/Y (INVX4M)                             0.59       4.80 f
  U10_SYS_CTRL/U7/Y (NOR2X6M)                             0.98       5.78 r
  U10_SYS_CTRL/ALU_FUN[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       5.78 r
  U12_ALU/ALU_FUN[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)
                                                          0.00       5.78 r
  U12_ALU/U72/Y (INVX2M)                                  0.78       6.56 f
  U12_ALU/U45/Y (NOR2X4M)                                 0.98       7.54 r
  U12_ALU/U11/Y (OAI2BB1X2M)                              0.95       8.49 r
  U12_ALU/U54/Y (INVX4M)                                  0.63       9.11 f
  U12_ALU/U125/Y (OAI221X1M)                              0.83       9.95 r
  U12_ALU/U122/Y (AOI222X2M)                              0.49      10.44 f
  U12_ALU/U184/Y (AND4X2M)                                0.49      10.92 f
  U12_ALU/U183/Y (OAI2BB2X1M)                             0.64      11.56 r
  U12_ALU/ALU_OUT_reg[7]/D (SDFFRQX2M)                    0.00      11.56 r
  data arrival time                                                 11.56

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -11.56
  --------------------------------------------------------------------------
  slack (MET)                                                        7.85


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U35/Y (NAND2X2M)                           0.80       3.31 f
  U10_SYS_CTRL/U34/Y (NOR2X6M)                            0.90       4.21 r
  U10_SYS_CTRL/ALU_EN (SYSTEM_CTRL_BYTE8_test_1)          0.00       4.21 r
  U12_ALU/ENABLE (ALU_OUT_WD16_DATA_WD8_FUN_WD4_test_1)
                                                          0.00       4.21 r
  U12_ALU/U94/Y (INVX2M)                                  0.34       4.55 f
  U12_ALU/U93/Y (INVX2M)                                  0.54       5.09 r
  U12_ALU/U66/Y (INVX8M)                                  0.55       5.64 f
  U12_ALU/U192/Y (NAND2BX2M)                              0.37       6.01 r
  U12_ALU/OUT_VALID_reg/D (SDFFRQX2M)                     0.00       6.01 r
  data arrival time                                                  6.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -6.01
  --------------------------------------------------------------------------
  slack (MET)                                                       13.47


  Startpoint: U12_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                    0.74       0.74 f
  U12_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                   0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.59      19.21
  data required time                                                19.21
  --------------------------------------------------------------------------
  data required time                                                19.21
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       18.47


  Startpoint: U12_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                    0.73       0.73 f
  U12_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.59      19.21
  data required time                                                19.21
  --------------------------------------------------------------------------
  data required time                                                19.21
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                       18.48


  Startpoint: U12_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                    0.73       0.73 f
  U12_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                  0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.59      19.21
  data required time                                                19.21
  --------------------------------------------------------------------------
  data required time                                                19.21
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                       18.49


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U26/Y (NAND3X1M)
                                                          1.08      61.17 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U38/Y (OAI32X2M)
                                                          1.09      62.27 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (SDFFRX1M)
                                                          0.00      62.27 r
  data arrival time                                                 62.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -62.27
  --------------------------------------------------------------------------
  slack (MET)                                                      208.38


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U26/Y (NAND3X1M)
                                                          1.08      61.17 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U40/Y (OAI22X1M)
                                                          0.97      62.14 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (SDFFRX1M)
                                                          0.00      62.14 r
  data arrival time                                                 62.14

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.42     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -62.14
  --------------------------------------------------------------------------
  slack (MET)                                                      208.51


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          0.47      60.55 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (SDFFSRX2M)
                                                          0.00      60.55 f
  data arrival time                                                 60.55

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.59     270.47
  data required time                                               270.47
  --------------------------------------------------------------------------
  data required time                                               270.47
  data arrival time                                                -60.55
  --------------------------------------------------------------------------
  slack (MET)                                                      209.92


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U43/Y (NOR2X2M)
                                                          0.34      60.42 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (SDFFRX1M)
                                                          0.00      60.42 f
  data arrival time                                                 60.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.49     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                -60.42
  --------------------------------------------------------------------------
  slack (MET)                                                      210.16


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U35/Y (NOR2BX2M)
                                                          0.33      60.42 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (SDFFRX1M)
                                                          0.00      60.42 f
  data arrival time                                                 60.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.49     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                -60.42
  --------------------------------------------------------------------------
  slack (MET)                                                      210.16


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U41/Y (NOR2X2M)
                                                          0.34      60.42 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (SDFFRQX2M)
                                                          0.00      60.42 f
  data arrival time                                                 60.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.46     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                -60.42
  --------------------------------------------------------------------------
  slack (MET)                                                      210.18


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U33/Y (NOR2BX2M)
                                                          0.33      60.42 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (SDFFRQX2M)
                                                          0.00      60.42 f
  data arrival time                                                 60.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.46     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                -60.42
  --------------------------------------------------------------------------
  slack (MET)                                                      210.18


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U36/Y (NOR2BX2M)
                                                          0.33      60.42 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (SDFFRQX2M)
                                                          0.00      60.42 f
  data arrival time                                                 60.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.46     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                -60.42
  --------------------------------------------------------------------------
  slack (MET)                                                      210.18


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U34/Y (NOR2BX2M)
                                                          0.33      60.42 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (SDFFRQX1M)
                                                          0.00      60.42 f
  data arrival time                                                 60.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.46     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                -60.42
  --------------------------------------------------------------------------
  slack (MET)                                                      210.18


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U46/Y (NOR2X2M)
                                                          0.52      59.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U44/Y (OAI32X2M)
                                                          0.35      60.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (SDFFRX1M)
                                                          0.00      60.10 f
  data arrival time                                                 60.10

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.50     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                -60.10
  --------------------------------------------------------------------------
  slack (MET)                                                      210.46


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)      0.61      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.74      58.17 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U41/Y (MXI2X1M)
                                                          0.48      58.65 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/D (SDFFRX2M)
                                                          0.00      58.65 f
  data arrival time                                                 58.65

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.56     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                -58.65
  --------------------------------------------------------------------------
  slack (MET)                                                      211.85


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)      0.61      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.74      58.17 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U48/Y (MXI2X1M)
                                                          0.48      58.65 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/D (SDFFRX2M)
                                                          0.00      58.65 f
  data arrival time                                                 58.65

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (SDFFRX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.56     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                -58.65
  --------------------------------------------------------------------------
  slack (MET)                                                      211.85


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)      0.61      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.74      58.17 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U33/Y (MXI2X1M)
                                                          0.48      58.65 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/D (SDFFRX1M)
                                                          0.00      58.65 f
  data arrival time                                                 58.65

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.53     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                -58.65
  --------------------------------------------------------------------------
  slack (MET)                                                      211.88


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U10/Y (NOR2X2M)      0.46      57.28 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.28 f
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/Enable (strt_chk_test_1)
                                                          0.00      57.28 f
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/U2/Y (AO2B2XLM)      0.79      58.08 f
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D (SDFFRX1M)
                                                          0.00      58.08 f
  data arrival time                                                 58.08

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.52     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -58.08
  --------------------------------------------------------------------------
  slack (MET)                                                      212.47


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)      0.61      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U55/Y (AOI21BX1M)
                                                          0.50      57.93 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D (SDFFRX1M)
                                                          0.00      57.93 f
  data arrival time                                                 57.93

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.47     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                -57.93
  --------------------------------------------------------------------------
  slack (MET)                                                      212.66


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U9/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX_test_1)           0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U64/Y (MXI2X1M)      0.70      56.61 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U52/Y (OAI211X1M)
                                                          0.61      57.23 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/D (SDFFRX1M)
                                                          0.00      57.23 f
  data arrival time                                                 57.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                -57.23
  --------------------------------------------------------------------------
  slack (MET)                                                      213.27


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U87/Y (OAI21X2M)                           0.67       6.74 r
  U10_SYS_CTRL/U86/Y (OAI221X1M)                          0.67       7.41 f
  U10_SYS_CTRL/U85/Y (BUFX2M)                             0.51       7.91 f
  U10_SYS_CTRL/Address[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.91 f
  U5/Y (BUFX2M)                                           0.63       8.54 f
  U11_REG_FILE/ADDRESS[0] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.54 f
  U11_REG_FILE/U106/Y (INVX2M)                            0.73       9.27 r
  U11_REG_FILE/U100/Y (INVX2M)                            0.63       9.90 f
  U11_REG_FILE/U5/Y (CLKBUFX2M)                           1.06      10.96 f
  U11_REG_FILE/U34/Y (CLKBUFX8M)                          1.09      12.05 f
  U11_REG_FILE/U26/Y (MX4XLM)                             1.09      13.14 f
  U11_REG_FILE/U282/Y (MX4XLM)                            0.84      13.98 f
  U11_REG_FILE/U281/Y (AO22X1M)                           0.67      14.65 f
  U11_REG_FILE/Rd_DATA_reg[0]/D (SDFFRQX2M)               0.00      14.65 f
  data arrival time                                                 14.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -14.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.70


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U87/Y (OAI21X2M)                           0.67       6.74 r
  U10_SYS_CTRL/U86/Y (OAI221X1M)                          0.67       7.41 f
  U10_SYS_CTRL/U85/Y (BUFX2M)                             0.51       7.91 f
  U10_SYS_CTRL/Address[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.91 f
  U5/Y (BUFX2M)                                           0.63       8.54 f
  U11_REG_FILE/ADDRESS[0] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.54 f
  U11_REG_FILE/U106/Y (INVX2M)                            0.73       9.27 r
  U11_REG_FILE/U100/Y (INVX2M)                            0.63       9.90 f
  U11_REG_FILE/U5/Y (CLKBUFX2M)                           1.06      10.96 f
  U11_REG_FILE/U53/Y (CLKBUFX8M)                          1.09      12.05 f
  U11_REG_FILE/U32/Y (MX4XLM)                             1.09      13.14 f
  U11_REG_FILE/U257/Y (MX4XLM)                            0.84      13.98 f
  U11_REG_FILE/U256/Y (AO22X1M)                           0.67      14.65 f
  U11_REG_FILE/Rd_DATA_reg[1]/D (SDFFRQX2M)               0.00      14.65 f
  data arrival time                                                 14.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -14.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.70


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U87/Y (OAI21X2M)                           0.67       6.74 r
  U10_SYS_CTRL/U86/Y (OAI221X1M)                          0.67       7.41 f
  U10_SYS_CTRL/U85/Y (BUFX2M)                             0.51       7.91 f
  U10_SYS_CTRL/Address[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.91 f
  U5/Y (BUFX2M)                                           0.63       8.54 f
  U11_REG_FILE/ADDRESS[0] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.54 f
  U11_REG_FILE/U106/Y (INVX2M)                            0.73       9.27 r
  U11_REG_FILE/U100/Y (INVX2M)                            0.63       9.90 f
  U11_REG_FILE/U5/Y (CLKBUFX2M)                           1.06      10.96 f
  U11_REG_FILE/U53/Y (CLKBUFX8M)                          1.09      12.05 f
  U11_REG_FILE/U31/Y (MX4XLM)                             1.09      13.14 f
  U11_REG_FILE/U277/Y (MX4XLM)                            0.84      13.98 f
  U11_REG_FILE/U276/Y (AO22X1M)                           0.67      14.65 f
  U11_REG_FILE/Rd_DATA_reg[7]/D (SDFFRQX2M)               0.00      14.65 f
  data arrival time                                                 14.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[7]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -14.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.70


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U87/Y (OAI21X2M)                           0.67       6.74 r
  U10_SYS_CTRL/U86/Y (OAI221X1M)                          0.67       7.41 f
  U10_SYS_CTRL/U85/Y (BUFX2M)                             0.51       7.91 f
  U10_SYS_CTRL/Address[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.91 f
  U5/Y (BUFX2M)                                           0.63       8.54 f
  U11_REG_FILE/ADDRESS[0] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.54 f
  U11_REG_FILE/U106/Y (INVX2M)                            0.73       9.27 r
  U11_REG_FILE/U100/Y (INVX2M)                            0.63       9.90 f
  U11_REG_FILE/U5/Y (CLKBUFX2M)                           1.06      10.96 f
  U11_REG_FILE/U53/Y (CLKBUFX8M)                          1.09      12.05 f
  U11_REG_FILE/U30/Y (MX4XLM)                             1.09      13.14 f
  U11_REG_FILE/U274/Y (MX4XLM)                            0.84      13.98 f
  U11_REG_FILE/U273/Y (AO22X1M)                           0.67      14.65 f
  U11_REG_FILE/Rd_DATA_reg[6]/D (SDFFRQX2M)               0.00      14.65 f
  data arrival time                                                 14.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -14.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.70


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U87/Y (OAI21X2M)                           0.67       6.74 r
  U10_SYS_CTRL/U86/Y (OAI221X1M)                          0.67       7.41 f
  U10_SYS_CTRL/U85/Y (BUFX2M)                             0.51       7.91 f
  U10_SYS_CTRL/Address[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.91 f
  U5/Y (BUFX2M)                                           0.63       8.54 f
  U11_REG_FILE/ADDRESS[0] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.54 f
  U11_REG_FILE/U106/Y (INVX2M)                            0.73       9.27 r
  U11_REG_FILE/U100/Y (INVX2M)                            0.63       9.90 f
  U11_REG_FILE/U5/Y (CLKBUFX2M)                           1.06      10.96 f
  U11_REG_FILE/U53/Y (CLKBUFX8M)                          1.09      12.05 f
  U11_REG_FILE/U29/Y (MX4XLM)                             1.09      13.14 f
  U11_REG_FILE/U271/Y (MX4XLM)                            0.84      13.98 f
  U11_REG_FILE/U270/Y (AO22X1M)                           0.67      14.65 f
  U11_REG_FILE/Rd_DATA_reg[5]/D (SDFFRQX2M)               0.00      14.65 f
  data arrival time                                                 14.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -14.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.70


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U87/Y (OAI21X2M)                           0.67       6.74 r
  U10_SYS_CTRL/U86/Y (OAI221X1M)                          0.67       7.41 f
  U10_SYS_CTRL/U85/Y (BUFX2M)                             0.51       7.91 f
  U10_SYS_CTRL/Address[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.91 f
  U5/Y (BUFX2M)                                           0.63       8.54 f
  U11_REG_FILE/ADDRESS[0] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.54 f
  U11_REG_FILE/U106/Y (INVX2M)                            0.73       9.27 r
  U11_REG_FILE/U100/Y (INVX2M)                            0.63       9.90 f
  U11_REG_FILE/U5/Y (CLKBUFX2M)                           1.06      10.96 f
  U11_REG_FILE/U34/Y (CLKBUFX8M)                          1.09      12.05 f
  U11_REG_FILE/U28/Y (MX4XLM)                             1.09      13.14 f
  U11_REG_FILE/U268/Y (MX4XLM)                            0.84      13.98 f
  U11_REG_FILE/U267/Y (AO22X1M)                           0.67      14.65 f
  U11_REG_FILE/Rd_DATA_reg[4]/D (SDFFRQX2M)               0.00      14.65 f
  data arrival time                                                 14.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -14.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.70


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U87/Y (OAI21X2M)                           0.67       6.74 r
  U10_SYS_CTRL/U86/Y (OAI221X1M)                          0.67       7.41 f
  U10_SYS_CTRL/U85/Y (BUFX2M)                             0.51       7.91 f
  U10_SYS_CTRL/Address[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.91 f
  U5/Y (BUFX2M)                                           0.63       8.54 f
  U11_REG_FILE/ADDRESS[0] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.54 f
  U11_REG_FILE/U106/Y (INVX2M)                            0.73       9.27 r
  U11_REG_FILE/U100/Y (INVX2M)                            0.63       9.90 f
  U11_REG_FILE/U5/Y (CLKBUFX2M)                           1.06      10.96 f
  U11_REG_FILE/U34/Y (CLKBUFX8M)                          1.09      12.05 f
  U11_REG_FILE/U265/Y (MX4XLM)                            1.09      13.14 f
  U11_REG_FILE/U264/Y (MX4XLM)                            0.84      13.98 f
  U11_REG_FILE/U263/Y (AO22X1M)                           0.67      14.65 f
  U11_REG_FILE/Rd_DATA_reg[3]/D (SDFFRQX2M)               0.00      14.65 f
  data arrival time                                                 14.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -14.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.70


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U87/Y (OAI21X2M)                           0.67       6.74 r
  U10_SYS_CTRL/U86/Y (OAI221X1M)                          0.67       7.41 f
  U10_SYS_CTRL/U85/Y (BUFX2M)                             0.51       7.91 f
  U10_SYS_CTRL/Address[0] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.91 f
  U5/Y (BUFX2M)                                           0.63       8.54 f
  U11_REG_FILE/ADDRESS[0] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.54 f
  U11_REG_FILE/U106/Y (INVX2M)                            0.73       9.27 r
  U11_REG_FILE/U100/Y (INVX2M)                            0.63       9.90 f
  U11_REG_FILE/U5/Y (CLKBUFX2M)                           1.06      10.96 f
  U11_REG_FILE/U34/Y (CLKBUFX8M)                          1.09      12.05 f
  U11_REG_FILE/U27/Y (MX4XLM)                             1.09      13.14 f
  U11_REG_FILE/U261/Y (MX4XLM)                            0.84      13.98 f
  U11_REG_FILE/U260/Y (AO22X1M)                           0.67      14.65 f
  U11_REG_FILE/Rd_DATA_reg[2]/D (SDFFRQX2M)               0.00      14.65 f
  data arrival time                                                 14.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                -14.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.70


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U93/Y (NAND2X2M)                           0.59      11.40 f
  U11_REG_FILE/U69/Y (BUFX4M)                             0.64      12.04 f
  U11_REG_FILE/U214/Y (OAI2BB2X1M)                        0.67      12.71 f
  U11_REG_FILE/REG_FILE_reg[1][3]/D (SDFFSRX1M)           0.00      12.71 f
  data arrival time                                                 12.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[1][3]/CK (SDFFSRX1M)          0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                -12.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.48


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U93/Y (NAND2X2M)                           0.59      11.40 f
  U11_REG_FILE/U69/Y (BUFX4M)                             0.64      12.04 f
  U11_REG_FILE/U213/Y (OAI2BB2X1M)                        0.67      12.71 f
  U11_REG_FILE/REG_FILE_reg[1][2]/D (SDFFSRX1M)           0.00      12.71 f
  data arrival time                                                 12.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[1][2]/CK (SDFFSRX1M)          0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                -12.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.48


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U97/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U73/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U157/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[9][0]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[9][0]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.51


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U98/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U74/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U164/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[8][0]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][0]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.51


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U97/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U73/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U159/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[9][2]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[9][2]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U97/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U73/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U158/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[9][1]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[9][1]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U98/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U74/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U232/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[8][7]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][7]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U98/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U74/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U170/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[8][6]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][6]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U98/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U74/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U169/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[8][5]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][5]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U98/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U74/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U168/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[8][4]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][4]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U98/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U74/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U166/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[8][2]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][2]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (SDFFRQX2M)         0.54       0.54 f
  U10_SYS_CTRL/U17/Y (INVXLM)                             0.54       1.08 r
  U10_SYS_CTRL/U18/Y (INVX4M)                             0.52       1.61 f
  U10_SYS_CTRL/U26/Y (NOR2X4M)                            0.90       2.51 r
  U10_SYS_CTRL/U73/Y (NAND3X4M)                           1.03       3.54 f
  U10_SYS_CTRL/U42/Y (NAND2X2M)                           0.93       4.46 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.32       4.78 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       5.28 r
  U10_SYS_CTRL/U37/Y (NAND4BX2M)                          0.79       6.07 f
  U10_SYS_CTRL/U36/Y (AOI21X4M)                           0.90       6.97 r
  U10_SYS_CTRL/U89/Y (OAI2B2X1M)                          0.56       7.53 f
  U10_SYS_CTRL/U88/Y (BUFX2M)                             0.46       7.99 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8_test_1)      0.00       7.99 f
  U6/Y (BUFX2M)                                           0.49       8.48 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16_test_1)
                                                          0.00       8.48 f
  U11_REG_FILE/U23/Y (INVX2M)                             0.70       9.18 r
  U11_REG_FILE/U99/Y (INVX2M)                             0.67       9.85 f
  U11_REG_FILE/U24/Y (NOR2X4M)                            0.96      10.81 r
  U11_REG_FILE/U98/Y (NAND2X2M)                           0.65      11.46 f
  U11_REG_FILE/U74/Y (BUFX4M)                             0.65      12.10 f
  U11_REG_FILE/U165/Y (OAI2BB2X1M)                        0.66      12.77 f
  U11_REG_FILE/REG_FILE_reg[8][1]/D (SDFFRQX2M)           0.00      12.77 f
  data arrival time                                                 12.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][1]/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (SDFFRQX2M)
                                                          0.00    8409.29 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFRQX2M)
                                                          0.54    8409.83 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/U2/Y (CLKBUFX16M)     0.64    8410.47 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err (stp_chk_test_1)
                                                          0.00    8410.47 r
  U9_UART_TOP/U1_UART_RX/framing_error (UART_RX_test_1)
                                                          0.00    8410.47 r
  U9_UART_TOP/framing_error (UART_DATA_WIDTH8_test_1)     0.00    8410.47 r
  framing_error (out)                                     0.00    8410.47 r
  data arrival time                                               8410.47

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                                 -54.25    8626.10
  data required time                                              8626.10
  --------------------------------------------------------------------------
  data required time                                              8626.10
  data arrival time                                              -8410.47
  --------------------------------------------------------------------------
  slack (MET)                                                      215.63


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (SDFFRQX2M)
                                                          0.00    8409.29 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/Q (SDFFRQX2M)
                                                          0.54    8409.83 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/U2/Y (CLKBUFX16M)     0.64    8410.47 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8_test_1)
                                                          0.00    8410.47 r
  U9_UART_TOP/U1_UART_RX/parity_error (UART_RX_test_1)
                                                          0.00    8410.47 r
  U9_UART_TOP/parity_error (UART_DATA_WIDTH8_test_1)      0.00    8410.47 r
  parity_error (out)                                      0.00    8410.47 r
  data arrival time                                               8410.47

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                                 -54.25    8626.10
  data required time                                              8626.10
  --------------------------------------------------------------------------
  data required time                                              8626.10
  data arrival time                                              -8410.47
  --------------------------------------------------------------------------
  slack (MET)                                                      215.63


  Startpoint: U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK (SDFFSX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/QN (SDFFSX1M)
                                                          0.67       0.67 f
  U9_UART_TOP/U0_UART_TX/MUX_DUT/U4/Y (INVX8M)            0.91       1.58 r
  U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT (UART_MUX_test_1)
                                                          0.00       1.58 r
  U9_UART_TOP/U0_UART_TX/TX_OUT_M (UART_TOP_test_1)       0.00       1.58 r
  U9_UART_TOP/TX_OUT_S (UART_DATA_WIDTH8_test_1)          0.00       1.58 r
  UART_TX_O (out)                                         0.00       1.58 r
  data arrival time                                                  1.58

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                                 -54.25    8626.10
  data required time                                              8626.10
  --------------------------------------------------------------------------
  data required time                                              8626.10
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                     8624.52


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_count[2] (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U68/Y (CLKXOR2X2M)
                                                          0.53       5.60 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U66/Y (NOR4X1M)      0.97       6.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U24/Y (AND4X2M)      0.94       7.51 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U53/Y (NAND3X1M)     1.09       8.60 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U23/Y (NAND3BXLM)
                                                          1.11       9.71 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U22/Y (NAND3BXLM)
                                                          0.83      10.54 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[2]/D (SDFFRQX2M)
                                                          0.00      10.54 r
  data arrival time                                                 10.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.38     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                -10.54
  --------------------------------------------------------------------------
  slack (MET)                                                      260.15


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_count[2] (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U68/Y (CLKXOR2X2M)
                                                          0.53       5.60 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U66/Y (NOR4X1M)      0.97       6.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U24/Y (AND4X2M)      0.94       7.51 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U53/Y (NAND3X1M)     1.09       8.60 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U13/Y (AOI2BB2X1M)
                                                          0.90       9.51 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U52/Y (OAI211X1M)
                                                          0.65      10.15 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/D (SDFFRX1M)
                                                          0.00      10.15 f
  data arrival time                                                 10.15

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                      260.34


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[2] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U41/Y (CLKXOR2X2M)
                                                          0.65       5.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.95       6.68 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       7.50 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       8.36 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       9.34 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U15/Y (OAI22X1M)
                                                          0.58       9.92 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/D (SDFFRQX2M)
                                                          0.00       9.92 f
  data arrival time                                                  9.92

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.51     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                      260.63


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[2] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U41/Y (CLKXOR2X2M)
                                                          0.65       5.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.95       6.68 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       7.50 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       8.36 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       9.34 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U11/Y (OAI22X1M)
                                                          0.58       9.92 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/D (SDFFRQX2M)
                                                          0.00       9.92 f
  data arrival time                                                  9.92

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.51     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                      260.63


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[2] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U41/Y (CLKXOR2X2M)
                                                          0.65       5.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.95       6.68 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       7.50 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       8.36 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       9.34 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U14/Y (OAI22X1M)
                                                          0.58       9.92 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/D (SDFFRQX2M)
                                                          0.00       9.92 f
  data arrival time                                                  9.92

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.51     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                      260.63


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[2] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U41/Y (CLKXOR2X2M)
                                                          0.65       5.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.95       6.68 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       7.50 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       8.36 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       9.34 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U13/Y (OAI22X1M)
                                                          0.58       9.92 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/D (SDFFRQX2M)
                                                          0.00       9.92 f
  data arrival time                                                  9.92

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.51     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                      260.63


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[2] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U41/Y (CLKXOR2X2M)
                                                          0.65       5.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.95       6.68 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       7.50 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       8.36 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       9.34 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U16/Y (OAI22X1M)
                                                          0.58       9.92 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/D (SDFFRQX2M)
                                                          0.00       9.92 f
  data arrival time                                                  9.92

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.51     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                      260.63


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[2] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U41/Y (CLKXOR2X2M)
                                                          0.65       5.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.95       6.68 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       7.50 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       8.36 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       9.34 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U12/Y (OAI22X1M)
                                                          0.58       9.92 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/D (SDFFRQX2M)
                                                          0.00       9.92 f
  data arrival time                                                  9.92

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.51     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -9.92
  --------------------------------------------------------------------------
  slack (MET)                                                      260.63


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[2] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U41/Y (CLKXOR2X2M)
                                                          0.65       5.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.95       6.68 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       7.50 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       8.36 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       9.34 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)
                                                          0.54       9.88 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/D (SDFFRQX2M)
                                                          0.00       9.88 f
  data arrival time                                                  9.88

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.51     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                      260.68


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U67/Y (CLKXOR2X2M)
                                                          0.71       5.78 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U23/Y (NOR4X4M)
                                                          0.65       6.43 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.45       6.88 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86       7.73 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U26/Y (NAND3X1M)
                                                          1.08       8.81 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U38/Y (OAI32X2M)
                                                          1.09       9.91 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (SDFFRX1M)
                                                          0.00       9.91 r
  data arrival time                                                  9.91

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -9.91
  --------------------------------------------------------------------------
  slack (MET)                                                      260.73


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U67/Y (CLKXOR2X2M)
                                                          0.71       5.78 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U23/Y (NOR4X4M)
                                                          0.65       6.43 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.45       6.88 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86       7.73 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U26/Y (NAND3X1M)
                                                          1.08       8.81 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U40/Y (OAI22X1M)
                                                          0.97       9.79 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (SDFFRX1M)
                                                          0.00       9.79 r
  data arrival time                                                  9.79

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.42     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -9.79
  --------------------------------------------------------------------------
  slack (MET)                                                      260.86


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[2] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U41/Y (CLKXOR2X2M)
                                                          0.65       5.73 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U43/Y (NOR4X1M)
                                                          0.95       6.68 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       7.50 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       8.36 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U18/Y (OAI2BB2X1M)
                                                          0.85       9.21 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/D (SDFFRQX2M)
                                                          0.00       9.21 r
  data arrival time                                                  9.21

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.39     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -9.21
  --------------------------------------------------------------------------
  slack (MET)                                                      261.47


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/edge_count[2] (data_sampling_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U51/Y (XNOR2X1M)
                                                          0.67       5.74 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U4/Y (AND4X2M)
                                                          0.79       6.53 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U43/Y (NOR4X1M)
                                                          0.42       6.95 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U42/Y (AND4X1M)
                                                          0.78       7.73 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U5/Y (NOR4X2M)
                                                          0.66       8.39 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U33/Y (MXI2X1M)
                                                          0.59       8.99 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/D (SDFFRX1M)
                                                          0.00       8.99 r
  data arrival time                                                  8.99

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -8.99
  --------------------------------------------------------------------------
  slack (MET)                                                      261.68


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_count[2] (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U68/Y (CLKXOR2X2M)
                                                          0.53       5.60 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U66/Y (NOR4X1M)      0.97       6.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U24/Y (AND4X2M)      0.94       7.51 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U51/Y (AOI31X1M)     0.69       8.20 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U50/Y (OAI21X1M)     0.77       8.97 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/D (SDFFRQX2M)
                                                          0.00       8.97 r
  data arrival time                                                  8.97

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.39     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                      261.71


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (SDFFRQX2M)
                                                          1.04       1.04 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U17/Y (INVX2M)       0.73       1.76 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U6/Y (NOR2X2M)       0.92       2.68 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)
                                                          1.13       3.81 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     1.11       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.22 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.96 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          0.58       8.54 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (SDFFSRX2M)
                                                          0.00       8.54 r
  data arrival time                                                  8.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFSRX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.58     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      261.95


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.61       0.61 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.50       1.12 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U20/Y (INVX8M)
                                                          0.97       2.08 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U80/Y (DLY1X1M)
                                                          0.59       2.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U81/Y (INVXLM)
                                                          0.43       3.10 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U93/Y (INVXLM)
                                                          0.57       3.67 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U14/Y (INVXLM)
                                                          0.52       4.20 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U15/Y (INVX4M)
                                                          0.88       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/edge_count[2] (data_sampling_test_1)
                                                          0.00       5.07 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U51/Y (XNOR2X1M)
                                                          0.52       5.59 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U4/Y (AND4X2M)
                                                          0.70       6.29 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U43/Y (NOR4X1M)
                                                          0.94       7.23 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U42/Y (AND4X1M)
                                                          0.82       8.05 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U41/Y (MXI2X1M)
                                                          0.61       8.65 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/D (SDFFRX2M)
                                                          0.00       8.65 r
  data arrival time                                                  8.65

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (SDFFRX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.42     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -8.65
  --------------------------------------------------------------------------
  slack (MET)                                                      262.00


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (SDFFRQX2M)
                                                          1.04       1.04 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U17/Y (INVX2M)       0.73       1.76 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U6/Y (NOR2X2M)       0.92       2.68 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)
                                                          1.13       3.81 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     1.11       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.22 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.96 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U34/Y (NOR2BX2M)
                                                          0.55       8.50 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (SDFFRQX1M)
                                                          0.00       8.50 r
  data arrival time                                                  8.50

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.36     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -8.50
  --------------------------------------------------------------------------
  slack (MET)                                                      262.20


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (SDFFRQX2M)
                                                          1.04       1.04 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U17/Y (INVX2M)       0.73       1.76 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U6/Y (NOR2X2M)       0.92       2.68 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)
                                                          1.13       3.81 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     1.11       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.22 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.96 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U35/Y (NOR2BX2M)
                                                          0.55       8.50 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (SDFFRX1M)
                                                          0.00       8.50 r
  data arrival time                                                  8.50

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.36     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -8.50
  --------------------------------------------------------------------------
  slack (MET)                                                      262.20


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (SDFFRQX2M)
                                                          1.04       1.04 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U17/Y (INVX2M)       0.73       1.76 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U6/Y (NOR2X2M)       0.92       2.68 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)
                                                          1.13       3.81 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     1.11       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.22 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.96 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U33/Y (NOR2BX2M)
                                                          0.55       8.50 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (SDFFRQX2M)
                                                          0.00       8.50 r
  data arrival time                                                  8.50

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -8.50
  --------------------------------------------------------------------------
  slack (MET)                                                      262.21


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (SDFFRQX2M)
                                                          1.04       1.04 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U17/Y (INVX2M)       0.73       1.76 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U6/Y (NOR2X2M)       0.92       2.68 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)
                                                          1.13       3.81 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)     1.11       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter_test_1)
                                                          0.00       4.92 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.22 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.96 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U36/Y (NOR2BX2M)
                                                          0.55       8.50 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (SDFFRQX2M)
                                                          0.00       8.50 r
  data arrival time                                                  8.50

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (SDFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -8.50
  --------------------------------------------------------------------------
  slack (MET)                                                      262.21


  Startpoint: U8_CLK_DIV_RX/x_flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U8_CLK_DIV_RX/x_flag_reg/CK (SDFFSRX2M)                 0.00    8409.29 r
  U8_CLK_DIV_RX/x_flag_reg/QN (SDFFSRX2M)                 0.83    8410.12 f
  U8_CLK_DIV_RX/test_so (ClkDiv_width4_test_1)            0.00    8410.12 f
  U9_UART_TOP/test_si1 (UART_DATA_WIDTH8_test_1)          0.00    8410.12 f
  U9_UART_TOP/U0_UART_TX/test_si (UART_TOP_test_1)        0.00    8410.12 f
  U9_UART_TOP/U0_UART_TX/FSM_DUT/test_si (UART_T_FSM_test_1)
                                                          0.00    8410.12 f
  U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/SI (SDFFRX1M)
                                                          0.00    8410.12 f
  data arrival time                                               8410.12

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK (SDFFRX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.65    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                              -8410.12
  --------------------------------------------------------------------------
  slack (MET)                                                      269.58


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U5/Y (INVX2M)         0.73       8.55 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U17/Y (NAND3X2M)      0.64       9.19 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U12/Y (OAI32X2M)      0.93      10.12 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/D (SDFFRX1M)
                                                          0.00      10.12 r
  data arrival time                                                 10.12

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (SDFFRX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.42    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                -10.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.82


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U5/Y (INVX2M)         0.73       8.55 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U17/Y (NAND3X2M)      0.64       9.19 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U16/Y (OAI22X1M)      0.88      10.07 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/D (SDFFRX1M)
                                                          0.00      10.07 r
  data arrival time                                                 10.07

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK (SDFFRX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.41    8679.94
  data required time                                              8679.94
  --------------------------------------------------------------------------
  data required time                                              8679.94
  data arrival time                                                -10.07
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.87


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U5/Y (INVX2M)         0.73       8.55 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U14/Y (OAI32X2M)      0.38       8.93 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/D (SDFFRX1M)
                                                          0.00       8.93 f
  data arrival time                                                  8.93

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK (SDFFRX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.50    8679.85
  data required time                                              8679.85
  --------------------------------------------------------------------------
  data required time                                              8679.85
  data arrival time                                                 -8.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.92


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U34/Y (AO22X1M)       0.86       8.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/D (SDFFRQX2M)
                                                          0.00       8.69 f
  data arrival time                                                  8.69

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.46    8679.90
  data required time                                              8679.90
  --------------------------------------------------------------------------
  data required time                                              8679.90
  data arrival time                                                 -8.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.21


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U32/Y (OAI2BB1X2M)
                                                          0.60       8.43 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D (SDFFRX1M)
                                                          0.00       8.43 f
  data arrival time                                                  8.43

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (SDFFRX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.47    8679.88
  data required time                                              8679.88
  --------------------------------------------------------------------------
  data required time                                              8679.88
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.45


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U30/Y (OAI2BB1X2M)
                                                          0.60       8.43 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/D (SDFFRQX2M)
                                                          0.00       8.43 f
  data arrival time                                                  8.43

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.46    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.46


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U28/Y (OAI2BB1X2M)
                                                          0.60       8.43 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/D (SDFFRQX2M)
                                                          0.00       8.43 f
  data arrival time                                                  8.43

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.46    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.46


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U26/Y (OAI2BB1X2M)
                                                          0.60       8.43 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/D (SDFFRQX2M)
                                                          0.00       8.43 f
  data arrival time                                                  8.43

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.46    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.46


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U24/Y (OAI2BB1X2M)
                                                          0.60       8.43 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/D (SDFFRQX2M)
                                                          0.00       8.43 f
  data arrival time                                                  8.43

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.46    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.46


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U22/Y (OAI2BB1X2M)
                                                          0.60       8.43 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/D (SDFFRQX2M)
                                                          0.00       8.43 f
  data arrival time                                                  8.43

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.46    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.46


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U20/Y (OAI2BB1X2M)
                                                          0.60       8.43 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/D (SDFFRQX2M)
                                                          0.00       8.43 f
  data arrival time                                                  8.43

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.46    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.46


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.48       3.20 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.81       4.01 r
  U3_FIFO/U4/rempty (FIFO_RD_test_1)                      0.00       4.01 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       4.01 r
  U8/Y (INVX2M)                                           0.57       4.58 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8_test_1)           0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial_test_1)
                                                          0.00       4.58 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       5.24 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       5.60 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       6.53 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       6.89 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       7.83 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U18/Y (OAI2BB1X2M)
                                                          0.56       8.39 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/D (SDFFRQX2M)
                                                          0.00       8.39 f
  data arrival time                                                  8.39

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.46    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -8.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.51


  Startpoint: U3_FIFO/U4/raddr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/raddr_reg[2]/CK (SDFFRX1M)                   0.00       0.00 r
  U3_FIFO/U4/raddr_reg[2]/QN (SDFFRX1M)                   0.43       0.43 f
  U3_FIFO/U4/U50/Y (INVXLM)                               0.51       0.95 r
  U3_FIFO/U4/U51/Y (INVXLM)                               0.48       1.43 f
  U3_FIFO/U4/U42/Y (DLY1X1M)                              0.81       2.24 f
  U3_FIFO/U4/U62/Y (INVXLM)                               0.62       2.86 r
  U3_FIFO/U4/U60/Y (DLY1X1M)                              0.88       3.74 r
  U3_FIFO/U4/raddr[2] (FIFO_RD_test_1)                    0.00       3.74 r
  U3_FIFO/U0/r_addr[2] (FIFO_MEM_CTRL_test_1)             0.00       3.74 r
  U3_FIFO/U0/U141/Y (DLY1X1M)                             0.88       4.61 r
  U3_FIFO/U0/U183/Y (DLY1X1M)                             0.91       5.52 r
  U3_FIFO/U0/U175/Y (DLY1X1M)                             0.94       6.46 r
  U3_FIFO/U0/U124/Y (MX2X2M)                              0.53       6.99 f
  U3_FIFO/U0/r_data[3] (FIFO_MEM_CTRL_test_1)             0.00       6.99 f
  U3_FIFO/RD_DATA[3] (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       6.99 f
  U9_UART_TOP/TX_IN_P[3] (UART_DATA_WIDTH8_test_1)        0.00       6.99 f
  U9_UART_TOP/U0_UART_TX/P_DATA_M[3] (UART_TOP_test_1)
                                                          0.00       6.99 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/P_DATA[3] (UART_Parity_calc_test_1)
                                                          0.00       6.99 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U9/Y (AO2B2X2M)
                                                          0.50       7.48 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/D (SDFFRQX2M)
                                                          0.00       7.48 f
  data arrival time                                                  7.48

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.43    8679.92
  data required time                                              8679.92
  --------------------------------------------------------------------------
  data required time                                              8679.92
  data arrival time                                                 -7.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.44


  Startpoint: U3_FIFO/U4/raddr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/raddr_reg[2]/CK (SDFFRX1M)                   0.00       0.00 r
  U3_FIFO/U4/raddr_reg[2]/QN (SDFFRX1M)                   0.43       0.43 f
  U3_FIFO/U4/U50/Y (INVXLM)                               0.51       0.95 r
  U3_FIFO/U4/U51/Y (INVXLM)                               0.48       1.43 f
  U3_FIFO/U4/U42/Y (DLY1X1M)                              0.81       2.24 f
  U3_FIFO/U4/U62/Y (INVXLM)                               0.62       2.86 r
  U3_FIFO/U4/U60/Y (DLY1X1M)                              0.88       3.74 r
  U3_FIFO/U4/raddr[2] (FIFO_RD_test_1)                    0.00       3.74 r
  U3_FIFO/U0/r_addr[2] (FIFO_MEM_CTRL_test_1)             0.00       3.74 r
  U3_FIFO/U0/U141/Y (DLY1X1M)                             0.88       4.61 r
  U3_FIFO/U0/U183/Y (DLY1X1M)                             0.91       5.52 r
  U3_FIFO/U0/U175/Y (DLY1X1M)                             0.94       6.46 r
  U3_FIFO/U0/U133/Y (MX2X2M)                              0.53       6.99 f
  U3_FIFO/U0/r_data[6] (FIFO_MEM_CTRL_test_1)             0.00       6.99 f
  U3_FIFO/RD_DATA[6] (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       6.99 f
  U9_UART_TOP/TX_IN_P[6] (UART_DATA_WIDTH8_test_1)        0.00       6.99 f
  U9_UART_TOP/U0_UART_TX/P_DATA_M[6] (UART_TOP_test_1)
                                                          0.00       6.99 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/P_DATA[6] (UART_Parity_calc_test_1)
                                                          0.00       6.99 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U12/Y (AO2B2X2M)
                                                          0.50       7.48 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/D (SDFFRQX2M)
                                                          0.00       7.48 f
  data arrival time                                                  7.48

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.43    8679.92
  data required time                                              8679.92
  --------------------------------------------------------------------------
  data required time                                              8679.92
  data arrival time                                                 -7.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.44


  Startpoint: U3_FIFO/U4/rptr_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U4/rptr_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[2]/Q (SDFFRQX2M)                1.00       1.00 r
  U3_FIFO/U4/U56/Y (DLY1X1M)                              0.90       1.91 r
  U3_FIFO/U4/U10/Y (CLKXOR2X2M)                           0.82       2.72 f
  U3_FIFO/U4/U14/Y (XNOR2X2M)                             0.39       3.12 f
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.63       3.75 f
  U3_FIFO/U4/U6/Y (OAI21X4M)                              0.79       4.54 r
  U3_FIFO/U4/U23/Y (NAND3X2M)                             0.94       5.48 f
  U3_FIFO/U4/U21/Y (INVX2M)                               0.48       5.96 r
  U3_FIFO/U4/U20/Y (AOI32X1M)                             0.60       6.56 f
  U3_FIFO/U4/U19/Y (INVX2M)                               0.41       6.97 r
  U3_FIFO/U4/rptr_reg_reg[3]/D (SDFFRQX2M)                0.00       6.97 r
  data arrival time                                                  6.97

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U3_FIFO/U4/rptr_reg_reg[3]/CK (SDFFRQX2M)               0.00    8680.36 r
  library setup time                                     -0.32    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -6.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.06


  Startpoint: U3_FIFO/U4/raddr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/raddr_reg[2]/CK (SDFFRX1M)                   0.00       0.00 r
  U3_FIFO/U4/raddr_reg[2]/QN (SDFFRX1M)                   0.43       0.43 f
  U3_FIFO/U4/U50/Y (INVXLM)                               0.51       0.95 r
  U3_FIFO/U4/U51/Y (INVXLM)                               0.48       1.43 f
  U3_FIFO/U4/U42/Y (DLY1X1M)                              0.81       2.24 f
  U3_FIFO/U4/U62/Y (INVXLM)                               0.62       2.86 r
  U3_FIFO/U4/U60/Y (DLY1X1M)                              0.88       3.74 r
  U3_FIFO/U4/raddr[2] (FIFO_RD_test_1)                    0.00       3.74 r
  U3_FIFO/U0/r_addr[2] (FIFO_MEM_CTRL_test_1)             0.00       3.74 r
  U3_FIFO/U0/U184/Y (DLY1X1M)                             0.91       4.64 r
  U3_FIFO/U0/U176/Y (DLY1X1M)                             0.94       5.58 r
  U3_FIFO/U0/U127/Y (MX2X2M)                              0.53       6.11 f
  U3_FIFO/U0/r_data[4] (FIFO_MEM_CTRL_test_1)             0.00       6.11 f
  U3_FIFO/RD_DATA[4] (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       6.11 f
  U9_UART_TOP/TX_IN_P[4] (UART_DATA_WIDTH8_test_1)        0.00       6.11 f
  U9_UART_TOP/U0_UART_TX/P_DATA_M[4] (UART_TOP_test_1)
                                                          0.00       6.11 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/P_DATA[4] (UART_Parity_calc_test_1)
                                                          0.00       6.11 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U10/Y (AO2B2X2M)
                                                          0.50       6.61 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/D (SDFFRQX2M)
                                                          0.00       6.61 f
  data arrival time                                                  6.61

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.43    8679.92
  data required time                                              8679.92
  --------------------------------------------------------------------------
  data required time                                              8679.92
  data arrival time                                                 -6.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.32


  Startpoint: U3_FIFO/U4/raddr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/raddr_reg[2]/CK (SDFFRX1M)                   0.00       0.00 r
  U3_FIFO/U4/raddr_reg[2]/QN (SDFFRX1M)                   0.43       0.43 f
  U3_FIFO/U4/U50/Y (INVXLM)                               0.51       0.95 r
  U3_FIFO/U4/U51/Y (INVXLM)                               0.48       1.43 f
  U3_FIFO/U4/U42/Y (DLY1X1M)                              0.81       2.24 f
  U3_FIFO/U4/U62/Y (INVXLM)                               0.62       2.86 r
  U3_FIFO/U4/U60/Y (DLY1X1M)                              0.88       3.74 r
  U3_FIFO/U4/raddr[2] (FIFO_RD_test_1)                    0.00       3.74 r
  U3_FIFO/U0/r_addr[2] (FIFO_MEM_CTRL_test_1)             0.00       3.74 r
  U3_FIFO/U0/U184/Y (DLY1X1M)                             0.91       4.64 r
  U3_FIFO/U0/U176/Y (DLY1X1M)                             0.94       5.58 r
  U3_FIFO/U0/U136/Y (MX2X2M)                              0.53       6.11 f
  U3_FIFO/U0/r_data[7] (FIFO_MEM_CTRL_test_1)             0.00       6.11 f
  U3_FIFO/RD_DATA[7] (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       6.11 f
  U9_UART_TOP/TX_IN_P[7] (UART_DATA_WIDTH8_test_1)        0.00       6.11 f
  U9_UART_TOP/U0_UART_TX/P_DATA_M[7] (UART_TOP_test_1)
                                                          0.00       6.11 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/P_DATA[7] (UART_Parity_calc_test_1)
                                                          0.00       6.11 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U13/Y (AO2B2X2M)
                                                          0.50       6.60 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/D (SDFFRQX2M)
                                                          0.00       6.60 f
  data arrival time                                                  6.60

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[7]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.43    8679.92
  data required time                                              8679.92
  --------------------------------------------------------------------------
  data required time                                              8679.92
  data arrival time                                                 -6.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.32


  Startpoint: U3_FIFO/U4/raddr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/raddr_reg[2]/CK (SDFFRX1M)                   0.00       0.00 r
  U3_FIFO/U4/raddr_reg[2]/QN (SDFFRX1M)                   0.43       0.43 f
  U3_FIFO/U4/U50/Y (INVXLM)                               0.51       0.95 r
  U3_FIFO/U4/U51/Y (INVXLM)                               0.48       1.43 f
  U3_FIFO/U4/U42/Y (DLY1X1M)                              0.81       2.24 f
  U3_FIFO/U4/U62/Y (INVXLM)                               0.62       2.86 r
  U3_FIFO/U4/U60/Y (DLY1X1M)                              0.88       3.74 r
  U3_FIFO/U4/raddr[2] (FIFO_RD_test_1)                    0.00       3.74 r
  U3_FIFO/U0/r_addr[2] (FIFO_MEM_CTRL_test_1)             0.00       3.74 r
  U3_FIFO/U0/U141/Y (DLY1X1M)                             0.88       4.61 r
  U3_FIFO/U0/U185/Y (DLY1X1M)                             0.94       5.55 r
  U3_FIFO/U0/U130/Y (MX2X2M)                              0.53       6.08 f
  U3_FIFO/U0/r_data[5] (FIFO_MEM_CTRL_test_1)             0.00       6.08 f
  U3_FIFO/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       6.08 f
  U9_UART_TOP/TX_IN_P[5] (UART_DATA_WIDTH8_test_1)        0.00       6.08 f
  U9_UART_TOP/U0_UART_TX/P_DATA_M[5] (UART_TOP_test_1)
                                                          0.00       6.08 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/P_DATA[5] (UART_Parity_calc_test_1)
                                                          0.00       6.08 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U11/Y (AO2B2X2M)
                                                          0.50       6.58 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/D (SDFFRQX2M)
                                                          0.00       6.58 f
  data arrival time                                                  6.58

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.43    8679.92
  data required time                                              8679.92
  --------------------------------------------------------------------------
  data required time                                              8679.92
  data arrival time                                                 -6.58
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.35


  Startpoint: U3_FIFO/U4/raddr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/raddr_reg[2]/CK (SDFFRX1M)                   0.00       0.00 r
  U3_FIFO/U4/raddr_reg[2]/QN (SDFFRX1M)                   0.43       0.43 f
  U3_FIFO/U4/U50/Y (INVXLM)                               0.51       0.95 r
  U3_FIFO/U4/U51/Y (INVXLM)                               0.48       1.43 f
  U3_FIFO/U4/U42/Y (DLY1X1M)                              0.81       2.24 f
  U3_FIFO/U4/U62/Y (INVXLM)                               0.62       2.86 r
  U3_FIFO/U4/U60/Y (DLY1X1M)                              0.88       3.74 r
  U3_FIFO/U4/raddr[2] (FIFO_RD_test_1)                    0.00       3.74 r
  U3_FIFO/U0/r_addr[2] (FIFO_MEM_CTRL_test_1)             0.00       3.74 r
  U3_FIFO/U0/U141/Y (DLY1X1M)                             0.88       4.61 r
  U3_FIFO/U0/U185/Y (DLY1X1M)                             0.94       5.55 r
  U3_FIFO/U0/U121/Y (MX2X2M)                              0.53       6.08 f
  U3_FIFO/U0/r_data[2] (FIFO_MEM_CTRL_test_1)             0.00       6.08 f
  U3_FIFO/RD_DATA[2] (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4_test_1)
                                                          0.00       6.08 f
  U9_UART_TOP/TX_IN_P[2] (UART_DATA_WIDTH8_test_1)        0.00       6.08 f
  U9_UART_TOP/U0_UART_TX/P_DATA_M[2] (UART_TOP_test_1)
                                                          0.00       6.08 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/P_DATA[2] (UART_Parity_calc_test_1)
                                                          0.00       6.08 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U8/Y (AO2B2X2M)
                                                          0.50       6.58 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/D (SDFFRQX2M)
                                                          0.00       6.58 f
  data arrival time                                                  6.58

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK (SDFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.43    8679.92
  data required time                                              8679.92
  --------------------------------------------------------------------------
  data required time                                              8679.92
  data arrival time                                                 -6.58
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.35


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/Q (SDFFSRX2M)          1.05       1.05 r
  U8_CLK_DIV_RX/U48/Y (DLY1X1M)                           0.88       1.92 r
  U8_CLK_DIV_RX/U76/Y (INVXLM)                            0.55       2.47 f
  U8_CLK_DIV_RX/U55/Y (INVXLM)                            0.60       3.07 r
  U8_CLK_DIV_RX/U44/Y (DLY1X1M)                           0.88       3.95 r
  U8_CLK_DIV_RX/U56/Y (INVXLM)                            0.56       4.50 f
  U8_CLK_DIV_RX/U18/Y (CLKXOR2X2M)                        0.55       5.05 r
  U8_CLK_DIV_RX/U31/Y (NAND4X2M)                          0.77       5.82 f
  U8_CLK_DIV_RX/U14/Y (OAI211X8M)                         0.64       6.46 r
  U8_CLK_DIV_RX/U11/Y (NOR2X2M)                           0.44       6.91 f
  U8_CLK_DIV_RX/U24/Y (AOI2BB1X2M)                        0.85       7.76 r
  U8_CLK_DIV_RX/U23/Y (NOR2BX2M)                          0.56       8.32 r
  U8_CLK_DIV_RX/U7/Y (OAI32X2M)                           0.36       8.67 f
  U8_CLK_DIV_RX/cyc_counter_reg[3]/D (SDFFSRX2M)          0.00       8.67 f
  data arrival time                                                  8.67

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (SDFFSRX2M)         0.00     271.07 r
  library setup time                                     -0.58     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -8.67
  --------------------------------------------------------------------------
  slack (MET)                                                      261.81


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/Q (SDFFSRX2M)          1.05       1.05 r
  U8_CLK_DIV_RX/U48/Y (DLY1X1M)                           0.88       1.92 r
  U8_CLK_DIV_RX/U76/Y (INVXLM)                            0.55       2.47 f
  U8_CLK_DIV_RX/U55/Y (INVXLM)                            0.60       3.07 r
  U8_CLK_DIV_RX/U44/Y (DLY1X1M)                           0.88       3.95 r
  U8_CLK_DIV_RX/U56/Y (INVXLM)                            0.56       4.50 f
  U8_CLK_DIV_RX/U18/Y (CLKXOR2X2M)                        0.55       5.05 r
  U8_CLK_DIV_RX/U31/Y (NAND4X2M)                          0.77       5.82 f
  U8_CLK_DIV_RX/U14/Y (OAI211X8M)                         0.64       6.46 r
  U8_CLK_DIV_RX/U11/Y (NOR2X2M)                           0.44       6.91 f
  U8_CLK_DIV_RX/U24/Y (AOI2BB1X2M)                        0.85       7.76 r
  U8_CLK_DIV_RX/U25/Y (OAI22X1M)                          0.60       8.35 f
  U8_CLK_DIV_RX/cyc_counter_reg[2]/D (SDFFSRX2M)          0.00       8.35 f
  data arrival time                                                  8.35

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (SDFFSRX2M)         0.00     271.07 r
  library setup time                                     -0.63     270.44
  data required time                                               270.44
  --------------------------------------------------------------------------
  data required time                                               270.44
  data arrival time                                                 -8.35
  --------------------------------------------------------------------------
  slack (MET)                                                      262.08


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U40/Y (CLKINVX1M)                         0.57       5.37 f
  U6_CLK_DIV_TX/U20/Y (OAI211X1M)                         0.50       5.86 r
  U6_CLK_DIV_TX/U19/Y (CLKBUFX6M)                         0.87       6.73 r
  U6_CLK_DIV_TX/U31/Y (CLKXOR2X2M)                        0.51       7.25 f
  U6_CLK_DIV_TX/output_clk_reg/D (SDFFSRX2M)              0.00       7.25 f
  data arrival time                                                  7.25

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/output_clk_reg/CK (SDFFSRX2M)             0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -7.25
  --------------------------------------------------------------------------
  slack (MET)                                                      263.25


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U40/Y (CLKINVX1M)                         0.57       5.37 f
  U6_CLK_DIV_TX/U20/Y (OAI211X1M)                         0.50       5.86 r
  U6_CLK_DIV_TX/U19/Y (CLKBUFX6M)                         0.87       6.73 r
  U6_CLK_DIV_TX/U32/Y (NOR2BX1M)                          0.43       7.16 f
  U6_CLK_DIV_TX/cyc_counter_reg[7]/D (SDFFRQX2M)          0.00       7.16 f
  data arrival time                                                  7.16

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[7]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.48     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.43


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U40/Y (CLKINVX1M)                         0.57       5.37 f
  U6_CLK_DIV_TX/U20/Y (OAI211X1M)                         0.50       5.86 r
  U6_CLK_DIV_TX/U19/Y (CLKBUFX6M)                         0.87       6.73 r
  U6_CLK_DIV_TX/U37/Y (NOR2BX1M)                          0.43       7.16 f
  U6_CLK_DIV_TX/cyc_counter_reg[2]/D (SDFFRQX2M)          0.00       7.16 f
  data arrival time                                                  7.16

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[2]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.48     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.43


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U40/Y (CLKINVX1M)                         0.57       5.37 f
  U6_CLK_DIV_TX/U20/Y (OAI211X1M)                         0.50       5.86 r
  U6_CLK_DIV_TX/U19/Y (CLKBUFX6M)                         0.87       6.73 r
  U6_CLK_DIV_TX/U33/Y (NOR2BX1M)                          0.43       7.16 f
  U6_CLK_DIV_TX/cyc_counter_reg[6]/D (SDFFRQX2M)          0.00       7.16 f
  data arrival time                                                  7.16

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[6]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.48     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.43


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U40/Y (CLKINVX1M)                         0.57       5.37 f
  U6_CLK_DIV_TX/U20/Y (OAI211X1M)                         0.50       5.86 r
  U6_CLK_DIV_TX/U19/Y (CLKBUFX6M)                         0.87       6.73 r
  U6_CLK_DIV_TX/U34/Y (NOR2BX1M)                          0.43       7.16 f
  U6_CLK_DIV_TX/cyc_counter_reg[5]/D (SDFFRQX2M)          0.00       7.16 f
  data arrival time                                                  7.16

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[5]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.48     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.43


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U40/Y (CLKINVX1M)                         0.57       5.37 f
  U6_CLK_DIV_TX/U20/Y (OAI211X1M)                         0.50       5.86 r
  U6_CLK_DIV_TX/U19/Y (CLKBUFX6M)                         0.87       6.73 r
  U6_CLK_DIV_TX/U35/Y (NOR2BX1M)                          0.43       7.16 f
  U6_CLK_DIV_TX/cyc_counter_reg[4]/D (SDFFRQX2M)          0.00       7.16 f
  data arrival time                                                  7.16

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[4]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.48     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.43


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U40/Y (CLKINVX1M)                         0.57       5.37 f
  U6_CLK_DIV_TX/U20/Y (OAI211X1M)                         0.50       5.86 r
  U6_CLK_DIV_TX/U19/Y (CLKBUFX6M)                         0.87       6.73 r
  U6_CLK_DIV_TX/U36/Y (NOR2BX1M)                          0.43       7.16 f
  U6_CLK_DIV_TX/cyc_counter_reg[3]/D (SDFFRQX2M)          0.00       7.16 f
  data arrival time                                                  7.16

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[3]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.48     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.43


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U40/Y (CLKINVX1M)                         0.57       5.37 f
  U6_CLK_DIV_TX/U20/Y (OAI211X1M)                         0.50       5.86 r
  U6_CLK_DIV_TX/U19/Y (CLKBUFX6M)                         0.87       6.73 r
  U6_CLK_DIV_TX/U38/Y (NOR2BX1M)                          0.43       7.16 f
  U6_CLK_DIV_TX/cyc_counter_reg[1]/D (SDFFRQX2M)          0.00       7.16 f
  data arrival time                                                  7.16

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[1]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.48     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.43


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U40/Y (CLKINVX1M)                         0.57       5.37 f
  U6_CLK_DIV_TX/U20/Y (OAI211X1M)                         0.50       5.86 r
  U6_CLK_DIV_TX/U19/Y (CLKBUFX6M)                         0.87       6.73 r
  U6_CLK_DIV_TX/U39/Y (NOR2BX1M)                          0.43       7.16 f
  U6_CLK_DIV_TX/cyc_counter_reg[0]/D (SDFFRQX2M)          0.00       7.16 f
  data arrival time                                                  7.16

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.48     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.43


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/Q (SDFFSRX2M)          1.05       1.05 r
  U8_CLK_DIV_RX/U48/Y (DLY1X1M)                           0.88       1.92 r
  U8_CLK_DIV_RX/U76/Y (INVXLM)                            0.55       2.47 f
  U8_CLK_DIV_RX/U55/Y (INVXLM)                            0.60       3.07 r
  U8_CLK_DIV_RX/U44/Y (DLY1X1M)                           0.88       3.95 r
  U8_CLK_DIV_RX/U56/Y (INVXLM)                            0.56       4.50 f
  U8_CLK_DIV_RX/U18/Y (CLKXOR2X2M)                        0.55       5.06 f
  U8_CLK_DIV_RX/U31/Y (NAND4X2M)                          0.58       5.64 r
  U8_CLK_DIV_RX/U14/Y (OAI211X8M)                         0.49       6.13 f
  U8_CLK_DIV_RX/U11/Y (NOR2X2M)                           0.87       7.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[0]/D (SDFFSRX2M)          0.00       7.00 r
  data arrival time                                                  7.00

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/cyc_counter_reg[0]/CK (SDFFSRX2M)         0.00     271.07 r
  library setup time                                     -0.57     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -7.00
  --------------------------------------------------------------------------
  slack (MET)                                                      263.49


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/Q (SDFFSRX2M)          1.05       1.05 r
  U8_CLK_DIV_RX/U48/Y (DLY1X1M)                           0.88       1.92 r
  U8_CLK_DIV_RX/U76/Y (INVXLM)                            0.55       2.47 f
  U8_CLK_DIV_RX/U55/Y (INVXLM)                            0.60       3.07 r
  U8_CLK_DIV_RX/U44/Y (DLY1X1M)                           0.88       3.95 r
  U8_CLK_DIV_RX/U56/Y (INVXLM)                            0.56       4.50 f
  U8_CLK_DIV_RX/U18/Y (CLKXOR2X2M)                        0.55       5.05 r
  U8_CLK_DIV_RX/U31/Y (NAND4X2M)                          0.77       5.82 f
  U8_CLK_DIV_RX/U14/Y (OAI211X8M)                         0.64       6.46 r
  U8_CLK_DIV_RX/U26/Y (CLKXOR2X2M)                        0.51       6.98 f
  U8_CLK_DIV_RX/output_clk_reg/D (SDFFSRX2M)              0.00       6.98 f
  data arrival time                                                  6.98

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/output_clk_reg/CK (SDFFSRX2M)             0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -6.98
  --------------------------------------------------------------------------
  slack (MET)                                                      263.52


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[1]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[1]/Q (SDFFSRX2M)          1.05       1.05 r
  U8_CLK_DIV_RX/U49/Y (INVXLM)                            0.51       1.56 f
  U8_CLK_DIV_RX/U42/Y (DLY1X1M)                           0.82       2.38 f
  U8_CLK_DIV_RX/U50/Y (INVXLM)                            0.62       3.00 r
  U8_CLK_DIV_RX/U67/Y (INVXLM)                            0.48       3.49 f
  U8_CLK_DIV_RX/U68/Y (INVXLM)                            0.58       4.07 r
  U8_CLK_DIV_RX/U58/Y (INVXLM)                            0.48       4.55 f
  U8_CLK_DIV_RX/U45/Y (DLY1X1M)                           0.81       5.36 f
  U8_CLK_DIV_RX/U60/Y (INVXLM)                            0.65       6.00 r
  U8_CLK_DIV_RX/U8/Y (XNOR2X2M)                           0.39       6.39 f
  U8_CLK_DIV_RX/U33/Y (NOR2X2M)                           0.49       6.88 r
  U8_CLK_DIV_RX/cyc_counter_reg[1]/D (SDFFSRX2M)          0.00       6.88 r
  data arrival time                                                  6.88

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/cyc_counter_reg[1]/CK (SDFFSRX2M)         0.00     271.07 r
  library setup time                                     -0.51     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                      263.67


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/x_flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/Q (SDFFSRX2M)          1.05       1.05 r
  U8_CLK_DIV_RX/U48/Y (DLY1X1M)                           0.88       1.92 r
  U8_CLK_DIV_RX/U76/Y (INVXLM)                            0.55       2.47 f
  U8_CLK_DIV_RX/U55/Y (INVXLM)                            0.60       3.07 r
  U8_CLK_DIV_RX/U44/Y (DLY1X1M)                           0.88       3.95 r
  U8_CLK_DIV_RX/U56/Y (INVXLM)                            0.56       4.50 f
  U8_CLK_DIV_RX/U18/Y (CLKXOR2X2M)                        0.55       5.05 r
  U8_CLK_DIV_RX/U31/Y (NAND4X2M)                          0.77       5.82 f
  U8_CLK_DIV_RX/U19/Y (OAI21X2M)                          0.51       6.33 r
  U8_CLK_DIV_RX/x_flag_reg/D (SDFFSRX2M)                  0.00       6.33 r
  data arrival time                                                  6.33

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/x_flag_reg/CK (SDFFSRX2M)                 0.00     271.07 r
  library setup time                                     -0.52     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -6.33
  --------------------------------------------------------------------------
  slack (MET)                                                      264.22


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/x_flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.84       0.84 r
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.88       1.72 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.64       2.36 f
  U6_CLK_DIV_TX/U9/Y (NOR3X2M)                            0.73       3.09 r
  U6_CLK_DIV_TX/U8/Y (NAND4X2M)                           0.83       3.92 f
  U6_CLK_DIV_TX/U7/Y (NOR3X4M)                            0.88       4.80 r
  U6_CLK_DIV_TX/U30/Y (OAI21X1M)                          0.51       5.31 f
  U6_CLK_DIV_TX/x_flag_reg/D (SDFFSRX2M)                  0.00       5.31 f
  data arrival time                                                  5.31

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/x_flag_reg/CK (SDFFSRX2M)                 0.00     271.07 r
  library setup time                                     -0.61     270.45
  data required time                                               270.45
  --------------------------------------------------------------------------
  data required time                                               270.45
  data arrival time                                                 -5.31
  --------------------------------------------------------------------------
  slack (MET)                                                      265.15


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (SDFFRQX2M)          0.72       0.72 f
  U6_CLK_DIV_TX/U85/Y (DLY1X1M)                           0.80       1.52 f
  U6_CLK_DIV_TX/cyc_counter_reg[1]/SI (SDFFRQX2M)         0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[1]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.63     270.44
  data required time                                               270.44
  --------------------------------------------------------------------------
  data required time                                               270.44
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                      268.92


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (SDFFSRX2M)         0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/Q (SDFFSRX2M)          1.05       1.05 r
  U8_CLK_DIV_RX/cyc_counter_reg[3]/SI (SDFFSRX2M)         0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (SDFFSRX2M)         0.00     271.07 r
  library setup time                                     -0.52     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      269.50


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[7]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[7]/Q (SDFFRQX2M)          1.01       1.01 r
  U6_CLK_DIV_TX/output_clk_reg/SI (SDFFSRX2M)             0.00       1.01 r
  data arrival time                                                  1.01

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/output_clk_reg/CK (SDFFSRX2M)             0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                      269.50


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[1]/Q (SDFFRQX2M)          1.04       1.04 r
  U6_CLK_DIV_TX/cyc_counter_reg[2]/SI (SDFFRQX2M)         0.00       1.04 r
  data arrival time                                                  1.04

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[2]/CK (SDFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                      269.60


1
