// Seed: 3540800755
module module_0 (
    input supply1 id_0
);
  always_latch id_2 <= 1;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output wand id_2,
    output tri id_3,
    output wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    output supply1 id_9
);
  assign id_2 = 1'd0;
  assign id_9 = 1;
  module_0(
      id_7
  );
  final #1 id_1 = id_8;
  wire id_11;
  assign id_3 = 1;
  wire id_12;
endmodule
