<!DOCTYPE html><html lang="zh-CN" data-default-color-scheme="auto"><head><meta charset="UTF-8"><link rel="apple-touch-icon" sizes="76x76" href="/img/fluid.png"><link rel="icon" href="/img/fluid.png"><meta name="viewport" content="width=device-width,initial-scale=1,maximum-scale=5,shrink-to-fit=no"><meta http-equiv="x-ua-compatible" content="ie=edge"><meta name="theme-color" content="#2f4154"><meta name="author" content="Penner"><meta name="keywords" content=""><meta name="description" content="What is ISA ISA(Instruction Set Architecture) is a part of the processor architecture. ISA is defined group of commands and operations used by the software to communicate with the hardware.  What is"><meta property="og:type" content="article"><meta property="og:title" content="计算机系统I-指令集体系结构"><meta property="og:url" content="http://example.com/2024/04/29/Computer-Systems-%E2%85%A0-Instruction-Set-Architecture/index.html"><meta property="og:site_name" content="Penner的小屋"><meta property="og:description" content="What is ISA ISA(Instruction Set Architecture) is a part of the processor architecture. ISA is defined group of commands and operations used by the software to communicate with the hardware.  What is"><meta property="og:locale" content="zh_CN"><meta property="article:published_time" content="2024-04-29T08:18:33.000Z"><meta property="article:modified_time" content="2024-05-06T08:39:08.754Z"><meta property="article:author" content="Penner"><meta property="article:tag" content="笔记"><meta property="article:tag" content="计统"><meta name="twitter:card" content="summary_large_image"><meta name="referrer" content="no-referrer-when-downgrade"><title>计算机系统I-指令集体系结构 - Penner的小屋</title><link rel="stylesheet" href="https://lib.baomitu.com/twitter-bootstrap/4.6.1/css/bootstrap.min.css"><link rel="stylesheet" href="https://lib.baomitu.com/github-markdown-css/4.0.0/github-markdown.min.css"><link rel="stylesheet" href="https://lib.baomitu.com/hint.css/2.7.0/hint.min.css"><link rel="stylesheet" href="https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.css"><link rel="stylesheet" href="//at.alicdn.com/t/font_1749284_hj8rtnfg7um.css"><link rel="stylesheet" href="//at.alicdn.com/t/font_1736178_lbnruvf0jn.css"><link rel="stylesheet" href="/css/main.css"><link id="highlight-css" rel="stylesheet" href="/css/highlight.css"><link id="highlight-css-dark" rel="stylesheet" href="/css/highlight-dark.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.css"><script id="fluid-configs">var Fluid=window.Fluid||{};Fluid.ctx=Object.assign({},Fluid.ctx);var CONFIG={hostname:"example.com",root:"/",version:"1.9.5",typing:{enable:!0,typeSpeed:70,cursorChar:"_",loop:!1,scope:[]},anchorjs:{enable:!0,element:"h1,h2,h3,h4,h5,h6",placement:"left",visible:"hover",icon:""},progressbar:{enable:!0,height_px:3,color:"#29d",options:{showSpinner:!1,trickleSpeed:100}},code_language:{enable:!0,default:"TEXT"},copy_btn:!0,image_caption:{enable:!0},image_zoom:{enable:!0,img_url_replace:["",""]},toc:{enable:!0,placement:"right",headingSelector:"h1,h2,h3,h4,h5,h6",collapseDepth:0},lazyload:{enable:!0,loading_img:"/img/loading.gif",onlypost:!1,offset_factor:2},web_analytics:{enable:!1,follow_dnt:!0,baidu:null,google:{measurement_id:null},tencent:{sid:null,cid:null},woyaola:null,cnzz:null,leancloud:{app_id:null,app_key:null,server_url:null,path:"window.location.pathname",ignore_local:!1}},search_path:"/local-search.xml",include_content_in_search:!0};if(CONFIG.web_analytics.follow_dnt){var dntVal=navigator.doNotTrack||window.doNotTrack||navigator.msDoNotTrack;Fluid.ctx.dnt=dntVal&&(dntVal.startsWith("1")||dntVal.startsWith("yes")||dntVal.startsWith("on"))}</script><script src="/js/utils.js"></script><script src="/js/color-schema.js"></script><meta name="generator" content="Hexo 7.2.0"></head><body><header><div class="header-inner" style="height:80vh"><nav id="navbar" class="navbar fixed-top navbar-expand-lg navbar-dark scrolling-navbar"><div class="container"><a class="navbar-brand" href="/"><strong>Penner的小屋</strong> </a><button id="navbar-toggler-btn" class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation"><div class="animated-icon"><span></span><span></span><span></span></div></button><div class="collapse navbar-collapse" id="navbarSupportedContent"><ul class="navbar-nav ml-auto text-center"><li class="nav-item"><a class="nav-link" href="/"><i class="iconfont icon-home-fill"></i> <span>首页</span></a></li><li class="nav-item"><a class="nav-link" href="/archives/"><i class="iconfont icon-archive-fill"></i> <span>归档</span></a></li><li class="nav-item"><a class="nav-link" href="/categories/"><i class="iconfont icon-category-fill"></i> <span>分类</span></a></li><li class="nav-item"><a class="nav-link" href="/tags/"><i class="iconfont icon-tags-fill"></i> <span>标签</span></a></li><li class="nav-item"><a class="nav-link" href="/about/"><i class="iconfont icon-user-fill"></i> <span>关于</span></a></li><li class="nav-item" id="search-btn"><a class="nav-link" target="_self" href="javascript:;" data-toggle="modal" data-target="#modalSearch" aria-label="Search"><i class="iconfont icon-search"></i></a></li><li class="nav-item" id="color-toggle-btn"><a class="nav-link" target="_self" href="javascript:;" aria-label="Color Toggle"><i class="iconfont icon-dark" id="color-toggle-icon"></i></a></li></ul></div></div></nav><div id="banner" class="banner" parallax="true" style="background:url(/img/Distorted%20Fate.png) no-repeat center center;background-size:cover"><div class="full-bg-img"><div class="mask flex-center" style="background-color:rgba(0,0,0,.3)"><div class="banner-text text-center fade-in-up"><div class="h2"><span id="subtitle" data-typed-text="计算机系统I-指令集体系结构"></span></div><div class="mt-3"><span class="post-meta"><i class="iconfont icon-date-fill" aria-hidden="true"></i> <time datetime="2024-04-29 16:18" pubdate>2024年4月29日 下午</time></span></div><div class="mt-1"><span class="post-meta mr-2"><i class="iconfont icon-chart"></i> 4.2k 字 </span><span class="post-meta mr-2"><i class="iconfont icon-clock-fill"></i> 35 分钟 </span><span id="busuanzi_container_page_pv" style="display:none"><i class="iconfont icon-eye" aria-hidden="true"></i> <span id="busuanzi_value_page_pv"></span> 次</span></div></div><div class="scroll-down-bar"><i class="iconfont icon-arrowdown"></i></div></div></div></div></div></header><main><div class="container-fluid nopadding-x"><div class="row nomargin-x"><div class="side-col d-none d-lg-block col-lg-2"></div><div class="col-lg-8 nopadding-x-md"><div class="container nopadding-x-md" id="board-ctn"><div id="board"><article class="post-content mx-auto"><h1 id="seo-header">计算机系统I-指令集体系结构</h1><div class="markdown-body"><h2 id="what-is-isa"><a class="markdownIt-Anchor" href="#what-is-isa"></a> What is ISA</h2><p>ISA(Instruction Set Architecture) is a part of the processor architecture.</p><p>ISA is defined group of commands and operations used by the software to communicate with the hardware.</p><h2 id="what-is-risc-v"><a class="markdownIt-Anchor" href="#what-is-risc-v"></a> What is RISC-V</h2><p>RISC-V is an ISA standard, an open-source implementation of a reduced instruction set computing(RISC) based instruction set architecture(ISA).</p><p>Other ISAs like x86, arm are commercially protected by patents, preventing practical efforts to reproduce the computer systems.</p><p>RISC-V is open. It permits any person or group to construct compatible computers and uses associated software.</p><h3 id="goals-in-defining-risc-v"><a class="markdownIt-Anchor" href="#goals-in-defining-risc-v"></a> Goals in Defining RISC-V</h3><p>A completely open ISA that is freely available to academia and industry. A real ISA suitable for direct native hardware implementation, not just simulation nor binary translation.</p><p>An ISA that avoids “over-architecting” for</p><ul><li>A particular microarchitecture style (e.g., microcode, hardwired control, in-order, decoupled, out-of-order) or</li><li>Implementation technology (e.g., full-custom, ASIC, FPGA), but which allows efficient implementation in any of these.</li></ul><p>RISC-V ISA includes a small base integer ISA, usable by itself as a base for customized accelerators or for educational purposes, and optional standard extensions, to support general-purpose software development.</p><h3 id="risc-v-principles"><a class="markdownIt-Anchor" href="#risc-v-principles"></a> RISC-V Principles</h3><p>Generally kept very simple and extendable, whether short, long, or variable.</p><p>Separated into multiple specifications, like user-level ISA spec (compute instructions) or compressed ISA spec (16-bit instructions)</p><p>ISA support is given by RV + word-width + extensions supported. E.g., RV64I means 64-bit RISC-V with support for the Integer instruction set</p><h4 id="user-level-isa"><a class="markdownIt-Anchor" href="#user-level-isa"></a> User-Level ISA</h4><p>Defines the normal instructions needed for computation.</p><ul><li>A mandatory base integer ISA</li><li><ul><li>I: Integer instructions</li><li><ul><li>ALU</li><li>Branches/jumps</li><li>Loads/stores</li></ul></li></ul></li><li>Standard extensions</li><li><ul><li>M: Integer Multiplication and Division</li><li>A: Atomic Instructions</li><li>F: Single-Precision Floating-Point</li><li>D: Double-Precision Floating-Point</li><li>C: Compressed Instructions</li><li>G=IMAFD: integer base + four standard extensions</li></ul></li></ul><p>RV32I is a subset of RV64I.</p><h2 id="risc-v-processor-state"><a class="markdownIt-Anchor" href="#risc-v-processor-state"></a> RISC-V Processor State</h2><p>Program counter (PC)</p><p>32 64-bit integer registers (x0-x31)</p><ul><li>x0 always contains a 0</li><li>x1 to hold the return address on a call</li><li>more…</li></ul><p>32 floating-point (FP) registers (f0-f31)</p><ul><li>each can contain a single- or double-precision FP value (64-bit IEEE FP)</li></ul><p>FP status register (fsr), used for FP rounding mode &amp; exception reporting.</p><h3 id="alu-instructions"><a class="markdownIt-Anchor" href="#alu-instructions"></a> ALU Instructions</h3><ul><li>add x1,x2,x3: regs[x1]&lt;-regs[x2]+regs[x3]</li><li>addi x1,x2,3: regs[x1]&lt;-regs[x2]+3</li><li>more…</li></ul><h3 id="loadstore-instructions"><a class="markdownIt-Anchor" href="#loadstore-instructions"></a> Load/Store Instructions</h3><ul><li>ld x1,80(x2): regs[x1]&lt;-mem[80+regs[x2]]</li><li>lbu x1,40(x3): regs[x1]&lt;-<span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mrow></mrow><mn>64</mn></msub><msup><mn>0</mn><mn>56</mn></msup><mi mathvariant="normal">#</mi><mi mathvariant="normal">#</mi><mi>m</mi><mi>e</mi><mi>m</mi><mo stretchy="false">[</mo><mn>40</mn><mo>+</mo><mi>r</mi><mi>e</mi><mi>g</mi><mi>s</mi><mo stretchy="false">[</mo><mi>x</mi><mn>3</mn><mo stretchy="false">]</mo><mo stretchy="false">]</mo></mrow><annotation encoding="application/x-tex">_{64}0^{56}\#\#mem[40+regs[x3]]</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1.064108em;vertical-align:-.25em"></span><span class="mord"><span></span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:.30110799999999993em"><span style="top:-2.5500000000000003em;margin-right:.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mtight">6</span><span class="mord mtight">4</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:.15em"><span></span></span></span></span></span></span><span class="mord"><span class="mord">0</span><span class="msupsub"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:.8141079999999999em"><span style="top:-3.063em;margin-right:.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mtight">5</span><span class="mord mtight">6</span></span></span></span></span></span></span></span></span><span class="mord">#</span><span class="mord">#</span><span class="mord mathnormal">m</span><span class="mord mathnormal">e</span><span class="mord mathnormal">m</span><span class="mopen">[</span><span class="mord">4</span><span class="mord">0</span><span class="mspace" style="margin-right:.2222222222222222em"></span><span class="mbin">+</span><span class="mspace" style="margin-right:.2222222222222222em"></span></span><span class="base"><span class="strut" style="height:1em;vertical-align:-.25em"></span><span class="mord mathnormal" style="margin-right:.02778em">r</span><span class="mord mathnormal">e</span><span class="mord mathnormal" style="margin-right:.03588em">g</span><span class="mord mathnormal">s</span><span class="mopen">[</span><span class="mord mathnormal">x</span><span class="mord">3</span><span class="mclose">]</span><span class="mclose">]</span></span></span></span></li><li>more…</li></ul><h3 id="control-transfer-instructions"><a class="markdownIt-Anchor" href="#control-transfer-instructions"></a> Control Transfer Instructions</h3><ul><li>jal x1,offset: regs[x1]&lt;-PC+4; PC&lt;-PC + (offset&lt;&lt;1)</li><li>more…</li></ul><h2 id="four-core-risc-v-instruction-formats"><a class="markdownIt-Anchor" href="#four-core-risc-v-instruction-formats"></a> Four Core RISC-V Instruction Formats</h2><table><tr><th>31-25</th><th>24-20</th><th>19-15</th><th>14-12</th><th>11-7</th><th>6-0</th><th>type</th></tr><tr><td>funct7</td><td>rs2</td><td>rs1</td><td>funct3</td><td>rd</td><td>opcode</td><td>R-type</td></tr><tr><td colspan="2">imm[11:0]</td><td>rs1</td><td>funct3</td><td>rd</td><td>opcode</td><td>I-type</td></tr><tr><td>imm[11:5]</td><td>rs2</td><td>rs1</td><td>funct3</td><td>imm[4:0]</td><td>opcode</td><td>S-type</td></tr><tr><td>imm[12,10:5]</td><td>rs2</td><td>rs1</td><td>funct3</td><td>imm[4:1,11]</td><td>opcode</td><td>B-type</td></tr><tr><td colspan="4">imm[20,10:1,11,19:12]</td><td>rd</td><td>opcode</td><td>J-type</td></tr><tr><td colspan="4">imm[31:12]</td><td>rd</td><td>opcode</td><td>U-type</td></tr></table><h3 id="risc-v-hybrid-instruction-encoding"><a class="markdownIt-Anchor" href="#risc-v-hybrid-instruction-encoding"></a> RISC-V Hybrid Instruction Encoding</h3><p>16, 32, 48, 64, … bits length encoding</p><p>Base instruction set (RV32) always has fixed 32-bit instructions with lowest to bits = <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mn>1</mn><msub><mn>1</mn><mn>2</mn></msub></mrow><annotation encoding="application/x-tex">11_2</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:.79444em;vertical-align:-.15em"></span><span class="mord">1</span><span class="mord"><span class="mord">1</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:.30110799999999993em"><span style="top:-2.5500000000000003em;margin-left:0;margin-right:.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight">2</span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:.15em"><span></span></span></span></span></span></span></span></span></span></p><p>All branches and jumps have targets at 16-bit granularity (even in base ISA where all instructions are fixed 32 bits)</p><h3 id="alu-instructions-r-type"><a class="markdownIt-Anchor" href="#alu-instructions-r-type"></a> ALU Instructions: R-Type</h3><p>R-type (Register)</p><ul><li>rs1 and rs2 are the source register, rd is the destination</li><li>ADD/SUB</li><li>ADDW/SUBW: add and sub in word</li><li>more…</li><li>0000000 src2 src1 ADD dest OP</li></ul><h3 id="alu-instructions-i-type"><a class="markdownIt-Anchor" href="#alu-instructions-i-type"></a> ALU Instructions: I-Type</h3><p>I-type (immediate), all immediates in all instructions are sign extended.</p><ul><li>ADDI: adds sign extended 12-bit immediate to rs1</li><li>STLI: set less than immediate</li><li>more…</li></ul><h3 id="loadstore-instructions-is-type"><a class="markdownIt-Anchor" href="#loadstore-instructions-is-type"></a> Load/Store Instructions: I/S-Type</h3><p>Load instruction: lw, ld, lwu (I-type)</p><ul><li>rd = mem (rs1+imm)</li></ul><p>Store instruction: sw,sd,swu (S-type)</p><ul><li>mem (rs1 + imm) = rs2</li></ul><h3 id="alu-instructions-u-type"><a class="markdownIt-Anchor" href="#alu-instructions-u-type"></a> ALU Instructions: U-Type</h3><p>LUI/AUIPC: load upper immediate/add upper immediate to PC</p><ul><li>U-immediate[32:12] dest LUI</li></ul><p>Writes 20-bit immediate to top of destination register, used to build large immediates</p><h3 id="control-transfer-instructions-j-type"><a class="markdownIt-Anchor" href="#control-transfer-instructions-j-type"></a> Control Transfer Instructions: J-Type</h3><p>Unconditional jumps: PC + offset target</p><ul><li>JAL: jump and link, also writes PC + 4 to x1, J-type</li></ul><h3 id="control-transfer-instructions-b-type"><a class="markdownIt-Anchor" href="#control-transfer-instructions-b-type"></a> Control Transfer Instructions: B-Type</h3><p>Conditional branches: B-type and PC + offset targer</p><h3 id="where-is-nop"><a class="markdownIt-Anchor" href="#where-is-nop"></a> Where is NOP</h3><p>ADDI x0,x0,0</p><table><tr><th>31-25</th><th>24-20</th><th>19-15</th><th>14-12</th><th>11-7</th><th>6-0</th></tr><tr><td colspan="2">imm[11:0]</td><td>rs1</td><td>funct3</td><td>rd</td><td>opcode</td></tr><tr><td colspan="2">12</td><td>5</td><td>3</td><td>5</td><td>7</td></tr><tr><td colspan="2">0</td><td>0</td><td>ADDI</td><td>0</td><td>OP-IMM</td></tr></table>## Privileged ISA: Modes<p>RISC-V privileged spec defines 3 levels of privilege, called modes.</p><p>Machine mode is the highest privileged mode and the only required mode</p><table><thead><tr><th>Level</th><th>Encoding</th><th>Name</th><th>Abbreviation</th></tr></thead><tbody><tr><td>0</td><td>00</td><td>User/Application</td><td>U</td></tr><tr><td>1</td><td>01</td><td>Supervisor</td><td>S</td></tr><tr><td>2</td><td>10</td><td>Reserved</td><td></td></tr><tr><td>3</td><td>11</td><td>Machine</td><td>M</td></tr></tbody></table><p>Processors typically spend most of their execution time in their least-privileged mode, interrupts and exceptions transfer control to more-privileged modes.</p></div><hr><div><div class="post-metas my-3"><div class="post-meta mr-3 d-flex align-items-center"><i class="iconfont icon-category"></i> <span class="category-chains"><span class="category-chain"><a href="/categories/%E8%AF%BE%E5%A0%82%E7%AC%94%E8%AE%B0/" class="category-chain-item">课堂笔记</a> <span>></span> <a href="/categories/%E8%AF%BE%E5%A0%82%E7%AC%94%E8%AE%B0/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%B3%BB%E7%BB%9FI/" class="category-chain-item">计算机系统I</a></span></span></div><div class="post-meta"><i class="iconfont icon-tags"></i> <a href="/tags/%E7%AC%94%E8%AE%B0/" class="print-no-link">#笔记</a> <a href="/tags/%E8%AE%A1%E7%BB%9F/" class="print-no-link">#计统</a></div></div><div class="license-box my-3"><div class="license-title"><div>计算机系统I-指令集体系结构</div><div>http://example.com/2024/04/29/Computer-Systems-Ⅰ-Instruction-Set-Architecture/</div></div><div class="license-meta"><div class="license-meta-item"><div>作者</div><div>Penner</div></div><div class="license-meta-item license-meta-date"><div>发布于</div><div>2024年4月29日</div></div><div class="license-meta-item"><div>许可协议</div><div><a class="print-no-link" target="_blank" href="https://creativecommons.org/licenses/by/4.0/"><span class="hint--top hint--rounded" aria-label="BY - 署名"><i class="iconfont icon-by"></i></span></a></div></div></div><div class="license-icon iconfont"></div></div><div class="post-prevnext my-3"><article class="post-prev col-6"><a href="/2024/05/06/Calculus-A-II-Computation-of-Double-Integral/" title="微甲II-二重积分的计算"><i class="iconfont icon-arrowleft"></i> <span class="hidden-mobile">微甲II-二重积分的计算</span> <span class="visible-mobile">上一篇</span></a></article><article class="post-next col-6"><a href="/2024/04/29/Mathematical-base-and-theory-for-Information-security-Language-recognition-Godel-s-incompleteness-theorem/" title="信息安全原理与数学基础-语言识别、哥德尔不完备定理"><span class="hidden-mobile">信息安全原理与数学基础-语言识别、哥德尔不完备定理</span> <span class="visible-mobile">下一篇</span> <i class="iconfont icon-arrowright"></i></a></article></div></div><article id="comments" lazyload><div id="twikoo"></div><script type="text/javascript">Fluid.utils.loadComments("#comments",(function(){Fluid.utils.createScript("https://gcore.jsdelivr.net/npm/twikoo@1.6.32/dist/twikoo.all.min.js",(function(){var t=Object.assign({envId:"https://twikoo-hazel-pi.vercel.app",region:"ap-shanghai",path:"window.location.pathname",js:"https://gcore.jsdelivr.net/npm/twikoo@1.6.32/dist/twikoo.all.min.js"},{el:"#twikoo",path:"window.location.pathname",onCommentLoaded:function(){Fluid.utils.listenDOMLoaded((function(){var t="#twikoo .tk-content img:not(.tk-owo-emotion)";Fluid.plugins.imageCaption(t),Fluid.plugins.fancyBox(t)}))}});twikoo.init(t)}))}))</script><noscript>Please enable JavaScript to view the comments</noscript></article></article></div></div></div><div class="side-col d-none d-lg-block col-lg-2"><aside class="sidebar" style="margin-left:-1rem"><div id="toc"><p class="toc-header"><i class="iconfont icon-list"></i> <span>目录</span></p><div class="toc-body" id="toc-body"></div></div></aside></div></div></div><a id="scroll-top-button" aria-label="TOP" href="#" role="button"><i class="iconfont icon-arrowup" aria-hidden="true"></i></a><div class="modal fade" id="modalSearch" tabindex="-1" role="dialog" aria-labelledby="ModalLabel" aria-hidden="true"><div class="modal-dialog modal-dialog-scrollable modal-lg" role="document"><div class="modal-content"><div class="modal-header text-center"><h4 class="modal-title w-100 font-weight-bold">搜索</h4><button type="button" id="local-search-close" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button></div><div class="modal-body mx-3"><div class="md-form mb-5"><input type="text" id="local-search-input" class="form-control validate"> <label data-error="x" data-success="v" for="local-search-input">关键词</label></div><div class="list-group" id="local-search-result"></div></div></div></div></div></main><footer><div class="footer-inner"><div class="footer-content"><a href="https://hexo.io" target="_blank" rel="nofollow noopener"><span>Hexo</span></a> <i class="iconfont icon-love"></i> <a href="https://github.com/fluid-dev/hexo-theme-fluid" target="_blank" rel="nofollow noopener"><span>Fluid</span></a></div></div></footer><script src="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.js"></script><link rel="stylesheet" href="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.css"><script>NProgress.configure({showSpinner:!1,trickleSpeed:100}),NProgress.start(),window.addEventListener("load",(function(){NProgress.done()}))</script><script src="https://lib.baomitu.com/jquery/3.6.4/jquery.min.js"></script><script src="https://lib.baomitu.com/twitter-bootstrap/4.6.1/js/bootstrap.min.js"></script><script src="/js/events.js"></script><script src="/js/plugins.js"></script><script src="https://lib.baomitu.com/typed.js/2.0.12/typed.min.js"></script><script>!function(t,e){var i=Fluid.plugins.typing,n=e.getElementById("subtitle");n&&i&&i(n.getAttribute("data-typed-text"))}(window,document)</script><script src="/js/img-lazyload.js"></script><script>Fluid.utils.createScript("https://lib.baomitu.com/tocbot/4.20.1/tocbot.min.js",(function(){var t=jQuery("#toc");if(0!==t.length&&window.tocbot){var i=jQuery("#board-ctn").offset().top;window.tocbot.init(Object.assign({tocSelector:"#toc-body",contentSelector:".markdown-body",linkClass:"tocbot-link",activeLinkClass:"tocbot-active-link",listClass:"tocbot-list",isCollapsedClass:"tocbot-is-collapsed",collapsibleClass:"tocbot-is-collapsible",scrollSmooth:!0,includeTitleTags:!0,headingsOffset:-i},CONFIG.toc)),t.find(".toc-list-item").length>0&&t.css("visibility","visible"),Fluid.events.registerRefreshCallback((function(){if("tocbot"in window){tocbot.refresh();var t=jQuery("#toc");if(0===t.length||!tocbot)return;t.find(".toc-list-item").length>0&&t.css("visibility","visible")}}))}}))</script><script src="https://lib.baomitu.com/clipboard.js/2.0.11/clipboard.min.js"></script><script>Fluid.plugins.codeWidget()</script><script>Fluid.utils.createScript("https://lib.baomitu.com/anchor-js/4.3.1/anchor.min.js",(function(){window.anchors.options={placement:CONFIG.anchorjs.placement,visible:CONFIG.anchorjs.visible},CONFIG.anchorjs.icon&&(window.anchors.options.icon=CONFIG.anchorjs.icon);var n=(CONFIG.anchorjs.element||"h1,h2,h3,h4,h5,h6").split(","),o=[];for(var s of n)o.push(".markdown-body > "+s.trim());"left"===CONFIG.anchorjs.placement&&(window.anchors.options.class="anchorjs-link-left"),window.anchors.add(o.join(", ")),Fluid.events.registerRefreshCallback((function(){if("anchors"in window){anchors.removeAll();var n=(CONFIG.anchorjs.element||"h1,h2,h3,h4,h5,h6").split(","),o=[];for(var s of n)o.push(".markdown-body > "+s.trim());"left"===CONFIG.anchorjs.placement&&(anchors.options.class="anchorjs-link-left"),anchors.add(o.join(", "))}}))}))</script><script>Fluid.utils.createScript("https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.js",(function(){Fluid.plugins.fancyBox()}))</script><script>Fluid.plugins.imageCaption()</script><script src="/js/local-search.js"></script><script defer src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><script src="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.js"></script><script src="/js/boot.js"></script><noscript><div class="noscript-warning">博客在允许 JavaScript 运行的环境下浏览效果更佳</div></noscript></body></html>