INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.srcs/sources_1/new/d_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-2458] undeclared symbol Q2out, assumed default net type wire [D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.srcs/sources_1/new/d_latch.v:14]
INFO: [VRFC 10-2458] undeclared symbol Q1out, assumed default net type wire [D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.srcs/sources_1/new/d_latch.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.srcs/sim_1/new/d_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
INFO: [VRFC 10-2458] undeclared symbol Q1, assumed default net type wire [D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.srcs/sim_1/new/d_latch_tb.v:8]
INFO: [VRFC 10-2458] undeclared symbol Q2, assumed default net type wire [D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.srcs/sim_1/new/d_latch_tb.v:8]
