#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 17 18:16:40 2024
# Process ID: 126023
# Current directory: /home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.runs/synth_1
# Command line: vivado -log sev_seg_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sev_seg_top.tcl
# Log file: /home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.runs/synth_1/sev_seg_top.vds
# Journal file: /home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sev_seg_top.tcl -notrace
Command: synth_design -top sev_seg_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 126080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1776.766 ; gain = 153.719 ; free physical = 560 ; free virtual = 3399
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sev_seg_top' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (1#1) [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (2#1) [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (3#1) [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (4#1) [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'register_beh' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/register_beh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'register_beh' (5#1) [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/register_beh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/Register.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DFF' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DFF.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DLatch' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DLatch' (6#1) [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (7#1) [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DFF.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Register' (8#1) [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/Register.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_top' (9#1) [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
WARNING: [Synth 8-3917] design sev_seg_top has port DP driven by constant 1
WARNING: [Synth 8-3331] design seven_seg_decoder has unconnected port seg[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1829.516 ; gain = 206.469 ; free physical = 559 ; free virtual = 3403
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1835.453 ; gain = 212.406 ; free physical = 563 ; free virtual = 3394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1835.453 ; gain = 212.406 ; free physical = 563 ; free virtual = 3394
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/pin-assignment.xdc]
Finished Parsing XDC File [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sev_seg_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sev_seg_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.141 ; gain = 0.000 ; free physical = 483 ; free virtual = 3325
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.141 ; gain = 0.000 ; free physical = 483 ; free virtual = 3325
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 510 ; free virtual = 3345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 510 ; free virtual = 3345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 519 ; free virtual = 3354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 511 ; free virtual = 3347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module register_beh 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module DLatch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sev_seg_top has port DP driven by constant 1
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port CA
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 523 ; free virtual = 3361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 451 ; free virtual = 3278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 436 ; free virtual = 3264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_23/O (LUT2)
     1: i_23/I0 (LUT2)
     2: i_9/O (LUT4)
     3: i_9/I3 (LUT4)
     4: i_23/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I0 -to O i_23"
Found timing loop:
     0: i_24/O (LUT3)
     1: i_24/I2 (LUT3)
     2: i_23/O (LUT2)
     3: i_23/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I2 -to O i_24"
Found timing loop:
     0: i_24/O (LUT3)
     1: i_24/I1 (LUT3)
     2: i_10/O (LUT2)
     3: i_10/I0 (LUT2)
     4: i_24/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I1 -to O i_24"
Found timing loop:
     0: i_21/O (LUT2)
     1: i_21/I0 (LUT2)
     2: i_6/O (LUT4)
     3: i_6/I3 (LUT4)
     4: i_21/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I0 -to O i_21"
Found timing loop:
     0: i_22/O (LUT3)
     1: i_22/I2 (LUT3)
     2: i_21/O (LUT2)
     3: i_21/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I2 -to O i_22"
Found timing loop:
     0: i_22/O (LUT3)
     1: i_22/I1 (LUT3)
     2: i_8/O (LUT2)
     3: i_8/I0 (LUT2)
     4: i_22/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I1 -to O i_22"
Found timing loop:
     0: i_25/O (LUT2)
     1: i_25/I0 (LUT2)
     2: i_11/O (LUT4)
     3: i_11/I3 (LUT4)
     4: i_25/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I0 -to O i_25"
Found timing loop:
     0: i_26/O (LUT3)
     1: i_26/I2 (LUT3)
     2: i_25/O (LUT2)
     3: i_25/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I2 -to O i_26"
Found timing loop:
     0: i_26/O (LUT3)
     1: i_26/I1 (LUT3)
     2: i_12/O (LUT2)
     3: i_12/I0 (LUT2)
     4: i_26/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I1 -to O i_26"
Found timing loop:
     0: i_27/O (LUT2)
     1: i_27/I0 (LUT2)
     2: i_13/O (LUT4)
     3: i_13/I3 (LUT4)
     4: i_27/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I0 -to O i_27"
Found timing loop:
     0: i_28/O (LUT3)
     1: i_28/I2 (LUT3)
     2: i_27/O (LUT2)
     3: i_27/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I2 -to O i_28"
Found timing loop:
     0: i_28/O (LUT3)
     1: i_28/I1 (LUT3)
     2: i_14/O (LUT2)
     3: i_14/I0 (LUT2)
     4: i_28/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Inferred a: "set_disable_timing -from I1 -to O i_28"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 432 ; free virtual = 3260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 432 ; free virtual = 3260
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[3] with 1st driver pin 'SW_IBUF[3]_inst/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[3] with 2nd driver pin 'n/q_reg[3]/Q' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/register_beh.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[2] with 1st driver pin 'SW_IBUF[2]_inst/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[2] with 2nd driver pin 'n/q_reg[2]/Q' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/register_beh.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[1] with 1st driver pin 'SW_IBUF[1]_inst/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[1] with 2nd driver pin 'n/q_reg[1]/Q' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/register_beh.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[0] with 1st driver pin 'SW_IBUF[0]_inst/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[0] with 2nd driver pin 'n/q_reg[0]/Q' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/register_beh.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[4] with 1st driver pin 'SW_IBUF[4]_inst/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[4] with 2nd driver pin 'i_7/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[5] with 1st driver pin 'SW_IBUF[5]_inst/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[5] with 2nd driver pin 'i_9/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[6] with 1st driver pin 'SW_IBUF[6]_inst/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[6] with 2nd driver pin 'i_11/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[7] with 1st driver pin 'SW_IBUF[7]_inst/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW_IBUF[7] with 2nd driver pin 'i_13/O' [/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv:32]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 432 ; free virtual = 3260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Found timing loop:
     0: \SW_IBUF[4]_inst /O (IBUF)
     1: \SW_IBUF[4]_inst /O (IBUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Found timing loop:
     0: \SW_IBUF[4]_inst /O (IBUF)
     1: \SW_IBUF[4]_inst /O (IBUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Found timing loop:
     0: \SW_IBUF[5]_inst /O (IBUF)
     1: \SW_IBUF[5]_inst /O (IBUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Found timing loop:
     0: \SW_IBUF[5]_inst /O (IBUF)
     1: \SW_IBUF[5]_inst /O (IBUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Found timing loop:
     0: \SW_IBUF[6]_inst /O (IBUF)
     1: \SW_IBUF[6]_inst /O (IBUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Found timing loop:
     0: \SW_IBUF[6]_inst /O (IBUF)
     1: \SW_IBUF[6]_inst /O (IBUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Found timing loop:
     0: \SW_IBUF[7]_inst /O (IBUF)
     1: \SW_IBUF[7]_inst /O (IBUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
Found timing loop:
     0: \SW_IBUF[7]_inst /O (IBUF)
     1: \SW_IBUF[7]_inst /O (IBUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/rur1k/Vivado_projects/FlipFlopLabs/constraintsFolder/sev_seg.sv:1]
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 432 ; free virtual = 3260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 432 ; free virtual = 3260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 432 ; free virtual = 3260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 432 ; free virtual = 3260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT3   |     8|
|5     |LUT4   |     8|
|6     |LUT5   |     6|
|7     |LUT6   |     4|
|8     |FDCE   |     4|
|9     |FDRE   |    20|
|10    |IBUF   |    18|
|11    |OBUF   |    15|
|12    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |    93|
|2     |  n         |register_beh       |     4|
|3     |  ssc       |sev_seg_controller |    45|
|4     |    counter |counter_n_bit      |    45|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 432 ; free virtual = 3260
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1997.141 ; gain = 212.406 ; free physical = 485 ; free virtual = 3313
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1997.141 ; gain = 374.094 ; free physical = 485 ; free virtual = 3313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.109 ; gain = 0.000 ; free physical = 441 ; free virtual = 3269
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2000.109 ; gain = 615.977 ; free physical = 513 ; free virtual = 3341
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.109 ; gain = 0.000 ; free physical = 513 ; free virtual = 3341
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.runs/synth_1/sev_seg_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sev_seg_top_utilization_synth.rpt -pb sev_seg_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 18:17:14 2024...
