{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659500674295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659500674303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 03 01:24:34 2022 " "Processing started: Wed Aug 03 01:24:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659500674303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500674303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500674303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659500675029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659500675029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Multiplicador/Counter/Counter.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Counter/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/control_multi/control_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/control_multi/control_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI " "Found entity 1: Control_MULTI" {  } { { "Multiplicador/Control_MULTI/Control_MULTI.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Control_MULTI/Control_MULTI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Multiplicador/Adder/Adder.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/acc/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/acc/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "Multiplicador/ACC/ACC.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/ACC/ACC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador/Multiplicador.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BusController.v(7) " "Verilog HDL warning at BusController.v(7): extended using \"x\" or \"z\"" {  } { { "BusController/BusController.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/BusController/BusController.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1659500687378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buscontroller/buscontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file buscontroller/buscontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusController " "Found entity 1: BusController" {  } { { "BusController/BusController.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/BusController/BusController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_MIPS " "Found entity 1: PLL_MIPS" {  } { { "PLL_MIPS.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/PLL_MIPS.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdecoding/addrdecoding.v 1 1 " "Found 1 design units, including 1 entities, in source file addrdecoding/addrdecoding.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRDecoding " "Found entity 1: ADDRDecoding" {  } { { "ADDRDecoding/ADDRDecoding.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/ADDRDecoding/ADDRDecoding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control/control.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/DataMemory/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Extend/extend.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Extend/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/InstructionMemory/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687442 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux MUX/mux.v " "Entity \"mux\" obtained from \"MUX/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX/mux.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1659500687450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "MUX/mux.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "PC/pc.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/PC/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register/Register.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/RegisterFile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659500687622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_MIPS PLL_MIPS:PLLGenerator " "Elaborating entity \"PLL_MIPS\" for hierarchy \"PLL_MIPS:PLLGenerator\"" {  } { { "cpu.v" "PLLGenerator" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_MIPS:PLLGenerator\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_MIPS:PLLGenerator\|altpll:altpll_component\"" {  } { { "PLL_MIPS.v" "altpll_component" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/PLL_MIPS.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_MIPS:PLLGenerator\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_MIPS:PLLGenerator\|altpll:altpll_component\"" {  } { { "PLL_MIPS.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/PLL_MIPS.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_MIPS:PLLGenerator\|altpll:altpll_component " "Instantiated megafunction \"PLL_MIPS:PLLGenerator\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 34 " "Parameter \"clk1_divide_by\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_MIPS " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_MIPS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500687744 ""}  } { { "PLL_MIPS.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/PLL_MIPS.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659500687744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_mips_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_mips_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_MIPS_altpll " "Found entity 1: PLL_MIPS_altpll" {  } { { "db/pll_mips_altpll.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/db/pll_mips_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500687824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500687824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_MIPS_altpll PLL_MIPS:PLLGenerator\|altpll:altpll_component\|PLL_MIPS_altpll:auto_generated " "Elaborating entity \"PLL_MIPS_altpll\" for hierarchy \"PLL_MIPS:PLLGenerator\|altpll:altpll_component\|PLL_MIPS_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_MIPS " "Elaborating entity \"pc\" for hierarchy \"pc:pc_MIPS\"" {  } { { "cpu.v" "pc_MIPS" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:im " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:im\"" {  } { { "cpu.v" "im" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687845 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionInt.data_a 0 instructionmemory.v(6) " "Net \"instructionInt.data_a\" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/InstructionMemory/instructionmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659500687846 "|cpu|instructionmemory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionInt.waddr_a 0 instructionmemory.v(6) " "Net \"instructionInt.waddr_a\" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/InstructionMemory/instructionmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659500687846 "|cpu|instructionmemory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionInt.we_a 0 instructionmemory.v(6) " "Net \"instructionInt.we_a\" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/InstructionMemory/instructionmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659500687846 "|cpu|instructionmemory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:registerfile_MIPS " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:registerfile_MIPS\"" {  } { { "cpu.v" "registerfile_MIPS" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_MIPS " "Elaborating entity \"control\" for hierarchy \"control:control_MIPS\"" {  } { { "cpu.v" "control_MIPS" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:extend_MIPS " "Elaborating entity \"extend\" for hierarchy \"extend:extend_MIPS\"" {  } { { "cpu.v" "extend_MIPS" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:register_A " "Elaborating entity \"Register\" for hierarchy \"Register:register_A\"" {  } { { "cpu.v" "register_A" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_MIPS " "Elaborating entity \"alu\" for hierarchy \"alu:alu_MIPS\"" {  } { { "cpu.v" "alu_MIPS" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:multiplicador " "Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:multiplicador\"" {  } { { "cpu.v" "multiplicador" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC Multiplicador:multiplicador\|ACC:ACC0 " "Elaborating entity \"ACC\" for hierarchy \"Multiplicador:multiplicador\|ACC:ACC0\"" {  } { { "Multiplicador/Multiplicador.v" "ACC0" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Multiplicador.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Multiplicador:multiplicador\|Adder:ADD0 " "Elaborating entity \"Adder\" for hierarchy \"Multiplicador:multiplicador\|Adder:ADD0\"" {  } { { "Multiplicador/Multiplicador.v" "ADD0" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Multiplicador.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Multiplicador:multiplicador\|Counter:COUNT0 " "Elaborating entity \"Counter\" for hierarchy \"Multiplicador:multiplicador\|Counter:COUNT0\"" {  } { { "Multiplicador/Multiplicador.v" "COUNT0" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Multiplicador.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Counter.v(20) " "Verilog HDL assignment warning at Counter.v(20): truncated value with size 32 to match size of target (6)" {  } { { "Multiplicador/Counter/Counter.v" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Counter/Counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659500687896 "|cpu|Multiplicador:multiplicador|Counter:COUNT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_MULTI Multiplicador:multiplicador\|Control_MULTI:CON0 " "Elaborating entity \"Control_MULTI\" for hierarchy \"Multiplicador:multiplicador\|Control_MULTI:CON0\"" {  } { { "Multiplicador/Multiplicador.v" "CON0" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/Multiplicador/Multiplicador.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_Execute_1 " "Elaborating entity \"mux\" for hierarchy \"mux:mux_Execute_1\"" {  } { { "cpu.v" "mux_Execute_1" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRDecoding ADDRDecoding:ADDRDecoding_MIPS " "Elaborating entity \"ADDRDecoding\" for hierarchy \"ADDRDecoding:ADDRDecoding_MIPS\"" {  } { { "cpu.v" "ADDRDecoding_MIPS" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:datamemory_MIPS " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:datamemory_MIPS\"" {  } { { "cpu.v" "datamemory_MIPS" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500687917 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datamemory:datamemory_MIPS\|memory_rtl_0 " "Inferred dual-clock RAM node \"datamemory:datamemory_MIPS\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1659500688612 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datamemory:datamemory_MIPS\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datamemory:datamemory_MIPS\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Parameter INIT_FILE set to db/cpu.ram0_datamemory_1d545f57.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instructionmemory:im\|instructionInt_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instructionmemory:im\|instructionInt_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter INIT_FILE set to db/cpu.ram0_instructionmemory_56655cf4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659500689038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1659500689038 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1659500689038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:datamemory_MIPS\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"datamemory:datamemory_MIPS\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500689159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamemory:datamemory_MIPS\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"datamemory:datamemory_MIPS\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu.ram0_datamemory_1d545f57.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689159 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659500689159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fli1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fli1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fli1 " "Found entity 1: altsyncram_fli1" {  } { { "db/altsyncram_fli1.tdf" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/db/altsyncram_fli1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500689236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500689236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmemory:im\|altsyncram:instructionInt_rtl_0 " "Elaborated megafunction instantiation \"instructionmemory:im\|altsyncram:instructionInt_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500689262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmemory:im\|altsyncram:instructionInt_rtl_0 " "Instantiated megafunction \"instructionmemory:im\|altsyncram:instructionInt_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu.ram0_instructionmemory_56655cf4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659500689262 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659500689262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br71 " "Found entity 1: altsyncram_br71" {  } { { "db/altsyncram_br71.tdf" "" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/db/altsyncram_br71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659500689346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500689346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659500690289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659500691320 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[11\] " "Logic cell \"output_register_D_1\[11\]\"" {  } { { "cpu.v" "output_register_D_1\[11\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[9\] " "Logic cell \"output_register_D_1\[9\]\"" {  } { { "cpu.v" "output_register_D_1\[9\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[10\] " "Logic cell \"output_register_D_1\[10\]\"" {  } { { "cpu.v" "output_register_D_1\[10\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[0\] " "Logic cell \"output_register_D_1\[0\]\"" {  } { { "cpu.v" "output_register_D_1\[0\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[1\] " "Logic cell \"output_register_D_1\[1\]\"" {  } { { "cpu.v" "output_register_D_1\[1\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[2\] " "Logic cell \"output_register_D_1\[2\]\"" {  } { { "cpu.v" "output_register_D_1\[2\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[3\] " "Logic cell \"output_register_D_1\[3\]\"" {  } { { "cpu.v" "output_register_D_1\[3\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[4\] " "Logic cell \"output_register_D_1\[4\]\"" {  } { { "cpu.v" "output_register_D_1\[4\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[5\] " "Logic cell \"output_register_D_1\[5\]\"" {  } { { "cpu.v" "output_register_D_1\[5\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[6\] " "Logic cell \"output_register_D_1\[6\]\"" {  } { { "cpu.v" "output_register_D_1\[6\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[7\] " "Logic cell \"output_register_D_1\[7\]\"" {  } { { "cpu.v" "output_register_D_1\[7\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[12\] " "Logic cell \"output_register_D_1\[12\]\"" {  } { { "cpu.v" "output_register_D_1\[12\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[13\] " "Logic cell \"output_register_D_1\[13\]\"" {  } { { "cpu.v" "output_register_D_1\[13\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[14\] " "Logic cell \"output_register_D_1\[14\]\"" {  } { { "cpu.v" "output_register_D_1\[14\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[15\] " "Logic cell \"output_register_D_1\[15\]\"" {  } { { "cpu.v" "output_register_D_1\[15\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[0\] " "Logic cell \"output_datamemory\[0\]\"" {  } { { "cpu.v" "output_datamemory\[0\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[1\] " "Logic cell \"output_datamemory\[1\]\"" {  } { { "cpu.v" "output_datamemory\[1\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[2\] " "Logic cell \"output_datamemory\[2\]\"" {  } { { "cpu.v" "output_datamemory\[2\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[3\] " "Logic cell \"output_datamemory\[3\]\"" {  } { { "cpu.v" "output_datamemory\[3\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[4\] " "Logic cell \"output_datamemory\[4\]\"" {  } { { "cpu.v" "output_datamemory\[4\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[5\] " "Logic cell \"output_datamemory\[5\]\"" {  } { { "cpu.v" "output_datamemory\[5\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[6\] " "Logic cell \"output_datamemory\[6\]\"" {  } { { "cpu.v" "output_datamemory\[6\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[7\] " "Logic cell \"output_datamemory\[7\]\"" {  } { { "cpu.v" "output_datamemory\[7\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[8\] " "Logic cell \"output_datamemory\[8\]\"" {  } { { "cpu.v" "output_datamemory\[8\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[9\] " "Logic cell \"output_datamemory\[9\]\"" {  } { { "cpu.v" "output_datamemory\[9\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[10\] " "Logic cell \"output_datamemory\[10\]\"" {  } { { "cpu.v" "output_datamemory\[10\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[11\] " "Logic cell \"output_datamemory\[11\]\"" {  } { { "cpu.v" "output_datamemory\[11\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[12\] " "Logic cell \"output_datamemory\[12\]\"" {  } { { "cpu.v" "output_datamemory\[12\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[13\] " "Logic cell \"output_datamemory\[13\]\"" {  } { { "cpu.v" "output_datamemory\[13\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[14\] " "Logic cell \"output_datamemory\[14\]\"" {  } { { "cpu.v" "output_datamemory\[14\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[15\] " "Logic cell \"output_datamemory\[15\]\"" {  } { { "cpu.v" "output_datamemory\[15\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[16\] " "Logic cell \"output_datamemory\[16\]\"" {  } { { "cpu.v" "output_datamemory\[16\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[17\] " "Logic cell \"output_datamemory\[17\]\"" {  } { { "cpu.v" "output_datamemory\[17\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[18\] " "Logic cell \"output_datamemory\[18\]\"" {  } { { "cpu.v" "output_datamemory\[18\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[19\] " "Logic cell \"output_datamemory\[19\]\"" {  } { { "cpu.v" "output_datamemory\[19\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[20\] " "Logic cell \"output_datamemory\[20\]\"" {  } { { "cpu.v" "output_datamemory\[20\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[21\] " "Logic cell \"output_datamemory\[21\]\"" {  } { { "cpu.v" "output_datamemory\[21\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[22\] " "Logic cell \"output_datamemory\[22\]\"" {  } { { "cpu.v" "output_datamemory\[22\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[23\] " "Logic cell \"output_datamemory\[23\]\"" {  } { { "cpu.v" "output_datamemory\[23\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[24\] " "Logic cell \"output_datamemory\[24\]\"" {  } { { "cpu.v" "output_datamemory\[24\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[25\] " "Logic cell \"output_datamemory\[25\]\"" {  } { { "cpu.v" "output_datamemory\[25\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[26\] " "Logic cell \"output_datamemory\[26\]\"" {  } { { "cpu.v" "output_datamemory\[26\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[27\] " "Logic cell \"output_datamemory\[27\]\"" {  } { { "cpu.v" "output_datamemory\[27\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[28\] " "Logic cell \"output_datamemory\[28\]\"" {  } { { "cpu.v" "output_datamemory\[28\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[29\] " "Logic cell \"output_datamemory\[29\]\"" {  } { { "cpu.v" "output_datamemory\[29\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[30\] " "Logic cell \"output_datamemory\[30\]\"" {  } { { "cpu.v" "output_datamemory\[30\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_datamemory\[31\] " "Logic cell \"output_datamemory\[31\]\"" {  } { { "cpu.v" "output_datamemory\[31\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[1\] " "Logic cell \"output_register_ctrl_1\[1\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[1\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[0\] " "Logic cell \"output_register_B_1\[0\]\"" {  } { { "cpu.v" "output_register_B_1\[0\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[1\] " "Logic cell \"output_register_B_1\[1\]\"" {  } { { "cpu.v" "output_register_B_1\[1\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[2\] " "Logic cell \"output_register_B_1\[2\]\"" {  } { { "cpu.v" "output_register_B_1\[2\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[3\] " "Logic cell \"output_register_B_1\[3\]\"" {  } { { "cpu.v" "output_register_B_1\[3\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[4\] " "Logic cell \"output_register_B_1\[4\]\"" {  } { { "cpu.v" "output_register_B_1\[4\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[5\] " "Logic cell \"output_register_B_1\[5\]\"" {  } { { "cpu.v" "output_register_B_1\[5\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[6\] " "Logic cell \"output_register_B_1\[6\]\"" {  } { { "cpu.v" "output_register_B_1\[6\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[7\] " "Logic cell \"output_register_B_1\[7\]\"" {  } { { "cpu.v" "output_register_B_1\[7\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[8\] " "Logic cell \"output_register_B_1\[8\]\"" {  } { { "cpu.v" "output_register_B_1\[8\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[9\] " "Logic cell \"output_register_B_1\[9\]\"" {  } { { "cpu.v" "output_register_B_1\[9\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[10\] " "Logic cell \"output_register_B_1\[10\]\"" {  } { { "cpu.v" "output_register_B_1\[10\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[11\] " "Logic cell \"output_register_B_1\[11\]\"" {  } { { "cpu.v" "output_register_B_1\[11\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[12\] " "Logic cell \"output_register_B_1\[12\]\"" {  } { { "cpu.v" "output_register_B_1\[12\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[13\] " "Logic cell \"output_register_B_1\[13\]\"" {  } { { "cpu.v" "output_register_B_1\[13\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[14\] " "Logic cell \"output_register_B_1\[14\]\"" {  } { { "cpu.v" "output_register_B_1\[14\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[15\] " "Logic cell \"output_register_B_1\[15\]\"" {  } { { "cpu.v" "output_register_B_1\[15\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[16\] " "Logic cell \"output_register_B_1\[16\]\"" {  } { { "cpu.v" "output_register_B_1\[16\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[17\] " "Logic cell \"output_register_B_1\[17\]\"" {  } { { "cpu.v" "output_register_B_1\[17\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[18\] " "Logic cell \"output_register_B_1\[18\]\"" {  } { { "cpu.v" "output_register_B_1\[18\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[19\] " "Logic cell \"output_register_B_1\[19\]\"" {  } { { "cpu.v" "output_register_B_1\[19\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[20\] " "Logic cell \"output_register_B_1\[20\]\"" {  } { { "cpu.v" "output_register_B_1\[20\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[21\] " "Logic cell \"output_register_B_1\[21\]\"" {  } { { "cpu.v" "output_register_B_1\[21\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[22\] " "Logic cell \"output_register_B_1\[22\]\"" {  } { { "cpu.v" "output_register_B_1\[22\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[23\] " "Logic cell \"output_register_B_1\[23\]\"" {  } { { "cpu.v" "output_register_B_1\[23\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[24\] " "Logic cell \"output_register_B_1\[24\]\"" {  } { { "cpu.v" "output_register_B_1\[24\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[25\] " "Logic cell \"output_register_B_1\[25\]\"" {  } { { "cpu.v" "output_register_B_1\[25\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[26\] " "Logic cell \"output_register_B_1\[26\]\"" {  } { { "cpu.v" "output_register_B_1\[26\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[27\] " "Logic cell \"output_register_B_1\[27\]\"" {  } { { "cpu.v" "output_register_B_1\[27\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[28\] " "Logic cell \"output_register_B_1\[28\]\"" {  } { { "cpu.v" "output_register_B_1\[28\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[29\] " "Logic cell \"output_register_B_1\[29\]\"" {  } { { "cpu.v" "output_register_B_1\[29\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[30\] " "Logic cell \"output_register_B_1\[30\]\"" {  } { { "cpu.v" "output_register_B_1\[30\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[31\] " "Logic cell \"output_register_B_1\[31\]\"" {  } { { "cpu.v" "output_register_B_1\[31\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[16\] " "Logic cell \"output_register_D_1\[16\]\"" {  } { { "cpu.v" "output_register_D_1\[16\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[17\] " "Logic cell \"output_register_D_1\[17\]\"" {  } { { "cpu.v" "output_register_D_1\[17\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[18\] " "Logic cell \"output_register_D_1\[18\]\"" {  } { { "cpu.v" "output_register_D_1\[18\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[19\] " "Logic cell \"output_register_D_1\[19\]\"" {  } { { "cpu.v" "output_register_D_1\[19\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[20\] " "Logic cell \"output_register_D_1\[20\]\"" {  } { { "cpu.v" "output_register_D_1\[20\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[21\] " "Logic cell \"output_register_D_1\[21\]\"" {  } { { "cpu.v" "output_register_D_1\[21\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[22\] " "Logic cell \"output_register_D_1\[22\]\"" {  } { { "cpu.v" "output_register_D_1\[22\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[23\] " "Logic cell \"output_register_D_1\[23\]\"" {  } { { "cpu.v" "output_register_D_1\[23\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[24\] " "Logic cell \"output_register_D_1\[24\]\"" {  } { { "cpu.v" "output_register_D_1\[24\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[25\] " "Logic cell \"output_register_D_1\[25\]\"" {  } { { "cpu.v" "output_register_D_1\[25\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[26\] " "Logic cell \"output_register_D_1\[26\]\"" {  } { { "cpu.v" "output_register_D_1\[26\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[27\] " "Logic cell \"output_register_D_1\[27\]\"" {  } { { "cpu.v" "output_register_D_1\[27\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[28\] " "Logic cell \"output_register_D_1\[28\]\"" {  } { { "cpu.v" "output_register_D_1\[28\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[29\] " "Logic cell \"output_register_D_1\[29\]\"" {  } { { "cpu.v" "output_register_D_1\[29\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[30\] " "Logic cell \"output_register_D_1\[30\]\"" {  } { { "cpu.v" "output_register_D_1\[30\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[31\] " "Logic cell \"output_register_D_1\[31\]\"" {  } { { "cpu.v" "output_register_D_1\[31\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[6\] " "Logic cell \"output_register_ctrl_1\[6\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[6\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[11\] " "Logic cell \"output_register_A\[11\]\"" {  } { { "cpu.v" "output_register_A\[11\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[4\] " "Logic cell \"output_register_ctrl_1\[4\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[4\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[5\] " "Logic cell \"output_register_ctrl_1\[5\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[5\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[3\] " "Logic cell \"output_register_ctrl_1\[3\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[3\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[10\] " "Logic cell \"output_register_A\[10\]\"" {  } { { "cpu.v" "output_register_A\[10\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[9\] " "Logic cell \"output_register_A\[9\]\"" {  } { { "cpu.v" "output_register_A\[9\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[8\] " "Logic cell \"output_register_A\[8\]\"" {  } { { "cpu.v" "output_register_A\[8\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[7\] " "Logic cell \"output_register_A\[7\]\"" {  } { { "cpu.v" "output_register_A\[7\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[6\] " "Logic cell \"output_register_A\[6\]\"" {  } { { "cpu.v" "output_register_A\[6\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[5\] " "Logic cell \"output_register_A\[5\]\"" {  } { { "cpu.v" "output_register_A\[5\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[4\] " "Logic cell \"output_register_A\[4\]\"" {  } { { "cpu.v" "output_register_A\[4\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[3\] " "Logic cell \"output_register_A\[3\]\"" {  } { { "cpu.v" "output_register_A\[3\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[2\] " "Logic cell \"output_register_A\[2\]\"" {  } { { "cpu.v" "output_register_A\[2\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[1\] " "Logic cell \"output_register_A\[1\]\"" {  } { { "cpu.v" "output_register_A\[1\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[0\] " "Logic cell \"output_register_A\[0\]\"" {  } { { "cpu.v" "output_register_A\[0\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[11\] " "Logic cell \"output_mult\[11\]\"" {  } { { "cpu.v" "output_mult\[11\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[9\] " "Logic cell \"output_mult\[9\]\"" {  } { { "cpu.v" "output_mult\[9\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[8\] " "Logic cell \"output_mult\[8\]\"" {  } { { "cpu.v" "output_mult\[8\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[10\] " "Logic cell \"output_mult\[10\]\"" {  } { { "cpu.v" "output_mult\[10\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[0\] " "Logic cell \"output_mult\[0\]\"" {  } { { "cpu.v" "output_mult\[0\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[1\] " "Logic cell \"output_mult\[1\]\"" {  } { { "cpu.v" "output_mult\[1\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[2\] " "Logic cell \"output_mult\[2\]\"" {  } { { "cpu.v" "output_mult\[2\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[3\] " "Logic cell \"output_mult\[3\]\"" {  } { { "cpu.v" "output_mult\[3\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[4\] " "Logic cell \"output_mult\[4\]\"" {  } { { "cpu.v" "output_mult\[4\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[5\] " "Logic cell \"output_mult\[5\]\"" {  } { { "cpu.v" "output_mult\[5\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[6\] " "Logic cell \"output_mult\[6\]\"" {  } { { "cpu.v" "output_mult\[6\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[7\] " "Logic cell \"output_mult\[7\]\"" {  } { { "cpu.v" "output_mult\[7\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[12\] " "Logic cell \"output_register_A\[12\]\"" {  } { { "cpu.v" "output_register_A\[12\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[12\] " "Logic cell \"output_mult\[12\]\"" {  } { { "cpu.v" "output_mult\[12\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[13\] " "Logic cell \"output_register_A\[13\]\"" {  } { { "cpu.v" "output_register_A\[13\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[13\] " "Logic cell \"output_mult\[13\]\"" {  } { { "cpu.v" "output_mult\[13\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[14\] " "Logic cell \"output_register_A\[14\]\"" {  } { { "cpu.v" "output_register_A\[14\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[14\] " "Logic cell \"output_mult\[14\]\"" {  } { { "cpu.v" "output_mult\[14\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[15\] " "Logic cell \"output_register_A\[15\]\"" {  } { { "cpu.v" "output_register_A\[15\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[15\] " "Logic cell \"output_mult\[15\]\"" {  } { { "cpu.v" "output_mult\[15\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[0\] " "Logic cell \"output_register_ctrl_1\[0\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[0\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[11\] " "Logic cell \"instruction\[11\]\"" {  } { { "cpu.v" "instruction\[11\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[10\] " "Logic cell \"instruction\[10\]\"" {  } { { "cpu.v" "instruction\[10\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[9\] " "Logic cell \"instruction\[9\]\"" {  } { { "cpu.v" "instruction\[9\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[8\] " "Logic cell \"instruction\[8\]\"" {  } { { "cpu.v" "instruction\[8\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[7\] " "Logic cell \"instruction\[7\]\"" {  } { { "cpu.v" "instruction\[7\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[6\] " "Logic cell \"instruction\[6\]\"" {  } { { "cpu.v" "instruction\[6\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[5\] " "Logic cell \"instruction\[5\]\"" {  } { { "cpu.v" "instruction\[5\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[4\] " "Logic cell \"instruction\[4\]\"" {  } { { "cpu.v" "instruction\[4\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[3\] " "Logic cell \"instruction\[3\]\"" {  } { { "cpu.v" "instruction\[3\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[2\] " "Logic cell \"instruction\[2\]\"" {  } { { "cpu.v" "instruction\[2\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[1\] " "Logic cell \"instruction\[1\]\"" {  } { { "cpu.v" "instruction\[1\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[0\] " "Logic cell \"instruction\[0\]\"" {  } { { "cpu.v" "instruction\[0\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[26\] " "Logic cell \"instruction\[26\]\"" {  } { { "cpu.v" "instruction\[26\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[27\] " "Logic cell \"instruction\[27\]\"" {  } { { "cpu.v" "instruction\[27\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[31\] " "Logic cell \"instruction\[31\]\"" {  } { { "cpu.v" "instruction\[31\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[30\] " "Logic cell \"instruction\[30\]\"" {  } { { "cpu.v" "instruction\[30\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[29\] " "Logic cell \"instruction\[29\]\"" {  } { { "cpu.v" "instruction\[29\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[28\] " "Logic cell \"instruction\[28\]\"" {  } { { "cpu.v" "instruction\[28\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[12\] " "Logic cell \"instruction\[12\]\"" {  } { { "cpu.v" "instruction\[12\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[13\] " "Logic cell \"instruction\[13\]\"" {  } { { "cpu.v" "instruction\[13\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[14\] " "Logic cell \"instruction\[14\]\"" {  } { { "cpu.v" "instruction\[14\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[15\] " "Logic cell \"instruction\[15\]\"" {  } { { "cpu.v" "instruction\[15\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[17\] " "Logic cell \"instruction\[17\]\"" {  } { { "cpu.v" "instruction\[17\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[16\] " "Logic cell \"instruction\[16\]\"" {  } { { "cpu.v" "instruction\[16\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[19\] " "Logic cell \"instruction\[19\]\"" {  } { { "cpu.v" "instruction\[19\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[18\] " "Logic cell \"instruction\[18\]\"" {  } { { "cpu.v" "instruction\[18\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[20\] " "Logic cell \"instruction\[20\]\"" {  } { { "cpu.v" "instruction\[20\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[16\] " "Logic cell \"output_register_A\[16\]\"" {  } { { "cpu.v" "output_register_A\[16\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[16\] " "Logic cell \"output_mult\[16\]\"" {  } { { "cpu.v" "output_mult\[16\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[17\] " "Logic cell \"output_register_A\[17\]\"" {  } { { "cpu.v" "output_register_A\[17\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[17\] " "Logic cell \"output_mult\[17\]\"" {  } { { "cpu.v" "output_mult\[17\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[18\] " "Logic cell \"output_register_A\[18\]\"" {  } { { "cpu.v" "output_register_A\[18\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[18\] " "Logic cell \"output_mult\[18\]\"" {  } { { "cpu.v" "output_mult\[18\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[19\] " "Logic cell \"output_register_A\[19\]\"" {  } { { "cpu.v" "output_register_A\[19\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[19\] " "Logic cell \"output_mult\[19\]\"" {  } { { "cpu.v" "output_mult\[19\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[20\] " "Logic cell \"output_register_A\[20\]\"" {  } { { "cpu.v" "output_register_A\[20\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[20\] " "Logic cell \"output_mult\[20\]\"" {  } { { "cpu.v" "output_mult\[20\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[21\] " "Logic cell \"output_register_A\[21\]\"" {  } { { "cpu.v" "output_register_A\[21\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[21\] " "Logic cell \"output_mult\[21\]\"" {  } { { "cpu.v" "output_mult\[21\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[22\] " "Logic cell \"output_register_A\[22\]\"" {  } { { "cpu.v" "output_register_A\[22\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[22\] " "Logic cell \"output_mult\[22\]\"" {  } { { "cpu.v" "output_mult\[22\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[23\] " "Logic cell \"output_register_A\[23\]\"" {  } { { "cpu.v" "output_register_A\[23\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[23\] " "Logic cell \"output_mult\[23\]\"" {  } { { "cpu.v" "output_mult\[23\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[24\] " "Logic cell \"output_register_A\[24\]\"" {  } { { "cpu.v" "output_register_A\[24\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[24\] " "Logic cell \"output_mult\[24\]\"" {  } { { "cpu.v" "output_mult\[24\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[25\] " "Logic cell \"output_register_A\[25\]\"" {  } { { "cpu.v" "output_register_A\[25\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[25\] " "Logic cell \"output_mult\[25\]\"" {  } { { "cpu.v" "output_mult\[25\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[26\] " "Logic cell \"output_register_A\[26\]\"" {  } { { "cpu.v" "output_register_A\[26\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[26\] " "Logic cell \"output_mult\[26\]\"" {  } { { "cpu.v" "output_mult\[26\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[27\] " "Logic cell \"output_register_A\[27\]\"" {  } { { "cpu.v" "output_register_A\[27\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[27\] " "Logic cell \"output_mult\[27\]\"" {  } { { "cpu.v" "output_mult\[27\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[28\] " "Logic cell \"output_register_A\[28\]\"" {  } { { "cpu.v" "output_register_A\[28\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[28\] " "Logic cell \"output_mult\[28\]\"" {  } { { "cpu.v" "output_mult\[28\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[29\] " "Logic cell \"output_register_A\[29\]\"" {  } { { "cpu.v" "output_register_A\[29\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[29\] " "Logic cell \"output_mult\[29\]\"" {  } { { "cpu.v" "output_mult\[29\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[30\] " "Logic cell \"output_register_A\[30\]\"" {  } { { "cpu.v" "output_register_A\[30\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[30\] " "Logic cell \"output_mult\[30\]\"" {  } { { "cpu.v" "output_mult\[30\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[31\] " "Logic cell \"output_register_A\[31\]\"" {  } { { "cpu.v" "output_register_A\[31\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[31\] " "Logic cell \"output_mult\[31\]\"" {  } { { "cpu.v" "output_mult\[31\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[23\] " "Logic cell \"instruction\[23\]\"" {  } { { "cpu.v" "instruction\[23\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[24\] " "Logic cell \"instruction\[24\]\"" {  } { { "cpu.v" "instruction\[24\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[21\] " "Logic cell \"instruction\[21\]\"" {  } { { "cpu.v" "instruction\[21\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[22\] " "Logic cell \"instruction\[22\]\"" {  } { { "cpu.v" "instruction\[22\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "instruction\[25\] " "Logic cell \"instruction\[25\]\"" {  } { { "cpu.v" "instruction\[25\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[9\] " "Logic cell \"output_register_ctrl_1\[9\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[9\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[8\] " "Logic cell \"output_register_ctrl_1\[8\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[8\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[10\] " "Logic cell \"output_register_ctrl_1\[10\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[10\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[22\] " "Logic cell \"output_register_ctrl_1\[22\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[22\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[7\] " "Logic cell \"output_register_ctrl_1\[7\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[7\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[11\] " "Logic cell \"output_register_ctrl_1\[11\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[11\]" { Text "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/cpu.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1659500691338 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1659500691338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/ysmai/Documents/Arquitetura-MIPS/Arquivos de projeto/MIPS_CPU/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500691453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659500691715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659500691715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2057 " "Implemented 2057 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659500691924 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659500691924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1875 " "Implemented 1875 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659500691924 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659500691924 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1659500691924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659500691924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659500691964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 03 01:24:51 2022 " "Processing ended: Wed Aug 03 01:24:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659500691964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659500691964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659500691964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659500691964 ""}
