############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
## Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "avg_min_max"
set_directive_interface -mode s_axilite "avg_min_max" a
set_directive_interface -mode s_axilite "avg_min_max" min
set_directive_interface -mode s_axilite "avg_min_max" avg
set_directive_interface -mode s_axilite "avg_min_max" max
