<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/media/sf_FPGA/SRAM_Controller/Main/SRAM_Controller_Tester_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="sram_controller_tester" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <wvobject fp_name="/sram_controller_tester/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/read" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">read</obj_property>
      <obj_property name="ObjectShortName">read</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/write" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">write</obj_property>
      <obj_property name="ObjectShortName">write</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">address[15:0]</obj_property>
      <obj_property name="ObjectShortName">address[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/ready" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/ram_we_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ram_we_n</obj_property>
      <obj_property name="ObjectShortName">ram_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/ram_oe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ram_oe_n</obj_property>
      <obj_property name="ObjectShortName">ram_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/ram_address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ram_address[15:0]</obj_property>
      <obj_property name="ObjectShortName">ram_address[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sram_controller_tester/ram_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ram_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">ram_data[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="group578" type="group">
      <obj_property name="label">Internals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sram_controller_tester/uut/state" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">state</obj_property>
         <obj_property name="ObjectShortName">state</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
         <wvobject fp_name="/sram_controller_tester/uut/state.wait_states_counter" type="array" db_ref_id="1">
            <obj_property name="ElementShortName">.wait_states_counter</obj_property>
            <obj_property name="ObjectShortName">state.wait_states_counter</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/state.reading" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.reading</obj_property>
            <obj_property name="ObjectShortName">state.reading</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/state.writing" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.writing</obj_property>
            <obj_property name="ObjectShortName">state.writing</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/state.data_out" type="array" db_ref_id="1">
            <obj_property name="ElementShortName">.data_out</obj_property>
            <obj_property name="ObjectShortName">state.data_out</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/state.ram_we_n" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.ram_we_n</obj_property>
            <obj_property name="ObjectShortName">state.ram_we_n</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/state.ram_oe_n" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.ram_oe_n</obj_property>
            <obj_property name="ObjectShortName">state.ram_oe_n</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/state.ram_address" type="array" db_ref_id="1">
            <obj_property name="ElementShortName">.ram_address</obj_property>
            <obj_property name="ObjectShortName">state.ram_address</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/state.ram_data" type="array" db_ref_id="1">
            <obj_property name="ElementShortName">.ram_data</obj_property>
            <obj_property name="ObjectShortName">state.ram_data</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/state.drive_data_to_ram" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.drive_data_to_ram</obj_property>
            <obj_property name="ObjectShortName">state.drive_data_to_ram</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="/sram_controller_tester/uut/next_state" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">next_state</obj_property>
         <obj_property name="ObjectShortName">next_state</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
         <wvobject fp_name="/sram_controller_tester/uut/next_state.wait_states_counter" type="array" db_ref_id="1">
            <obj_property name="ElementShortName">.wait_states_counter</obj_property>
            <obj_property name="ObjectShortName">next_state.wait_states_counter</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/next_state.reading" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.reading</obj_property>
            <obj_property name="ObjectShortName">next_state.reading</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/next_state.writing" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.writing</obj_property>
            <obj_property name="ObjectShortName">next_state.writing</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/next_state.data_out" type="array" db_ref_id="1">
            <obj_property name="ElementShortName">.data_out</obj_property>
            <obj_property name="ObjectShortName">next_state.data_out</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/next_state.ram_we_n" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.ram_we_n</obj_property>
            <obj_property name="ObjectShortName">next_state.ram_we_n</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/next_state.ram_oe_n" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.ram_oe_n</obj_property>
            <obj_property name="ObjectShortName">next_state.ram_oe_n</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/next_state.ram_address" type="array" db_ref_id="1">
            <obj_property name="ElementShortName">.ram_address</obj_property>
            <obj_property name="ObjectShortName">next_state.ram_address</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/next_state.ram_data" type="array" db_ref_id="1">
            <obj_property name="ElementShortName">.ram_data</obj_property>
            <obj_property name="ObjectShortName">next_state.ram_data</obj_property>
            <obj_property name="Radix">HEXRADIX</obj_property>
         </wvobject>
         <wvobject fp_name="/sram_controller_tester/uut/next_state.drive_data_to_ram" type="logic" db_ref_id="1">
            <obj_property name="ElementShortName">.drive_data_to_ram</obj_property>
            <obj_property name="ObjectShortName">next_state.drive_data_to_ram</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
</wave_config>
