Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate P:\shared_p\5\TUNI.fi\ip.hw\Kvazaar_QSYS\1.0_student\Kvazaar_QSYS.qsys --block-symbol-file --output-directory=P:\shared_p\5\TUNI.fi\product\Kvazaar_IP_acc_Camera\1.0_student\quartus_project\Kvazaar_QSYS --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading 1.0_student/Kvazaar_QSYS.qsys
Progress: Reading input file
Progress: Adding acc_config [axi_to_channel 1.0]
Progress: Parameterizing module acc_config
Progress: Adding axi_dma_orig_block [axi_dma_read 1.0]
Progress: Parameterizing module axi_dma_orig_block
Progress: Adding axi_dma_unfiltered1 [axi_dma_read 1.0]
Progress: Parameterizing module axi_dma_unfiltered1
Progress: Adding axi_dma_unfiltered2 [axi_dma_read 1.0]
Progress: Parameterizing module axi_dma_unfiltered2
Progress: Adding camera_control_oc [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module camera_control_oc
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding configure_camera [altera_avalon_pio 16.0]
Progress: Parameterizing module configure_camera
Progress: Adding dma_yuv [axi_dma_write_yuv 1.0]
Progress: Parameterizing module dma_yuv
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding lambda_loaded [altera_avalon_pio 16.0]
Progress: Parameterizing module lambda_loaded
Progress: Adding lcu_loaded [altera_avalon_pio 16.0]
Progress: Parameterizing module lcu_loaded
Progress: Adding result_ready [altera_avalon_pio 16.0]
Progress: Parameterizing module result_ready
Progress: Adding sad_result_high [altera_avalon_pio 16.0]
Progress: Parameterizing module sad_result_high
Progress: Adding sad_result_low [altera_avalon_pio 16.0]
Progress: Parameterizing module sad_result_low
Progress: Adding yuv_ctrl [altera_avalon_pio 16.0]
Progress: Parameterizing module yuv_ctrl
Progress: Adding yuv_status [altera_avalon_pio 16.0]
Progress: Parameterizing module yuv_status
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Kvazaar_QSYS.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: Kvazaar_QSYS.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Kvazaar_QSYS.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Kvazaar_QSYS.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Kvazaar_QSYS.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Kvazaar_QSYS.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: Kvazaar_QSYS.lambda_loaded: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.lcu_loaded: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.result_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.sad_result_high: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.sad_result_low: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.yuv_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate P:\shared_p\5\TUNI.fi\ip.hw\Kvazaar_QSYS\1.0_student\Kvazaar_QSYS.qsys --synthesis=VERILOG --output-directory=P:\shared_p\5\TUNI.fi\product\Kvazaar_IP_acc_Camera\1.0_student\quartus_project\Kvazaar_QSYS\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading 1.0_student/Kvazaar_QSYS.qsys
Progress: Reading input file
Progress: Adding acc_config [axi_to_channel 1.0]
Progress: Parameterizing module acc_config
Progress: Adding axi_dma_orig_block [axi_dma_read 1.0]
Progress: Parameterizing module axi_dma_orig_block
Progress: Adding axi_dma_unfiltered1 [axi_dma_read 1.0]
Progress: Parameterizing module axi_dma_unfiltered1
Progress: Adding axi_dma_unfiltered2 [axi_dma_read 1.0]
Progress: Parameterizing module axi_dma_unfiltered2
Progress: Adding camera_control_oc [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module camera_control_oc
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding configure_camera [altera_avalon_pio 16.0]
Progress: Parameterizing module configure_camera
Progress: Adding dma_yuv [axi_dma_write_yuv 1.0]
Progress: Parameterizing module dma_yuv
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding lambda_loaded [altera_avalon_pio 16.0]
Progress: Parameterizing module lambda_loaded
Progress: Adding lcu_loaded [altera_avalon_pio 16.0]
Progress: Parameterizing module lcu_loaded
Progress: Adding result_ready [altera_avalon_pio 16.0]
Progress: Parameterizing module result_ready
Progress: Adding sad_result_high [altera_avalon_pio 16.0]
Progress: Parameterizing module sad_result_high
Progress: Adding sad_result_low [altera_avalon_pio 16.0]
Progress: Parameterizing module sad_result_low
Progress: Adding yuv_ctrl [altera_avalon_pio 16.0]
Progress: Parameterizing module yuv_ctrl
Progress: Adding yuv_status [altera_avalon_pio 16.0]
Progress: Parameterizing module yuv_status
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Kvazaar_QSYS.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: Kvazaar_QSYS.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Kvazaar_QSYS.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Kvazaar_QSYS.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Kvazaar_QSYS.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Kvazaar_QSYS.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: Kvazaar_QSYS.lambda_loaded: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.lcu_loaded: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.result_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.sad_result_high: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.sad_result_low: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS.yuv_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Kvazaar_QSYS: Generating Kvazaar_QSYS "Kvazaar_QSYS" for QUARTUS_SYNTH
Info: Interconnect is inserted between master axi_dma_unfiltered1.altera_axi_master and slave hps_0.f2h_sdram2_data because the master has wid signal 7 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_dma_unfiltered1.altera_axi_master and slave hps_0.f2h_sdram2_data because the master has bid signal 7 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_dma_unfiltered1.altera_axi_master and slave hps_0.f2h_sdram2_data because the master has arid signal 7 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_dma_unfiltered1.altera_axi_master and slave hps_0.f2h_sdram2_data because the master has rid signal 7 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_dma_unfiltered1.altera_axi_master and slave hps_0.f2h_sdram2_data because the master has awid signal 7 bit wide, but the slave is 8 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: acc_config: "Kvazaar_QSYS" instantiated axi_to_channel "acc_config"
Info: axi_dma_orig_block: "Kvazaar_QSYS" instantiated axi_dma_read "axi_dma_orig_block"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/pre_calk_pkg.vhd
Info: camera_control_oc: Starting RTL generation for module 'Kvazaar_QSYS_camera_control_oc'
Info: camera_control_oc:   Generation command is [exec C:/apps/altera/quartus/16.0/quartus/bin64/perl/bin/perl.exe -I C:/apps/altera/quartus/16.0/quartus/bin64/perl/lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/europa -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/perl_lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Kvazaar_QSYS_camera_control_oc --dir=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0003_camera_control_oc_gen/ --quartus_dir=C:/apps/altera/quartus/16.0/quartus --verilog --config=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0003_camera_control_oc_gen//Kvazaar_QSYS_camera_control_oc_component_configuration.pl  --do_build_sim=0  ]
Info: camera_control_oc: Done RTL generation for module 'Kvazaar_QSYS_camera_control_oc'
Info: camera_control_oc: "Kvazaar_QSYS" instantiated altera_avalon_onchip_memory2 "camera_control_oc"
Info: configure_camera: Starting RTL generation for module 'Kvazaar_QSYS_configure_camera'
Info: configure_camera:   Generation command is [exec C:/apps/altera/quartus/16.0/quartus/bin64/perl/bin/perl.exe -I C:/apps/altera/quartus/16.0/quartus/bin64/perl/lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/europa -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/perl_lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Kvazaar_QSYS_configure_camera --dir=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0004_configure_camera_gen/ --quartus_dir=C:/apps/altera/quartus/16.0/quartus --verilog --config=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0004_configure_camera_gen//Kvazaar_QSYS_configure_camera_component_configuration.pl  --do_build_sim=0  ]
Info: configure_camera: Done RTL generation for module 'Kvazaar_QSYS_configure_camera'
Info: configure_camera: "Kvazaar_QSYS" instantiated altera_avalon_pio "configure_camera"
Info: dma_yuv: "Kvazaar_QSYS" instantiated axi_dma_write_yuv "dma_yuv"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/pre_calk_pkg.vhd
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: hps_0: "Kvazaar_QSYS" instantiated altera_hps "hps_0"
Info: lambda_loaded: Starting RTL generation for module 'Kvazaar_QSYS_lambda_loaded'
Info: lambda_loaded:   Generation command is [exec C:/apps/altera/quartus/16.0/quartus/bin64/perl/bin/perl.exe -I C:/apps/altera/quartus/16.0/quartus/bin64/perl/lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/europa -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/perl_lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Kvazaar_QSYS_lambda_loaded --dir=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0006_lambda_loaded_gen/ --quartus_dir=C:/apps/altera/quartus/16.0/quartus --verilog --config=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0006_lambda_loaded_gen//Kvazaar_QSYS_lambda_loaded_component_configuration.pl  --do_build_sim=0  ]
Info: lambda_loaded: Done RTL generation for module 'Kvazaar_QSYS_lambda_loaded'
Info: lambda_loaded: "Kvazaar_QSYS" instantiated altera_avalon_pio "lambda_loaded"
Info: result_ready: Starting RTL generation for module 'Kvazaar_QSYS_result_ready'
Info: result_ready:   Generation command is [exec C:/apps/altera/quartus/16.0/quartus/bin64/perl/bin/perl.exe -I C:/apps/altera/quartus/16.0/quartus/bin64/perl/lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/europa -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/perl_lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Kvazaar_QSYS_result_ready --dir=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0007_result_ready_gen/ --quartus_dir=C:/apps/altera/quartus/16.0/quartus --verilog --config=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0007_result_ready_gen//Kvazaar_QSYS_result_ready_component_configuration.pl  --do_build_sim=0  ]
Info: result_ready: Done RTL generation for module 'Kvazaar_QSYS_result_ready'
Info: result_ready: "Kvazaar_QSYS" instantiated altera_avalon_pio "result_ready"
Info: sad_result_high: Starting RTL generation for module 'Kvazaar_QSYS_sad_result_high'
Info: sad_result_high:   Generation command is [exec C:/apps/altera/quartus/16.0/quartus/bin64/perl/bin/perl.exe -I C:/apps/altera/quartus/16.0/quartus/bin64/perl/lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/europa -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/perl_lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Kvazaar_QSYS_sad_result_high --dir=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0008_sad_result_high_gen/ --quartus_dir=C:/apps/altera/quartus/16.0/quartus --verilog --config=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0008_sad_result_high_gen//Kvazaar_QSYS_sad_result_high_component_configuration.pl  --do_build_sim=0  ]
Info: sad_result_high: Done RTL generation for module 'Kvazaar_QSYS_sad_result_high'
Info: sad_result_high: "Kvazaar_QSYS" instantiated altera_avalon_pio "sad_result_high"
Info: yuv_ctrl: Starting RTL generation for module 'Kvazaar_QSYS_yuv_ctrl'
Info: yuv_ctrl:   Generation command is [exec C:/apps/altera/quartus/16.0/quartus/bin64/perl/bin/perl.exe -I C:/apps/altera/quartus/16.0/quartus/bin64/perl/lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/europa -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin/perl_lib -I C:/apps/altera/quartus/16.0/quartus/sopc_builder/bin -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/apps/altera/quartus/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Kvazaar_QSYS_yuv_ctrl --dir=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0009_yuv_ctrl_gen/ --quartus_dir=C:/apps/altera/quartus/16.0/quartus --verilog --config=C:/Users/bdgitr/AppData/Local/Temp/alt8728_5240092446984629595.dir/0009_yuv_ctrl_gen//Kvazaar_QSYS_yuv_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: yuv_ctrl: Done RTL generation for module 'Kvazaar_QSYS_yuv_ctrl'
Info: yuv_ctrl: "Kvazaar_QSYS" instantiated altera_avalon_pio "yuv_ctrl"
Info: mm_interconnect_1: "Kvazaar_QSYS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "Kvazaar_QSYS" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "Kvazaar_QSYS" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "Kvazaar_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "Kvazaar_QSYS" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "Kvazaar_QSYS" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: axi_dma_unfiltered2_altera_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "axi_dma_unfiltered2_altera_axi_master_agent"
Info: hps_0_f2h_sdram1_data_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_sdram1_data_agent"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: axi_dma_unfiltered1_altera_axi_master_id_pad: "mm_interconnect_2" instantiated altera_merlin_axi_translator "axi_dma_unfiltered1_altera_axi_master_id_pad"
Info: sad_result_low_s1_translator: "mm_interconnect_3" instantiated altera_merlin_slave_translator "sad_result_low_s1_translator"
Info: sad_result_low_s1_agent: "mm_interconnect_3" instantiated altera_merlin_slave_agent "sad_result_low_s1_agent"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: sad_result_low_s1_agent_rsp_fifo: "mm_interconnect_3" instantiated altera_avalon_sc_fifo "sad_result_low_s1_agent_rsp_fifo"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_3" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_3" instantiated altera_merlin_router "router_003"
Info: router_012: "mm_interconnect_3" instantiated altera_merlin_router "router_012"
Info: router_017: "mm_interconnect_3" instantiated altera_merlin_router "router_017"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_3" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: acc_config_altera_axi_slave_wr_burst_adapter: "mm_interconnect_3" instantiated altera_merlin_burst_adapter "acc_config_altera_axi_slave_wr_burst_adapter"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_010: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_010: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: acc_config_altera_axi_slave_wr_rsp_width_adapter: "mm_interconnect_3" instantiated altera_merlin_width_adapter "acc_config_altera_axi_slave_wr_rsp_width_adapter"
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file P:/system_device/5/TUNI.fi/product/Kvazaar_IP_acc_Camera/1.0_student/quartus_project/Kvazaar_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: Kvazaar_QSYS: Done "Kvazaar_QSYS" with 53 modules, 113 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
