<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_131dfcce1b254e5e8548c702521e4e82.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32h7xx_hal_dma.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h7xx__hal__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#ifdef HAL_DMA_MODULE_ENABLED</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>{</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;   </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Reserved0;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;  </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>} DMA_Base_Registers;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>{</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;   </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;  </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>} BDMA_Base_Registers;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define HAL_TIMEOUT_DMA_ABORT         (5U)  </span><span class="comment">/* 5 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define BDMA_PERIPH_TO_MEMORY         (0x00000000U)                </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define BDMA_MEMORY_TO_PERIPH         ((uint32_t)BDMA_CCR_DIR)     </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define BDMA_MEMORY_TO_MEMORY         ((uint32_t)BDMA_CCR_MEM2MEM) </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* DMA to BDMA conversion */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define DMA_TO_BDMA_DIRECTION(__DMA_DIRECTION__) (((__DMA_DIRECTION__) == DMA_MEMORY_TO_PERIPH)? BDMA_MEMORY_TO_PERIPH: \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">                                                  ((__DMA_DIRECTION__) == DMA_MEMORY_TO_MEMORY)? BDMA_MEMORY_TO_MEMORY: \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">                                                  BDMA_PERIPH_TO_MEMORY)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define DMA_TO_BDMA_PERIPHERAL_INC(__DMA_PERIPHERAL_INC__) ((__DMA_PERIPHERAL_INC__) &gt;&gt; 3U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define DMA_TO_BDMA_MEMORY_INC(__DMA_MEMORY_INC__) ((__DMA_MEMORY_INC__) &gt;&gt; 3U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define DMA_TO_BDMA_PDATA_SIZE(__DMA_PDATA_SIZE__) ((__DMA_PDATA_SIZE__) &gt;&gt; 3U)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define DMA_TO_BDMA_MDATA_SIZE(__DMA_MDATA_SIZE__) ((__DMA_MDATA_SIZE__) &gt;&gt; 3U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define DMA_TO_BDMA_MODE(__DMA_MODE__) ((__DMA_MODE__) &gt;&gt; 3U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define DMA_TO_BDMA_PRIORITY(__DMA_PRIORITY__) ((__DMA_PRIORITY__) &gt;&gt; 4U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#if defined(UART9)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define IS_DMA_UART_USART_REQUEST(__REQUEST__) ((((__REQUEST__) &gt;= DMA_REQUEST_USART1_RX)  &amp;&amp;  ((__REQUEST__) &lt;= DMA_REQUEST_USART3_TX)) || \</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">                                                 (((__REQUEST__) &gt;= DMA_REQUEST_UART4_RX)  &amp;&amp;  ((__REQUEST__) &lt;= DMA_REQUEST_UART5_TX )) || \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">                                                 (((__REQUEST__) &gt;= DMA_REQUEST_USART6_RX) &amp;&amp;  ((__REQUEST__) &lt;= DMA_REQUEST_USART6_TX)) || \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">                                                 (((__REQUEST__) &gt;= DMA_REQUEST_UART7_RX)  &amp;&amp;  ((__REQUEST__) &lt;= DMA_REQUEST_UART8_TX )) || \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">                                                 (((__REQUEST__) &gt;= DMA_REQUEST_UART9_RX)  &amp;&amp;  ((__REQUEST__) &lt;= DMA_REQUEST_USART10_TX )))</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define IS_DMA_UART_USART_REQUEST(__REQUEST__) ((((__REQUEST__) &gt;= DMA_REQUEST_USART1_RX)  &amp;&amp;  ((__REQUEST__) &lt;= DMA_REQUEST_USART3_TX)) || \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">                                                 (((__REQUEST__) &gt;= DMA_REQUEST_UART4_RX)  &amp;&amp;  ((__REQUEST__) &lt;= DMA_REQUEST_UART5_TX )) || \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">                                                 (((__REQUEST__) &gt;= DMA_REQUEST_USART6_RX) &amp;&amp;  ((__REQUEST__) &lt;= DMA_REQUEST_USART6_TX)) || \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">                                                 (((__REQUEST__) &gt;= DMA_REQUEST_UART7_RX)  &amp;&amp;  ((__REQUEST__) &lt;= DMA_REQUEST_UART8_TX )))</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="keyword">static</span> <span class="keywordtype">void</span> DMA_SetConfig(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="keyword">static</span> uint32_t DMA_CalcBaseAndBitshift(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> DMA_CheckFifoParam(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="keyword">static</span> <span class="keywordtype">void</span> DMA_CalcDMAMUXChannelBaseAndMask(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="keyword">static</span> <span class="keywordtype">void</span> DMA_CalcDMAMUXRequestGenBaseAndMask(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/* Exported functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group1.html#ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  uint32_t registerValue;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  uint32_t tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  DMA_Base_Registers *regs_dma;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  BDMA_Base_Registers *regs_bdma;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="comment">/* Check the DMA peripheral handle */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="keywordflow">if</span>(hdma == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  {</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  }</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe">IS_DMA_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>));</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a>));</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">PeriphInc</a>));</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">MemInc</a>));</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">PeriphDataAlignment</a>));</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a>));</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a>));</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">Priority</a>));</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  {</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga7e2daff4a5cfc845cae7de93fec3dec2">IS_DMA_REQUEST</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a>));</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a>));</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="comment">/* Check the memory burst, peripheral burst and FIFO threshold parameters only</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">       when FIFO mode is enabled */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a> != <a class="code hl_define" href="group___d_m_a___f_i_f_o__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a>)</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    {</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">FIFOThreshold</a>));</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a>));</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ae95b14383c9d0c86405939f4bfe2882d">PeriphBurst</a>));</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    }</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <span class="comment">/* Allocate lock resource */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <span class="comment">/* Change DMA peripheral state */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <span class="comment">/* Disable the peripheral */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <a class="code hl_define" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    <span class="comment">/* Check if the DMA Stream is effectively disabled */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <span class="keywordflow">while</span>((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != 0U)</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    {</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>      <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>      <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; HAL_TIMEOUT_DMA_ABORT)</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>      {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a>;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742">HAL_DMA_STATE_ERROR</a>;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>      }</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    }</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    <span class="comment">/* Get the CR register value */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    registerValue = ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    <span class="comment">/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    registerValue &amp;= ((uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a> | \</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>                        <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>    | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>  | \</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                        <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>   | \</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                        <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>     | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>));</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    <span class="comment">/* Prepare the DMA Stream configuration */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    registerValue |=  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a>           |</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">PeriphInc</a>           | hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">MemInc</a>           |</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">PeriphDataAlignment</a> | hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a> |</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a>                | hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">Priority</a>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <span class="comment">/* the Memory burst and peripheral burst are not used when the FIFO is disabled */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a> == <a class="code hl_define" href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a>)</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    {</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>      <span class="comment">/* Get memory burst and peripheral burst */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>      registerValue |=  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> | hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ae95b14383c9d0c86405939f4bfe2882d">PeriphBurst</a>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    }</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>    <span class="comment">/* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">                                    lock when transferring data to/from USART/UART */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#if (STM32H7_DEV_ID == 0x450UL)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>-&gt;IDCODE &amp; 0xFFFF0000U) &gt;= 0x20000000U)</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    {</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H7_DEV_ID == 0x450UL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      <span class="keywordflow">if</span>(IS_DMA_UART_USART_REQUEST(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a>) != 0U)</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>      {</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>        registerValue |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga40a8216c2ca395553c72b00d087087c6">DMA_SxCR_TRBUFF</a>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>      }</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#if (STM32H7_DEV_ID == 0x450UL)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    }</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H7_DEV_ID == 0x450UL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <span class="comment">/* Write to DMA Stream CR register */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR = registerValue;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <span class="comment">/* Get the FCR register value */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    registerValue = ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;FCR;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="comment">/* Clear Direct mode and FIFO threshold bits */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    registerValue &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>);</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="comment">/* Prepare the DMA Stream FIFO configuration */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    registerValue |= hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a>;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="comment">/* the FIFO threshold is not used when the FIFO mode is disabled */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">FIFOMode</a> == <a class="code hl_define" href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a>)</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>      <span class="comment">/* Get the FIFO threshold */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>      registerValue |= hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">FIFOThreshold</a>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      <span class="comment">/* Check compatibility between FIFO threshold level and size of the memory burst */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      <span class="comment">/* for INCR4, INCR8, INCR16 */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>      <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> != <a class="code hl_define" href="group___d_m_a___memory__burst.html#ga4e94b7250e6a4f53d702b42b15796953">DMA_MBURST_SINGLE</a>)</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>      {</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>        <span class="keywordflow">if</span> (DMA_CheckFifoParam(hdma) != <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>        {</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>          <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga5aaaad3b88a77147d1e3daa3a3ad9e60">HAL_DMA_ERROR_PARAM</a>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>          <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>          <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>        }</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>      }</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    }</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="comment">/* Write to DMA Stream FCR */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;FCR = registerValue;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <span class="comment">/* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <span class="comment">/* Clear all interrupt flags */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    regs_dma-&gt;IFCR = 0x3FUL &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  }</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga6a47a1079b62bdc4e5dae1a8fa44574c">IS_BDMA_CHANNEL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* BDMA instance(s) */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  {</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga35c0a112aa9cfe7421a5ccfcb0b202c2">IS_BDMA_CHANNEL_DMAMUX_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U)</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>    {</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>      <span class="comment">/* Check the request parameter */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>      <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#gae5165ee94946d497d4eda23f47ce9ea1">IS_BDMA_REQUEST</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a>));</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    }</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <span class="comment">/* Allocate lock resource */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    <span class="comment">/* Change DMA peripheral state */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    <span class="comment">/* Get the CR register value */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    registerValue = ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <span class="comment">/* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    registerValue &amp;= ((uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2146323e47ce5d610800586de753b843">BDMA_CCR_PL</a>    | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga96a1a333b374f70807320fef22a9249e">BDMA_CCR_MSIZE</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae42d344a0f3c78135c07616b7bf6f20a">BDMA_CCR_PSIZE</a>  | \</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>                                  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga206ac51f111b2d0c69aae6dc0e550413">BDMA_CCR_MINC</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac17f0d5eee39ab1ee92cdcd61e16323d">BDMA_CCR_PINC</a>    | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa4a1e79d5dff98b5dca5ebf913daa32">BDMA_CCR_CIRC</a>   | \</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>                                  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaea4392733de24b7b64d6366690dd5d9a">BDMA_CCR_DIR</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga18622cb4f56c67876454a5fe1df645a4">BDMA_CCR_MEM2MEM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa369159ec43ce4ec2d4daf16e07af6c2">BDMA_CCR_DBM</a>    | \</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>                                  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbd1e3e318cf30826b865c8b5beccfe5">BDMA_CCR_CT</a>));</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="comment">/* Prepare the DMA Channel configuration */</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a>)            |</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                      DMA_TO_BDMA_PERIPHERAL_INC(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">PeriphInc</a>)       |</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                      DMA_TO_BDMA_MEMORY_INC(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">MemInc</a>)              |</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                      DMA_TO_BDMA_PDATA_SIZE(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">PeriphDataAlignment</a>) |</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                      DMA_TO_BDMA_MDATA_SIZE(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a>)    |</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                      DMA_TO_BDMA_MODE(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a>)                      |</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>                      DMA_TO_BDMA_PRIORITY(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">Priority</a>);</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <span class="comment">/* Write to DMA Channel CR register */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR = registerValue;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <span class="comment">/* calculation of the channel index */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> = (((uint32_t)((uint32_t*)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) - (uint32_t)<a class="code hl_define" href="group___peripheral__declaration.html#ga79969ec1969abe7384c464bf14669e64">BDMA_Channel0</a>) / ((uint32_t)<a class="code hl_define" href="group___peripheral__declaration.html#ga9cf6fe178116c32bd0792b08d1f73d4a">BDMA_Channel1</a> - (uint32_t)<a class="code hl_define" href="group___peripheral__declaration.html#ga79969ec1969abe7384c464bf14669e64">BDMA_Channel0</a>)) &lt;&lt; 2U;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <span class="comment">/* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <span class="comment">/* Clear all interrupt flags */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    regs_bdma-&gt;IFCR = ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a491fb1718d1810abfc51d224d9eb85">BDMA_IFCR_CGIF0</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU));</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  }</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  {</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga5aaaad3b88a77147d1e3daa3a3ad9e60">HAL_DMA_ERROR_PARAM</a>;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>     = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742">HAL_DMA_STATE_ERROR</a>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  }</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga5ade88acc52a9bdd249b13aa278b3df4">IS_DMA_DMAMUX_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* No DMAMUX available for BDMA1 */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  {</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    <span class="comment">/* Initialize parameters for DMAMUX channel :</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">    */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    DMA_CalcDMAMUXChannelBaseAndMask(hdma);</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>    <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a> == <a class="code hl_define" href="group___d_m_a___data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</a>)</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    {</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>      <span class="comment">/* if memory to memory force the request to 0*/</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a> = <a class="code hl_define" href="group___d_m_a___request__selection.html#ga83ec6137a0f228f2bdf392e0c583fff1">DMA_REQUEST_MEM2MEM</a>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>    }</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <span class="comment">/* Set peripheral request  to DMAMUX channel */</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">DMAmuxChannel</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a> = (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a>);</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    <span class="comment">/* Clear the DMAMUX synchro overrun flag */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">DMAmuxChannelStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">DMAmuxChannelStatusMask</a>;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    <span class="comment">/* Initialize parameters for DMAMUX request generator :</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">    */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a> &gt;= <a class="code hl_define" href="group___d_m_a___request__selection.html#gac360891b7aab34d72233a3f417d0d7ce">DMA_REQUEST_GENERATOR0</a>) &amp;&amp; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a> &lt;= <a class="code hl_define" href="group___d_m_a___request__selection.html#gaee263a6336a0571038e30ade8fb40a94">DMA_REQUEST_GENERATOR7</a>))</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    {</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>      <span class="comment">/* Initialize parameters for DMAMUX request generator :</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>      <span class="comment">/* Reset the DMAMUX request generator register */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">RGCR</a> = 0U;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>      <span class="comment">/* Clear the DMAMUX request generator overrun flag */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">RGCFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    }</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    {</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a> = 0U;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a> = 0U;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a> = 0U;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    }</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  }</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="comment">/* Initialize the error code */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <span class="comment">/* Initialize the DMA state */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>}</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>{</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  DMA_Base_Registers *regs_dma;</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  BDMA_Base_Registers *regs_bdma;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <span class="comment">/* Check the DMA peripheral handle */</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="keywordflow">if</span>(hdma == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  {</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  }</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="comment">/* Disable the selected DMA Streamx */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <a class="code hl_define" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  {</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    <span class="comment">/* Reset DMA Streamx control register */</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR   = 0U;</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="comment">/* Reset DMA Streamx number of data to transfer register */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;NDTR = 0U;</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    <span class="comment">/* Reset DMA Streamx peripheral address register */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;PAR  = 0U;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    <span class="comment">/* Reset DMA Streamx memory 0 address register */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;M0AR = 0U;</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="comment">/* Reset DMA Streamx memory 1 address register */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;M1AR = 0U;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="comment">/* Reset DMA Streamx FIFO control register */</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;FCR  = (uint32_t)0x00000021U;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    <span class="comment">/* Get DMA steam Base Address */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <span class="comment">/* Clear all interrupt flags at correct offset within the register */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    regs_dma-&gt;IFCR = 0x3FUL &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  }</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga6a47a1079b62bdc4e5dae1a8fa44574c">IS_BDMA_CHANNEL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* BDMA instance(s) */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  {</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <span class="comment">/* Reset DMA Channel control register */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR  = 0U;</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="comment">/* Reset DMA Channel Number of Data to Transfer register */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CNDTR = 0U;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>    <span class="comment">/* Reset DMA Channel peripheral address register */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CPAR  = 0U;</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>    <span class="comment">/* Reset DMA Channel memory 0 address register */</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>    ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CM0AR = 0U;</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>    <span class="comment">/* Reset DMA Channel memory 1 address register */</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>    ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CM1AR = 0U;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    <span class="comment">/* Get DMA steam Base Address */</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    <span class="comment">/* Clear all interrupt flags at correct offset within the register */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>    regs_bdma-&gt;IFCR = ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a491fb1718d1810abfc51d224d9eb85">BDMA_IFCR_CGIF0</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU));</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  }</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  {</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  }</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#if defined (BDMA1) </span><span class="comment">/* No DMAMUX available for BDMA1 available on  STM32H7Ax/Bx devices only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga5ade88acc52a9bdd249b13aa278b3df4">IS_DMA_DMAMUX_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* No DMAMUX available for BDMA1 */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>#endif <span class="comment">/* BDMA1 */</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  {</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <span class="comment">/* Initialize parameters for DMAMUX channel :</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    DMA_CalcDMAMUXChannelBaseAndMask(hdma);</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">DMAmuxChannel</a> != 0U)</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    {</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>      <span class="comment">/* Resett he DMAMUX channel that corresponds to the DMA stream */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">DMAmuxChannel</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a> = 0U;</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>      <span class="comment">/* Clear the DMAMUX synchro overrun flag */</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">DMAmuxChannelStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">DMAmuxChannelStatusMask</a>;</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    }</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a> &gt;= <a class="code hl_define" href="group___d_m_a___request__selection.html#gac360891b7aab34d72233a3f417d0d7ce">DMA_REQUEST_GENERATOR0</a>) &amp;&amp; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a> &lt;= <a class="code hl_define" href="group___d_m_a___request__selection.html#gaee263a6336a0571038e30ade8fb40a94">DMA_REQUEST_GENERATOR7</a>))</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>    {</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>      <span class="comment">/* Initialize parameters for DMAMUX request generator :</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>      <span class="comment">/* Reset the DMAMUX request generator register */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">RGCR</a> = 0U;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>      <span class="comment">/* Clear the DMAMUX request generator overrun flag */</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">RGCFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a>;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    }</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a> = 0U;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a> = 0U;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a> = 0U;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  }</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="comment">/* Clean callbacks */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a>       = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a>   = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a>     = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a>      = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a>      = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <span class="comment">/* Initialize the error code */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>;</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <span class="comment">/* Initialize the DMA state */</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a>;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  <span class="comment">/* Release Lock */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>}</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga96fbd9c285135f558fd9283a57406330">HAL_DMA_Start</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>{</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(DataLength));</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <span class="comment">/* Check the DMA peripheral handle */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="keywordflow">if</span>(hdma == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  {</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  }</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="comment">/* Process locked */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a>(hdma);</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  {</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <span class="comment">/* Change DMA peripheral state */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>;</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    <span class="comment">/* Initialize the error code */</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    <span class="comment">/* Disable the peripheral */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    <a class="code hl_define" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span> </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <span class="comment">/* Configure the source, destination address and the data length */</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <span class="comment">/* Enable the Peripheral */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    <a class="code hl_define" href="group___d_m_a___exported___macros.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a>(hdma);</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  }</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  {</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    <span class="comment">/* Process unlocked */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <span class="comment">/* Set the error code to busy */</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga2fdb3d3f17fe028f4b4f16c89f008a76">HAL_DMA_ERROR_BUSY</a>;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>    status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  }</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>}</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga7eddc0931ac8a3d77b23d6d5e68407c7">HAL_DMA_Start_IT</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>{</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___private___macros.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(DataLength));</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  <span class="comment">/* Check the DMA peripheral handle */</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="keywordflow">if</span>(hdma == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  {</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  }</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="comment">/* Process locked */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a>(hdma);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  {</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <span class="comment">/* Change DMA peripheral state */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    <span class="comment">/* Initialize the error code */</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    <span class="comment">/* Disable the peripheral */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    <a class="code hl_define" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <span class="comment">/* Configure the source, destination address and the data length */</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    {</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>      <span class="comment">/* Enable Common interrupts*/</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR, (<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>), (<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a>));</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>      <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>      {</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>        <span class="comment">/* Enable Half Transfer IT if corresponding Callback is set */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>        ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR  |= <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>;</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>      }</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    }</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="keywordflow">else</span> <span class="comment">/* BDMA channel */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    {</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>      <span class="comment">/* Enable Common interrupts */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2f37526514f1bcdf92475260f06c4159">BDMA_CCR_TCIE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga903d3c2250a0f84af9a6b0497caf5a57">BDMA_CCR_HTIE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf81d00a5b8d3633f47b41cd27c3e3702">BDMA_CCR_TEIE</a>), (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2f37526514f1bcdf92475260f06c4159">BDMA_CCR_TCIE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf81d00a5b8d3633f47b41cd27c3e3702">BDMA_CCR_TEIE</a>));</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>      <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>      {</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>        <span class="comment">/*Enable Half Transfer IT if corresponding Callback is set */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>        ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR  |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga903d3c2250a0f84af9a6b0497caf5a57">BDMA_CCR_HTIE</a>;</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>      }</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    }</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga5ade88acc52a9bdd249b13aa278b3df4">IS_DMA_DMAMUX_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* No DMAMUX available for BDMA1 */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    {</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>      <span class="comment">/* Check if DMAMUX Synchronization is enabled */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>      <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">DMAmuxChannel</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeedb99c6edfa679f95441003a4fa184d">DMAMUX_CxCR_SE</a>) != 0U)</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>      {</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>        <span class="comment">/* Enable DMAMUX sync overrun IT*/</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">DMAmuxChannel</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15775843ac0ed584bf9a1cfffd8f38b8">DMAMUX_CxCR_SOIE</a>;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>      }</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>      <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a> != 0U)</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>      {</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>        <span class="comment">/* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>        <span class="comment">/* enable the request gen overrun IT */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">RGCR</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6fde828ebf2591bf66b85b962d55f7c1">DMAMUX_RGxCR_OIE</a>;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>      }</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>    }</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <span class="comment">/* Enable the Peripheral */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>    <a class="code hl_define" href="group___d_m_a___exported___macros.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a>(hdma);</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  }</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  {</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    <span class="comment">/* Process unlocked */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>    <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <span class="comment">/* Set the error code to busy */</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga2fdb3d3f17fe028f4b4f16c89f008a76">HAL_DMA_ERROR_BUSY</a>;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  }</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>}</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>{</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="comment">/* calculate DMA base and stream number */</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  DMA_Base_Registers *regs_dma;</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  BDMA_Base_Registers *regs_bdma;</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *enableRegister;</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  uint32_t tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> <span class="comment">/* Check the DMA peripheral handle */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <span class="keywordflow">if</span>(hdma == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  {</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  }</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  <span class="comment">/* Check the DMA peripheral state */</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> != <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>)</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  {</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a>;</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  }</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  {</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>    <span class="comment">/* Disable all the transfer interrupts */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>    {</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>       <span class="comment">/* Disable DMA All Interrupts  */</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>      ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>);</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>      ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;FCR &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>);</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>      enableRegister = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR));</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>    }</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <span class="keywordflow">else</span> <span class="comment">/* BDMA channel */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    {</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>      <span class="comment">/* Disable DMA All Interrupts */</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>      ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR  &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2f37526514f1bcdf92475260f06c4159">BDMA_CCR_TCIE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga903d3c2250a0f84af9a6b0497caf5a57">BDMA_CCR_HTIE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf81d00a5b8d3633f47b41cd27c3e3702">BDMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>      enableRegister = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR));</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>    }</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga5ade88acc52a9bdd249b13aa278b3df4">IS_DMA_DMAMUX_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* No DMAMUX available for BDMA1 */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    {</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>      <span class="comment">/* disable the DMAMUX sync overrun IT */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">DMAmuxChannel</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a> &amp;= ~DMAMUX_CxCR_SOIE;</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    }</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <span class="comment">/* Disable the stream */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <a class="code hl_define" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>    <span class="comment">/* Check if the DMA Stream is effectively disabled */</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    <span class="keywordflow">while</span>(((*enableRegister) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != 0U)</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    {</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>      <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>      <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; HAL_TIMEOUT_DMA_ABORT)</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      {</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a>;</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>        <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>        <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>        <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742">HAL_DMA_STATE_ERROR</a>;</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>      }</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    }</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    <span class="comment">/* Clear all interrupt flags at correct offset within the register */</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>    {</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>      regs_dma = (DMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>      regs_dma-&gt;IFCR = 0x3FUL &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>    }</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>    <span class="keywordflow">else</span> <span class="comment">/* BDMA channel */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>    {</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>      regs_bdma = (BDMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>      regs_bdma-&gt;IFCR = ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a491fb1718d1810abfc51d224d9eb85">BDMA_IFCR_CGIF0</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU));</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>    }</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga5ade88acc52a9bdd249b13aa278b3df4">IS_DMA_DMAMUX_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* No DMAMUX available for BDMA1 */</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>    {</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>      <span class="comment">/* Clear the DMAMUX synchro overrun flag */</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">DMAmuxChannelStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">DMAmuxChannelStatusMask</a>;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>      <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a> != 0U)</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>      {</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>        <span class="comment">/* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>        <span class="comment">/* disable the request gen overrun IT */</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">RGCR</a> &amp;= ~DMAMUX_RGxCR_OIE;</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>        <span class="comment">/* Clear the DMAMUX request generator overrun flag */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">RGCFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a>;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>      }</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>    }</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  }</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>}</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga6677d7e614747341a58ffd7a048fd390">HAL_DMA_Abort_IT</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>{</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  BDMA_Base_Registers *regs_bdma;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  <span class="comment">/* Check the DMA peripheral handle */</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <span class="keywordflow">if</span>(hdma == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  {</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  }</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> != <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>)</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  {</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a>;</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  }</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  {</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>    {</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>      <span class="comment">/* Set Abort State  */</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a>;</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>      <span class="comment">/* Disable the stream */</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>      <a class="code hl_define" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>    }</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>    <span class="keywordflow">else</span> <span class="comment">/* BDMA channel */</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>    {</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>      <span class="comment">/* Disable DMA All Interrupts  */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>      ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR  &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2f37526514f1bcdf92475260f06c4159">BDMA_CCR_TCIE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga903d3c2250a0f84af9a6b0497caf5a57">BDMA_CCR_HTIE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf81d00a5b8d3633f47b41cd27c3e3702">BDMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>      <span class="comment">/* Disable the channel */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>      <a class="code hl_define" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>      <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga5ade88acc52a9bdd249b13aa278b3df4">IS_DMA_DMAMUX_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* No DMAMUX available for BDMA1 */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>      {</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>        <span class="comment">/* disable the DMAMUX sync overrun IT */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">DMAmuxChannel</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a> &amp;= ~DMAMUX_CxCR_SOIE;</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>        <span class="comment">/* Clear all flags */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>        regs_bdma = (BDMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>        regs_bdma-&gt;IFCR = ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a491fb1718d1810abfc51d224d9eb85">BDMA_IFCR_CGIF0</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU));</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>        <span class="comment">/* Clear the DMAMUX synchro overrun flag */</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">DMAmuxChannelStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">DMAmuxChannelStatusMask</a>;</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>        <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a> != 0U)</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>        {</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>          <span class="comment">/* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>          <span class="comment">/* disable the request gen overrun IT */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">RGCR</a> &amp;= ~DMAMUX_RGxCR_OIE;</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>          <span class="comment">/* Clear the DMAMUX request generator overrun flag */</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">RGCFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a>;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>        }</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>      }</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span> </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>      <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>      <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>      <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>      <span class="comment">/* Call User Abort callback */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>      <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>      {</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a>(hdma);</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>      }</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>    }</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  }</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>}</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga976a30472df973e3ad983f21289c9b5d">HAL_DMA_PollForTransfer</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, <a class="code hl_enumeration" href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a> CompleteLevel, uint32_t Timeout)</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>{</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  uint32_t cpltlevel_mask;</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  uint32_t tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="comment">/* IT status register */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *isr_reg;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <span class="comment">/* IT clear flag register */</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *ifcr_reg;</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="comment">/* Check the DMA peripheral handle */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <span class="keywordflow">if</span>(hdma == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>  {</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  }</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a> != hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  {</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>    <span class="comment">/* No transfer ongoing */</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a>;</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>    <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  }</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  {</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>    <span class="comment">/* Polling mode not supported in circular mode and double buffering mode */</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    <span class="keywordflow">if</span> ((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>) != 0U)</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    {</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a>;</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    }</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>    <span class="comment">/* Get the level transfer complete flag */</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    <span class="keywordflow">if</span>(CompleteLevel == <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a>)</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>    {</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>      <span class="comment">/* Transfer Complete flag */</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>      cpltlevel_mask = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    }</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    {</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>      <span class="comment">/* Half Transfer Complete flag */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>      cpltlevel_mask = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    }</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    isr_reg  = &amp;(((DMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>)-&gt;ISR);</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    ifcr_reg = &amp;(((DMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>)-&gt;IFCR);</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  }</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <span class="keywordflow">else</span> <span class="comment">/* BDMA channel */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  {</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    <span class="comment">/* Polling mode not supported in circular mode */</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    <span class="keywordflow">if</span> ((((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa4a1e79d5dff98b5dca5ebf913daa32">BDMA_CCR_CIRC</a>) != 0U)</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    {</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a>;</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>    }</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span> </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <span class="comment">/* Get the level transfer complete flag */</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    <span class="keywordflow">if</span>(CompleteLevel == <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a>)</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>    {</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>      <span class="comment">/* Transfer Complete flag */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>      cpltlevel_mask = <a class="code hl_define" href="group___b_d_m_a__flag__definitions.html#ga40a5ccc7369c50ee1cfdeca3ffc24dd9">BDMA_FLAG_TC0</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    }</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>    {</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>      <span class="comment">/* Half Transfer Complete flag */</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>      cpltlevel_mask = <a class="code hl_define" href="group___b_d_m_a__flag__definitions.html#ga7f2ed736da1d092b6c8a63d7425dfa85">BDMA_FLAG_HT0</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>    }</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>    isr_reg  = &amp;(((BDMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>)-&gt;ISR);</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>    ifcr_reg = &amp;(((BDMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>)-&gt;IFCR);</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  }</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  <span class="keywordflow">while</span>(((*isr_reg) &amp; cpltlevel_mask) == 0U)</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>  {</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>    {</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>      <span class="keywordflow">if</span>(((*isr_reg) &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U)</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>      {</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a>;</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>        <span class="comment">/* Clear the FIFO error flag */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>        (*ifcr_reg) = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>      }</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>      <span class="keywordflow">if</span>(((*isr_reg) &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U)</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>      {</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a>;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>        <span class="comment">/* Clear the Direct Mode error flag */</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>        (*ifcr_reg) = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>      }</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>      <span class="keywordflow">if</span>(((*isr_reg) &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U)</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>      {</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>;</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>        <span class="comment">/* Clear the transfer error flag */</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>        (*ifcr_reg) = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>        <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>        <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>        <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>      }</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    }</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>    <span class="keywordflow">else</span> <span class="comment">/* BDMA channel */</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>    {</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>      <span class="keywordflow">if</span>(((*isr_reg) &amp; (<a class="code hl_define" href="group___b_d_m_a__flag__definitions.html#ga33d1435a80c7e6f7bb7d4e26f126b09c">BDMA_FLAG_TE0</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U)</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>      {</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>        <span class="comment">/* When a DMA transfer error occurs */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>        <span class="comment">/* A hardware clear of its EN bits is performed */</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>        <span class="comment">/* Clear all flags */</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>        (*isr_reg) = ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e1cca96f3a10bfed45e2f705d25b87c">BDMA_ISR_GIF0</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU));</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>;</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>        <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>        <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>        <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>      }</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>    }</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>    <span class="comment">/* Check for the Timeout (Not applicable in circular mode)*/</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>    <span class="keywordflow">if</span>(Timeout != <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>    {</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>      <span class="keywordflow">if</span>(((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; Timeout)||(Timeout == 0U))</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>      {</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a>;</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span> </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>        <span class="comment">/* if timeout then abort the current transfer */</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>        <span class="comment">/* No need to check return value: as in this case we will return HAL_ERROR with HAL_DMA_ERROR_TIMEOUT error code  */</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>        (void) <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</a>(hdma);</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>          <span class="comment">/*</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">            Note that the Abort function will</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">              - Clear the transfer error flags</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">              - Unlock</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">              - Set the State</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">          */</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span> </div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>      }</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>    }</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span> </div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga5ade88acc52a9bdd249b13aa278b3df4">IS_DMA_DMAMUX_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* No DMAMUX available for BDMA1 */</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>    {</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>      <span class="comment">/* Check for DMAMUX Request generator (if used) overrun status */</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>      <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a> != 0U)</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>      {</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>        <span class="comment">/* if using DMAMUX request generator Check for DMAMUX request generator overrun */</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>        <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#acd15854a6b0590daecbc44dd3e4e0bff">RGSR</a> &amp; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a>) != 0U)</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>        {</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>          <span class="comment">/* Clear the DMAMUX request generator overrun flag */</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">RGCFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a>;</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span> </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>          <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga3326e19157867d2fbee258b8327de03a">HAL_DMA_ERROR_REQGEN</a>;</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>        }</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>      }</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>      <span class="comment">/* Check for DMAMUX Synchronization overrun */</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>      <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">DMAmuxChannelStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a> &amp; hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">DMAmuxChannelStatusMask</a>) != 0U)</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>      {</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>        <span class="comment">/* Clear the DMAMUX synchro overrun flag */</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">DMAmuxChannelStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">DMAmuxChannelStatusMask</a>;</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span> </div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga14727cd304e8d655835ffa1ea1c94adb">HAL_DMA_ERROR_SYNC</a>;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>      }</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>    }</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  }</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  <span class="comment">/* Get the level transfer complete flag */</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  <span class="keywordflow">if</span>(CompleteLevel == <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a>)</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  {</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>    <span class="comment">/* Clear the half transfer and transfer complete flags */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>    {</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>      (*ifcr_reg) = (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a> | <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>    }</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>    <span class="keywordflow">else</span> <span class="comment">/* BDMA channel */</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>    {</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>      (*ifcr_reg) = (<a class="code hl_define" href="group___b_d_m_a__flag__definitions.html#ga40a5ccc7369c50ee1cfdeca3ffc24dd9">BDMA_FLAG_TC0</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU));</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>    }</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span> </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  }</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <span class="keywordflow">else</span> <span class="comment">/*CompleteLevel = HAL_DMA_HALF_TRANSFER*/</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  {</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>    <span class="comment">/* Clear the half transfer and transfer complete flags */</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>    {</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>      (*ifcr_reg) = (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>    }</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>    <span class="keywordflow">else</span> <span class="comment">/* BDMA channel */</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>    {</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>      (*ifcr_reg) = (<a class="code hl_define" href="group___b_d_m_a__flag__definitions.html#ga7f2ed736da1d092b6c8a63d7425dfa85">BDMA_FLAG_HT0</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU));</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>    }</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  }</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>}</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga8c8564d06f6d39b702af1c5cbb7dd54a">HAL_DMA_IRQHandler</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>{</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  uint32_t tmpisr_dma, tmpisr_bdma;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  uint32_t ccr_reg;</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t count = 0U;</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  uint32_t timeout = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 9600U;</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  <span class="comment">/* calculate DMA base and stream number */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  tmpisr_dma  = regs_dma-&gt;ISR;</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  tmpisr_bdma = regs_bdma-&gt;ISR;</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U)  <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  {</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    <span class="comment">/* Transfer Error Interrupt management ***************************************/</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>    <span class="keywordflow">if</span> ((tmpisr_dma &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U)</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>    {</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>      <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a___exported___macros.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a>) != 0U)</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>      {</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>        <span class="comment">/* Disable the transfer error interrupt */</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>        ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a>);</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span> </div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>        <span class="comment">/* Clear the transfer error flag */</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>        regs_dma-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>;</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>      }</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>    }</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>    <span class="comment">/* FIFO Error Interrupt management ******************************************/</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>    <span class="keywordflow">if</span> ((tmpisr_dma &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U)</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>    {</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>      <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a___exported___macros.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>) != 0U)</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>      {</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>        <span class="comment">/* Clear the FIFO error flag */</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>        regs_dma-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a>;</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>      }</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>    }</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>    <span class="comment">/* Direct Mode Error Interrupt management ***********************************/</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>    <span class="keywordflow">if</span> ((tmpisr_dma &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U)</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>    {</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>      <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a___exported___macros.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a>) != 0U)</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>      {</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>        <span class="comment">/* Clear the direct mode error flag */</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>        regs_dma-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>        <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> |= <a class="code hl_define" href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a>;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>      }</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>    }</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>    <span class="comment">/* Half Transfer Complete Interrupt management ******************************/</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>    <span class="keywordflow">if</span> ((tmpisr_dma &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U)</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>    {</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>      <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a___exported___macros.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>) != 0U)</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>      {</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>        <span class="comment">/* Clear the half transfer complete flag */</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>        regs_dma-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>        <span class="comment">/* Multi_Buffering mode enabled */</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>        <span class="keywordflow">if</span>(((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR) &amp; (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>)) != 0U)</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>        {</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>          <span class="comment">/* Current memory buffer used is Memory 0 */</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>          <span class="keywordflow">if</span>((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) == 0U)</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>          {</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>            <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>            {</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>              <span class="comment">/* Half transfer callback */</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>              hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>            }</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>          }</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>          <span class="comment">/* Current memory buffer used is Memory 1 */</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>          {</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>            <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>            {</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>              <span class="comment">/* Half transfer callback */</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>              hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>            }</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>          }</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>        }</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>        {</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>          <span class="comment">/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>          <span class="keywordflow">if</span>((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>) == 0U)</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>          {</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>            <span class="comment">/* Disable the half transfer interrupt */</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>            ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>);</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>          }</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>          {</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>            <span class="comment">/* Half transfer callback */</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>          }</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>        }</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>      }</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>    }</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>    <span class="comment">/* Transfer Complete Interrupt management ***********************************/</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>    <span class="keywordflow">if</span> ((tmpisr_dma &amp; (<a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U)</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>    {</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>      <span class="keywordflow">if</span>(<a class="code hl_define" href="group___d_m_a___exported___macros.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>) != 0U)</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>      {</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>        <span class="comment">/* Clear the transfer complete flag */</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>        regs_dma-&gt;IFCR = <a class="code hl_define" href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>        <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>        {</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>          <span class="comment">/* Disable all the transfer interrupts */</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>          ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a>);</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>          ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;FCR &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>);</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>          <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) || (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>))</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>          {</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>            ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>);</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>          }</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span> </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>          <span class="comment">/* Clear all interrupt flags at correct offset within the register */</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>          regs_dma-&gt;IFCR = 0x3FUL &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span> </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>          <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>          <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>          <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span> </div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>          {</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a>(hdma);</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>          }</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>          <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>        }</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>        <span class="keywordflow">if</span>(((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR) &amp; (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>)) != 0U)</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>        {</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>          <span class="comment">/* Current memory buffer used is Memory 0 */</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>          <span class="keywordflow">if</span>((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) == 0U)</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>          {</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>            <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>            {</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>              <span class="comment">/* Transfer complete Callback for memory1 */</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>              hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a>(hdma);</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>            }</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>          }</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>          <span class="comment">/* Current memory buffer used is Memory 1 */</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>          {</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>            <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>            {</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>              <span class="comment">/* Transfer complete Callback for memory0 */</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>              hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>            }</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>          }</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>        }</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>        <span class="comment">/* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>        {</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>          <span class="keywordflow">if</span>((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>) == 0U)</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>          {</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>            <span class="comment">/* Disable the transfer complete interrupt */</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>            ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR  &amp;= ~(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>);</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>            <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>            <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span> </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>            <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>          }</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>          {</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>            <span class="comment">/* Transfer complete callback */</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>          }</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>        }</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>      }</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>    }</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span> </div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>    <span class="comment">/* manage error case */</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>    <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> != <a class="code hl_define" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a>)</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>    {</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>      <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> &amp; <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>) != 0U)</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>      {</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a>;</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span> </div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>        <span class="comment">/* Disable the stream */</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>        <a class="code hl_define" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a>(hdma);</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>        <span class="keywordflow">do</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>        {</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>          <span class="keywordflow">if</span> (++count &gt; timeout)</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>          {</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>          }</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>        }</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>        <span class="keywordflow">while</span>((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != 0U);</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>        <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>        <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span> </div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>        <span class="keywordflow">if</span>((((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != 0U)</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>        {</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>          <span class="comment">/* Change the DMA state to error if DMA disable fails */</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742">HAL_DMA_STATE_ERROR</a>;</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>        }</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>        {</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>          <span class="comment">/* Change the DMA state to Ready if DMA disable success */</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>        }</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>      }</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>      <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>      {</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>        <span class="comment">/* Transfer error callback */</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a>(hdma);</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>      }</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>    }</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>  }</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga6a47a1079b62bdc4e5dae1a8fa44574c">IS_BDMA_CHANNEL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U)  <span class="comment">/* BDMA instance(s) */</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>  {</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>    ccr_reg = (((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a>   *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CCR);</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>    <span class="comment">/* Half Transfer Complete Interrupt management ******************************/</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>    <span class="keywordflow">if</span> (((tmpisr_bdma &amp; (<a class="code hl_define" href="group___b_d_m_a__flag__definitions.html#ga7f2ed736da1d092b6c8a63d7425dfa85">BDMA_FLAG_HT0</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U) &amp;&amp; ((ccr_reg &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga903d3c2250a0f84af9a6b0497caf5a57">BDMA_CCR_HTIE</a>) != 0U))</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>    {</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>      <span class="comment">/* Clear the half transfer complete flag */</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>      regs_bdma-&gt;IFCR = (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga659ca60eeacdba32482186d6e71c8c23">BDMA_ISR_HTIF0</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU));</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span> </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>      <span class="comment">/* Disable the transfer complete interrupt if the DMA mode is Double Buffering */</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>      <span class="keywordflow">if</span>((ccr_reg &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa369159ec43ce4ec2d4daf16e07af6c2">BDMA_CCR_DBM</a>) != 0U)</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>      {</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>        <span class="comment">/* Current memory buffer used is Memory 0 */</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>        <span class="keywordflow">if</span>((ccr_reg &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbd1e3e318cf30826b865c8b5beccfe5">BDMA_CCR_CT</a>) == 0U)</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>        {</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>          {</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>            <span class="comment">/* Half transfer Callback for Memory 1 */</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>          }</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>        }</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>        <span class="comment">/* Current memory buffer used is Memory 1 */</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>        {</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>          {</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>            <span class="comment">/* Half transfer Callback for Memory 0 */</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>          }</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>        }</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>      }</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>      {</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>        <span class="keywordflow">if</span>((ccr_reg &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa4a1e79d5dff98b5dca5ebf913daa32">BDMA_CCR_CIRC</a>) == 0U)</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>        {</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>          <span class="comment">/* Disable the half transfer interrupt */</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>          <a class="code hl_define" href="group___d_m_a___exported___macros.html#ga2867eab09398df2daac55c3f327654da">__HAL_DMA_DISABLE_IT</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a>);</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>        }</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span> </div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>        <span class="comment">/* DMA peripheral state is not updated in Half Transfer */</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>        <span class="comment">/* but in Transfer Complete case */</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>       <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>        {</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>          <span class="comment">/* Half transfer callback */</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>        }</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>      }</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>    }</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>    <span class="comment">/* Transfer Complete Interrupt management ***********************************/</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (((tmpisr_bdma &amp; (<a class="code hl_define" href="group___b_d_m_a__flag__definitions.html#ga40a5ccc7369c50ee1cfdeca3ffc24dd9">BDMA_FLAG_TC0</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U) &amp;&amp; ((ccr_reg &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2f37526514f1bcdf92475260f06c4159">BDMA_CCR_TCIE</a>) != 0U))</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>    {</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>      <span class="comment">/* Clear the transfer complete flag */</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>      regs_bdma-&gt;IFCR = (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga48578a30f5e8c3abf4a864ac00a25b32">BDMA_ISR_TCIF0</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span> </div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>      <span class="comment">/* Disable the transfer complete interrupt if the DMA mode is Double Buffering */</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>      <span class="keywordflow">if</span>((ccr_reg &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa369159ec43ce4ec2d4daf16e07af6c2">BDMA_CCR_DBM</a>) != 0U)</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>      {</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>        <span class="comment">/* Current memory buffer used is Memory 0 */</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>        <span class="keywordflow">if</span>((ccr_reg &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbd1e3e318cf30826b865c8b5beccfe5">BDMA_CCR_CT</a>) == 0U)</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>        {</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>          {</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>            <span class="comment">/* Transfer complete Callback for Memory 1 */</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a>(hdma);</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>          }</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>        }</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>        <span class="comment">/* Current memory buffer used is Memory 1 */</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>        {</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>          <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>          {</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>            <span class="comment">/* Transfer complete Callback for Memory 0 */</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>            hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>          }</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>        }</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>      }</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>      {</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>        <span class="keywordflow">if</span>((ccr_reg &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa4a1e79d5dff98b5dca5ebf913daa32">BDMA_CCR_CIRC</a>) == 0U)</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>        {</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>          <span class="comment">/* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>          <a class="code hl_define" href="group___d_m_a___exported___macros.html#ga2867eab09398df2daac55c3f327654da">__HAL_DMA_DISABLE_IT</a>(hdma, <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a>);</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span> </div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>          <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>          <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span> </div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>          <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>        }</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span> </div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>        <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>        {</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>          <span class="comment">/* Transfer complete callback */</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>          hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a>(hdma);</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>        }</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>      }</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>    }</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>    <span class="comment">/* Transfer Error Interrupt management **************************************/</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (((tmpisr_bdma &amp; (<a class="code hl_define" href="group___b_d_m_a__flag__definitions.html#ga33d1435a80c7e6f7bb7d4e26f126b09c">BDMA_FLAG_TE0</a> &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU))) != 0U) &amp;&amp; ((ccr_reg &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf81d00a5b8d3633f47b41cd27c3e3702">BDMA_CCR_TEIE</a>) != 0U))</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>    {</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>      <span class="comment">/* When a DMA transfer error occurs */</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>      <span class="comment">/* A hardware clear of its EN bits is performed */</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>      <span class="comment">/* Disable ALL DMA IT */</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>      <a class="code hl_define" href="group___d_m_a___exported___macros.html#ga2867eab09398df2daac55c3f327654da">__HAL_DMA_DISABLE_IT</a>(hdma, (<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a> | <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a>));</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>      <span class="comment">/* Clear all flags */</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>      regs_bdma-&gt;IFCR = (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e1cca96f3a10bfed45e2f705d25b87c">BDMA_ISR_GIF0</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span> </div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>      <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a> = <a class="code hl_define" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a>;</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span> </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>      <span class="comment">/* Process Unlocked */</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>      <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>      <span class="comment">/* Change the DMA state */</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a> = <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>;</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span> </div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>      <span class="keywordflow">if</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> != <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>      {</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>        <span class="comment">/* Transfer error callback */</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>        hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a>(hdma);</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>      }</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>    }</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>    {</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>      <span class="comment">/* Nothing To Do */</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>    }</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>  }</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>  {</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>    <span class="comment">/* Nothing To Do */</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  }</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>}</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span> </div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#gaabec77de08a59c94f2c6265ce7ae8261">HAL_DMA_RegisterCallback</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, <a class="code hl_enumeration" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID, <span class="keywordtype">void</span> (* pCallback)(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *_hdma))</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>{</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span> </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span> </div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>  <span class="comment">/* Check the DMA peripheral handle */</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>  <span class="keywordflow">if</span>(hdma == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  {</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>  }</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span> </div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>  <span class="comment">/* Process locked */</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a>(hdma);</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span> </div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  {</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>    <span class="keywordflow">switch</span> (CallbackID)</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>    {</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a>:</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> = pCallback;</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span> </div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a>:</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> = pCallback;</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span> </div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a>:</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> = pCallback;</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span> </div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a>:</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> = pCallback;</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a>:</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> = pCallback;</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span> </div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a>:</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> = pCallback;</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span> </div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>    }</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>  }</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>  {</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>    status =  <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>  }</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span> </div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  <span class="comment">/* Release Lock */</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>}</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span> </div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group2.html#ga87842d3780f0e54c7fb29a003e6b5ac4">HAL_DMA_UnRegisterCallback</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, <a class="code hl_enumeration" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a> CallbackID)</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>{</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span> </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>  <span class="comment">/* Check the DMA peripheral handle */</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>  <span class="keywordflow">if</span>(hdma == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  {</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>  }</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  <span class="comment">/* Process locked */</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a>(hdma);</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span> </div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  <span class="keywordflow">if</span>(<a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a> == hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>)</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>  {</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>    <span class="keywordflow">switch</span> (CallbackID)</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>    {</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a>:</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span> </div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a>:</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a>:</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a>:</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a>:</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span> </div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>    <span class="keywordflow">case</span>  <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a>:</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span> </div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>    <span class="keywordflow">case</span>   <a class="code hl_enumvalue" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a>:</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">XferCpltCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">XferHalfCpltCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">XferM1CpltCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">XferM1HalfCpltCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">XferErrorCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">XferAbortCallback</a> = <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span> </div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>      status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>    }</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>  }</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>  {</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>    status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  }</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  <span class="comment">/* Release Lock */</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a>(hdma);</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span> </div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>}</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><a class="code hl_enumeration" href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a> <a class="code hl_function" href="group___d_m_a___exported___functions___group3.html#gaef09509c41da57dc118c8ffb9533ce3f">HAL_DMA_GetState</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>{</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <span class="keywordflow">return</span> hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>;</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>}</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>uint32_t <a class="code hl_function" href="group___d_m_a___exported___functions___group3.html#gabc0735694a0dd08e352b796d7fa7634f">HAL_DMA_GetError</a>(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>{</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>  <span class="keywordflow">return</span> hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a>;</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>}</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span> </div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="keyword">static</span> <span class="keywordtype">void</span> DMA_SetConfig(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>{</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>  <span class="comment">/* calculate DMA base and stream number */</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span> </div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga5ade88acc52a9bdd249b13aa278b3df4">IS_DMA_DMAMUX_ALL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* No DMAMUX available for BDMA1 */</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>  {</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>    <span class="comment">/* Clear the DMAMUX synchro overrun flag */</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">DMAmuxChannelStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">DMAmuxChannelStatusMask</a>;</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>    <span class="keywordflow">if</span>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a> != 0U)</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>    {</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>      <span class="comment">/* Clear the DMAMUX request generator overrun flag */</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a>-&gt;<a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">RGCFR</a> = hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a>;</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>    }</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>  }</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>  {</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>    <span class="comment">/* Clear all interrupt flags at correct offset within the register */</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>    regs_dma-&gt;IFCR = 0x3FUL &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>    <span class="comment">/* Clear DBM bit */</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CR &amp;= (uint32_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span> </div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>    <span class="comment">/* Configure DMA Stream data length */</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>    ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;NDTR = DataLength;</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span> </div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>    <span class="comment">/* Peripheral to Memory */</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>    <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a>) == <a class="code hl_define" href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a>)</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>    {</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>      <span class="comment">/* Configure DMA Stream destination address */</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>      ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;PAR = DstAddress;</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span> </div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>      <span class="comment">/* Configure DMA Stream source address */</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>      ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;M0AR = SrcAddress;</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>    }</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>    <span class="comment">/* Memory to Peripheral */</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>    {</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>      <span class="comment">/* Configure DMA Stream source address */</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>      ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;PAR = SrcAddress;</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span> </div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>      <span class="comment">/* Configure DMA Stream destination address */</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>      ((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;M0AR = DstAddress;</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>    }</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  }</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga6a47a1079b62bdc4e5dae1a8fa44574c">IS_BDMA_CHANNEL_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* BDMA instance(s) */</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>  {</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>    <span class="comment">/* Clear all flags */</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>    regs_bdma-&gt;IFCR = (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e1cca96f3a10bfed45e2f705d25b87c">BDMA_ISR_GIF0</a>) &lt;&lt; (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> &amp; 0x1FU);</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span> </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>    <span class="comment">/* Configure DMA Channel data length */</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>    ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CNDTR = DataLength;</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>    <span class="comment">/* Peripheral to Memory */</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>    <span class="keywordflow">if</span>((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a>) == <a class="code hl_define" href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a>)</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>    {</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>      <span class="comment">/* Configure DMA Channel destination address */</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>      ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CPAR = DstAddress;</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span> </div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>      <span class="comment">/* Configure DMA Channel source address */</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>      ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CM0AR = SrcAddress;</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>    }</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>    <span class="comment">/* Memory to Peripheral */</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>    {</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>      <span class="comment">/* Configure DMA Channel source address */</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>      ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CPAR = SrcAddress;</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>      <span class="comment">/* Configure DMA Channel destination address */</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>      ((<a class="code hl_struct" href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a> *)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>)-&gt;CM0AR = DstAddress;</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>    }</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>  }</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>  {</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>    <span class="comment">/* Nothing To Do */</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>  }</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>}</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span> </div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="keyword">static</span> uint32_t DMA_CalcBaseAndBitshift(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>{</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U) <span class="comment">/* DMA1 or DMA2 instance */</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>  {</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) &amp; 0xFFU) - 16U) / 24U;</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span> </div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>    <span class="comment">/* lookup table for necessary bitshift of flags within status registers */</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>    <span class="keyword">static</span> <span class="keyword">const</span> uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">StreamIndex</a> = flagBitshiftOffset[stream_number &amp; 0x7U];</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span> </div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>    <span class="keywordflow">if</span> (stream_number &gt; 3U)</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>    {</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>      <span class="comment">/* return pointer to HISR and HIFCR */</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a> = (((uint32_t)((uint32_t*)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) &amp; (uint32_t)(~0x3FFU)) + 4U);</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>    }</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>    {</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>      <span class="comment">/* return pointer to LISR and LIFCR */</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a> = ((uint32_t)((uint32_t*)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) &amp; (uint32_t)(~0x3FFU));</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>    }</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  }</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  <span class="keywordflow">else</span> <span class="comment">/* BDMA instance(s) */</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>  {</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>    <span class="comment">/* return pointer to ISR and IFCR */</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a> = ((uint32_t)((uint32_t*)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) &amp; (uint32_t)(~0xFFU));</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>  }</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span> </div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>  <span class="keywordflow">return</span> hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">StreamBaseAddress</a>;</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>}</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> DMA_CheckFifoParam(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>{</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span> </div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  <span class="comment">/* Memory Data size equal to Byte */</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  <span class="keywordflow">if</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a> == <a class="code hl_define" href="group___d_m_a___memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</a>)</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>  {</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>    <span class="keywordflow">switch</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">FIFOThreshold</a>)</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>    {</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a>:</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a>:</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span> </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>        <span class="keywordflow">if</span> ((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>)</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>        {</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>          status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>        }</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span> </div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a>:</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>        <span class="keywordflow">if</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> == <a class="code hl_define" href="group___d_m_a___memory__burst.html#ga7812aea620b09c4f4281d614d86e6094">DMA_MBURST_INC16</a>)</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>        {</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>          status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>        }</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span> </div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a>:</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span> </div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>    }</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>  }</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>  <span class="comment">/* Memory Data size equal to Half-Word */</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a> == <a class="code hl_define" href="group___d_m_a___memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</a>)</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>  {</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>    <span class="keywordflow">switch</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">FIFOThreshold</a>)</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>    {</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a>:</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a>:</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>        status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a>:</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>        <span class="keywordflow">if</span> ((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>)</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>        {</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>          status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>        }</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span> </div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a>:</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>        <span class="keywordflow">if</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> == <a class="code hl_define" href="group___d_m_a___memory__burst.html#ga7812aea620b09c4f4281d614d86e6094">DMA_MBURST_INC16</a>)</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>        {</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>          status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>        }</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span> </div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>    }</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  }</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span> </div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>  <span class="comment">/* Memory Data size equal to Word */</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>  {</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>    <span class="keywordflow">switch</span> (hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">FIFOThreshold</a>)</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>    {</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a>:</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a>:</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a>:</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>        status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a>:</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>        <span class="keywordflow">if</span> ((hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">MemBurst</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a>)</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>        {</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>          status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>        }</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span> </div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>    }</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>  }</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span> </div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>}</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span> </div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="keyword">static</span> <span class="keywordtype">void</span> DMA_CalcDMAMUXChannelBaseAndMask(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>{</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  uint32_t stream_number;</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>);</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga35c0a112aa9cfe7421a5ccfcb0b202c2">IS_BDMA_CHANNEL_DMAMUX_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U)</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>  {</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>    <span class="comment">/* BDMA Channels are connected to DMAMUX2 channels */</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>    stream_number = (((uint32_t)((uint32_t*)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) &amp; 0xFFU) - 8U) / 20U;</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">DMAmuxChannel</a> = (<a class="code hl_struct" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *)((uint32_t)(((uint32_t)<a class="code hl_define" href="group___peripheral__declaration.html#ga062572d7263740e28596c2ae03932ed6">DMAMUX2_Channel0</a>) + (stream_number * 4U)));</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">DMAmuxChannelStatus</a> = <a class="code hl_define" href="group___peripheral__declaration.html#ga6fa00d1ebb95418df1e5ae20717d208e">DMAMUX2_ChannelStatus</a>;</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">DMAmuxChannelStatusMask</a> = 1UL &lt;&lt; (stream_number &amp; 0x1FU);</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>  }</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>  {</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>    <span class="comment">/* DMA1/DMA2 Streams are connected to DMAMUX1 channels */</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>    stream_number = (((uint32_t)((uint32_t*)hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) &amp; 0xFFU) - 16U) / 24U;</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span> </div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>    <span class="keywordflow">if</span>((stream_baseaddress &lt;= ((uint32_t)<a class="code hl_define" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>) ) &amp;&amp; \</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>       (stream_baseaddress &gt;= ((uint32_t)<a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)))</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>    {</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>      stream_number += 8U;</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>    }</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">DMAmuxChannel</a> = (<a class="code hl_struct" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a> *)((uint32_t)(((uint32_t)<a class="code hl_define" href="group___peripheral__declaration.html#ga7672f776007b4a365bd34f2432142ab4">DMAMUX1_Channel0</a>) + (stream_number * 4U)));</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">DMAmuxChannelStatus</a> = <a class="code hl_define" href="group___peripheral__declaration.html#gaa3bf9725a03595373c83946d3666174a">DMAMUX1_ChannelStatus</a>;</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">DMAmuxChannelStatusMask</a> = 1UL &lt;&lt; (stream_number &amp; 0x1FU);</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>  }</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>}</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span> </div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="keyword">static</span> <span class="keywordtype">void</span> DMA_CalcDMAMUXRequestGenBaseAndMask(<a class="code hl_struct" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma)</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>{</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>  uint32_t request =  hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>.<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">Request</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a>;</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span> </div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>  <span class="keywordflow">if</span>((request &gt;= <a class="code hl_define" href="group___d_m_a___request__selection.html#gac360891b7aab34d72233a3f417d0d7ce">DMA_REQUEST_GENERATOR0</a>) &amp;&amp; (request &lt;= <a class="code hl_define" href="group___d_m_a___request__selection.html#gaee263a6336a0571038e30ade8fb40a94">DMA_REQUEST_GENERATOR7</a>))</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>  {</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___exported__macros.html#ga35c0a112aa9cfe7421a5ccfcb0b202c2">IS_BDMA_CHANNEL_DMAMUX_INSTANCE</a>(hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">Instance</a>) != 0U)</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>    {</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>      <span class="comment">/* BDMA Channels are connected to DMAMUX2 request generator blocks */</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a> = (<a class="code hl_struct" href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a> *)((uint32_t)(((uint32_t)<a class="code hl_define" href="group___peripheral__declaration.html#ga56604bd635abb9192292d57c477a8c43">DMAMUX2_RequestGenerator0</a>) + ((request - 1U) * 4U)));</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span> </div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a> = <a class="code hl_define" href="group___peripheral__declaration.html#ga88983d0b14cba9eb3a47cb9c2af3aed1">DMAMUX2_RequestGenStatus</a>;</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>    }</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>    {</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>      <span class="comment">/* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">DMAmuxRequestGen</a> = (<a class="code hl_struct" href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a> *)((uint32_t)(((uint32_t)<a class="code hl_define" href="group___peripheral__declaration.html#ga7f2de783aee1e5411ae43f2e59dc49d6">DMAMUX1_RequestGenerator0</a>) + ((request - 1U) * 4U)));</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span> </div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>      hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">DMAmuxRequestGenStatus</a> = <a class="code hl_define" href="group___peripheral__declaration.html#ga6c9a2e5335db4ae71ef7c2536fcf97b3">DMAMUX1_RequestGenStatus</a>;</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>    }</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span> </div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>    hdma-&gt;<a class="code hl_variable" href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">DMAmuxRequestGenStatusMask</a> = 1UL &lt;&lt; (request - 1U);</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>  }</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>}</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span> </div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_DMA_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="agroup___b_d_m_a__flag__definitions_html_ga33d1435a80c7e6f7bb7d4e26f126b09c"><div class="ttname"><a href="group___b_d_m_a__flag__definitions.html#ga33d1435a80c7e6f7bb7d4e26f126b09c">BDMA_FLAG_TE0</a></div><div class="ttdeci">#define BDMA_FLAG_TE0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00630">stm32h7xx_hal_dma.h:630</a></div></div>
<div class="ttc" id="agroup___b_d_m_a__flag__definitions_html_ga40a5ccc7369c50ee1cfdeca3ffc24dd9"><div class="ttname"><a href="group___b_d_m_a__flag__definitions.html#ga40a5ccc7369c50ee1cfdeca3ffc24dd9">BDMA_FLAG_TC0</a></div><div class="ttdeci">#define BDMA_FLAG_TC0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00628">stm32h7xx_hal_dma.h:628</a></div></div>
<div class="ttc" id="agroup___b_d_m_a__flag__definitions_html_ga7f2ed736da1d092b6c8a63d7425dfa85"><div class="ttname"><a href="group___b_d_m_a__flag__definitions.html#ga7f2ed736da1d092b6c8a63d7425dfa85">BDMA_FLAG_HT0</a></div><div class="ttdeci">#define BDMA_FLAG_HT0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00629">stm32h7xx_hal_dma.h:629</a></div></div>
<div class="ttc" id="agroup___d_m_a___data__transfer__direction_html_ga0695035d725855ccf64d2d8452a33810"><div class="ttname"><a href="group___d_m_a___data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</a></div><div class="ttdeci">#define DMA_MEMORY_TO_MEMORY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00464">stm32h7xx_hal_dma.h:464</a></div></div>
<div class="ttc" id="agroup___d_m_a___data__transfer__direction_html_ga9e76fc559a2d5c766c969e6e921b1ee9"><div class="ttname"><a href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a></div><div class="ttdeci">#define DMA_MEMORY_TO_PERIPH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00463">stm32h7xx_hal_dma.h:463</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga019411712b9aee1d34b57d029a461fa4"><div class="ttname"><a href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00200">stm32h7xx_hal_dma.h:200</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga14727cd304e8d655835ffa1ea1c94adb"><div class="ttname"><a href="group___d_m_a___error___code.html#ga14727cd304e8d655835ffa1ea1c94adb">HAL_DMA_ERROR_SYNC</a></div><div class="ttdeci">#define HAL_DMA_ERROR_SYNC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00206">stm32h7xx_hal_dma.h:206</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga2fdb3d3f17fe028f4b4f16c89f008a76"><div class="ttname"><a href="group___d_m_a___error___code.html#ga2fdb3d3f17fe028f4b4f16c89f008a76">HAL_DMA_ERROR_BUSY</a></div><div class="ttdeci">#define HAL_DMA_ERROR_BUSY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00208">stm32h7xx_hal_dma.h:208</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga3326e19157867d2fbee258b8327de03a"><div class="ttname"><a href="group___d_m_a___error___code.html#ga3326e19157867d2fbee258b8327de03a">HAL_DMA_ERROR_REQGEN</a></div><div class="ttdeci">#define HAL_DMA_ERROR_REQGEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00207">stm32h7xx_hal_dma.h:207</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga5aaaad3b88a77147d1e3daa3a3ad9e60"><div class="ttname"><a href="group___d_m_a___error___code.html#ga5aaaad3b88a77147d1e3daa3a3ad9e60">HAL_DMA_ERROR_PARAM</a></div><div class="ttdeci">#define HAL_DMA_ERROR_PARAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00203">stm32h7xx_hal_dma.h:203</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga6cf6a5b8881ff36ed4316a29bbfb5b79"><div class="ttname"><a href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00202">stm32h7xx_hal_dma.h:202</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga7432f31f9972e1c0a398a3f20587d118"><div class="ttname"><a href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NOT_SUPPORTED</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00205">stm32h7xx_hal_dma.h:205</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga9882442c5f8f0170917934bbee1cc92d"><div class="ttname"><a href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00199">stm32h7xx_hal_dma.h:199</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gaad4009390bfbe05a1bb7115d03c25a97"><div class="ttname"><a href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00198">stm32h7xx_hal_dma.h:198</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gab7526e686427f26bf3b6af062d5a690b"><div class="ttname"><a href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NO_XFER</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00204">stm32h7xx_hal_dma.h:204</a></div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gabac48184446aea8f467483382fc6689b"><div class="ttname"><a href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a></div><div class="ttdeci">#define HAL_DMA_ERROR_DME</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00201">stm32h7xx_hal_dma.h:201</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group1_html_ga0fbcb690074233a03f2fa366dc22ff01"><div class="ttname"><a href="group___d_m_a___exported___functions___group1.html#ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group1_html_ga7bb8587d642da11252a97f5c41c389ef"><div class="ttname"><a href="group___d_m_a___exported___functions___group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga001f9fb04328a7460f9ff16908ff987c"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga6677d7e614747341a58ffd7a048fd390"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga6677d7e614747341a58ffd7a048fd390">HAL_DMA_Abort_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga7eddc0931ac8a3d77b23d6d5e68407c7"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga7eddc0931ac8a3d77b23d6d5e68407c7">HAL_DMA_Start_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga87842d3780f0e54c7fb29a003e6b5ac4"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga87842d3780f0e54c7fb29a003e6b5ac4">HAL_DMA_UnRegisterCallback</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga8c8564d06f6d39b702af1c5cbb7dd54a"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga8c8564d06f6d39b702af1c5cbb7dd54a">HAL_DMA_IRQHandler</a></div><div class="ttdeci">void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga96fbd9c285135f558fd9283a57406330"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga96fbd9c285135f558fd9283a57406330">HAL_DMA_Start</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_ga976a30472df973e3ad983f21289c9b5d"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#ga976a30472df973e3ad983f21289c9b5d">HAL_DMA_PollForTransfer</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group2_html_gaabec77de08a59c94f2c6265ce7ae8261"><div class="ttname"><a href="group___d_m_a___exported___functions___group2.html#gaabec77de08a59c94f2c6265ce7ae8261">HAL_DMA_RegisterCallback</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void(*pCallback)(DMA_HandleTypeDef *_hdma))</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group3_html_gabc0735694a0dd08e352b796d7fa7634f"><div class="ttname"><a href="group___d_m_a___exported___functions___group3.html#gabc0735694a0dd08e352b796d7fa7634f">HAL_DMA_GetError</a></div><div class="ttdeci">uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___functions___group3_html_gaef09509c41da57dc118c8ffb9533ce3f"><div class="ttname"><a href="group___d_m_a___exported___functions___group3.html#gaef09509c41da57dc118c8ffb9533ce3f">HAL_DMA_GetState</a></div><div class="ttdeci">HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup___d_m_a___exported___macros_html_ga206f24e6bee4600515b9b6b1ec79365b"><div class="ttname"><a href="group___d_m_a___exported___macros.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a></div><div class="ttdeci">#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Check whether the specified DMA Stream interrupt is enabled or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01135">stm32h7xx_hal_dma.h:1135</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___macros_html_ga2867eab09398df2daac55c3f327654da"><div class="ttname"><a href="group___d_m_a___exported___macros.html#ga2867eab09398df2daac55c3f327654da">__HAL_DMA_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Disable the specified DMA Stream interrupts.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01112">stm32h7xx_hal_dma.h:1112</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___macros_html_ga93900b3ef3f87ef924eb887279a434b4"><div class="ttname"><a href="group___d_m_a___exported___macros.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a></div><div class="ttdeci">#define __HAL_DMA_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the specified DMA Stream.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00698">stm32h7xx_hal_dma.h:698</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___macros_html_gafeef4c5e8c3f015cdecc0f37bbe063dc"><div class="ttname"><a href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a></div><div class="ttdeci">#define __HAL_DMA_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the specified DMA Stream.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00707">stm32h7xx_hal_dma.h:707</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ga9c012af359987a240826f29073bbe463"><div class="ttname"><a href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a></div><div class="ttdeci">HAL_DMA_StateTypeDef</div><div class="ttdoc">HAL DMA State structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00102">stm32h7xx_hal_dma.h:103</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gaee3245eea8fa938edeb35a6c9596fd86"><div class="ttname"><a href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a></div><div class="ttdeci">HAL_DMA_LevelCompleteTypeDef</div><div class="ttdoc">HAL DMA Transfer complete level structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00114">stm32h7xx_hal_dma.h:115</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><div class="ttname"><a href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a></div><div class="ttdeci">HAL_DMA_CallbackIDTypeDef</div><div class="ttdoc">HAL DMA Callbacks IDs structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00123">stm32h7xx_hal_dma.h:124</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a></div><div class="ttdeci">@ HAL_DMA_STATE_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00104">stm32h7xx_hal_dma.h:104</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742">HAL_DMA_STATE_ERROR</a></div><div class="ttdeci">@ HAL_DMA_STATE_ERROR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00107">stm32h7xx_hal_dma.h:107</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a></div><div class="ttdeci">@ HAL_DMA_STATE_READY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00105">stm32h7xx_hal_dma.h:105</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a></div><div class="ttdeci">@ HAL_DMA_STATE_ABORT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00108">stm32h7xx_hal_dma.h:108</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a></div><div class="ttdeci">@ HAL_DMA_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00106">stm32h7xx_hal_dma.h:106</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a></div><div class="ttdeci">@ HAL_DMA_FULL_TRANSFER</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00116">stm32h7xx_hal_dma.h:116</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_M1CPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00127">stm32h7xx_hal_dma.h:127</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ABORT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00130">stm32h7xx_hal_dma.h:130</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ERROR_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00129">stm32h7xx_hal_dma.h:129</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_HALFCPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00126">stm32h7xx_hal_dma.h:126</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_CPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00125">stm32h7xx_hal_dma.h:125</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_M1HALFCPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00128">stm32h7xx_hal_dma.h:128</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ALL_CB_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00132">stm32h7xx_hal_dma.h:131</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__direct__mode_html_ga18709570bed6b9112520701c482fbe4b"><div class="ttname"><a href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a></div><div class="ttdeci">#define DMA_FIFOMODE_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00541">stm32h7xx_hal_dma.h:541</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__direct__mode_html_gaec22b199f9da9214bf908d7edbcd83e8"><div class="ttname"><a href="group___d_m_a___f_i_f_o__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a></div><div class="ttdeci">#define DMA_FIFOMODE_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00540">stm32h7xx_hal_dma.h:540</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_ga4debbd5733190b61b2115613d4b3658b"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_1QUARTERFULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00550">stm32h7xx_hal_dma.h:550</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_ga5de463bb24dc12fe7bbb300e1e4493f7"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_FULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00553">stm32h7xx_hal_dma.h:553</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_gad2b071aa3a3bfc936017f12fb956c56f"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_HALFFULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00551">stm32h7xx_hal_dma.h:551</a></div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_gae1e4ba12bae8440421e6672795d71223"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_3QUARTERSFULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00552">stm32h7xx_hal_dma.h:552</a></div></div>
<div class="ttc" id="agroup___d_m_a___memory__burst_html_ga4e94b7250e6a4f53d702b42b15796953"><div class="ttname"><a href="group___d_m_a___memory__burst.html#ga4e94b7250e6a4f53d702b42b15796953">DMA_MBURST_SINGLE</a></div><div class="ttdeci">#define DMA_MBURST_SINGLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00562">stm32h7xx_hal_dma.h:562</a></div></div>
<div class="ttc" id="agroup___d_m_a___memory__burst_html_ga7812aea620b09c4f4281d614d86e6094"><div class="ttname"><a href="group___d_m_a___memory__burst.html#ga7812aea620b09c4f4281d614d86e6094">DMA_MBURST_INC16</a></div><div class="ttdeci">#define DMA_MBURST_INC16</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00565">stm32h7xx_hal_dma.h:565</a></div></div>
<div class="ttc" id="agroup___d_m_a___memory__data__size_html_ga2c7355971c0da34a7ffe50ec87403071"><div class="ttname"><a href="group___d_m_a___memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</a></div><div class="ttdeci">#define DMA_MDATAALIGN_HALFWORD</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00505">stm32h7xx_hal_dma.h:505</a></div></div>
<div class="ttc" id="agroup___d_m_a___memory__data__size_html_ga9ed07bddf736298eba11508382ea4d51"><div class="ttname"><a href="group___d_m_a___memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</a></div><div class="ttdeci">#define DMA_MDATAALIGN_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00504">stm32h7xx_hal_dma.h:504</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_ga28762105b3f567c16ba79a47e68ff0fa"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01258">stm32h7xx_hal_dma.h:1258</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_ga72ef4033bb3bc2cdfdbe579083b05e32"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a></div><div class="ttdeci">#define IS_DMA_BUFFER_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01256">stm32h7xx_hal_dma.h:1256</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_ga7c60961178e2a32e9e364a220a8aca88"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01296">stm32h7xx_hal_dma.h:1296</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_ga7e2daff4a5cfc845cae7de93fec3dec2"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga7e2daff4a5cfc845cae7de93fec3dec2">IS_DMA_REQUEST</a></div><div class="ttdeci">#define IS_DMA_REQUEST(REQUEST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01243">stm32h7xx_hal_dma.h:1243</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_ga921ebf06447dc036180fff50b7e4846a"><div class="ttname"><a href="group___d_m_a___private___macros.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a></div><div class="ttdeci">#define IS_DMA_MEMORY_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01291">stm32h7xx_hal_dma.h:1291</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gaa1cae2ab458948511596467c87cd02b6"><div class="ttname"><a href="group___d_m_a___private___macros.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a></div><div class="ttdeci">#define IS_DMA_PRIORITY(PRIORITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01278">stm32h7xx_hal_dma.h:1278</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gaa880f39d499d1e80449cf80381e4eb67"><div class="ttname"><a href="group___d_m_a___private___macros.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01261">stm32h7xx_hal_dma.h:1261</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gac9e3748cebcb16d4ae4206d562bc804c"><div class="ttname"><a href="group___d_m_a___private___macros.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01268">stm32h7xx_hal_dma.h:1268</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gad7916e0ae55cdf5efdfa68a09a028037"><div class="ttname"><a href="group___d_m_a___private___macros.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01264">stm32h7xx_hal_dma.h:1264</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gad88ee5030574d6a573904378fb62c7ac"><div class="ttname"><a href="group___d_m_a___private___macros.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a></div><div class="ttdeci">#define IS_DMA_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01272">stm32h7xx_hal_dma.h:1272</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gadb90a893aeb49fd4bc14af750af3837c"><div class="ttname"><a href="group___d_m_a___private___macros.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a></div><div class="ttdeci">#define IS_DMA_FIFO_MODE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01283">stm32h7xx_hal_dma.h:1283</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gae2b02e8e823854bcd7c5746cdd29e70d"><div class="ttname"><a href="group___d_m_a___private___macros.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a></div><div class="ttdeci">#define IS_DMA_DIRECTION(DIRECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01252">stm32h7xx_hal_dma.h:1252</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gae5165ee94946d497d4eda23f47ce9ea1"><div class="ttname"><a href="group___d_m_a___private___macros.html#gae5165ee94946d497d4eda23f47ce9ea1">IS_BDMA_REQUEST</a></div><div class="ttdeci">#define IS_BDMA_REQUEST(REQUEST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01249">stm32h7xx_hal_dma.h:1249</a></div></div>
<div class="ttc" id="agroup___d_m_a___private___macros_html_gaeafc0d9e327d6e5b26cd37f6744b232f"><div class="ttname"><a href="group___d_m_a___private___macros.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a></div><div class="ttdeci">#define IS_DMA_FIFO_THRESHOLD(THRESHOLD)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l01286">stm32h7xx_hal_dma.h:1286</a></div></div>
<div class="ttc" id="agroup___d_m_a___request__selection_html_ga83ec6137a0f228f2bdf392e0c583fff1"><div class="ttname"><a href="group___d_m_a___request__selection.html#ga83ec6137a0f228f2bdf392e0c583fff1">DMA_REQUEST_MEM2MEM</a></div><div class="ttdeci">#define DMA_REQUEST_MEM2MEM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00219">stm32h7xx_hal_dma.h:219</a></div></div>
<div class="ttc" id="agroup___d_m_a___request__selection_html_gac360891b7aab34d72233a3f417d0d7ce"><div class="ttname"><a href="group___d_m_a___request__selection.html#gac360891b7aab34d72233a3f417d0d7ce">DMA_REQUEST_GENERATOR0</a></div><div class="ttdeci">#define DMA_REQUEST_GENERATOR0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00221">stm32h7xx_hal_dma.h:221</a></div></div>
<div class="ttc" id="agroup___d_m_a___request__selection_html_gaee263a6336a0571038e30ade8fb40a94"><div class="ttname"><a href="group___d_m_a___request__selection.html#gaee263a6336a0571038e30ade8fb40a94">DMA_REQUEST_GENERATOR7</a></div><div class="ttdeci">#define DMA_REQUEST_GENERATOR7</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00228">stm32h7xx_hal_dma.h:228</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_ga19dfe70176841c6972818e279ba02436"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_TCIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00603">stm32h7xx_hal_dma.h:603</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_ga6f44b274316a463c9302d770b8205640"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_FEIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00599">stm32h7xx_hal_dma.h:599</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_ga976fee242270824013f1fc0b6bd4c446"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_HTIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00602">stm32h7xx_hal_dma.h:602</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_gab98ef70ba0c1498d4c967a10b3f6e67f"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_TEIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00601">stm32h7xx_hal_dma.h:601</a></div></div>
<div class="ttc" id="agroup___d_m_a__flag__definitions_html_gaee0e6da831d62bc84e9e28e59b8e9ede"><div class="ttname"><a href="group___d_m_a__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</a></div><div class="ttdeci">#define DMA_FLAG_DMEIF0_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00600">stm32h7xx_hal_dma.h:600</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_ga06e83dd277e0d3e5635cf8ce8dfd6e16"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</a></div><div class="ttdeci">#define DMA_IT_TC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00586">stm32h7xx_hal_dma.h:586</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_ga71137443f7bdced1ee80697596e9ea98"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</a></div><div class="ttdeci">#define DMA_IT_DME</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00589">stm32h7xx_hal_dma.h:589</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_ga93164ec039fc5579662c382e68d7d13f"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a></div><div class="ttdeci">#define DMA_IT_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00590">stm32h7xx_hal_dma.h:590</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_gadf11c572b9797e04a14b105fdc2e5f66"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</a></div><div class="ttdeci">#define DMA_IT_HT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00587">stm32h7xx_hal_dma.h:587</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_gaf9d92649d2a0146f663ff253d8f3b59e"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</a></div><div class="ttdeci">#define DMA_IT_TE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00588">stm32h7xx_hal_dma.h:588</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga35c0a112aa9cfe7421a5ccfcb0b202c2"><div class="ttname"><a href="group___exported__macros.html#ga35c0a112aa9cfe7421a5ccfcb0b202c2">IS_BDMA_CHANNEL_DMAMUX_INSTANCE</a></div><div class="ttdeci">#define IS_BDMA_CHANNEL_DMAMUX_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l25597">stm32h743xx.h:25597</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga40beb02b397c5f47e22a83fc28034afe"><div class="ttname"><a href="group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe">IS_DMA_ALL_INSTANCE</a></div><div class="ttdeci">#define IS_DMA_ALL_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l25535">stm32h743xx.h:25535</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga4b6be8f9507ab8b4d52d4b8c4f754330"><div class="ttname"><a href="group___exported__macros.html#ga4b6be8f9507ab8b4d52d4b8c4f754330">IS_DMA_STREAM_INSTANCE</a></div><div class="ttdeci">#define IS_DMA_STREAM_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l25607">stm32h743xx.h:25607</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga5ade88acc52a9bdd249b13aa278b3df4"><div class="ttname"><a href="group___exported__macros.html#ga5ade88acc52a9bdd249b13aa278b3df4">IS_DMA_DMAMUX_ALL_INSTANCE</a></div><div class="ttdeci">#define IS_DMA_DMAMUX_ALL_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l25571">stm32h743xx.h:25571</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00213">stm32h7xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6a47a1079b62bdc4e5dae1a8fa44574c"><div class="ttname"><a href="group___exported__macros.html#ga6a47a1079b62bdc4e5dae1a8fa44574c">IS_BDMA_CHANNEL_INSTANCE</a></div><div class="ttdeci">#define IS_BDMA_CHANNEL_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l25561">stm32h743xx.h:25561</a></div></div>
<div class="ttc" id="agroup___h_a_l_html_gaf2c4f03d53e997a54e1fd5e80daa55c4"><div class="ttname"><a href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8c_source.html#l00338">stm32h7xx_hal.c:338</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08610">stm32h743xx.h:8610</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15775843ac0ed584bf9a1cfffd8f38b8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15775843ac0ed584bf9a1cfffd8f38b8">DMAMUX_CxCR_SOIE</a></div><div class="ttdeci">#define DMAMUX_CxCR_SOIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08981">stm32h743xx.h:8981</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08637">stm32h743xx.h:8637</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga18622cb4f56c67876454a5fe1df645a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga18622cb4f56c67876454a5fe1df645a4">BDMA_CCR_MEM2MEM</a></div><div class="ttdeci">#define BDMA_CCR_MEM2MEM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06690">stm32h743xx.h:6690</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga206ac51f111b2d0c69aae6dc0e550413"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga206ac51f111b2d0c69aae6dc0e550413">BDMA_CCR_MINC</a></div><div class="ttdeci">#define BDMA_CCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06668">stm32h743xx.h:6668</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2146323e47ce5d610800586de753b843"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2146323e47ce5d610800586de753b843">BDMA_CCR_PL</a></div><div class="ttdeci">#define BDMA_CCR_PL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06684">stm32h743xx.h:6684</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08631">stm32h743xx.h:8631</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2f37526514f1bcdf92475260f06c4159"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2f37526514f1bcdf92475260f06c4159">BDMA_CCR_TCIE</a></div><div class="ttdeci">#define BDMA_CCR_TCIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06650">stm32h743xx.h:6650</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga40a8216c2ca395553c72b00d087087c6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga40a8216c2ca395553c72b00d087087c6">DMA_SxCR_TRBUFF</a></div><div class="ttdeci">#define DMA_SxCR_TRBUFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08601">stm32h743xx.h:8601</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga429e04913f0ea2ec973e5e82c0264766"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga429e04913f0ea2ec973e5e82c0264766">DMAMUX_CxCR_DMAREQ_ID</a></div><div class="ttdeci">#define DMAMUX_CxCR_DMAREQ_ID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08970">stm32h743xx.h:8970</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08695">stm32h743xx.h:8695</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga48578a30f5e8c3abf4a864ac00a25b32"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga48578a30f5e8c3abf4a864ac00a25b32">BDMA_ISR_TCIF0</a></div><div class="ttdeci">#define BDMA_ISR_TCIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06454">stm32h743xx.h:6454</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08596">stm32h743xx.h:8596</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08607">stm32h743xx.h:8607</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08591">stm32h743xx.h:8591</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e1cca96f3a10bfed45e2f705d25b87c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e1cca96f3a10bfed45e2f705d25b87c">BDMA_ISR_GIF0</a></div><div class="ttdeci">#define BDMA_ISR_GIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06451">stm32h743xx.h:6451</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga659ca60eeacdba32482186d6e71c8c23"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga659ca60eeacdba32482186d6e71c8c23">BDMA_ISR_HTIF0</a></div><div class="ttdeci">#define BDMA_ISR_HTIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06457">stm32h743xx.h:6457</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fde828ebf2591bf66b85b962d55f7c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fde828ebf2591bf66b85b962d55f7c1">DMAMUX_RGxCR_OIE</a></div><div class="ttdeci">#define DMAMUX_RGxCR_OIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l09121">stm32h743xx.h:9121</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08628">stm32h743xx.h:8628</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7a491fb1718d1810abfc51d224d9eb85"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7a491fb1718d1810abfc51d224d9eb85">BDMA_IFCR_CGIF0</a></div><div class="ttdeci">#define BDMA_IFCR_CGIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06549">stm32h743xx.h:6549</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08692">stm32h743xx.h:8692</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga903d3c2250a0f84af9a6b0497caf5a57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga903d3c2250a0f84af9a6b0497caf5a57">BDMA_CCR_HTIE</a></div><div class="ttdeci">#define BDMA_CCR_HTIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06653">stm32h743xx.h:6653</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga96a1a333b374f70807320fef22a9249e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga96a1a333b374f70807320fef22a9249e">BDMA_CCR_MSIZE</a></div><div class="ttdeci">#define BDMA_CCR_MSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06678">stm32h743xx.h:6678</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa369159ec43ce4ec2d4daf16e07af6c2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa369159ec43ce4ec2d4daf16e07af6c2">BDMA_CCR_DBM</a></div><div class="ttdeci">#define BDMA_CCR_DBM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06693">stm32h743xx.h:6693</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa4a1e79d5dff98b5dca5ebf913daa32"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa4a1e79d5dff98b5dca5ebf913daa32">BDMA_CCR_CIRC</a></div><div class="ttdeci">#define BDMA_CCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06662">stm32h743xx.h:6662</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08657">stm32h743xx.h:8657</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac17f0d5eee39ab1ee92cdcd61e16323d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac17f0d5eee39ab1ee92cdcd61e16323d">BDMA_CCR_PINC</a></div><div class="ttdeci">#define BDMA_CCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06665">stm32h743xx.h:6665</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadbd1e3e318cf30826b865c8b5beccfe5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbd1e3e318cf30826b865c8b5beccfe5">BDMA_CCR_CT</a></div><div class="ttdeci">#define BDMA_CCR_CT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06696">stm32h743xx.h:6696</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08634">stm32h743xx.h:8634</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08604">stm32h743xx.h:8604</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae42d344a0f3c78135c07616b7bf6f20a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae42d344a0f3c78135c07616b7bf6f20a">BDMA_CCR_PSIZE</a></div><div class="ttdeci">#define BDMA_CCR_PSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06672">stm32h743xx.h:6672</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08618">stm32h743xx.h:8618</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaea0808f979c27b7b68d79ad511e95ea0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08623">stm32h743xx.h:8623</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaea4392733de24b7b64d6366690dd5d9a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaea4392733de24b7b64d6366690dd5d9a">BDMA_CCR_DIR</a></div><div class="ttdeci">#define BDMA_CCR_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06659">stm32h743xx.h:6659</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeedb99c6edfa679f95441003a4fa184d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeedb99c6edfa679f95441003a4fa184d">DMAMUX_CxCR_SE</a></div><div class="ttdeci">#define DMAMUX_CxCR_SE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08987">stm32h743xx.h:8987</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf28eac7212392083bbf1b3d475022b74"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a></div><div class="ttdeci">#define DMA_SxCR_MBURST_1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l08593">stm32h743xx.h:8593</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf81d00a5b8d3633f47b41cd27c3e3702"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf81d00a5b8d3633f47b41cd27c3e3702">BDMA_CCR_TEIE</a></div><div class="ttdeci">#define BDMA_CCR_TEIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l06656">stm32h743xx.h:6656</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga062572d7263740e28596c2ae03932ed6"><div class="ttname"><a href="group___peripheral__declaration.html#ga062572d7263740e28596c2ae03932ed6">DMAMUX2_Channel0</a></div><div class="ttdeci">#define DMAMUX2_Channel0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02579">stm32h743xx.h:2579</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02602">stm32h743xx.h:2602</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga56604bd635abb9192292d57c477a8c43"><div class="ttname"><a href="group___peripheral__declaration.html#ga56604bd635abb9192292d57c477a8c43">DMAMUX2_RequestGenerator0</a></div><div class="ttdeci">#define DMAMUX2_RequestGenerator0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02589">stm32h743xx.h:2589</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga6c9a2e5335db4ae71ef7c2536fcf97b3"><div class="ttname"><a href="group___peripheral__declaration.html#ga6c9a2e5335db4ae71ef7c2536fcf97b3">DMAMUX1_RequestGenStatus</a></div><div class="ttdeci">#define DMAMUX1_RequestGenStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02650">stm32h743xx.h:2650</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga6fa00d1ebb95418df1e5ae20717d208e"><div class="ttname"><a href="group___peripheral__declaration.html#ga6fa00d1ebb95418df1e5ae20717d208e">DMAMUX2_ChannelStatus</a></div><div class="ttdeci">#define DMAMUX2_ChannelStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02598">stm32h743xx.h:2598</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga7672f776007b4a365bd34f2432142ab4"><div class="ttname"><a href="group___peripheral__declaration.html#ga7672f776007b4a365bd34f2432142ab4">DMAMUX1_Channel0</a></div><div class="ttdeci">#define DMAMUX1_Channel0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02623">stm32h743xx.h:2623</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga79969ec1969abe7384c464bf14669e64"><div class="ttname"><a href="group___peripheral__declaration.html#ga79969ec1969abe7384c464bf14669e64">BDMA_Channel0</a></div><div class="ttdeci">#define BDMA_Channel0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02551">stm32h743xx.h:2551</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga7f2de783aee1e5411ae43f2e59dc49d6"><div class="ttname"><a href="group___peripheral__declaration.html#ga7f2de783aee1e5411ae43f2e59dc49d6">DMAMUX1_RequestGenerator0</a></div><div class="ttdeci">#define DMAMUX1_RequestGenerator0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02640">stm32h743xx.h:2640</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga88983d0b14cba9eb3a47cb9c2af3aed1"><div class="ttname"><a href="group___peripheral__declaration.html#ga88983d0b14cba9eb3a47cb9c2af3aed1">DMAMUX2_RequestGenStatus</a></div><div class="ttdeci">#define DMAMUX2_RequestGenStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02599">stm32h743xx.h:2599</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga92ec6d9ec2251fda7d4ce09748cd74b4"><div class="ttname"><a href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a></div><div class="ttdeci">#define DBGMCU</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02665">stm32h743xx.h:2665</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga9cf6fe178116c32bd0792b08d1f73d4a"><div class="ttname"><a href="group___peripheral__declaration.html#ga9cf6fe178116c32bd0792b08d1f73d4a">BDMA_Channel1</a></div><div class="ttdeci">#define BDMA_Channel1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02552">stm32h743xx.h:2552</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gaa3bf9725a03595373c83946d3666174a"><div class="ttname"><a href="group___peripheral__declaration.html#gaa3bf9725a03595373c83946d3666174a">DMAMUX1_ChannelStatus</a></div><div class="ttdeci">#define DMAMUX1_ChannelStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02649">stm32h743xx.h:2649</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gacc135dbca0eca67d5aa0abc555f053ce"><div class="ttname"><a href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a></div><div class="ttdeci">#define DMA2_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02609">stm32h743xx.h:2609</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00113">system_stm32h7xx.c:113</a></div></div>
<div class="ttc" id="agroup___u_s_b___d_e_f___exported___defines_html_ga070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="usbd__def_8h_source.html#l00045">usbd_def.h:45</a></div></div>
<div class="ttc" id="astm32h7xx__hal_8h_html"><div class="ttname"><a href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Uncomment the line below to expanse the &quot;assert_param&quot; macro in the HAL drivers code.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00503">stm32h7xx_hal_conf.h:503</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00040">stm32h7xx_hal_def.h:41</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a></div><div class="ttdeci">@ HAL_ERROR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00043">stm32h7xx_hal_def.h:43</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00042">stm32h7xx_hal_def.h:42</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a7c2c23627aed2bb71d8c1ad071cda004"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">__HAL_UNLOCK</a></div><div class="ttdeci">#define __HAL_UNLOCK(__HANDLE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00104">stm32h7xx_hal_def.h:104</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_aad28bc64749c50dcedd6bf819fdc6974"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a></div><div class="ttdeci">#define HAL_MAX_DELAY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00059">stm32h7xx_hal_def.h:59</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_ad3d96e1b9022ba76b69eeda91027b36c"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">__HAL_LOCK</a></div><div class="ttdeci">#define __HAL_LOCK(__HANDLE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00092">stm32h7xx_hal_def.h:92</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00137">stm32h7xx_hal_dma.h:138</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a053ff68722cdf5ac37aa305e04e2b1c8"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">__DMA_HandleTypeDef::StreamBaseAddress</a></div><div class="ttdeci">uint32_t StreamBaseAddress</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00163">stm32h7xx_hal_dma.h:163</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a123c5063e6a3b1901b2fbe5f88c53a7e"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">__DMA_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00161">stm32h7xx_hal_dma.h:161</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a2263083d2bfa96222f3d7b8339c6faf8"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">__DMA_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_DMA_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00145">stm32h7xx_hal_dma.h:145</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a382fc8a5a3c3eb587b7c75ece3448c93"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a382fc8a5a3c3eb587b7c75ece3448c93">__DMA_HandleTypeDef::DMAmuxChannelStatus</a></div><div class="ttdeci">DMAMUX_ChannelStatus_TypeDef * DMAmuxChannelStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00169">stm32h7xx_hal_dma.h:169</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a38f76cde279730ad689ac03a85fffc02"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a38f76cde279730ad689ac03a85fffc02">__DMA_HandleTypeDef::DMAmuxRequestGenStatusMask</a></div><div class="ttdeci">uint32_t DMAmuxRequestGenStatusMask</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00178">stm32h7xx_hal_dma.h:178</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a3d7716d1d7a5717f09525efd19334864"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a3d7716d1d7a5717f09525efd19334864">__DMA_HandleTypeDef::XferCpltCallback</a></div><div class="ttdeci">void(* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00149">stm32h7xx_hal_dma.h:149</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a4352c7144ad5e1e4ab54a87d3be6eb62"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">__DMA_HandleTypeDef::Init</a></div><div class="ttdeci">DMA_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00141">stm32h7xx_hal_dma.h:141</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a5f01e4cd22742ea0ae056adc50b68ed3"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a5f01e4cd22742ea0ae056adc50b68ed3">__DMA_HandleTypeDef::XferM1HalfCpltCallback</a></div><div class="ttdeci">void(* XferM1HalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00155">stm32h7xx_hal_dma.h:155</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a6253dc8680e566bbc244228374dd647d"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a6253dc8680e566bbc244228374dd647d">__DMA_HandleTypeDef::XferAbortCallback</a></div><div class="ttdeci">void(* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00159">stm32h7xx_hal_dma.h:159</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a63aa7a453f14433a93bfc300db7e8eeb"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a63aa7a453f14433a93bfc300db7e8eeb">__DMA_HandleTypeDef::DMAmuxChannel</a></div><div class="ttdeci">DMAMUX_Channel_TypeDef * DMAmuxChannel</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00167">stm32h7xx_hal_dma.h:167</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a695c6fe664a7baf827e461652ebdb9e0"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a695c6fe664a7baf827e461652ebdb9e0">__DMA_HandleTypeDef::XferErrorCallback</a></div><div class="ttdeci">void(* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00157">stm32h7xx_hal_dma.h:157</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a7055720d00fe66e27f3910087cb6524a"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a7055720d00fe66e27f3910087cb6524a">__DMA_HandleTypeDef::XferM1CpltCallback</a></div><div class="ttdeci">void(* XferM1CpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00153">stm32h7xx_hal_dma.h:153</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a7a9b5a2cdc6c1f7adbba53d8e4d86b83"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a7a9b5a2cdc6c1f7adbba53d8e4d86b83">__DMA_HandleTypeDef::DMAmuxRequestGen</a></div><div class="ttdeci">DMAMUX_RequestGen_TypeDef * DMAmuxRequestGen</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00174">stm32h7xx_hal_dma.h:174</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a87e0ffa82129f6f1062cb521defa8724"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a87e0ffa82129f6f1062cb521defa8724">__DMA_HandleTypeDef::Instance</a></div><div class="ttdeci">void * Instance</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00139">stm32h7xx_hal_dma.h:139</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_aa3ca4a9a3d300e05d7ff46613f43fd54"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">__DMA_HandleTypeDef::StreamIndex</a></div><div class="ttdeci">uint32_t StreamIndex</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00165">stm32h7xx_hal_dma.h:165</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_aa96798fa1c9d4cb63d4f80835de42984"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#aa96798fa1c9d4cb63d4f80835de42984">__DMA_HandleTypeDef::DMAmuxChannelStatusMask</a></div><div class="ttdeci">uint32_t DMAmuxChannelStatusMask</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00171">stm32h7xx_hal_dma.h:171</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_ad3f4a59882ebacecb280c8569c9e9010"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ad3f4a59882ebacecb280c8569c9e9010">__DMA_HandleTypeDef::DMAmuxRequestGenStatus</a></div><div class="ttdeci">DMAMUX_RequestGenStatus_TypeDef * DMAmuxRequestGenStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00176">stm32h7xx_hal_dma.h:176</a></div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_aea6af14bab20d3f9a82f08df1abea01a"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#aea6af14bab20d3f9a82f08df1abea01a">__DMA_HandleTypeDef::XferHalfCpltCallback</a></div><div class="ttdeci">void(* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00151">stm32h7xx_hal_dma.h:151</a></div></div>
<div class="ttc" id="astruct_b_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_b_d_m_a___channel___type_def.html">BDMA_Channel_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00579">stm32h743xx.h:580</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">DMA_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00070">stm32h7xx_hal_dma.h:70</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a28732ef5d9eae23dbd77e3034cc1bdb3"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">DMA_InitTypeDef::FIFOThreshold</a></div><div class="ttdeci">uint32_t FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00083">stm32h7xx_hal_dma.h:83</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a4925ca3ceb52340daddc92817dc304d9"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">DMA_InitTypeDef::PeriphInc</a></div><div class="ttdeci">uint32_t PeriphInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00058">stm32h7xx_hal_dma.h:58</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a4e6e9f06e5c7903879ed29df299e4df1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">DMA_InitTypeDef::MemBurst</a></div><div class="ttdeci">uint32_t MemBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00086">stm32h7xx_hal_dma.h:86</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a59f46df02cf1237d6888518fe2100209"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a59f46df02cf1237d6888518fe2100209">DMA_InitTypeDef::Request</a></div><div class="ttdeci">uint32_t Request</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00051">stm32h7xx_hal_dma.h:51</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a72acf77c0b19359eb70764505ae4bd70"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">DMA_InitTypeDef::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00075">stm32h7xx_hal_dma.h:75</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a831756fbcd64feb1e570a9bf743b5b8d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">DMA_InitTypeDef::MemInc</a></div><div class="ttdeci">uint32_t MemInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00061">stm32h7xx_hal_dma.h:61</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a8dc149e98014264da61675f6a0e18b88"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">DMA_InitTypeDef::FIFOMode</a></div><div class="ttdeci">uint32_t FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00078">stm32h7xx_hal_dma.h:78</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ab94410c1333b512e271b1c135fe50916"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">DMA_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00054">stm32h7xx_hal_dma.h:54</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_aca5b89241171c093fd0fc6dacf72683c"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">DMA_InitTypeDef::PeriphDataAlignment</a></div><div class="ttdeci">uint32_t PeriphDataAlignment</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00064">stm32h7xx_hal_dma.h:64</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ae95b14383c9d0c86405939f4bfe2882d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ae95b14383c9d0c86405939f4bfe2882d">DMA_InitTypeDef::PeriphBurst</a></div><div class="ttdeci">uint32_t PeriphBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00092">stm32h7xx_hal_dma.h:92</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_afe3adac32f5411b1a744c030f398aa5e"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">DMA_InitTypeDef::MemDataAlignment</a></div><div class="ttdeci">uint32_t MemDataAlignment</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__dma_8h_source.html#l00067">stm32h7xx_hal_dma.h:67</a></div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00561">stm32h743xx.h:562</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00594">stm32h743xx.h:595</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DMAMUX_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00596">stm32h743xx.h:596</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel_status___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel_status___type_def.html#a876dd0a8546697065f406b7543e27af2">DMAMUX_ChannelStatus_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00601">stm32h743xx.h:601</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel_status___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">DMAMUX_ChannelStatus_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00602">stm32h743xx.h:602</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00605">stm32h743xx.h:606</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen___type_def_html_af617ec455f55f9d75a3cd87886ed0db2"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">DMAMUX_RequestGen_TypeDef::RGCR</a></div><div class="ttdeci">__IO uint32_t RGCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00607">stm32h743xx.h:607</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen_status___type_def_html_a38d23c49e57da98eddc7e80805a53d01"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">DMAMUX_RequestGenStatus_TypeDef::RGCFR</a></div><div class="ttdeci">__IO uint32_t RGCFR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00613">stm32h743xx.h:613</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen_status___type_def_html_acd15854a6b0590daecbc44dd3e4e0bff"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#acd15854a6b0590daecbc44dd3e4e0bff">DMAMUX_RequestGenStatus_TypeDef::RGSR</a></div><div class="ttdeci">__IO uint32_t RGSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00612">stm32h743xx.h:612</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
