2-Bit Vedic Multiplier in Verilog
This project is a Verilog implementation of a 2-bit Vedic Multiplier. It uses the Urdhva Tiryagbhyam Sutra (meaning "Vertically and Crosswise") from Vedic mathematics, which is known for its efficiency in multiplication. The hardware design is built using fundamental logic gates and Half Adders.

ğŸ“Œ How It Works: The Urdhva Tiryagbhyam Sutra
The Urdhva Tiryagbhyam sutra simplifies multiplication into a series of vertical and crosswise steps. For two 2-bit numbers, A = aâ‚aâ‚€ and B = bâ‚bâ‚€, the process is as follows:

Step 1 (Vertical - Right): Multiply the rightmost bits: pâ‚€ = aâ‚€ * bâ‚€. This gives the LSB of the final product (Pâ‚€).

Step 2 (Crosswise): Multiply the inner and outer bits and add them: sâ‚ = (aâ‚ * bâ‚€) + (aâ‚€ * bâ‚). This generates the sum (Pâ‚) and a carry-out.

Step 3 (Vertical - Left): Multiply the leftmost bits and add the carry from the previous step: sâ‚‚ = (aâ‚ * bâ‚) + carry. This generates the final two bits (Pâ‚‚ and Pâ‚ƒ).

âš™ï¸ Hardware Architecture
The Vedic logic is translated into a digital circuit using four AND gates to calculate the partial products and two Half Adders to sum them correctly. This design avoids the complexity of larger adders, making it fast and resource-efficient.

The first Half Adder computes the sum of the crosswise products.

The second Half Adder helps manage the carry propagation to the most significant bits.

The final product, P[3:0], is assembled from the outputs of these components.

ğŸ—ï¸ Project Structure
The repository is organized into three main Verilog files:

.
â”œâ”€â”€ HA.v          # Verilog module for the Half Adder
â”œâ”€â”€ VM_2.v        # Top module for the 2-bit Vedic Multiplier
â”œâ”€â”€ tb_VM_2.v     # Testbench to simulate and verify the multiplier
â””â”€â”€ README.md     # Project documentation
âš¡ Features
Efficient Logic: Implements the fast Urdhva Tiryagbhyam multiplication algorithm.

Modular Design: Built with a reusable Half Adder module.

Comprehensive Testbench: Includes a tb_VM_2.v file for thorough verification.

High Compatibility: Can be simulated on standard tools like ModelSim, Xilinx ISE, Vivado, or online EDA playgrounds.

â–¶ï¸ Simulation Results
The testbench (tb_VM_2.v) validates the multiplier's functionality by testing various input combinations. Here are two examples:

Example 1: 1 x 2

a = 2'b01 (1)

b = 2'b10 (2)

Expected Product: 4'b0010 (2)

Example 2: 3 x 3

a = 2'b11 (3)

b = 2'b11 (3)

Expected Product: 4'b1001 (9)

ğŸ¯ Applications
This project is a great starting point for:

Understanding the hardware implementation of Vedic mathematics.

Learning modular and structural Verilog programming.

Building a foundational block for larger arithmetic circuits in digital design and FPGA projects.

ğŸ“œ License
This project is open-source and available under the MIT License. Feel free to use, modify, and distribute it.
