# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_dds.srcs/sources_1/ip/dds_gen/sim/dds_gen.vhd" \

# Do not sort compile order
nosort
