`timescale 1ns / 1ps

module cpu_sim();
    reg clk = 0;
    reg rst = 1;
    reg[23:0] switch2N4= 24'h00_1234;
    wire[23:0] led2N4;
    
    cpu u (.clk(clk),.rst(rst),.switch2N4(switch2N4),.led2N4(led2N4));
    initial begin
        #7000 rst = 0;
        #500 switch2N4 = 24'b0010_0000_0001_0010_0011_0100;
        #500 switch2N4 = 24'b0100_0000_0001_0010_0011_0100;
        #500 switch2N4 = 24'b0110_0000_0001_0010_0011_0100;
        #500 switch2N4 = 24'b1010_0000_0001_0010_0011_0100;
        #500 switch2N4 = 24'b1100_0000_0001_0010_0011_0100;
        #500 switch2N4 = 24'b1110_0000_0001_0010_0011_0100;
        
        #500 switch2N4 = 24'b1000_0000_0001_0010_0011_0100;
        
        #500 switch2N4 = 24'b0010_0000_1111_1110_0011_0100;
        #500 switch2N4 = 24'b0100_0000_1111_1110_0011_0100;
        #500 switch2N4 = 24'b0110_0000_1111_1110_0011_0100;
        #500 switch2N4 = 24'b1010_0000_1111_1110_0011_0100;
        #500 switch2N4 = 24'b1100_0000_1111_1110_0011_0100;
        #500 switch2N4 = 24'b1110_0000_1111_1110_0011_0100;
    end
    always #10 clk=~clk;
        
endmodule