[14:12:42.754] <TB2>     INFO: *** Welcome to pxar ***
[14:12:42.754] <TB2>     INFO: *** Today: 2016/03/04
[14:12:42.761] <TB2>     INFO: *** Version: b2a7-dirty
[14:12:42.761] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C15.dat
[14:12:42.762] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:12:42.762] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//defaultMaskFile.dat
[14:12:42.762] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters_C15.dat
[14:12:42.839] <TB2>     INFO:         clk: 4
[14:12:42.839] <TB2>     INFO:         ctr: 4
[14:12:42.839] <TB2>     INFO:         sda: 19
[14:12:42.839] <TB2>     INFO:         tin: 9
[14:12:42.839] <TB2>     INFO:         level: 15
[14:12:42.839] <TB2>     INFO:         triggerdelay: 0
[14:12:42.839] <TB2>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[14:12:42.839] <TB2>     INFO: Log level: DEBUG
[14:12:42.847] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:12:42.855] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:12:42.858] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:12:42.861] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:12:44.422] <TB2>     INFO: DUT info: 
[14:12:44.422] <TB2>     INFO: The DUT currently contains the following objects:
[14:12:44.422] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:12:44.422] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:12:44.422] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:12:44.422] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:12:44.422] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.422] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.422] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.422] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.422] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.422] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.422] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:12:44.423] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:12:44.424] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:12:44.425] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:12:44.426] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:12:44.426] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:12:44.426] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:12:44.426] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:12:44.426] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:12:44.426] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:12:44.435] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29732864
[14:12:44.435] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1bfca00
[14:12:44.435] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x19d17e0
[14:12:44.435] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9819d94010
[14:12:44.435] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f981ffff510
[14:12:44.435] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29798400 fPxarMemory = 0x7f9819d94010
[14:12:44.436] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 367.4mA
[14:12:44.437] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[14:12:44.437] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.3 C
[14:12:44.437] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:12:44.838] <TB2>     INFO: enter 'restricted' command line mode
[14:12:44.838] <TB2>     INFO: enter test to run
[14:12:44.838] <TB2>     INFO:   test: FPIXTest no parameter change
[14:12:44.839] <TB2>     INFO:   running: fpixtest
[14:12:44.839] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:12:44.842] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:12:44.842] <TB2>     INFO: ######################################################################
[14:12:44.842] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:12:44.842] <TB2>     INFO: ######################################################################
[14:12:44.845] <TB2>     INFO: ######################################################################
[14:12:44.845] <TB2>     INFO: PixTestPretest::doTest()
[14:12:44.845] <TB2>     INFO: ######################################################################
[14:12:44.848] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:44.848] <TB2>     INFO:    PixTestPretest::programROC() 
[14:12:44.848] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:02.867] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:13:02.867] <TB2>     INFO: IA differences per ROC:  18.5 19.3 19.3 20.1 18.5 16.9 18.5 16.9 19.3 19.3 19.3 18.5 16.1 18.5 18.5 18.5
[14:13:02.937] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:02.937] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:13:02.937] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:03.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[14:13:03.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[14:13:03.242] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[14:13:03.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[14:13:03.443] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[14:13:03.544] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  83 Ia 24.6187 mA
[14:13:03.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 23.8187 mA
[14:13:03.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  81 Ia 24.6187 mA
[14:13:03.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  78 Ia 23.0188 mA
[14:13:03.947] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  84 Ia 24.6187 mA
[14:13:04.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  81 Ia 23.8187 mA
[14:13:04.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  82 Ia 24.6187 mA
[14:13:04.249] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  79 Ia 23.8187 mA
[14:13:04.351] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.6187 mA
[14:13:04.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  75 Ia 23.8187 mA
[14:13:04.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  76 Ia 23.8187 mA
[14:13:04.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[14:13:04.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 24.6187 mA
[14:13:04.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  75 Ia 23.8187 mA
[14:13:04.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  76 Ia 23.8187 mA
[14:13:05.057] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  77 Ia 23.8187 mA
[14:13:05.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  78 Ia 24.6187 mA
[14:13:05.258] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  75 Ia 23.8187 mA
[14:13:05.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  76 Ia 23.8187 mA
[14:13:05.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  77 Ia 23.8187 mA
[14:13:05.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[14:13:05.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[14:13:05.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.8187 mA
[14:13:05.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  81 Ia 24.6187 mA
[14:13:05.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[14:13:06.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[14:13:06.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  80 Ia 23.8187 mA
[14:13:06.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  81 Ia 24.6187 mA
[14:13:06.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 23.0188 mA
[14:13:06.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  84 Ia 25.4188 mA
[14:13:06.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  77 Ia 23.0188 mA
[14:13:06.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  83 Ia 24.6187 mA
[14:13:06.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.6187 mA
[14:13:06.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  75 Ia 23.8187 mA
[14:13:06.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  76 Ia 23.8187 mA
[14:13:07.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  77 Ia 24.6187 mA
[14:13:07.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  74 Ia 23.8187 mA
[14:13:07.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  75 Ia 23.8187 mA
[14:13:07.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  76 Ia 23.8187 mA
[14:13:07.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  77 Ia 24.6187 mA
[14:13:07.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  74 Ia 23.8187 mA
[14:13:07.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  75 Ia 23.8187 mA
[14:13:07.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  76 Ia 24.6187 mA
[14:13:07.878] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  73 Ia 23.8187 mA
[14:13:07.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[14:13:08.080] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[14:13:08.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[14:13:08.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 24.6187 mA
[14:13:08.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  79 Ia 23.0188 mA
[14:13:08.483] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.6187 mA
[14:13:08.584] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 24.6187 mA
[14:13:08.684] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  79 Ia 23.8187 mA
[14:13:08.785] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  80 Ia 23.8187 mA
[14:13:08.886] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 23.8187 mA
[14:13:08.987] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.8187 mA
[14:13:09.087] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 24.6187 mA
[14:13:09.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.4188 mA
[14:13:09.289] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  94 Ia 24.6187 mA
[14:13:09.390] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  91 Ia 23.8187 mA
[14:13:09.491] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  92 Ia 23.8187 mA
[14:13:09.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  93 Ia 24.6187 mA
[14:13:09.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  90 Ia 23.8187 mA
[14:13:09.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  91 Ia 23.8187 mA
[14:13:09.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  92 Ia 23.8187 mA
[14:13:09.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  93 Ia 24.6187 mA
[14:13:10.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  90 Ia 23.8187 mA
[14:13:10.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  91 Ia 23.8187 mA
[14:13:10.296] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  92 Ia 23.8187 mA
[14:13:10.397] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[14:13:10.498] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.6187 mA
[14:13:10.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  81 Ia 23.8187 mA
[14:13:10.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 23.8187 mA
[14:13:10.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 24.6187 mA
[14:13:10.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 23.8187 mA
[14:13:10.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  81 Ia 23.8187 mA
[14:13:11.102] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  82 Ia 23.8187 mA
[14:13:11.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  83 Ia 24.6187 mA
[14:13:11.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  80 Ia 23.8187 mA
[14:13:11.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  81 Ia 23.8187 mA
[14:13:11.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  82 Ia 23.8187 mA
[14:13:11.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.4188 mA
[14:13:11.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  94 Ia 25.4188 mA
[14:13:11.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 23.8187 mA
[14:13:11.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  88 Ia 23.8187 mA
[14:13:12.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  89 Ia 23.8187 mA
[14:13:12.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  90 Ia 24.6187 mA
[14:13:12.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  87 Ia 24.6187 mA
[14:13:12.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  84 Ia 23.8187 mA
[14:13:12.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  85 Ia 23.8187 mA
[14:13:12.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  86 Ia 23.8187 mA
[14:13:12.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  87 Ia 24.6187 mA
[14:13:12.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  84 Ia 23.8187 mA
[14:13:12.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.8187 mA
[14:13:12.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  79 Ia 23.8187 mA
[14:13:13.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 24.6187 mA
[14:13:13.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  77 Ia 23.8187 mA
[14:13:13.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 23.8187 mA
[14:13:13.319] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  79 Ia 23.8187 mA
[14:13:13.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  80 Ia 25.4188 mA
[14:13:13.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  73 Ia 23.0188 mA
[14:13:13.621] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  79 Ia 23.8187 mA
[14:13:13.722] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 24.6187 mA
[14:13:13.823] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  77 Ia 23.8187 mA
[14:13:13.924] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  78 Ia 23.8187 mA
[14:13:14.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[14:13:14.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[14:13:14.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[14:13:14.328] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.0188 mA
[14:13:14.429] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 25.4188 mA
[14:13:14.530] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  76 Ia 23.0188 mA
[14:13:14.631] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  82 Ia 24.6187 mA
[14:13:14.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 23.8187 mA
[14:13:14.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  80 Ia 24.6187 mA
[14:13:14.932] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  77 Ia 23.0188 mA
[14:13:15.033] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 25.4188 mA
[14:13:15.134] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  76 Ia 23.0188 mA
[14:13:15.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[14:13:15.336] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[14:13:15.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[14:13:15.537] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[14:13:15.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[14:13:15.738] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[14:13:15.839] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[14:13:15.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.8187 mA
[14:13:16.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[14:13:16.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  79 Ia 23.8187 mA
[14:13:16.241] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  80 Ia 24.6187 mA
[14:13:16.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[14:13:16.443] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[14:13:16.544] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[14:13:16.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 23.8187 mA
[14:13:16.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  81 Ia 24.6187 mA
[14:13:16.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[14:13:16.947] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[14:13:17.048] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  80 Ia 23.8187 mA
[14:13:17.149] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  81 Ia 24.6187 mA
[14:13:17.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 23.0188 mA
[14:13:17.350] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  84 Ia 25.4188 mA
[14:13:17.451] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  77 Ia 23.0188 mA
[14:13:17.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  83 Ia 24.6187 mA
[14:13:17.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 20.6188 mA
[14:13:17.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  98 Ia 24.6187 mA
[14:13:17.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  95 Ia 23.8187 mA
[14:13:17.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  96 Ia 24.6187 mA
[14:13:18.057] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  93 Ia 23.8187 mA
[14:13:18.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  94 Ia 23.8187 mA
[14:13:18.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  95 Ia 24.6187 mA
[14:13:18.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  92 Ia 23.8187 mA
[14:13:18.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  93 Ia 23.8187 mA
[14:13:18.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  94 Ia 23.8187 mA
[14:13:18.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  95 Ia 24.6187 mA
[14:13:18.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  92 Ia 23.8187 mA
[14:13:18.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[14:13:18.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.6187 mA
[14:13:19.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 23.8187 mA
[14:13:19.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 24.6187 mA
[14:13:19.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  79 Ia 23.8187 mA
[14:13:19.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  80 Ia 23.8187 mA
[14:13:19.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  81 Ia 24.6187 mA
[14:13:19.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  78 Ia 23.0188 mA
[14:13:19.674] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  84 Ia 24.6187 mA
[14:13:19.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  81 Ia 23.8187 mA
[14:13:19.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  82 Ia 24.6187 mA
[14:13:19.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  79 Ia 23.8187 mA
[14:13:20.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0188 mA
[14:13:20.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.6187 mA
[14:13:20.279] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 23.8187 mA
[14:13:20.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  82 Ia 23.8187 mA
[14:13:20.481] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 24.6187 mA
[14:13:20.582] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 23.8187 mA
[14:13:20.682] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  81 Ia 23.8187 mA
[14:13:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  82 Ia 24.6187 mA
[14:13:20.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  79 Ia 23.0188 mA
[14:13:20.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 24.6187 mA
[14:13:21.085] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  82 Ia 24.6187 mA
[14:13:21.187] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  79 Ia 23.8187 mA
[14:13:21.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[14:13:21.389] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.6187 mA
[14:13:21.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  81 Ia 24.6187 mA
[14:13:21.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  78 Ia 23.0188 mA
[14:13:21.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  84 Ia 25.4188 mA
[14:13:21.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  77 Ia 23.0188 mA
[14:13:21.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 24.6187 mA
[14:13:21.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  80 Ia 23.8187 mA
[14:13:22.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  81 Ia 24.6187 mA
[14:13:22.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  78 Ia 23.8187 mA
[14:13:22.296] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  79 Ia 23.8187 mA
[14:13:22.397] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  80 Ia 23.8187 mA
[14:13:22.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  79
[14:13:22.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  77
[14:13:22.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  83
[14:13:22.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  73
[14:13:22.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[14:13:22.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  92
[14:13:22.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[14:13:22.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  84
[14:13:22.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[14:13:22.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  76
[14:13:22.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[14:13:22.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  83
[14:13:22.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  92
[14:13:22.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  79
[14:13:22.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[14:13:22.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[14:13:24.261] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 382.7 mA = 23.9187 mA/ROC
[14:13:24.261] <TB2>     INFO: i(loss) [mA/ROC]:     18.5  20.1  20.1  19.3  20.9  19.3  19.3  19.3  19.3  18.5  19.3  20.1  19.3  19.3  18.5  19.3
[14:13:24.294] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:24.294] <TB2>     INFO:    PixTestPretest::findTiming() 
[14:13:24.294] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:24.294] <TB2>     INFO: PixTestCmd::init()
[14:13:24.294] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:13:24.891] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:15:01.192] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:15:01.222] <TB2>     INFO: TBM phases:  160MHz: 4, 400MHz: 2, TBM delays: ROC(0/1):2, header/trailer: 1, token: 0
[14:15:01.222] <TB2>     INFO: (success/tries = 100/100), width = 3
[14:15:01.222] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x88 to 0x88
[14:15:01.222] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0x52 to 0x52
[14:15:01.222] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0x52 to 0x52
[14:15:01.222] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:15:01.222] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:15:01.225] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:01.225] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:15:01.225] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:01.362] <TB2>     INFO: Expecting 231680 events.
[14:15:05.972] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:15:05.975] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[14:15:08.613] <TB2>     INFO: 231680 events read in total (6536ms).
[14:15:08.618] <TB2>     INFO: Test took 7391ms.
[14:15:08.956] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 58
[14:15:08.961] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 96 and Delta(CalDel) = 63
[14:15:08.964] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 109 and Delta(CalDel) = 64
[14:15:08.968] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 61
[14:15:08.972] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 104 and Delta(CalDel) = 62
[14:15:08.975] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 67
[14:15:08.979] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 60
[14:15:08.983] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 65
[14:15:08.986] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 61
[14:15:08.990] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 75 and Delta(CalDel) = 60
[14:15:08.993] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 103 and Delta(CalDel) = 61
[14:15:08.997] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 106 and Delta(CalDel) = 64
[14:15:08.001] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 87 and Delta(CalDel) = 64
[14:15:08.004] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:15:09.008] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 61
[14:15:09.011] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 60
[14:15:09.053] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:15:09.090] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:09.091] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:15:09.091] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:09.226] <TB2>     INFO: Expecting 231680 events.
[14:15:17.407] <TB2>     INFO: 231680 events read in total (7466ms).
[14:15:17.412] <TB2>     INFO: Test took 8317ms.
[14:15:17.434] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29
[14:15:17.748] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[14:15:17.751] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[14:15:17.755] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:15:17.758] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[14:15:17.763] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 33.5
[14:15:17.766] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30
[14:15:17.769] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32.5
[14:15:17.773] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30.5
[14:15:17.776] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[14:15:17.780] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[14:15:17.784] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 32
[14:15:17.788] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 31.5
[14:15:17.791] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[14:15:17.795] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31
[14:15:17.799] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30.5
[14:15:17.834] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:15:17.834] <TB2>     INFO: CalDel:      114   139   143   143   141   155   133   154   127   130   129   141   156   141   131   127
[14:15:17.834] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:15:17.839] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C0.dat
[14:15:17.839] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C1.dat
[14:15:17.839] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C2.dat
[14:15:17.839] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C3.dat
[14:15:17.839] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C4.dat
[14:15:17.840] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C5.dat
[14:15:17.840] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C6.dat
[14:15:17.840] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C7.dat
[14:15:17.840] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C8.dat
[14:15:17.840] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C9.dat
[14:15:17.840] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C10.dat
[14:15:17.841] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C11.dat
[14:15:17.841] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C12.dat
[14:15:17.841] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C13.dat
[14:15:17.841] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C14.dat
[14:15:17.841] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C15.dat
[14:15:17.841] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:15:17.841] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:15:17.842] <TB2>     INFO: PixTestPretest::doTest() done, duration: 152 seconds
[14:15:17.842] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:15:17.901] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:15:17.901] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:15:17.904] <TB2>     INFO: ######################################################################
[14:15:17.904] <TB2>     INFO: PixTestAlive::doTest()
[14:15:17.904] <TB2>     INFO: ######################################################################
[14:15:17.907] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:17.907] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:15:17.907] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:17.908] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:15:18.251] <TB2>     INFO: Expecting 41600 events.
[14:15:22.331] <TB2>     INFO: 41600 events read in total (3365ms).
[14:15:22.331] <TB2>     INFO: Test took 4423ms.
[14:15:22.339] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:22.339] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:15:22.339] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:15:22.713] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:15:22.713] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:15:22.713] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:15:22.716] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:22.716] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:15:22.716] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:22.718] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:15:23.061] <TB2>     INFO: Expecting 41600 events.
[14:15:26.044] <TB2>     INFO: 41600 events read in total (2268ms).
[14:15:26.044] <TB2>     INFO: Test took 3326ms.
[14:15:26.045] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:26.045] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:15:26.045] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:15:26.045] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:15:26.455] <TB2>     INFO: PixTestAlive::maskTest() done
[14:15:26.455] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:15:26.458] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:26.458] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:15:26.458] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:26.459] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:15:26.802] <TB2>     INFO: Expecting 41600 events.
[14:15:30.918] <TB2>     INFO: 41600 events read in total (3401ms).
[14:15:30.919] <TB2>     INFO: Test took 4460ms.
[14:15:30.927] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:30.927] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:15:30.927] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:15:31.303] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:15:31.303] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:15:31.303] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:15:31.303] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:15:31.311] <TB2>     INFO: ######################################################################
[14:15:31.311] <TB2>     INFO: PixTestTrim::doTest()
[14:15:31.311] <TB2>     INFO: ######################################################################
[14:15:31.314] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:31.314] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:15:31.314] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:31.394] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:15:31.394] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:15:31.468] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:31.468] <TB2>     INFO:     run 1 of 1
[14:15:31.468] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:31.811] <TB2>     INFO: Expecting 5025280 events.
[14:16:16.471] <TB2>     INFO: 1384120 events read in total (43946ms).
[14:17:00.173] <TB2>     INFO: 2754024 events read in total (87648ms).
[14:17:44.067] <TB2>     INFO: 4133688 events read in total (131543ms).
[14:18:12.443] <TB2>     INFO: 5025280 events read in total (159918ms).
[14:18:12.493] <TB2>     INFO: Test took 161025ms.
[14:18:12.562] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:12.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:14.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:16.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:17.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:19.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:20.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:23.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:24.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:26.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:27.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:28.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:30.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:31.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:32.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:34.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:35.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:36.947] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 211312640
[14:18:36.951] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.038 minThrLimit = 94.0282 minThrNLimit = 119.035 -> result = 94.038 -> 94
[14:18:36.951] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6232 minThrLimit = 95.6204 minThrNLimit = 121.435 -> result = 95.6232 -> 95
[14:18:36.951] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.098 minThrLimit = 104.936 minThrNLimit = 133.902 -> result = 105.098 -> 105
[14:18:36.952] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3973 minThrLimit = 94.3918 minThrNLimit = 122.965 -> result = 94.3973 -> 94
[14:18:36.953] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.271 minThrLimit = 102.27 minThrNLimit = 127.372 -> result = 102.271 -> 102
[14:18:36.953] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.999 minThrLimit = 99.9672 minThrNLimit = 122.334 -> result = 99.999 -> 99
[14:18:36.953] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0486 minThrLimit = 91.0013 minThrNLimit = 116.713 -> result = 91.0486 -> 91
[14:18:36.954] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.8748 minThrLimit = 82.8625 minThrNLimit = 105.832 -> result = 82.8748 -> 82
[14:18:36.954] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.639 minThrLimit = 100.626 minThrNLimit = 125.722 -> result = 100.639 -> 100
[14:18:36.955] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9393 minThrLimit = 89.9129 minThrNLimit = 112.932 -> result = 89.9393 -> 89
[14:18:36.955] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9296 minThrLimit = 98.9035 minThrNLimit = 119.971 -> result = 98.9296 -> 98
[14:18:36.955] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.002 minThrLimit = 101.962 minThrNLimit = 126.47 -> result = 102.002 -> 102
[14:18:36.956] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6798 minThrLimit = 88.6792 minThrNLimit = 108.917 -> result = 88.6798 -> 88
[14:18:36.956] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1281 minThrLimit = 93.1226 minThrNLimit = 114.709 -> result = 93.1281 -> 93
[14:18:36.956] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8974 minThrLimit = 92.889 minThrNLimit = 115.959 -> result = 92.8974 -> 92
[14:18:36.957] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.529 minThrLimit = 92.502 minThrNLimit = 118.439 -> result = 92.529 -> 92
[14:18:36.957] <TB2>     INFO: ROC 0 VthrComp = 94
[14:18:36.957] <TB2>     INFO: ROC 1 VthrComp = 95
[14:18:36.957] <TB2>     INFO: ROC 2 VthrComp = 105
[14:18:36.957] <TB2>     INFO: ROC 3 VthrComp = 94
[14:18:36.957] <TB2>     INFO: ROC 4 VthrComp = 102
[14:18:36.957] <TB2>     INFO: ROC 5 VthrComp = 99
[14:18:36.958] <TB2>     INFO: ROC 6 VthrComp = 91
[14:18:36.958] <TB2>     INFO: ROC 7 VthrComp = 82
[14:18:36.958] <TB2>     INFO: ROC 8 VthrComp = 100
[14:18:36.958] <TB2>     INFO: ROC 9 VthrComp = 89
[14:18:36.958] <TB2>     INFO: ROC 10 VthrComp = 98
[14:18:36.958] <TB2>     INFO: ROC 11 VthrComp = 102
[14:18:36.958] <TB2>     INFO: ROC 12 VthrComp = 88
[14:18:36.958] <TB2>     INFO: ROC 13 VthrComp = 93
[14:18:36.959] <TB2>     INFO: ROC 14 VthrComp = 92
[14:18:36.959] <TB2>     INFO: ROC 15 VthrComp = 92
[14:18:36.959] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:18:36.959] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:18:36.972] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:36.972] <TB2>     INFO:     run 1 of 1
[14:18:36.972] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:37.315] <TB2>     INFO: Expecting 5025280 events.
[14:19:13.390] <TB2>     INFO: 887024 events read in total (35360ms).
[14:19:48.772] <TB2>     INFO: 1771848 events read in total (70742ms).
[14:20:24.077] <TB2>     INFO: 2655960 events read in total (106048ms).
[14:20:59.342] <TB2>     INFO: 3530608 events read in total (141312ms).
[14:21:34.521] <TB2>     INFO: 4400680 events read in total (176492ms).
[14:22:00.033] <TB2>     INFO: 5025280 events read in total (202003ms).
[14:22:00.107] <TB2>     INFO: Test took 203135ms.
[14:22:00.311] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:00.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:02.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:04.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:05.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:07.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:09.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:11.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:13.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:15.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:16.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:18.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:20.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:21.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:23.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:24.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:26.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:27.903] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240570368
[14:22:27.906] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.0529 for pixel 0/2 mean/min/max = 44.8123/33.2568/56.3678
[14:22:27.907] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.0003 for pixel 21/17 mean/min/max = 45.3474/31.5689/59.1259
[14:22:27.907] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.9902 for pixel 24/4 mean/min/max = 46.1973/34.3372/58.0575
[14:22:27.907] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.6004 for pixel 0/52 mean/min/max = 44.6324/32.6261/56.6387
[14:22:27.908] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.8731 for pixel 17/1 mean/min/max = 44.0101/32.0916/55.9285
[14:22:27.908] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.7393 for pixel 0/10 mean/min/max = 45.8661/31.9429/59.7892
[14:22:27.908] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.018 for pixel 0/73 mean/min/max = 44.3452/33.1982/55.4922
[14:22:27.909] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.1058 for pixel 17/13 mean/min/max = 45.5677/32.9988/58.1366
[14:22:27.909] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.1591 for pixel 12/0 mean/min/max = 44.1719/32.0228/56.321
[14:22:27.909] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.7073 for pixel 3/6 mean/min/max = 45.8578/33.8359/57.8796
[14:22:27.910] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.4742 for pixel 19/11 mean/min/max = 44.54/32.5587/56.5214
[14:22:27.910] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.435 for pixel 23/5 mean/min/max = 45.2052/31.8547/58.5557
[14:22:27.910] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.156 for pixel 19/11 mean/min/max = 45.8117/34.4604/57.1629
[14:22:27.911] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.719 for pixel 10/43 mean/min/max = 45.3315/31.8873/58.7756
[14:22:27.911] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.8559 for pixel 6/28 mean/min/max = 44.9998/34.078/55.9215
[14:22:27.911] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.584 for pixel 4/19 mean/min/max = 45.0928/33.4168/56.7687
[14:22:27.912] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:28.044] <TB2>     INFO: Expecting 411648 events.
[14:22:35.756] <TB2>     INFO: 411648 events read in total (6998ms).
[14:22:35.762] <TB2>     INFO: Expecting 411648 events.
[14:22:43.471] <TB2>     INFO: 411648 events read in total (7042ms).
[14:22:43.480] <TB2>     INFO: Expecting 411648 events.
[14:22:51.179] <TB2>     INFO: 411648 events read in total (7042ms).
[14:22:51.191] <TB2>     INFO: Expecting 411648 events.
[14:22:58.847] <TB2>     INFO: 411648 events read in total (7001ms).
[14:22:58.862] <TB2>     INFO: Expecting 411648 events.
[14:23:06.520] <TB2>     INFO: 411648 events read in total (7004ms).
[14:23:06.537] <TB2>     INFO: Expecting 411648 events.
[14:23:14.116] <TB2>     INFO: 411648 events read in total (6925ms).
[14:23:14.135] <TB2>     INFO: Expecting 411648 events.
[14:23:21.794] <TB2>     INFO: 411648 events read in total (7004ms).
[14:23:21.817] <TB2>     INFO: Expecting 411648 events.
[14:23:29.467] <TB2>     INFO: 411648 events read in total (7003ms).
[14:23:29.492] <TB2>     INFO: Expecting 411648 events.
[14:23:37.165] <TB2>     INFO: 411648 events read in total (7031ms).
[14:23:37.192] <TB2>     INFO: Expecting 411648 events.
[14:23:44.894] <TB2>     INFO: 411648 events read in total (7060ms).
[14:23:44.924] <TB2>     INFO: Expecting 411648 events.
[14:23:52.567] <TB2>     INFO: 411648 events read in total (7003ms).
[14:23:52.600] <TB2>     INFO: Expecting 411648 events.
[14:24:00.262] <TB2>     INFO: 411648 events read in total (7021ms).
[14:24:00.297] <TB2>     INFO: Expecting 411648 events.
[14:24:07.943] <TB2>     INFO: 411648 events read in total (7012ms).
[14:24:07.981] <TB2>     INFO: Expecting 411648 events.
[14:24:15.632] <TB2>     INFO: 411648 events read in total (7017ms).
[14:24:15.674] <TB2>     INFO: Expecting 411648 events.
[14:24:23.314] <TB2>     INFO: 411648 events read in total (7010ms).
[14:24:23.357] <TB2>     INFO: Expecting 411648 events.
[14:24:31.099] <TB2>     INFO: 411648 events read in total (7115ms).
[14:24:31.145] <TB2>     INFO: Test took 123233ms.
[14:24:31.647] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7304 < 35 for itrim = 95; old thr = 33.6123 ... break
[14:24:31.686] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3877 < 35 for itrim = 114; old thr = 34.3817 ... break
[14:24:31.731] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1641 < 35 for itrim = 119; old thr = 34.249 ... break
[14:24:31.771] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1299 < 35 for itrim = 111; old thr = 34.381 ... break
[14:24:31.811] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1303 < 35 for itrim = 100; old thr = 33.6733 ... break
[14:24:31.840] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5696 < 35 for itrim = 97; old thr = 34.0047 ... break
[14:24:31.879] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2166 < 35 for itrim+1 = 101; old thr = 34.8857 ... break
[14:24:31.920] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.039 < 35 for itrim = 108; old thr = 34.7273 ... break
[14:24:31.962] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3586 < 35 for itrim = 105; old thr = 34.6331 ... break
[14:24:31.000] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2765 < 35 for itrim+1 = 116; old thr = 34.9899 ... break
[14:24:32.037] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.43 < 35 for itrim = 97; old thr = 34.0741 ... break
[14:24:32.076] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5728 < 35 for itrim = 117; old thr = 33.8689 ... break
[14:24:32.112] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0317 < 35 for itrim = 101; old thr = 34.6602 ... break
[14:24:32.147] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0264 < 35 for itrim = 109; old thr = 33.8324 ... break
[14:24:32.189] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4151 < 35 for itrim+1 = 108; old thr = 34.7843 ... break
[14:24:32.228] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0667 < 35 for itrim = 107; old thr = 34.9276 ... break
[14:24:32.303] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:24:32.313] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:32.313] <TB2>     INFO:     run 1 of 1
[14:24:32.314] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:32.657] <TB2>     INFO: Expecting 5025280 events.
[14:25:08.501] <TB2>     INFO: 870400 events read in total (35129ms).
[14:25:43.667] <TB2>     INFO: 1739200 events read in total (70295ms).
[14:26:18.958] <TB2>     INFO: 2607232 events read in total (105587ms).
[14:26:54.054] <TB2>     INFO: 3465472 events read in total (140682ms).
[14:27:29.112] <TB2>     INFO: 4319024 events read in total (175741ms).
[14:27:58.401] <TB2>     INFO: 5025280 events read in total (205029ms).
[14:27:58.486] <TB2>     INFO: Test took 206172ms.
[14:27:58.671] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:59.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:00.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:02.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:04.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:05.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:07.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:09.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:10.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:12.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:13.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:15.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:16.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:18.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:19.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:21.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:22.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:24.171] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257769472
[14:28:24.173] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.461317 .. 49.500003
[14:28:24.248] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:28:24.258] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:24.258] <TB2>     INFO:     run 1 of 1
[14:28:24.258] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:24.603] <TB2>     INFO: Expecting 1996800 events.
[14:29:05.992] <TB2>     INFO: 1172080 events read in total (40674ms).
[14:29:34.740] <TB2>     INFO: 1996800 events read in total (69422ms).
[14:29:34.763] <TB2>     INFO: Test took 70505ms.
[14:29:34.804] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:34.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:35.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:36.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:37.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:38.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:39.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:40.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:41.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:42.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:43.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:44.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:45.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:46.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:47.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:48.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:49.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:50.777] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 220704768
[14:29:50.859] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.293626 .. 43.396001
[14:29:50.933] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:29:50.943] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:50.943] <TB2>     INFO:     run 1 of 1
[14:29:50.943] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:51.287] <TB2>     INFO: Expecting 1597440 events.
[14:30:32.679] <TB2>     INFO: 1182504 events read in total (40677ms).
[14:30:47.120] <TB2>     INFO: 1597440 events read in total (55118ms).
[14:30:47.137] <TB2>     INFO: Test took 56194ms.
[14:30:47.171] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:47.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:48.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:49.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:50.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:50.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:51.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:52.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:53.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:54.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:55.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:56.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:57.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:58.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:59.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:00.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:01.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:02.340] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290430976
[14:31:02.420] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.189103 .. 39.009346
[14:31:02.496] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:31:02.506] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:02.506] <TB2>     INFO:     run 1 of 1
[14:31:02.506] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:02.849] <TB2>     INFO: Expecting 1297920 events.
[14:31:44.677] <TB2>     INFO: 1201616 events read in total (41113ms).
[14:31:48.467] <TB2>     INFO: 1297920 events read in total (44903ms).
[14:31:48.484] <TB2>     INFO: Test took 45979ms.
[14:31:48.513] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:48.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:49.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:50.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:51.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:52.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:53.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:53.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:54.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:55.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:56.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:57.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:58.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:59.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:00.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:01.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:02.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:02.006] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327852032
[14:32:03.091] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.195005 .. 39.009346
[14:32:03.165] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:32:03.175] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:03.175] <TB2>     INFO:     run 1 of 1
[14:32:03.175] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:03.518] <TB2>     INFO: Expecting 1164800 events.
[14:32:44.662] <TB2>     INFO: 1159272 events read in total (40429ms).
[14:32:45.246] <TB2>     INFO: 1164800 events read in total (41013ms).
[14:32:45.256] <TB2>     INFO: Test took 42081ms.
[14:32:45.283] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:45.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:46.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:47.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:48.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:49.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:50.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:51.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:52.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:53.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:54.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:55.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:56.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:56.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:57.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:58.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:59.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:00.610] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338862080
[14:33:00.694] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:33:00.694] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:33:00.704] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:00.704] <TB2>     INFO:     run 1 of 1
[14:33:00.704] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:01.047] <TB2>     INFO: Expecting 1364480 events.
[14:33:40.918] <TB2>     INFO: 1075808 events read in total (39156ms).
[14:33:52.011] <TB2>     INFO: 1364480 events read in total (50249ms).
[14:33:52.026] <TB2>     INFO: Test took 51322ms.
[14:33:52.063] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:52.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:53.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:54.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:55.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:56.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:57.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:58.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:59.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:00.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:01.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:02.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:03.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:04.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:05.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:06.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:07.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:08.389] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356769792
[14:34:08.426] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C0.dat
[14:34:08.426] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C1.dat
[14:34:08.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C2.dat
[14:34:08.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C3.dat
[14:34:08.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C4.dat
[14:34:08.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C5.dat
[14:34:08.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C6.dat
[14:34:08.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C7.dat
[14:34:08.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C8.dat
[14:34:08.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C9.dat
[14:34:08.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C10.dat
[14:34:08.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C11.dat
[14:34:08.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C12.dat
[14:34:08.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C13.dat
[14:34:08.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C14.dat
[14:34:08.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C15.dat
[14:34:08.429] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C0.dat
[14:34:08.438] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C1.dat
[14:34:08.446] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C2.dat
[14:34:08.453] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C3.dat
[14:34:08.460] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C4.dat
[14:34:08.466] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C5.dat
[14:34:08.473] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C6.dat
[14:34:08.480] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C7.dat
[14:34:08.487] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C8.dat
[14:34:08.493] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C9.dat
[14:34:08.500] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C10.dat
[14:34:08.507] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C11.dat
[14:34:08.514] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C12.dat
[14:34:08.521] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C13.dat
[14:34:08.528] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C14.dat
[14:34:08.535] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C15.dat
[14:34:08.542] <TB2>     INFO: PixTestTrim::trimTest() done
[14:34:08.542] <TB2>     INFO: vtrim:      95 114 119 111 100  97 101 108 105 116  97 117 101 109 108 107 
[14:34:08.542] <TB2>     INFO: vthrcomp:   94  95 105  94 102  99  91  82 100  89  98 102  88  93  92  92 
[14:34:08.542] <TB2>     INFO: vcal mean:  35.01  35.00  35.02  35.01  34.96  35.01  35.02  35.01  34.98  35.01  35.04  34.98  35.04  35.05  35.00  34.96 
[14:34:08.542] <TB2>     INFO: vcal RMS:    0.80   0.86   0.79   0.76   0.82   0.85   0.76   0.81   0.81   0.77   0.86   0.90   0.78   0.85   0.80   0.82 
[14:34:08.542] <TB2>     INFO: bits mean:   9.38   9.69   8.92   9.31  10.28   9.20   9.66   9.60  10.06   9.25   9.78   9.84   8.98   9.94   9.69   9.61 
[14:34:08.542] <TB2>     INFO: bits RMS:    2.71   2.70   2.59   2.84   2.46   2.85   2.61   2.59   2.53   2.54   2.61   2.61   2.60   2.57   2.38   2.53 
[14:34:08.552] <TB2>     INFO:    ----------------------------------------------------------------------
[14:34:08.552] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:34:08.552] <TB2>     INFO:    ----------------------------------------------------------------------
[14:34:08.554] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:34:08.554] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:34:08.566] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:08.566] <TB2>     INFO:     run 1 of 1
[14:34:08.566] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:08.909] <TB2>     INFO: Expecting 4160000 events.
[14:34:55.493] <TB2>     INFO: 1144845 events read in total (45870ms).
[14:35:41.319] <TB2>     INFO: 2277910 events read in total (91696ms).
[14:36:26.991] <TB2>     INFO: 3398350 events read in total (137369ms).
[14:36:57.900] <TB2>     INFO: 4160000 events read in total (168277ms).
[14:36:57.982] <TB2>     INFO: Test took 169416ms.
[14:36:58.118] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:58.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:00.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:02.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:04.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:07.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:09.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:11.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:13.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:15.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:18.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:20.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:22.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:24.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:26.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:28.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:29.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:31.839] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366321664
[14:37:31.840] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:37:31.914] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:37:31.914] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:37:31.924] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:31.924] <TB2>     INFO:     run 1 of 1
[14:37:31.924] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:32.268] <TB2>     INFO: Expecting 3307200 events.
[14:38:21.621] <TB2>     INFO: 1245625 events read in total (48638ms).
[14:39:09.790] <TB2>     INFO: 2466070 events read in total (96807ms).
[14:39:42.941] <TB2>     INFO: 3307200 events read in total (129958ms).
[14:39:42.977] <TB2>     INFO: Test took 131053ms.
[14:39:43.057] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:43.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:44.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:46.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:48.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:50.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:51.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:53.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:55.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:57.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:59.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:01.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:03.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:06.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:08.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:10.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:12.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:14.512] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366321664
[14:40:14.513] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:40:14.591] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:40:14.591] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[14:40:14.603] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:14.603] <TB2>     INFO:     run 1 of 1
[14:40:14.603] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:14.961] <TB2>     INFO: Expecting 3099200 events.
[14:41:05.547] <TB2>     INFO: 1300840 events read in total (49871ms).
[14:41:54.601] <TB2>     INFO: 2568995 events read in total (98925ms).
[14:42:15.619] <TB2>     INFO: 3099200 events read in total (119943ms).
[14:42:15.648] <TB2>     INFO: Test took 121045ms.
[14:42:15.714] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:15.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:17.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:18.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:20.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:22.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:23.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:25.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:26.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:28.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:29.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:31.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:33.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:35.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:36.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:38.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:40.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:42.761] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366321664
[14:42:42.763] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:42:42.847] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:42:42.847] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[14:42:42.857] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:42.857] <TB2>     INFO:     run 1 of 1
[14:42:42.857] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:43.208] <TB2>     INFO: Expecting 3099200 events.
[14:43:34.051] <TB2>     INFO: 1300575 events read in total (50129ms).
[14:44:23.476] <TB2>     INFO: 2567890 events read in total (99554ms).
[14:44:44.500] <TB2>     INFO: 3099200 events read in total (120579ms).
[14:44:44.532] <TB2>     INFO: Test took 121676ms.
[14:44:44.598] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:44.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:46.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:47.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:49.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:51.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:52.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:54.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:55.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:57.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:59.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:00.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:02.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:03.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:05.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:07.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:08.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:10.688] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366321664
[14:45:10.688] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:45:10.763] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:45:10.763] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[14:45:10.773] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:10.773] <TB2>     INFO:     run 1 of 1
[14:45:10.774] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:11.116] <TB2>     INFO: Expecting 3120000 events.
[14:46:01.987] <TB2>     INFO: 1293570 events read in total (50156ms).
[14:46:51.470] <TB2>     INFO: 2554525 events read in total (99639ms).
[14:47:13.598] <TB2>     INFO: 3120000 events read in total (121767ms).
[14:47:13.631] <TB2>     INFO: Test took 122857ms.
[14:47:13.699] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:13.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:15.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:16.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:18.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:20.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:21.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:23.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:24.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:26.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:27.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:29.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:31.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:32.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:34.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:35.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:37.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:38.996] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366321664
[14:47:38.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.32482, thr difference RMS: 1.72373
[14:47:38.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.17443, thr difference RMS: 1.52064
[14:47:38.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.16597, thr difference RMS: 1.23628
[14:47:38.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.02572, thr difference RMS: 1.2812
[14:47:38.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.81432, thr difference RMS: 1.66091
[14:47:38.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.2329, thr difference RMS: 1.37638
[14:47:38.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.72668, thr difference RMS: 1.44251
[14:47:38.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.96459, thr difference RMS: 1.17508
[14:47:38.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.16346, thr difference RMS: 1.68265
[14:47:38.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.24708, thr difference RMS: 1.38865
[14:47:38.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.7597, thr difference RMS: 1.72254
[14:47:38.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.06903, thr difference RMS: 1.39661
[14:47:38.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.49005, thr difference RMS: 1.59239
[14:47:38.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.73222, thr difference RMS: 1.51788
[14:47:38.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.96484, thr difference RMS: 1.52896
[14:47:38.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.52582, thr difference RMS: 1.60391
[14:47:38.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.40951, thr difference RMS: 1.72583
[14:47:38.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.07355, thr difference RMS: 1.50672
[14:47:38.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.04685, thr difference RMS: 1.21329
[14:47:38.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.96464, thr difference RMS: 1.26412
[14:47:38.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.87927, thr difference RMS: 1.64409
[14:47:38.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.2427, thr difference RMS: 1.3685
[14:47:38.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.68943, thr difference RMS: 1.43035
[14:47:38.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.01803, thr difference RMS: 1.17058
[14:47:38.002] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.10398, thr difference RMS: 1.67492
[14:47:38.002] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.10395, thr difference RMS: 1.38744
[14:47:38.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.84311, thr difference RMS: 1.71684
[14:47:38.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.00416, thr difference RMS: 1.37238
[14:47:38.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.33292, thr difference RMS: 1.59831
[14:47:38.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.77848, thr difference RMS: 1.48316
[14:47:38.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.89571, thr difference RMS: 1.56186
[14:47:38.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.45939, thr difference RMS: 1.61281
[14:47:38.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.57923, thr difference RMS: 1.69751
[14:47:38.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.17104, thr difference RMS: 1.49371
[14:47:38.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.01375, thr difference RMS: 1.22432
[14:47:38.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.9608, thr difference RMS: 1.2892
[14:47:38.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.01064, thr difference RMS: 1.63247
[14:47:38.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.2281, thr difference RMS: 1.34758
[14:47:38.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.75467, thr difference RMS: 1.44639
[14:47:38.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.13333, thr difference RMS: 1.16383
[14:47:38.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.18521, thr difference RMS: 1.66663
[14:47:38.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.05673, thr difference RMS: 1.36822
[14:47:38.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.03901, thr difference RMS: 1.70599
[14:47:38.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.01332, thr difference RMS: 1.38149
[14:47:39.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.37609, thr difference RMS: 1.60128
[14:47:39.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.98633, thr difference RMS: 1.46447
[14:47:39.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.98813, thr difference RMS: 1.53812
[14:47:39.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.5395, thr difference RMS: 1.59462
[14:47:39.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.77629, thr difference RMS: 1.71657
[14:47:39.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.2656, thr difference RMS: 1.47973
[14:47:39.007] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.99784, thr difference RMS: 1.20821
[14:47:39.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.06332, thr difference RMS: 1.29017
[14:47:39.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.2182, thr difference RMS: 1.64624
[14:47:39.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.2803, thr difference RMS: 1.35474
[14:47:39.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.91096, thr difference RMS: 1.40206
[14:47:39.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.26392, thr difference RMS: 1.16386
[14:47:39.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.27405, thr difference RMS: 1.66433
[14:47:39.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.15753, thr difference RMS: 1.39207
[14:47:39.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.18403, thr difference RMS: 1.69551
[14:47:39.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.0884, thr difference RMS: 1.38802
[14:47:39.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.42081, thr difference RMS: 1.59809
[14:47:39.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.13946, thr difference RMS: 1.48197
[14:47:39.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.0297, thr difference RMS: 1.54086
[14:47:39.010] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.57111, thr difference RMS: 1.58994
[14:47:39.118] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:47:39.121] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1927 seconds
[14:47:39.121] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:47:39.829] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:47:39.829] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:47:39.832] <TB2>     INFO: ######################################################################
[14:47:39.832] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:47:39.832] <TB2>     INFO: ######################################################################
[14:47:39.832] <TB2>     INFO:    ----------------------------------------------------------------------
[14:47:39.832] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:47:39.832] <TB2>     INFO:    ----------------------------------------------------------------------
[14:47:39.832] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:47:39.844] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:47:39.844] <TB2>     INFO:     run 1 of 1
[14:47:39.844] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:40.188] <TB2>     INFO: Expecting 59072000 events.
[14:48:09.477] <TB2>     INFO: 1073200 events read in total (28574ms).
[14:48:37.547] <TB2>     INFO: 2141600 events read in total (56644ms).
[14:49:05.683] <TB2>     INFO: 3210000 events read in total (84780ms).
[14:49:33.829] <TB2>     INFO: 4282000 events read in total (112926ms).
[14:50:01.999] <TB2>     INFO: 5350800 events read in total (141096ms).
[14:50:30.088] <TB2>     INFO: 6422400 events read in total (169185ms).
[14:50:58.141] <TB2>     INFO: 7492200 events read in total (197238ms).
[14:51:26.243] <TB2>     INFO: 8560600 events read in total (225340ms).
[14:51:54.372] <TB2>     INFO: 9630600 events read in total (253469ms).
[14:52:22.469] <TB2>     INFO: 10701400 events read in total (281566ms).
[14:52:50.508] <TB2>     INFO: 11770200 events read in total (309605ms).
[14:53:18.512] <TB2>     INFO: 12840600 events read in total (337609ms).
[14:53:46.566] <TB2>     INFO: 13910600 events read in total (365663ms).
[14:54:14.578] <TB2>     INFO: 14979200 events read in total (393675ms).
[14:54:42.682] <TB2>     INFO: 16050000 events read in total (421779ms).
[14:55:10.785] <TB2>     INFO: 17121000 events read in total (449882ms).
[14:55:38.851] <TB2>     INFO: 18188800 events read in total (477948ms).
[14:56:06.959] <TB2>     INFO: 19259200 events read in total (506056ms).
[14:56:35.019] <TB2>     INFO: 20329400 events read in total (534116ms).
[14:57:03.032] <TB2>     INFO: 21398400 events read in total (562129ms).
[14:57:31.152] <TB2>     INFO: 22470800 events read in total (590249ms).
[14:57:59.305] <TB2>     INFO: 23540000 events read in total (618402ms).
[14:58:27.469] <TB2>     INFO: 24608200 events read in total (646566ms).
[14:58:55.447] <TB2>     INFO: 25680200 events read in total (674544ms).
[14:59:23.394] <TB2>     INFO: 26749600 events read in total (702491ms).
[14:59:51.512] <TB2>     INFO: 27819600 events read in total (730609ms).
[15:00:19.585] <TB2>     INFO: 28891000 events read in total (758682ms).
[15:00:47.610] <TB2>     INFO: 29959200 events read in total (786707ms).
[15:01:15.747] <TB2>     INFO: 31027800 events read in total (814844ms).
[15:01:43.999] <TB2>     INFO: 32100400 events read in total (843096ms).
[15:02:12.082] <TB2>     INFO: 33169400 events read in total (871179ms).
[15:02:40.278] <TB2>     INFO: 34239800 events read in total (899375ms).
[15:03:08.426] <TB2>     INFO: 35309600 events read in total (927523ms).
[15:03:36.442] <TB2>     INFO: 36377600 events read in total (955539ms).
[15:04:04.606] <TB2>     INFO: 37447600 events read in total (983703ms).
[15:04:32.744] <TB2>     INFO: 38519200 events read in total (1011841ms).
[15:05:00.835] <TB2>     INFO: 39587600 events read in total (1039932ms).
[15:05:28.927] <TB2>     INFO: 40657200 events read in total (1068024ms).
[15:05:56.976] <TB2>     INFO: 41728200 events read in total (1096073ms).
[15:06:25.049] <TB2>     INFO: 42796800 events read in total (1124146ms).
[15:06:53.193] <TB2>     INFO: 43866800 events read in total (1152290ms).
[15:07:21.334] <TB2>     INFO: 44937000 events read in total (1180431ms).
[15:07:49.365] <TB2>     INFO: 46004400 events read in total (1208462ms).
[15:08:17.515] <TB2>     INFO: 47071800 events read in total (1236612ms).
[15:08:45.620] <TB2>     INFO: 48142800 events read in total (1264717ms).
[15:09:13.788] <TB2>     INFO: 49212200 events read in total (1292885ms).
[15:09:41.988] <TB2>     INFO: 50280200 events read in total (1321085ms).
[15:10:10.058] <TB2>     INFO: 51348000 events read in total (1349155ms).
[15:10:38.169] <TB2>     INFO: 52418800 events read in total (1377266ms).
[15:11:06.211] <TB2>     INFO: 53486800 events read in total (1405308ms).
[15:11:34.352] <TB2>     INFO: 54555000 events read in total (1433449ms).
[15:12:02.423] <TB2>     INFO: 55624600 events read in total (1461520ms).
[15:12:30.605] <TB2>     INFO: 56694200 events read in total (1489702ms).
[15:12:58.682] <TB2>     INFO: 57762000 events read in total (1517779ms).
[15:13:26.789] <TB2>     INFO: 58830600 events read in total (1545886ms).
[15:13:33.377] <TB2>     INFO: 59072000 events read in total (1552474ms).
[15:13:33.398] <TB2>     INFO: Test took 1553554ms.
[15:13:33.456] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:33.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:13:33.588] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:34.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:13:34.754] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:35.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:13:35.918] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:37.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:13:37.087] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:38.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:38.254] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:39.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:39.410] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:40.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:40.583] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:41.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:41.737] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:42.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:42.903] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:44.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:44.067] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:45.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:45.222] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:46.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:46.381] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:47.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:47.550] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:48.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:48.721] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:49.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:49.891] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:51.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:51.035] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:52.204] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498110464
[15:13:52.248] <TB2>     INFO: PixTestScurves::scurves() done 
[15:13:52.248] <TB2>     INFO: Vcal mean:  35.11  35.06  35.13  35.02  35.10  35.12  35.12  35.08  35.05  35.07  35.07  35.12  35.09  35.09  35.13  35.08 
[15:13:52.248] <TB2>     INFO: Vcal RMS:    0.66   0.75   0.66   0.63   0.69   0.72   0.63   0.69   0.71   0.65   0.73   0.79   0.65   0.74   0.66   0.70 
[15:13:52.248] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:13:52.322] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:13:52.323] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:13:52.323] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:13:52.323] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:13:52.323] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:13:52.323] <TB2>     INFO: ######################################################################
[15:13:52.323] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:13:52.323] <TB2>     INFO: ######################################################################
[15:13:52.326] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:13:52.669] <TB2>     INFO: Expecting 41600 events.
[15:13:56.759] <TB2>     INFO: 41600 events read in total (3364ms).
[15:13:56.760] <TB2>     INFO: Test took 4434ms.
[15:13:56.768] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:56.768] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:13:56.768] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:13:56.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:13:56.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:13:56.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:13:56.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:13:57.115] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:13:57.460] <TB2>     INFO: Expecting 41600 events.
[15:14:01.608] <TB2>     INFO: 41600 events read in total (3434ms).
[15:14:01.609] <TB2>     INFO: Test took 4494ms.
[15:14:01.617] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:01.617] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:14:01.617] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:14:01.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.6
[15:14:01.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:14:01.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.37
[15:14:01.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.832
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 172
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.923
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.398
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 184
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.583
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.96
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 182
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.354
[15:14:01.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.544
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.879
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.911
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 180
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.019
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 163
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.782
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 167
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.844
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:14:01.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.811
[15:14:01.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 177
[15:14:01.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.539
[15:14:01.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:14:01.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:14:01.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:14:01.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:14:01.714] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:14:02.066] <TB2>     INFO: Expecting 41600 events.
[15:14:06.125] <TB2>     INFO: 41600 events read in total (3344ms).
[15:14:06.125] <TB2>     INFO: Test took 4411ms.
[15:14:06.133] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:06.133] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:14:06.133] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:14:06.137] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:14:06.138] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 11
[15:14:06.138] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.2449
[15:14:06.138] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 65
[15:14:06.138] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8495
[15:14:06.138] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 65
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.0766
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 63
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4961
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,48] phvalue 79
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.6292
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 67
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9126
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,62] phvalue 68
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7163
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 77
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9229
[15:14:06.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,44] phvalue 65
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.5515
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,10] phvalue 62
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.5462
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 56
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.3837
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 47.7959
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 47
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.7241
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 53
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.3581
[15:14:06.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 65
[15:14:06.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3508
[15:14:06.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 71
[15:14:06.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7686
[15:14:06.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [32 ,12] phvalue 72
[15:14:06.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 0 0
[15:14:06.551] <TB2>     INFO: Expecting 2560 events.
[15:14:07.508] <TB2>     INFO: 2560 events read in total (242ms).
[15:14:07.509] <TB2>     INFO: Test took 1365ms.
[15:14:07.509] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:07.509] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 1 1
[15:14:08.016] <TB2>     INFO: Expecting 2560 events.
[15:14:08.972] <TB2>     INFO: 2560 events read in total (241ms).
[15:14:08.973] <TB2>     INFO: Test took 1464ms.
[15:14:08.973] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:08.973] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 2 2
[15:14:09.482] <TB2>     INFO: Expecting 2560 events.
[15:14:10.439] <TB2>     INFO: 2560 events read in total (242ms).
[15:14:10.439] <TB2>     INFO: Test took 1466ms.
[15:14:10.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:10.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 48, 3 3
[15:14:10.947] <TB2>     INFO: Expecting 2560 events.
[15:14:11.903] <TB2>     INFO: 2560 events read in total (241ms).
[15:14:11.903] <TB2>     INFO: Test took 1463ms.
[15:14:11.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:11.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 4 4
[15:14:12.411] <TB2>     INFO: Expecting 2560 events.
[15:14:13.367] <TB2>     INFO: 2560 events read in total (241ms).
[15:14:13.368] <TB2>     INFO: Test took 1464ms.
[15:14:13.368] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:13.368] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 62, 5 5
[15:14:13.875] <TB2>     INFO: Expecting 2560 events.
[15:14:14.831] <TB2>     INFO: 2560 events read in total (241ms).
[15:14:14.832] <TB2>     INFO: Test took 1464ms.
[15:14:14.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:14.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 6 6
[15:14:15.339] <TB2>     INFO: Expecting 2560 events.
[15:14:16.296] <TB2>     INFO: 2560 events read in total (242ms).
[15:14:16.297] <TB2>     INFO: Test took 1465ms.
[15:14:16.298] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:16.299] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 44, 7 7
[15:14:16.804] <TB2>     INFO: Expecting 2560 events.
[15:14:17.762] <TB2>     INFO: 2560 events read in total (243ms).
[15:14:17.763] <TB2>     INFO: Test took 1464ms.
[15:14:17.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:17.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 10, 8 8
[15:14:18.270] <TB2>     INFO: Expecting 2560 events.
[15:14:19.228] <TB2>     INFO: 2560 events read in total (243ms).
[15:14:19.228] <TB2>     INFO: Test took 1464ms.
[15:14:19.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:19.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[15:14:19.736] <TB2>     INFO: Expecting 2560 events.
[15:14:20.693] <TB2>     INFO: 2560 events read in total (242ms).
[15:14:20.694] <TB2>     INFO: Test took 1466ms.
[15:14:20.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:20.696] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 10 10
[15:14:21.201] <TB2>     INFO: Expecting 2560 events.
[15:14:22.159] <TB2>     INFO: 2560 events read in total (242ms).
[15:14:22.159] <TB2>     INFO: Test took 1463ms.
[15:14:22.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:22.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[15:14:22.667] <TB2>     INFO: Expecting 2560 events.
[15:14:23.624] <TB2>     INFO: 2560 events read in total (242ms).
[15:14:23.624] <TB2>     INFO: Test took 1464ms.
[15:14:23.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:23.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 12 12
[15:14:24.131] <TB2>     INFO: Expecting 2560 events.
[15:14:25.088] <TB2>     INFO: 2560 events read in total (242ms).
[15:14:25.088] <TB2>     INFO: Test took 1464ms.
[15:14:25.088] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:25.088] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 13 13
[15:14:25.596] <TB2>     INFO: Expecting 2560 events.
[15:14:26.553] <TB2>     INFO: 2560 events read in total (243ms).
[15:14:26.553] <TB2>     INFO: Test took 1465ms.
[15:14:26.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:26.553] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 14 14
[15:14:27.060] <TB2>     INFO: Expecting 2560 events.
[15:14:28.017] <TB2>     INFO: 2560 events read in total (242ms).
[15:14:28.018] <TB2>     INFO: Test took 1465ms.
[15:14:28.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:28.018] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 32, 12, 15 15
[15:14:28.525] <TB2>     INFO: Expecting 2560 events.
[15:14:29.481] <TB2>     INFO: 2560 events read in total (241ms).
[15:14:29.481] <TB2>     INFO: Test took 1463ms.
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC5
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:14:29.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:14:29.485] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:29.990] <TB2>     INFO: Expecting 655360 events.
[15:14:41.896] <TB2>     INFO: 655360 events read in total (11188ms).
[15:14:41.907] <TB2>     INFO: Expecting 655360 events.
[15:14:53.694] <TB2>     INFO: 655360 events read in total (11227ms).
[15:14:53.710] <TB2>     INFO: Expecting 655360 events.
[15:15:05.506] <TB2>     INFO: 655360 events read in total (11235ms).
[15:15:05.527] <TB2>     INFO: Expecting 655360 events.
[15:15:17.297] <TB2>     INFO: 655360 events read in total (11215ms).
[15:15:17.322] <TB2>     INFO: Expecting 655360 events.
[15:15:29.018] <TB2>     INFO: 655360 events read in total (11150ms).
[15:15:29.046] <TB2>     INFO: Expecting 655360 events.
[15:15:40.750] <TB2>     INFO: 655360 events read in total (11160ms).
[15:15:40.782] <TB2>     INFO: Expecting 655360 events.
[15:15:52.515] <TB2>     INFO: 655360 events read in total (11190ms).
[15:15:52.553] <TB2>     INFO: Expecting 655360 events.
[15:16:04.260] <TB2>     INFO: 655360 events read in total (11171ms).
[15:16:04.303] <TB2>     INFO: Expecting 655360 events.
[15:16:16.061] <TB2>     INFO: 655360 events read in total (11225ms).
[15:16:16.105] <TB2>     INFO: Expecting 655360 events.
[15:16:27.834] <TB2>     INFO: 655360 events read in total (11198ms).
[15:16:27.882] <TB2>     INFO: Expecting 655360 events.
[15:16:39.612] <TB2>     INFO: 655360 events read in total (11203ms).
[15:16:39.667] <TB2>     INFO: Expecting 655360 events.
[15:16:51.403] <TB2>     INFO: 655360 events read in total (11210ms).
[15:16:51.460] <TB2>     INFO: Expecting 655360 events.
[15:17:03.219] <TB2>     INFO: 655360 events read in total (11232ms).
[15:17:03.282] <TB2>     INFO: Expecting 655360 events.
[15:17:15.036] <TB2>     INFO: 655360 events read in total (11227ms).
[15:17:15.103] <TB2>     INFO: Expecting 655360 events.
[15:17:26.875] <TB2>     INFO: 655360 events read in total (11245ms).
[15:17:26.947] <TB2>     INFO: Expecting 655360 events.
[15:17:38.643] <TB2>     INFO: 655360 events read in total (11170ms).
[15:17:38.726] <TB2>     INFO: Test took 189241ms.
[15:17:38.828] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:39.132] <TB2>     INFO: Expecting 655360 events.
[15:17:50.969] <TB2>     INFO: 655360 events read in total (11123ms).
[15:17:50.981] <TB2>     INFO: Expecting 655360 events.
[15:18:02.641] <TB2>     INFO: 655360 events read in total (11098ms).
[15:18:02.656] <TB2>     INFO: Expecting 655360 events.
[15:18:14.330] <TB2>     INFO: 655360 events read in total (11109ms).
[15:18:14.350] <TB2>     INFO: Expecting 655360 events.
[15:18:26.061] <TB2>     INFO: 655360 events read in total (11149ms).
[15:18:26.085] <TB2>     INFO: Expecting 655360 events.
[15:18:37.725] <TB2>     INFO: 655360 events read in total (11088ms).
[15:18:37.753] <TB2>     INFO: Expecting 655360 events.
[15:18:49.414] <TB2>     INFO: 655360 events read in total (11107ms).
[15:18:49.447] <TB2>     INFO: Expecting 655360 events.
[15:19:01.135] <TB2>     INFO: 655360 events read in total (11139ms).
[15:19:01.172] <TB2>     INFO: Expecting 655360 events.
[15:19:12.855] <TB2>     INFO: 655360 events read in total (11141ms).
[15:19:12.896] <TB2>     INFO: Expecting 655360 events.
[15:19:24.573] <TB2>     INFO: 655360 events read in total (11139ms).
[15:19:24.618] <TB2>     INFO: Expecting 655360 events.
[15:19:36.290] <TB2>     INFO: 655360 events read in total (11139ms).
[15:19:36.339] <TB2>     INFO: Expecting 655360 events.
[15:19:48.037] <TB2>     INFO: 655360 events read in total (11165ms).
[15:19:48.090] <TB2>     INFO: Expecting 655360 events.
[15:19:59.764] <TB2>     INFO: 655360 events read in total (11144ms).
[15:19:59.821] <TB2>     INFO: Expecting 655360 events.
[15:20:11.539] <TB2>     INFO: 655360 events read in total (11191ms).
[15:20:11.603] <TB2>     INFO: Expecting 655360 events.
[15:20:23.333] <TB2>     INFO: 655360 events read in total (11203ms).
[15:20:23.399] <TB2>     INFO: Expecting 655360 events.
[15:20:35.147] <TB2>     INFO: 655360 events read in total (11222ms).
[15:20:35.218] <TB2>     INFO: Expecting 655360 events.
[15:20:46.921] <TB2>     INFO: 655360 events read in total (11176ms).
[15:20:46.002] <TB2>     INFO: Test took 188174ms.
[15:20:47.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:20:47.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:20:47.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:20:47.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:20:47.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:20:47.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:20:47.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:20:47.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:20:47.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:20:47.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:20:47.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:20:47.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:20:47.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:20:47.190] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:20:47.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:20:47.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:47.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:20:47.191] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.199] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.206] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.213] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.220] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.227] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.234] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.242] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.249] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.256] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.263] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.270] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.277] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.284] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.291] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.298] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:20:47.305] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:20:47.312] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:20:47.319] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:20:47.326] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:47.334] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:20:47.367] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C0.dat
[15:20:47.367] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C1.dat
[15:20:47.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C2.dat
[15:20:47.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C3.dat
[15:20:47.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C4.dat
[15:20:47.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C5.dat
[15:20:47.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C6.dat
[15:20:47.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C7.dat
[15:20:47.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C8.dat
[15:20:47.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C9.dat
[15:20:47.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C10.dat
[15:20:47.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C11.dat
[15:20:47.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C12.dat
[15:20:47.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C13.dat
[15:20:47.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C14.dat
[15:20:47.370] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C15.dat
[15:20:47.723] <TB2>     INFO: Expecting 41600 events.
[15:20:51.558] <TB2>     INFO: 41600 events read in total (3120ms).
[15:20:51.558] <TB2>     INFO: Test took 4184ms.
[15:20:52.216] <TB2>     INFO: Expecting 41600 events.
[15:20:56.054] <TB2>     INFO: 41600 events read in total (3123ms).
[15:20:56.055] <TB2>     INFO: Test took 4186ms.
[15:20:56.705] <TB2>     INFO: Expecting 41600 events.
[15:21:00.521] <TB2>     INFO: 41600 events read in total (3101ms).
[15:21:00.523] <TB2>     INFO: Test took 4164ms.
[15:21:00.827] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:00.958] <TB2>     INFO: Expecting 2560 events.
[15:21:01.916] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:01.916] <TB2>     INFO: Test took 1089ms.
[15:21:01.918] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:02.425] <TB2>     INFO: Expecting 2560 events.
[15:21:03.384] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:03.385] <TB2>     INFO: Test took 1467ms.
[15:21:03.387] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:03.893] <TB2>     INFO: Expecting 2560 events.
[15:21:04.855] <TB2>     INFO: 2560 events read in total (247ms).
[15:21:04.856] <TB2>     INFO: Test took 1469ms.
[15:21:04.858] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:05.364] <TB2>     INFO: Expecting 2560 events.
[15:21:06.324] <TB2>     INFO: 2560 events read in total (245ms).
[15:21:06.325] <TB2>     INFO: Test took 1467ms.
[15:21:06.327] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:06.834] <TB2>     INFO: Expecting 2560 events.
[15:21:07.792] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:07.792] <TB2>     INFO: Test took 1465ms.
[15:21:07.795] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:08.301] <TB2>     INFO: Expecting 2560 events.
[15:21:09.259] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:09.259] <TB2>     INFO: Test took 1464ms.
[15:21:09.261] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:09.768] <TB2>     INFO: Expecting 2560 events.
[15:21:10.726] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:10.727] <TB2>     INFO: Test took 1466ms.
[15:21:10.730] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:11.235] <TB2>     INFO: Expecting 2560 events.
[15:21:12.193] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:12.194] <TB2>     INFO: Test took 1464ms.
[15:21:12.196] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:12.702] <TB2>     INFO: Expecting 2560 events.
[15:21:13.660] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:13.661] <TB2>     INFO: Test took 1465ms.
[15:21:13.663] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:14.170] <TB2>     INFO: Expecting 2560 events.
[15:21:15.129] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:15.130] <TB2>     INFO: Test took 1467ms.
[15:21:15.132] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:15.638] <TB2>     INFO: Expecting 2560 events.
[15:21:16.597] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:16.597] <TB2>     INFO: Test took 1465ms.
[15:21:16.599] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:17.106] <TB2>     INFO: Expecting 2560 events.
[15:21:18.066] <TB2>     INFO: 2560 events read in total (245ms).
[15:21:18.066] <TB2>     INFO: Test took 1467ms.
[15:21:18.068] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:18.574] <TB2>     INFO: Expecting 2560 events.
[15:21:19.534] <TB2>     INFO: 2560 events read in total (245ms).
[15:21:19.535] <TB2>     INFO: Test took 1467ms.
[15:21:19.538] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:20.043] <TB2>     INFO: Expecting 2560 events.
[15:21:20.002] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:20.003] <TB2>     INFO: Test took 1465ms.
[15:21:20.005] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:21.511] <TB2>     INFO: Expecting 2560 events.
[15:21:22.470] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:22.470] <TB2>     INFO: Test took 1465ms.
[15:21:22.473] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:22.978] <TB2>     INFO: Expecting 2560 events.
[15:21:23.938] <TB2>     INFO: 2560 events read in total (245ms).
[15:21:23.938] <TB2>     INFO: Test took 1465ms.
[15:21:23.940] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:24.448] <TB2>     INFO: Expecting 2560 events.
[15:21:25.407] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:25.408] <TB2>     INFO: Test took 1468ms.
[15:21:25.410] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:25.916] <TB2>     INFO: Expecting 2560 events.
[15:21:26.873] <TB2>     INFO: 2560 events read in total (242ms).
[15:21:26.873] <TB2>     INFO: Test took 1463ms.
[15:21:26.875] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:27.382] <TB2>     INFO: Expecting 2560 events.
[15:21:28.343] <TB2>     INFO: 2560 events read in total (246ms).
[15:21:28.343] <TB2>     INFO: Test took 1468ms.
[15:21:28.345] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:28.854] <TB2>     INFO: Expecting 2560 events.
[15:21:29.815] <TB2>     INFO: 2560 events read in total (246ms).
[15:21:29.815] <TB2>     INFO: Test took 1471ms.
[15:21:29.818] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:30.324] <TB2>     INFO: Expecting 2560 events.
[15:21:31.285] <TB2>     INFO: 2560 events read in total (246ms).
[15:21:31.285] <TB2>     INFO: Test took 1467ms.
[15:21:31.287] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:31.794] <TB2>     INFO: Expecting 2560 events.
[15:21:32.754] <TB2>     INFO: 2560 events read in total (245ms).
[15:21:32.754] <TB2>     INFO: Test took 1467ms.
[15:21:32.756] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:33.263] <TB2>     INFO: Expecting 2560 events.
[15:21:34.223] <TB2>     INFO: 2560 events read in total (245ms).
[15:21:34.224] <TB2>     INFO: Test took 1468ms.
[15:21:34.226] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:34.733] <TB2>     INFO: Expecting 2560 events.
[15:21:35.694] <TB2>     INFO: 2560 events read in total (246ms).
[15:21:35.694] <TB2>     INFO: Test took 1468ms.
[15:21:35.696] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:36.203] <TB2>     INFO: Expecting 2560 events.
[15:21:37.159] <TB2>     INFO: 2560 events read in total (243ms).
[15:21:37.160] <TB2>     INFO: Test took 1464ms.
[15:21:37.162] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:37.668] <TB2>     INFO: Expecting 2560 events.
[15:21:38.629] <TB2>     INFO: 2560 events read in total (246ms).
[15:21:38.629] <TB2>     INFO: Test took 1467ms.
[15:21:38.631] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:39.138] <TB2>     INFO: Expecting 2560 events.
[15:21:40.097] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:40.098] <TB2>     INFO: Test took 1467ms.
[15:21:40.101] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:40.607] <TB2>     INFO: Expecting 2560 events.
[15:21:41.566] <TB2>     INFO: 2560 events read in total (245ms).
[15:21:41.567] <TB2>     INFO: Test took 1466ms.
[15:21:41.570] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:42.075] <TB2>     INFO: Expecting 2560 events.
[15:21:43.037] <TB2>     INFO: 2560 events read in total (247ms).
[15:21:43.037] <TB2>     INFO: Test took 1468ms.
[15:21:43.039] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:43.546] <TB2>     INFO: Expecting 2560 events.
[15:21:44.505] <TB2>     INFO: 2560 events read in total (244ms).
[15:21:44.506] <TB2>     INFO: Test took 1467ms.
[15:21:44.508] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:45.015] <TB2>     INFO: Expecting 2560 events.
[15:21:45.976] <TB2>     INFO: 2560 events read in total (246ms).
[15:21:45.977] <TB2>     INFO: Test took 1470ms.
[15:21:45.979] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:46.486] <TB2>     INFO: Expecting 2560 events.
[15:21:47.446] <TB2>     INFO: 2560 events read in total (245ms).
[15:21:47.446] <TB2>     INFO: Test took 1467ms.
[15:21:48.463] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[15:21:48.463] <TB2>     INFO: PH scale (per ROC):    79  75  78  81  90  76  85  78  81  77  85  71  80  79  80  85
[15:21:48.463] <TB2>     INFO: PH offset (per ROC):  179 183 185 170 175 181 167 180 181 190 176 203 190 181 176 172
[15:21:48.637] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:21:48.640] <TB2>     INFO: ######################################################################
[15:21:48.640] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:21:48.640] <TB2>     INFO: ######################################################################
[15:21:48.640] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:21:48.652] <TB2>     INFO: scanning low vcal = 10
[15:21:48.995] <TB2>     INFO: Expecting 41600 events.
[15:21:52.712] <TB2>     INFO: 41600 events read in total (3002ms).
[15:21:52.712] <TB2>     INFO: Test took 4060ms.
[15:21:52.714] <TB2>     INFO: scanning low vcal = 20
[15:21:53.220] <TB2>     INFO: Expecting 41600 events.
[15:21:56.937] <TB2>     INFO: 41600 events read in total (3002ms).
[15:21:56.938] <TB2>     INFO: Test took 4224ms.
[15:21:56.939] <TB2>     INFO: scanning low vcal = 30
[15:21:57.446] <TB2>     INFO: Expecting 41600 events.
[15:22:01.176] <TB2>     INFO: 41600 events read in total (3015ms).
[15:22:01.176] <TB2>     INFO: Test took 4237ms.
[15:22:01.178] <TB2>     INFO: scanning low vcal = 40
[15:22:01.681] <TB2>     INFO: Expecting 41600 events.
[15:22:05.938] <TB2>     INFO: 41600 events read in total (3542ms).
[15:22:05.939] <TB2>     INFO: Test took 4761ms.
[15:22:05.942] <TB2>     INFO: scanning low vcal = 50
[15:22:06.361] <TB2>     INFO: Expecting 41600 events.
[15:22:10.616] <TB2>     INFO: 41600 events read in total (3540ms).
[15:22:10.617] <TB2>     INFO: Test took 4675ms.
[15:22:10.621] <TB2>     INFO: scanning low vcal = 60
[15:22:11.041] <TB2>     INFO: Expecting 41600 events.
[15:22:15.313] <TB2>     INFO: 41600 events read in total (3558ms).
[15:22:15.313] <TB2>     INFO: Test took 4692ms.
[15:22:15.317] <TB2>     INFO: scanning low vcal = 70
[15:22:15.743] <TB2>     INFO: Expecting 41600 events.
[15:22:20.011] <TB2>     INFO: 41600 events read in total (3553ms).
[15:22:20.011] <TB2>     INFO: Test took 4694ms.
[15:22:20.014] <TB2>     INFO: scanning low vcal = 80
[15:22:20.440] <TB2>     INFO: Expecting 41600 events.
[15:22:24.705] <TB2>     INFO: 41600 events read in total (3550ms).
[15:22:24.706] <TB2>     INFO: Test took 4692ms.
[15:22:24.709] <TB2>     INFO: scanning low vcal = 90
[15:22:25.134] <TB2>     INFO: Expecting 41600 events.
[15:22:29.405] <TB2>     INFO: 41600 events read in total (3557ms).
[15:22:29.405] <TB2>     INFO: Test took 4696ms.
[15:22:29.409] <TB2>     INFO: scanning low vcal = 100
[15:22:29.830] <TB2>     INFO: Expecting 41600 events.
[15:22:34.247] <TB2>     INFO: 41600 events read in total (3702ms).
[15:22:34.248] <TB2>     INFO: Test took 4839ms.
[15:22:34.252] <TB2>     INFO: scanning low vcal = 110
[15:22:34.672] <TB2>     INFO: Expecting 41600 events.
[15:22:38.930] <TB2>     INFO: 41600 events read in total (3543ms).
[15:22:38.931] <TB2>     INFO: Test took 4679ms.
[15:22:38.934] <TB2>     INFO: scanning low vcal = 120
[15:22:39.356] <TB2>     INFO: Expecting 41600 events.
[15:22:43.610] <TB2>     INFO: 41600 events read in total (3540ms).
[15:22:43.611] <TB2>     INFO: Test took 4677ms.
[15:22:43.614] <TB2>     INFO: scanning low vcal = 130
[15:22:44.034] <TB2>     INFO: Expecting 41600 events.
[15:22:48.280] <TB2>     INFO: 41600 events read in total (3531ms).
[15:22:48.281] <TB2>     INFO: Test took 4667ms.
[15:22:48.284] <TB2>     INFO: scanning low vcal = 140
[15:22:48.706] <TB2>     INFO: Expecting 41600 events.
[15:22:52.954] <TB2>     INFO: 41600 events read in total (3533ms).
[15:22:52.955] <TB2>     INFO: Test took 4671ms.
[15:22:52.958] <TB2>     INFO: scanning low vcal = 150
[15:22:53.378] <TB2>     INFO: Expecting 41600 events.
[15:22:57.644] <TB2>     INFO: 41600 events read in total (3550ms).
[15:22:57.645] <TB2>     INFO: Test took 4687ms.
[15:22:57.648] <TB2>     INFO: scanning low vcal = 160
[15:22:58.068] <TB2>     INFO: Expecting 41600 events.
[15:23:02.306] <TB2>     INFO: 41600 events read in total (3523ms).
[15:23:02.306] <TB2>     INFO: Test took 4658ms.
[15:23:02.309] <TB2>     INFO: scanning low vcal = 170
[15:23:02.733] <TB2>     INFO: Expecting 41600 events.
[15:23:06.978] <TB2>     INFO: 41600 events read in total (3530ms).
[15:23:06.979] <TB2>     INFO: Test took 4670ms.
[15:23:06.983] <TB2>     INFO: scanning low vcal = 180
[15:23:07.406] <TB2>     INFO: Expecting 41600 events.
[15:23:11.659] <TB2>     INFO: 41600 events read in total (3538ms).
[15:23:11.660] <TB2>     INFO: Test took 4677ms.
[15:23:11.664] <TB2>     INFO: scanning low vcal = 190
[15:23:12.085] <TB2>     INFO: Expecting 41600 events.
[15:23:16.352] <TB2>     INFO: 41600 events read in total (3553ms).
[15:23:16.353] <TB2>     INFO: Test took 4689ms.
[15:23:16.356] <TB2>     INFO: scanning low vcal = 200
[15:23:16.776] <TB2>     INFO: Expecting 41600 events.
[15:23:21.020] <TB2>     INFO: 41600 events read in total (3529ms).
[15:23:21.021] <TB2>     INFO: Test took 4665ms.
[15:23:21.024] <TB2>     INFO: scanning low vcal = 210
[15:23:21.444] <TB2>     INFO: Expecting 41600 events.
[15:23:25.681] <TB2>     INFO: 41600 events read in total (3522ms).
[15:23:25.681] <TB2>     INFO: Test took 4657ms.
[15:23:25.685] <TB2>     INFO: scanning low vcal = 220
[15:23:26.105] <TB2>     INFO: Expecting 41600 events.
[15:23:30.370] <TB2>     INFO: 41600 events read in total (3550ms).
[15:23:30.371] <TB2>     INFO: Test took 4686ms.
[15:23:30.374] <TB2>     INFO: scanning low vcal = 230
[15:23:30.795] <TB2>     INFO: Expecting 41600 events.
[15:23:35.053] <TB2>     INFO: 41600 events read in total (3543ms).
[15:23:35.054] <TB2>     INFO: Test took 4680ms.
[15:23:35.056] <TB2>     INFO: scanning low vcal = 240
[15:23:35.477] <TB2>     INFO: Expecting 41600 events.
[15:23:39.721] <TB2>     INFO: 41600 events read in total (3529ms).
[15:23:39.722] <TB2>     INFO: Test took 4666ms.
[15:23:39.725] <TB2>     INFO: scanning low vcal = 250
[15:23:40.151] <TB2>     INFO: Expecting 41600 events.
[15:23:44.392] <TB2>     INFO: 41600 events read in total (3526ms).
[15:23:44.392] <TB2>     INFO: Test took 4667ms.
[15:23:44.396] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:23:44.818] <TB2>     INFO: Expecting 41600 events.
[15:23:49.068] <TB2>     INFO: 41600 events read in total (3535ms).
[15:23:49.069] <TB2>     INFO: Test took 4673ms.
[15:23:49.071] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:23:49.491] <TB2>     INFO: Expecting 41600 events.
[15:23:53.736] <TB2>     INFO: 41600 events read in total (3531ms).
[15:23:53.736] <TB2>     INFO: Test took 4665ms.
[15:23:53.739] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:23:54.158] <TB2>     INFO: Expecting 41600 events.
[15:23:58.408] <TB2>     INFO: 41600 events read in total (3535ms).
[15:23:58.409] <TB2>     INFO: Test took 4670ms.
[15:23:58.412] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:23:58.834] <TB2>     INFO: Expecting 41600 events.
[15:24:03.079] <TB2>     INFO: 41600 events read in total (3530ms).
[15:24:03.080] <TB2>     INFO: Test took 4668ms.
[15:24:03.083] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:24:03.503] <TB2>     INFO: Expecting 41600 events.
[15:24:07.745] <TB2>     INFO: 41600 events read in total (3527ms).
[15:24:07.746] <TB2>     INFO: Test took 4663ms.
[15:24:08.281] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:24:08.284] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:24:08.284] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:24:08.284] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:24:08.284] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:24:08.285] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:24:08.285] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:24:08.285] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:24:08.285] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:24:08.285] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:24:08.286] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:24:08.286] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:24:08.286] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:24:08.286] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:24:08.286] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:24:08.286] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:24:08.287] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:24:47.787] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:24:47.787] <TB2>     INFO: non-linearity mean:  0.956 0.966 0.962 0.956 0.964 0.967 0.961 0.959 0.964 0.957 0.964 0.960 0.957 0.961 0.965 0.960
[15:24:47.787] <TB2>     INFO: non-linearity RMS:   0.006 0.004 0.006 0.006 0.004 0.005 0.005 0.005 0.006 0.006 0.005 0.007 0.006 0.007 0.005 0.005
[15:24:47.787] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:24:47.810] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:24:47.833] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:24:47.855] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:24:47.878] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:24:47.901] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:24:47.923] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:24:47.946] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:24:47.969] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:24:47.991] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:24:48.014] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:24:48.037] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:24:48.059] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:24:48.082] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:24:48.105] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:24:48.127] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-3-24_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:24:48.150] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:24:48.150] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:24:48.157] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:24:48.157] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:24:48.160] <TB2>     INFO: ######################################################################
[15:24:48.160] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:24:48.160] <TB2>     INFO: ######################################################################
[15:24:48.163] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:24:48.174] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:24:48.174] <TB2>     INFO:     run 1 of 1
[15:24:48.174] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:48.516] <TB2>     INFO: Expecting 3120000 events.
[15:25:36.853] <TB2>     INFO: 1271840 events read in total (47621ms).
[15:26:26.057] <TB2>     INFO: 2540485 events read in total (96825ms).
[15:26:48.606] <TB2>     INFO: 3120000 events read in total (119375ms).
[15:26:48.651] <TB2>     INFO: Test took 120477ms.
[15:26:48.729] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:48.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:50.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:51.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:53.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:55.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:56.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:58.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:59.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:01.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:02.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:03.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:05.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:07.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:08.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:09.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:11.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:12.888] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424116224
[15:27:12.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:27:12.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.3778, RMS = 1.21443
[15:27:12.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:27:12.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:27:12.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.3647, RMS = 1.209
[15:27:12.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:27:12.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:27:12.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.2149, RMS = 1.06643
[15:27:12.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:27:12.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:27:12.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.0695, RMS = 1.34571
[15:27:12.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:27:12.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:27:12.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 88.6459, RMS = 2.0818
[15:27:12.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 100
[15:27:12.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:27:12.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 87.316, RMS = 2.17174
[15:27:12.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 99
[15:27:12.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:27:12.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.1764, RMS = 1.52956
[15:27:12.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 91
[15:27:12.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:27:12.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.4048, RMS = 1.50647
[15:27:12.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[15:27:12.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:27:12.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 89.2718, RMS = 2.05146
[15:27:12.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 100
[15:27:12.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:27:12.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 87.46, RMS = 2.2453
[15:27:12.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 99
[15:27:12.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:27:12.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.3547, RMS = 1.65973
[15:27:12.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:27:12.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:27:12.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.4811, RMS = 1.34405
[15:27:12.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[15:27:12.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:27:12.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.0576, RMS = 1.31937
[15:27:12.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:27:12.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:27:12.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.0354, RMS = 1.46295
[15:27:12.926] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:27:12.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:27:12.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 72.2023, RMS = 2.01372
[15:27:12.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:27:12.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:27:12.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 69.5072, RMS = 2.15466
[15:27:12.927] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 81
[15:27:12.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:27:12.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.3156, RMS = 1.77035
[15:27:12.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 94
[15:27:12.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:27:12.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 85.8927, RMS = 1.96744
[15:27:12.928] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 96
[15:27:12.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:27:12.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.3794, RMS = 1.51196
[15:27:12.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:27:12.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:27:12.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.8489, RMS = 1.21663
[15:27:12.929] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:27:12.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:27:12.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.3013, RMS = 1.42551
[15:27:12.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[15:27:12.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:27:12.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.4814, RMS = 1.73545
[15:27:12.930] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 93
[15:27:12.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:27:12.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.7655, RMS = 2.04401
[15:27:12.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:27:12.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:27:12.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 85.5341, RMS = 2.01571
[15:27:12.932] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 96
[15:27:12.933] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:27:12.933] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.9499, RMS = 1.07592
[15:27:12.933] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:27:12.933] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:27:12.933] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.5118, RMS = 0.993502
[15:27:12.933] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:27:12.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:27:12.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.9671, RMS = 1.36899
[15:27:12.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:27:12.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:27:12.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.2779, RMS = 1.42212
[15:27:12.934] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:27:12.935] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:27:12.935] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.449, RMS = 1.135
[15:27:12.935] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:27:12.935] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:27:12.935] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.0599, RMS = 1.18918
[15:27:12.935] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:27:12.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:27:12.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.3595, RMS = 1.14529
[15:27:12.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:27:12.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:27:12.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.5028, RMS = 1.15435
[15:27:12.936] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:27:12.939] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:27:12.939] <TB2>     INFO: number of dead bumps (per ROC):     2    0    0    0    0    0    0    0    1    0    0    0    0    0    0    1
[15:27:12.939] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:27:13.037] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:27:13.037] <TB2>     INFO: enter test to run
[15:27:13.037] <TB2>     INFO:   test:  no parameter change
[15:27:13.038] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[15:27:13.039] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[15:27:13.039] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[15:27:13.039] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:27:13.549] <TB2>    QUIET: Connection to board 141 closed.
[15:27:13.550] <TB2>     INFO: pXar: this is the end, my friend
[15:27:13.550] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
