--------------- Build Started: 06/28/2015 00:39:55 Project: bq2002 Tester, Configuration: ARM GCC 4.8.4 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Moses\AppData\Local\Cypress Semiconductor\PSoC Creator\3.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "E:\Documents\GitHub\bq2002-chip-tester\bq2002 Tester\bq2002 Tester.cydsn\bq2002 Tester.cyprj" -d CY8C4245AXI-483 -s "E:\Documents\GitHub\bq2002-chip-tester\bq2002 Tester\bq2002 Tester.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Error: mpr.M0156: Input clock "Clock_1" connected to component "\Counter_1:CounterUDB:clock_enable_block\" is configured to run at "24.000 MHz" but needs to sync to clock "HFCLK" running at "24.000 MHz." (App=cydsfit)
Error: mpr.M0119: Invalid connection for clock "ResolutionClk" connected to "\Counter_1:CounterUDB:count_enable\:main". (App=cydsfit)
Error: mpr.M0119: Invalid connection for clock "ResolutionClk" connected to "\Counter_1:CounterUDB:count_stored_i\:main". (App=cydsfit)
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: CC(0), INH(0)
Dependency Generation ...
Clean Temporary Files ...
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Build Failed: 06/28/2015 00:39:59 ---------------
