<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\synlog\rdfifo_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>rdfifo|RdClk</data>
<data>207.4 MHz</data>
<data>176.3 MHz</data>
<data>-0.851</data>
</row>
<row>
<data>rdfifo|WrClk</data>
<data>219.1 MHz</data>
<data>186.3 MHz</data>
<data>-0.805</data>
</row>
<row>
<data>System</data>
<data>150.0 MHz</data>
<data>207.5 MHz</data>
<data>1.847</data>
</row>
</report_table>
