|DE10_LITE_Golden_Top
MAX10_CLK1_50 => MAX10_CLK1_50.IN1
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
LEDR[0] << NTT_hack:hack.led
LEDR[1] << NTT_hack:hack.led
LEDR[2] << NTT_hack:hack.led
LEDR[3] << NTT_hack:hack.led
LEDR[4] << NTT_hack:hack.led
LEDR[5] << NTT_hack:hack.led
LEDR[6] << NTT_hack:hack.led
LEDR[7] << NTT_hack:hack.led
LEDR[8] << <GND>
LEDR[9] << <GND>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>


|DE10_LITE_Golden_Top|NTT_hack:hack
clk => clk.IN3
but[0] => but[0].IN1
but[1] => but[1].IN1
led[0] <= Memory:Memory_0.led
led[1] <= Memory:Memory_0.led
led[2] <= Memory:Memory_0.led
led[3] <= Memory:Memory_0.led
led[4] <= Memory:Memory_0.led
led[5] <= Memory:Memory_0.led
led[6] <= Memory:Memory_0.led
led[7] <= Memory:Memory_0.led


|DE10_LITE_Golden_Top|NTT_hack:hack|Reset:Reset_0
clk => reset_r.CLK
clk => done.CLK
reset <= reset_r.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0
clk => regD[0].CLK
clk => regD[1].CLK
clk => regD[2].CLK
clk => regD[3].CLK
clk => regD[4].CLK
clk => regD[5].CLK
clk => regD[6].CLK
clk => regD[7].CLK
clk => regD[8].CLK
clk => regD[9].CLK
clk => regD[10].CLK
clk => regD[11].CLK
clk => regD[12].CLK
clk => regD[13].CLK
clk => regD[14].CLK
clk => regD[15].CLK
clk => regA[0].CLK
clk => regA[1].CLK
clk => regA[2].CLK
clk => regA[3].CLK
clk => regA[4].CLK
clk => regA[5].CLK
clk => regA[6].CLK
clk => regA[7].CLK
clk => regA[8].CLK
clk => regA[9].CLK
clk => regA[10].CLK
clk => regA[11].CLK
clk => regA[12].CLK
clk => regA[13].CLK
clk => regA[14].CLK
clk => regA[15].CLK
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
inM[0] => am.DATAB
inM[1] => am.DATAB
inM[2] => am.DATAB
inM[3] => am.DATAB
inM[4] => am.DATAB
inM[5] => am.DATAB
inM[6] => am.DATAB
inM[7] => am.DATAB
inM[8] => am.DATAB
inM[9] => am.DATAB
inM[10] => am.DATAB
inM[11] => am.DATAB
inM[12] => am.DATAB
inM[13] => am.DATAB
inM[14] => am.DATAB
inM[15] => am.DATAB
instruction[0] => jmp.IN1
instruction[0] => regA.DATAB
instruction[1] => jmp.IN1
instruction[1] => regA.DATAB
instruction[2] => jmp.IN1
instruction[2] => regA.DATAB
instruction[3] => loadM.IN0
instruction[3] => regA.DATAB
instruction[4] => loadD.IN0
instruction[4] => regA.DATAB
instruction[5] => loadA.IN0
instruction[5] => regA.DATAB
instruction[6] => instruction[6].IN1
instruction[7] => instruction[7].IN1
instruction[8] => instruction[8].IN1
instruction[9] => instruction[9].IN1
instruction[10] => instruction[10].IN1
instruction[11] => instruction[11].IN1
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => am.OUTPUTSELECT
instruction[12] => regA.DATAB
instruction[13] => regA.DATAB
instruction[14] => regA.DATAB
instruction[15] => loadA.IN1
instruction[15] => loadD.IN1
instruction[15] => loadM.IN1
instruction[15] => jmp.IN1
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
instruction[15] => regA.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
outM[0] <= NTT_ALU:ALU_0.out
outM[1] <= NTT_ALU:ALU_0.out
outM[2] <= NTT_ALU:ALU_0.out
outM[3] <= NTT_ALU:ALU_0.out
outM[4] <= NTT_ALU:ALU_0.out
outM[5] <= NTT_ALU:ALU_0.out
outM[6] <= NTT_ALU:ALU_0.out
outM[7] <= NTT_ALU:ALU_0.out
outM[8] <= NTT_ALU:ALU_0.out
outM[9] <= NTT_ALU:ALU_0.out
outM[10] <= NTT_ALU:ALU_0.out
outM[11] <= NTT_ALU:ALU_0.out
outM[12] <= NTT_ALU:ALU_0.out
outM[13] <= NTT_ALU:ALU_0.out
outM[14] <= NTT_ALU:ALU_0.out
outM[15] <= NTT_ALU:ALU_0.out
loadM <= loadM.DB_MAX_OUTPUT_PORT_TYPE
addressM[0] <= regA[0].DB_MAX_OUTPUT_PORT_TYPE
addressM[1] <= regA[1].DB_MAX_OUTPUT_PORT_TYPE
addressM[2] <= regA[2].DB_MAX_OUTPUT_PORT_TYPE
addressM[3] <= regA[3].DB_MAX_OUTPUT_PORT_TYPE
addressM[4] <= regA[4].DB_MAX_OUTPUT_PORT_TYPE
addressM[5] <= regA[5].DB_MAX_OUTPUT_PORT_TYPE
addressM[6] <= regA[6].DB_MAX_OUTPUT_PORT_TYPE
addressM[7] <= regA[7].DB_MAX_OUTPUT_PORT_TYPE
addressM[8] <= regA[8].DB_MAX_OUTPUT_PORT_TYPE
addressM[9] <= regA[9].DB_MAX_OUTPUT_PORT_TYPE
addressM[10] <= regA[10].DB_MAX_OUTPUT_PORT_TYPE
addressM[11] <= regA[11].DB_MAX_OUTPUT_PORT_TYPE
addressM[12] <= regA[12].DB_MAX_OUTPUT_PORT_TYPE
addressM[13] <= regA[13].DB_MAX_OUTPUT_PORT_TYPE
addressM[14] <= regA[14].DB_MAX_OUTPUT_PORT_TYPE
addressM[15] <= regA[15].DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
zx => zx.IN1
nx => nx.IN1
zy => zy.IN1
ny => ny.IN1
f => f.IN1
no => no.IN1
out[0] <= And16:And16_4.port2
out[1] <= And16:And16_4.port2
out[2] <= And16:And16_4.port2
out[3] <= And16:And16_4.port2
out[4] <= And16:And16_4.port2
out[5] <= And16:And16_4.port2
out[6] <= And16:And16_4.port2
out[7] <= And16:And16_4.port2
out[8] <= And16:And16_4.port2
out[9] <= And16:And16_4.port2
out[10] <= And16:And16_4.port2
out[11] <= And16:And16_4.port2
out[12] <= And16:And16_4.port2
out[13] <= And16:And16_4.port2
out[14] <= And16:And16_4.port2
out[15] <= And16:And16_4.port2
zr <= NTT_Not:Not_0.port1
ng <= And16:And16_3.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= NTT_Mux:Mux_0.port3
out[1] <= NTT_Mux:Mux_1.port3
out[2] <= NTT_Mux:Mux_2.port3
out[3] <= NTT_Mux:Mux_3.port3
out[4] <= NTT_Mux:Mux_4.port3
out[5] <= NTT_Mux:Mux_5.port3
out[6] <= NTT_Mux:Mux_6.port3
out[7] <= NTT_Mux:Mux_7.port3
out[8] <= NTT_Mux:Mux_8.port3
out[9] <= NTT_Mux:Mux_9.port3
out[10] <= NTT_Mux:Mux_10.port3
out[11] <= NTT_Mux:Mux_11.port3
out[12] <= NTT_Mux:Mux_12.port3
out[13] <= NTT_Mux:Mux_13.port3
out[14] <= NTT_Mux:Mux_14.port3
out[15] <= NTT_Mux:Mux_15.port3


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_0
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_0|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_0|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_0|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_0|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_1
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_1|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_1|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_1|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_1|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_2
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_2|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_2|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_2|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_2|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_3
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_3|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_3|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_3|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_3|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_4
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_4|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_4|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_4|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_4|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_5
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_5|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_5|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_5|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_5|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_6
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_6|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_6|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_6|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_6|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_7
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_7|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_7|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_7|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_7|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_8
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_8|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_8|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_8|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_8|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_9
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_9|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_9|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_9|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_9|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_10
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_10|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_10|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_10|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_10|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_11
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_11|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_11|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_11|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_11|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_12
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_12|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_12|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_12|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_12|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_13
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_13|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_13|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_13|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_13|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_14
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_14|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_14|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_14|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_14|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_15
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_15|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_15|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_15|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_0|NTT_Mux:Mux_15|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
out[0] <= NTT_Nand:Not0.port2
out[1] <= NTT_Nand:Not1.port2
out[2] <= NTT_Nand:Not2.port2
out[3] <= NTT_Nand:Not3.port2
out[4] <= NTT_Nand:Not4.port2
out[5] <= NTT_Nand:Not5.port2
out[6] <= NTT_Nand:Not6.port2
out[7] <= NTT_Nand:Not7.port2
out[8] <= NTT_Nand:Not8.port2
out[9] <= NTT_Nand:Not9.port2
out[10] <= NTT_Nand:Not10.port2
out[11] <= NTT_Nand:Not11.port2
out[12] <= NTT_Nand:Not12.port2
out[13] <= NTT_Nand:Not13.port2
out[14] <= NTT_Nand:Not14.port2
out[15] <= NTT_Nand:Not15.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not0
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not5
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not6
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not7
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not8
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not9
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not10
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not11
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not12
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not13
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not14
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_0|NTT_Nand:Not15
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= NTT_Mux:Mux_0.port3
out[1] <= NTT_Mux:Mux_1.port3
out[2] <= NTT_Mux:Mux_2.port3
out[3] <= NTT_Mux:Mux_3.port3
out[4] <= NTT_Mux:Mux_4.port3
out[5] <= NTT_Mux:Mux_5.port3
out[6] <= NTT_Mux:Mux_6.port3
out[7] <= NTT_Mux:Mux_7.port3
out[8] <= NTT_Mux:Mux_8.port3
out[9] <= NTT_Mux:Mux_9.port3
out[10] <= NTT_Mux:Mux_10.port3
out[11] <= NTT_Mux:Mux_11.port3
out[12] <= NTT_Mux:Mux_12.port3
out[13] <= NTT_Mux:Mux_13.port3
out[14] <= NTT_Mux:Mux_14.port3
out[15] <= NTT_Mux:Mux_15.port3


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_0
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_0|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_0|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_0|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_0|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_1
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_1|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_1|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_1|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_1|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_2
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_2|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_2|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_2|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_2|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_3
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_3|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_3|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_3|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_3|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_4
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_4|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_4|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_4|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_4|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_5
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_5|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_5|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_5|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_5|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_6
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_6|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_6|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_6|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_6|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_7
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_7|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_7|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_7|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_7|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_8
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_8|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_8|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_8|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_8|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_9
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_9|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_9|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_9|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_9|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_10
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_10|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_10|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_10|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_10|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_11
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_11|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_11|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_11|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_11|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_12
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_12|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_12|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_12|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_12|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_13
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_13|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_13|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_13|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_13|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_14
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_14|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_14|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_14|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_14|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_15
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_15|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_15|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_15|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_1|NTT_Mux:Mux_15|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= NTT_Mux:Mux_0.port3
out[1] <= NTT_Mux:Mux_1.port3
out[2] <= NTT_Mux:Mux_2.port3
out[3] <= NTT_Mux:Mux_3.port3
out[4] <= NTT_Mux:Mux_4.port3
out[5] <= NTT_Mux:Mux_5.port3
out[6] <= NTT_Mux:Mux_6.port3
out[7] <= NTT_Mux:Mux_7.port3
out[8] <= NTT_Mux:Mux_8.port3
out[9] <= NTT_Mux:Mux_9.port3
out[10] <= NTT_Mux:Mux_10.port3
out[11] <= NTT_Mux:Mux_11.port3
out[12] <= NTT_Mux:Mux_12.port3
out[13] <= NTT_Mux:Mux_13.port3
out[14] <= NTT_Mux:Mux_14.port3
out[15] <= NTT_Mux:Mux_15.port3


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_0
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_0|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_0|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_0|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_0|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_1
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_1|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_1|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_1|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_1|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_2
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_2|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_2|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_2|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_2|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_3
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_3|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_3|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_3|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_3|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_4
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_4|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_4|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_4|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_4|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_5
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_5|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_5|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_5|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_5|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_6
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_6|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_6|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_6|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_6|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_7
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_7|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_7|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_7|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_7|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_8
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_8|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_8|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_8|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_8|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_9
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_9|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_9|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_9|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_9|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_10
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_10|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_10|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_10|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_10|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_11
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_11|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_11|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_11|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_11|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_12
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_12|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_12|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_12|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_12|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_13
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_13|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_13|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_13|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_13|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_14
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_14|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_14|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_14|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_14|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_15
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_15|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_15|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_15|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_2|NTT_Mux:Mux_15|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
out[0] <= NTT_Nand:Not0.port2
out[1] <= NTT_Nand:Not1.port2
out[2] <= NTT_Nand:Not2.port2
out[3] <= NTT_Nand:Not3.port2
out[4] <= NTT_Nand:Not4.port2
out[5] <= NTT_Nand:Not5.port2
out[6] <= NTT_Nand:Not6.port2
out[7] <= NTT_Nand:Not7.port2
out[8] <= NTT_Nand:Not8.port2
out[9] <= NTT_Nand:Not9.port2
out[10] <= NTT_Nand:Not10.port2
out[11] <= NTT_Nand:Not11.port2
out[12] <= NTT_Nand:Not12.port2
out[13] <= NTT_Nand:Not13.port2
out[14] <= NTT_Nand:Not14.port2
out[15] <= NTT_Nand:Not15.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not0
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not5
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not6
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not7
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not8
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not9
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not10
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not11
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not12
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not13
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not14
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_1|NTT_Nand:Not15
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= NTT_Mux:Mux_0.port3
out[1] <= NTT_Mux:Mux_1.port3
out[2] <= NTT_Mux:Mux_2.port3
out[3] <= NTT_Mux:Mux_3.port3
out[4] <= NTT_Mux:Mux_4.port3
out[5] <= NTT_Mux:Mux_5.port3
out[6] <= NTT_Mux:Mux_6.port3
out[7] <= NTT_Mux:Mux_7.port3
out[8] <= NTT_Mux:Mux_8.port3
out[9] <= NTT_Mux:Mux_9.port3
out[10] <= NTT_Mux:Mux_10.port3
out[11] <= NTT_Mux:Mux_11.port3
out[12] <= NTT_Mux:Mux_12.port3
out[13] <= NTT_Mux:Mux_13.port3
out[14] <= NTT_Mux:Mux_14.port3
out[15] <= NTT_Mux:Mux_15.port3


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_0
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_0|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_0|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_0|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_0|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_1
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_1|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_1|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_1|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_1|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_2
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_2|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_2|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_2|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_2|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_3
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_3|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_3|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_3|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_3|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_4
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_4|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_4|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_4|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_4|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_5
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_5|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_5|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_5|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_5|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_6
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_6|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_6|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_6|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_6|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_7
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_7|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_7|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_7|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_7|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_8
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_8|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_8|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_8|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_8|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_9
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_9|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_9|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_9|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_9|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_10
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_10|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_10|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_10|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_10|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_11
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_11|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_11|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_11|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_11|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_12
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_12|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_12|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_12|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_12|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_13
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_13|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_13|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_13|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_13|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_14
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_14|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_14|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_14|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_14|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_15
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_15|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_15|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_15|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_3|NTT_Mux:Mux_15|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
out[0] <= HalfAdder:HalfAdder_0.port2
out[1] <= FullAdder:FullAdder_1.port3
out[2] <= FullAdder:FullAdder_2.port3
out[3] <= FullAdder:FullAdder_3.port3
out[4] <= FullAdder:FullAdder_4.port3
out[5] <= FullAdder:FullAdder_5.port3
out[6] <= FullAdder:FullAdder_6.port3
out[7] <= FullAdder:FullAdder_7.port3
out[8] <= FullAdder:FullAdder_8.port3
out[9] <= FullAdder:FullAdder_9.port3
out[10] <= FullAdder:FullAdder_10.port3
out[11] <= FullAdder:FullAdder_11.port3
out[12] <= FullAdder:FullAdder_12.port3
out[13] <= FullAdder:FullAdder_13.port3
out[14] <= FullAdder:FullAdder_14.port3
out[15] <= FullAdder:FullAdder_15.port3


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_1|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_2|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_3|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_4|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_5|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_6|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_7|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_8|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_9|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_10|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_11|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_12|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_13|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_14|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15
a => a.IN1
b => b.IN1
c => c.IN1
sum <= HalfAdder:HalfAdde1.port2
carry <= NTT_Or:Or_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdder_0
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdder_0|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdder_0|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdder_0|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdder_0|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdder_0|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdde1
a => a.IN2
b => b.IN2
sum <= NTT_Nand:nand_nn.port2
carry <= NTT_Nand:nand_n2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdde1|NTT_Nand:nand_ab
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdde1|NTT_Nand:nand_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdde1|NTT_Nand:nand_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdde1|NTT_Nand:nand_nn
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|HalfAdder:HalfAdde1|NTT_Nand:nand_n2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Add16:Add16_0|FullAdder:FullAdder_15|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
out[0] <= NTT_And:And_0.port2
out[1] <= NTT_And:And_1.port2
out[2] <= NTT_And:And_2.port2
out[3] <= NTT_And:And_3.port2
out[4] <= NTT_And:And_4.port2
out[5] <= NTT_And:And_5.port2
out[6] <= NTT_And:And_6.port2
out[7] <= NTT_And:And_7.port2
out[8] <= NTT_And:And_8.port2
out[9] <= NTT_And:And_9.port2
out[10] <= NTT_And:And_10.port2
out[11] <= NTT_And:And_11.port2
out[12] <= NTT_And:And_12.port2
out[13] <= NTT_And:And_13.port2
out[14] <= NTT_And:And_14.port2
out[15] <= NTT_And:And_15.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_0
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_0|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_0|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_1
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_1|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_1|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_2
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_2|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_2|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_3
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_3|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_3|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_4
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_4|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_4|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_5
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_5|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_5|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_6
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_6|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_6|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_7
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_7|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_7|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_8
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_8|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_8|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_9
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_9|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_9|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_10
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_10|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_10|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_11
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_11|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_11|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_12
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_12|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_12|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_13
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_13|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_13|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_14
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_14|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_14|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_15
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_15|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:Add16_1|NTT_And:And_15|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= NTT_Mux:Mux_0.port3
out[1] <= NTT_Mux:Mux_1.port3
out[2] <= NTT_Mux:Mux_2.port3
out[3] <= NTT_Mux:Mux_3.port3
out[4] <= NTT_Mux:Mux_4.port3
out[5] <= NTT_Mux:Mux_5.port3
out[6] <= NTT_Mux:Mux_6.port3
out[7] <= NTT_Mux:Mux_7.port3
out[8] <= NTT_Mux:Mux_8.port3
out[9] <= NTT_Mux:Mux_9.port3
out[10] <= NTT_Mux:Mux_10.port3
out[11] <= NTT_Mux:Mux_11.port3
out[12] <= NTT_Mux:Mux_12.port3
out[13] <= NTT_Mux:Mux_13.port3
out[14] <= NTT_Mux:Mux_14.port3
out[15] <= NTT_Mux:Mux_15.port3


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_0
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_0|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_0|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_0|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_0|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_1
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_1|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_1|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_1|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_1|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_2
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_2|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_2|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_2|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_2|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_3
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_3|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_3|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_3|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_3|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_4
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_4|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_4|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_4|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_4|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_5
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_5|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_5|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_5|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_5|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_6
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_6|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_6|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_6|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_6|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_7
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_7|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_7|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_7|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_7|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_8
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_8|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_8|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_8|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_8|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_9
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_9|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_9|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_9|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_9|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_10
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_10|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_10|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_10|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_10|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_11
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_11|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_11|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_11|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_11|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_12
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_12|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_12|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_12|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_12|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_13
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_13|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_13|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_13|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_13|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_14
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_14|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_14|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_14|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_14|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_15
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_15|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_15|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_15|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_4|NTT_Mux:Mux_15|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
out[0] <= NTT_Nand:Not0.port2
out[1] <= NTT_Nand:Not1.port2
out[2] <= NTT_Nand:Not2.port2
out[3] <= NTT_Nand:Not3.port2
out[4] <= NTT_Nand:Not4.port2
out[5] <= NTT_Nand:Not5.port2
out[6] <= NTT_Nand:Not6.port2
out[7] <= NTT_Nand:Not7.port2
out[8] <= NTT_Nand:Not8.port2
out[9] <= NTT_Nand:Not9.port2
out[10] <= NTT_Nand:Not10.port2
out[11] <= NTT_Nand:Not11.port2
out[12] <= NTT_Nand:Not12.port2
out[13] <= NTT_Nand:Not13.port2
out[14] <= NTT_Nand:Not14.port2
out[15] <= NTT_Nand:Not15.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not0
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not5
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not6
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not7
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not8
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not9
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not10
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not11
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not12
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not13
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not14
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Not16:Not16_2|NTT_Nand:Not15
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= NTT_Mux:Mux_0.port3
out[1] <= NTT_Mux:Mux_1.port3
out[2] <= NTT_Mux:Mux_2.port3
out[3] <= NTT_Mux:Mux_3.port3
out[4] <= NTT_Mux:Mux_4.port3
out[5] <= NTT_Mux:Mux_5.port3
out[6] <= NTT_Mux:Mux_6.port3
out[7] <= NTT_Mux:Mux_7.port3
out[8] <= NTT_Mux:Mux_8.port3
out[9] <= NTT_Mux:Mux_9.port3
out[10] <= NTT_Mux:Mux_10.port3
out[11] <= NTT_Mux:Mux_11.port3
out[12] <= NTT_Mux:Mux_12.port3
out[13] <= NTT_Mux:Mux_13.port3
out[14] <= NTT_Mux:Mux_14.port3
out[15] <= NTT_Mux:Mux_15.port3


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_0
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_0|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_0|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_0|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_0|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_1
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_1|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_1|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_1|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_1|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_2
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_2|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_2|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_2|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_2|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_3
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_3|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_3|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_3|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_3|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_4
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_4|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_4|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_4|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_4|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_5
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_5|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_5|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_5|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_5|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_6
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_6|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_6|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_6|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_6|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_7
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_7|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_7|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_7|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_7|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_8
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_8|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_8|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_8|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_8|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_9
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_9|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_9|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_9|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_9|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_10
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_10|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_10|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_10|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_10|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_11
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_11|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_11|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_11|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_11|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_12
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_12|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_12|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_12|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_12|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_13
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_13|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_13|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_13|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_13|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_14
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_14|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_14|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_14|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_14|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_15
a => a.IN1
b => b.IN1
sel => sel.IN3
out <= NTT_Nand:nand_4.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_15|NTT_Nand:not_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_15|NTT_Nand:not_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_15|NTT_Nand:not_3
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Mux16:Mux16_5|NTT_Mux:Mux_15|NTT_Nand:nand_4
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
out[0] <= NTT_And:And_0.port2
out[1] <= NTT_And:And_1.port2
out[2] <= NTT_And:And_2.port2
out[3] <= NTT_And:And_3.port2
out[4] <= NTT_And:And_4.port2
out[5] <= NTT_And:And_5.port2
out[6] <= NTT_And:And_6.port2
out[7] <= NTT_And:And_7.port2
out[8] <= NTT_And:And_8.port2
out[9] <= NTT_And:And_9.port2
out[10] <= NTT_And:And_10.port2
out[11] <= NTT_And:And_11.port2
out[12] <= NTT_And:And_12.port2
out[13] <= NTT_And:And_13.port2
out[14] <= NTT_And:And_14.port2
out[15] <= NTT_And:And_15.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_0
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_0|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_0|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_1
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_1|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_1|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_2
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_2|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_2|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_3
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_3|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_3|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_4
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_4|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_4|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_5
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_5|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_5|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_6
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_6|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_6|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_7
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_7|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_7|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_8
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_8|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_8|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_9
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_9|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_9|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_10
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_10|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_10|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_11
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_11|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_11|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_12
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_12|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_12|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_13
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_13|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_13|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_14
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_14|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_14|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_15
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_15|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_2|NTT_And:And_15|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= NTT_Or:Or_6.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_0
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_0|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_0|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_0|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_2
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_2|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_2|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_2|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_3
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_3|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_3|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_3|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_4
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_4|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_4|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_4|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_5
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_5|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_5|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_5|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_6
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_6|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_6|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_0|NTT_Or:Or_6|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
out <= NTT_Or:Or_6.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_0
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_0|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_0|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_0|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_1
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_1|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_1|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_1|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_2
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_2|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_2|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_2|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_3
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_3|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_3|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_3|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_4
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_4|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_4|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_4|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_5
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_5|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_5|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_5|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_6
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_6|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_6|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|Or8Way:Or8Way_1|NTT_Or:Or_6|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|NTT_Or:Or_0
a => a.IN2
b => b.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|NTT_Or:Or_0|NTT_Nand:not_a
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|NTT_Or:Or_0|NTT_Nand:not_b
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|NTT_Or:Or_0|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|NTT_Not:Not_0
in => in.IN2
out <= NTT_Nand:Nand_1.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|NTT_Not:Not_0|NTT_Nand:Nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
out[0] <= NTT_And:And_0.port2
out[1] <= NTT_And:And_1.port2
out[2] <= NTT_And:And_2.port2
out[3] <= NTT_And:And_3.port2
out[4] <= NTT_And:And_4.port2
out[5] <= NTT_And:And_5.port2
out[6] <= NTT_And:And_6.port2
out[7] <= NTT_And:And_7.port2
out[8] <= NTT_And:And_8.port2
out[9] <= NTT_And:And_9.port2
out[10] <= NTT_And:And_10.port2
out[11] <= NTT_And:And_11.port2
out[12] <= NTT_And:And_12.port2
out[13] <= NTT_And:And_13.port2
out[14] <= NTT_And:And_14.port2
out[15] <= NTT_And:And_15.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_0
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_0|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_0|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_1
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_1|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_1|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_2
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_2|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_2|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_3
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_3|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_3|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_4
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_4|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_4|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_5
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_5|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_5|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_6
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_6|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_6|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_7
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_7|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_7|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_8
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_8|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_8|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_9
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_9|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_9|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_10
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_10|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_10|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_11
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_11|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_11|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_12
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_12|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_12|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_13
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_13|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_13|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_14
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_14|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_14|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_15
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_15|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_3|NTT_And:And_15|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
out[0] <= NTT_And:And_0.port2
out[1] <= NTT_And:And_1.port2
out[2] <= NTT_And:And_2.port2
out[3] <= NTT_And:And_3.port2
out[4] <= NTT_And:And_4.port2
out[5] <= NTT_And:And_5.port2
out[6] <= NTT_And:And_6.port2
out[7] <= NTT_And:And_7.port2
out[8] <= NTT_And:And_8.port2
out[9] <= NTT_And:And_9.port2
out[10] <= NTT_And:And_10.port2
out[11] <= NTT_And:And_11.port2
out[12] <= NTT_And:And_12.port2
out[13] <= NTT_And:And_13.port2
out[14] <= NTT_And:And_14.port2
out[15] <= NTT_And:And_15.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_0
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_0|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_0|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_1
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_1|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_1|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_2
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_2|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_2|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_3
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_3|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_3|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_4
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_4|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_4|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_5
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_5|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_5|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_6
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_6|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_6|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_7
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_7|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_7|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_8
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_8|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_8|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_9
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_9|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_9|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_10
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_10|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_10|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_11
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_11|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_11|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_12
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_12|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_12|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_13
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_13|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_13|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_14
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_14|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_14|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_15
a => a.IN1
b => b.IN1
out <= NTT_Nand:nand_2.port2


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_15|NTT_Nand:nand_1
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0|NTT_ALU:ALU_0|And16:And16_4|NTT_And:And_15|NTT_Nand:nand_2
a => out.IN0
b => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|NTT_hack:hack|ROM:ROM_0
address[0] => regROM.RADDR
address[1] => regROM.RADDR1
address[2] => regROM.RADDR2
address[3] => regROM.RADDR3
address[4] => regROM.RADDR4
address[5] => regROM.RADDR5
address[6] => regROM.RADDR6
address[7] => regROM.RADDR7
address[8] => regROM.RADDR8
address[9] => regROM.RADDR9
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
data[0] <= regROM.DATAOUT
data[1] <= regROM.DATAOUT1
data[2] <= regROM.DATAOUT2
data[3] <= regROM.DATAOUT3
data[4] <= regROM.DATAOUT4
data[5] <= regROM.DATAOUT5
data[6] <= regROM.DATAOUT6
data[7] <= regROM.DATAOUT7
data[8] <= regROM.DATAOUT8
data[9] <= regROM.DATAOUT9
data[10] <= regROM.DATAOUT10
data[11] <= regROM.DATAOUT11
data[12] <= regROM.DATAOUT12
data[13] <= regROM.DATAOUT13
data[14] <= regROM.DATAOUT14
data[15] <= regROM.DATAOUT15


|DE10_LITE_Golden_Top|NTT_hack:hack|Memory:Memory_0
clk => regRAM.we_a.CLK
clk => regRAM.waddr_a[12].CLK
clk => regRAM.waddr_a[11].CLK
clk => regRAM.waddr_a[10].CLK
clk => regRAM.waddr_a[9].CLK
clk => regRAM.waddr_a[8].CLK
clk => regRAM.waddr_a[7].CLK
clk => regRAM.waddr_a[6].CLK
clk => regRAM.waddr_a[5].CLK
clk => regRAM.waddr_a[4].CLK
clk => regRAM.waddr_a[3].CLK
clk => regRAM.waddr_a[2].CLK
clk => regRAM.waddr_a[1].CLK
clk => regRAM.waddr_a[0].CLK
clk => regRAM.data_a[15].CLK
clk => regRAM.data_a[14].CLK
clk => regRAM.data_a[13].CLK
clk => regRAM.data_a[12].CLK
clk => regRAM.data_a[11].CLK
clk => regRAM.data_a[10].CLK
clk => regRAM.data_a[9].CLK
clk => regRAM.data_a[8].CLK
clk => regRAM.data_a[7].CLK
clk => regRAM.data_a[6].CLK
clk => regRAM.data_a[5].CLK
clk => regRAM.data_a[4].CLK
clk => regRAM.data_a[3].CLK
clk => regRAM.data_a[2].CLK
clk => regRAM.data_a[1].CLK
clk => regRAM.data_a[0].CLK
clk => regLED[0].CLK
clk => regLED[1].CLK
clk => regLED[2].CLK
clk => regLED[3].CLK
clk => regLED[4].CLK
clk => regLED[5].CLK
clk => regLED[6].CLK
clk => regLED[7].CLK
clk => regLED[8].CLK
clk => regLED[9].CLK
clk => regLED[10].CLK
clk => regLED[11].CLK
clk => regLED[12].CLK
clk => regLED[13].CLK
clk => regLED[14].CLK
clk => regLED[15].CLK
clk => regRAM.CLK0
address[0] => regRAM.waddr_a[0].DATAIN
address[0] => memGPIO[15].OUTPUTSELECT
address[0] => memGPIO[14].OUTPUTSELECT
address[0] => memGPIO[13].OUTPUTSELECT
address[0] => memGPIO[12].OUTPUTSELECT
address[0] => memGPIO[11].OUTPUTSELECT
address[0] => memGPIO[10].OUTPUTSELECT
address[0] => memGPIO[9].OUTPUTSELECT
address[0] => memGPIO[8].OUTPUTSELECT
address[0] => memGPIO[7].OUTPUTSELECT
address[0] => memGPIO[6].OUTPUTSELECT
address[0] => memGPIO[5].OUTPUTSELECT
address[0] => memGPIO[4].OUTPUTSELECT
address[0] => memGPIO[3].OUTPUTSELECT
address[0] => memGPIO[2].OUTPUTSELECT
address[0] => memGPIO[1].OUTPUTSELECT
address[0] => memGPIO[0].OUTPUTSELECT
address[0] => Equal0.IN31
address[0] => regRAM.WADDR
address[0] => regRAM.RADDR
address[1] => regRAM.waddr_a[1].DATAIN
address[1] => Equal0.IN30
address[1] => regRAM.WADDR1
address[1] => regRAM.RADDR1
address[2] => regRAM.waddr_a[2].DATAIN
address[2] => Equal0.IN29
address[2] => regRAM.WADDR2
address[2] => regRAM.RADDR2
address[3] => regRAM.waddr_a[3].DATAIN
address[3] => Equal0.IN28
address[3] => regRAM.WADDR3
address[3] => regRAM.RADDR3
address[4] => regRAM.waddr_a[4].DATAIN
address[4] => Equal0.IN27
address[4] => regRAM.WADDR4
address[4] => regRAM.RADDR4
address[5] => regRAM.waddr_a[5].DATAIN
address[5] => Equal0.IN26
address[5] => regRAM.WADDR5
address[5] => regRAM.RADDR5
address[6] => regRAM.waddr_a[6].DATAIN
address[6] => Equal0.IN25
address[6] => regRAM.WADDR6
address[6] => regRAM.RADDR6
address[7] => regRAM.waddr_a[7].DATAIN
address[7] => Equal0.IN24
address[7] => regRAM.WADDR7
address[7] => regRAM.RADDR7
address[8] => regRAM.waddr_a[8].DATAIN
address[8] => Equal0.IN23
address[8] => regRAM.WADDR8
address[8] => regRAM.RADDR8
address[9] => regRAM.waddr_a[9].DATAIN
address[9] => Equal0.IN22
address[9] => regRAM.WADDR9
address[9] => regRAM.RADDR9
address[10] => regRAM.waddr_a[10].DATAIN
address[10] => Equal0.IN21
address[10] => regRAM.WADDR10
address[10] => regRAM.RADDR10
address[11] => regRAM.waddr_a[11].DATAIN
address[11] => Equal0.IN20
address[11] => regRAM.WADDR11
address[11] => regRAM.RADDR11
address[12] => Equal0.IN19
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => dataR.OUTPUTSELECT
address[13] => always0.IN0
address[13] => Equal0.IN0
address[14] => Equal0.IN18
address[15] => Equal0.IN17
dataW[0] => regRAM.data_a[0].DATAIN
dataW[0] => regLED[0].DATAIN
dataW[0] => regRAM.DATAIN
dataW[1] => regRAM.data_a[1].DATAIN
dataW[1] => regLED[1].DATAIN
dataW[1] => regRAM.DATAIN1
dataW[2] => regRAM.data_a[2].DATAIN
dataW[2] => regLED[2].DATAIN
dataW[2] => regRAM.DATAIN2
dataW[3] => regRAM.data_a[3].DATAIN
dataW[3] => regLED[3].DATAIN
dataW[3] => regRAM.DATAIN3
dataW[4] => regRAM.data_a[4].DATAIN
dataW[4] => regLED[4].DATAIN
dataW[4] => regRAM.DATAIN4
dataW[5] => regRAM.data_a[5].DATAIN
dataW[5] => regLED[5].DATAIN
dataW[5] => regRAM.DATAIN5
dataW[6] => regRAM.data_a[6].DATAIN
dataW[6] => regLED[6].DATAIN
dataW[6] => regRAM.DATAIN6
dataW[7] => regRAM.data_a[7].DATAIN
dataW[7] => regLED[7].DATAIN
dataW[7] => regRAM.DATAIN7
dataW[8] => regRAM.data_a[8].DATAIN
dataW[8] => regLED[8].DATAIN
dataW[8] => regRAM.DATAIN8
dataW[9] => regRAM.data_a[9].DATAIN
dataW[9] => regLED[9].DATAIN
dataW[9] => regRAM.DATAIN9
dataW[10] => regRAM.data_a[10].DATAIN
dataW[10] => regLED[10].DATAIN
dataW[10] => regRAM.DATAIN10
dataW[11] => regRAM.data_a[11].DATAIN
dataW[11] => regLED[11].DATAIN
dataW[11] => regRAM.DATAIN11
dataW[12] => regRAM.data_a[12].DATAIN
dataW[12] => regLED[12].DATAIN
dataW[12] => regRAM.DATAIN12
dataW[13] => regRAM.data_a[13].DATAIN
dataW[13] => regLED[13].DATAIN
dataW[13] => regRAM.DATAIN13
dataW[14] => regRAM.data_a[14].DATAIN
dataW[14] => regLED[14].DATAIN
dataW[14] => regRAM.DATAIN14
dataW[15] => regRAM.data_a[15].DATAIN
dataW[15] => regLED[15].DATAIN
dataW[15] => regRAM.DATAIN15
dataR[0] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[1] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[2] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[3] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[4] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[5] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[6] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[7] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[8] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[9] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[10] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[11] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[12] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[13] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[14] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
dataR[15] <= dataR.DB_MAX_OUTPUT_PORT_TYPE
load => always0.IN1
load => always1.IN1
but[0] => memGPIO[0].DATAA
but[1] => memGPIO[1].DATAA
led[0] <= regLED[0].DB_MAX_OUTPUT_PORT_TYPE
led[1] <= regLED[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] <= regLED[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] <= regLED[3].DB_MAX_OUTPUT_PORT_TYPE
led[4] <= regLED[4].DB_MAX_OUTPUT_PORT_TYPE
led[5] <= regLED[5].DB_MAX_OUTPUT_PORT_TYPE
led[6] <= regLED[6].DB_MAX_OUTPUT_PORT_TYPE
led[7] <= regLED[7].DB_MAX_OUTPUT_PORT_TYPE


