# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***

package:
  name: europa_ddr_west_clock_gen_tb
  description: "DDR_WEST_CLOCK_GEN Module testbench files"
  authors:
    - "Andrew Dickson <andrew.dickson@axelera.ai>"

dependencies:
  europa_asic_pkg       : { path: ""}
  europa_ddr_west_clock_gen_pkg: { path: "" }
  europa_ddr_west_clock_gen    : { path: ""     }



# Source files grouped in levels.
# Files in level 0 have no dependencies on files in this package.
# Files in level 1 only depend on files in level 0, files in level 2 on files in levels 1 and 0, etc.
# Files within a level are ordered alphabetically.
sources:
  - target: simulation
    include_dirs:
    - ./
    files:
    # Level 0
    - ddr_west_clock_gen_tb.sv
