OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/merged_unpadded.lef at line 68187.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/30-addspacers.def
[INFO ODB-0128] Design: RISC_SPM
[INFO ODB-0130]     Created 36 pins.
[INFO ODB-0131]     Created 22702 components and 111858 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 85528 connections.
[INFO ODB-0133]     Created 6775 nets and 26330 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/tmp/routing/30-addspacers.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   RISC_SPM
Die area:                 ( 0 0 ) ( 440850 451570 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     22702
Number of terminals:      36
Number of snets:          2
Number of nets:           6775

[INFO DRT-0151] Reading guide.

Number of guides:     60368

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 133.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 383168.
[INFO DRT-0033] mcon shape region query size = 313719.
[INFO DRT-0033] met1 shape region query size = 91222.
[INFO DRT-0033] via shape region query size = 2385.
[INFO DRT-0033] met2 shape region query size = 976.
[INFO DRT-0033] via2 shape region query size = 1908.
[INFO DRT-0033] met3 shape region query size = 966.
[INFO DRT-0033] via3 shape region query size = 1908.
[INFO DRT-0033] met4 shape region query size = 507.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 430 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 127 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0084]   Complete 6775 groups.
#scanned instances     = 22702
#unique  instances     = 133
#stdCellGenAp          = 3921
#stdCellValidPlanarAp  = 104
#stdCellValidViaAp     = 2620
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 26330
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 184.12 (MB), peak = 191.65 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 65 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 63 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 22922.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 19323.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 10365.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 55.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 33289 vertical wires in 2 frboxes and 19378 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6122 vertical wires in 2 frboxes and 7917 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 294.75 (MB), peak = 294.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 294.98 (MB), peak = 294.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 347.48 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:22, memory = 380.09 (MB).
    Completing 30% with 1493 violations.
    elapsed time = 00:00:30, memory = 380.20 (MB).
    Completing 40% with 1493 violations.
    elapsed time = 00:00:45, memory = 374.30 (MB).
    Completing 50% with 1493 violations.
    elapsed time = 00:00:58, memory = 380.75 (MB).
    Completing 60% with 3281 violations.
    elapsed time = 00:01:07, memory = 380.87 (MB).
    Completing 70% with 3281 violations.
    elapsed time = 00:01:26, memory = 363.05 (MB).
    Completing 80% with 4516 violations.
    elapsed time = 00:01:40, memory = 384.28 (MB).
    Completing 90% with 4516 violations.
    elapsed time = 00:02:00, memory = 386.92 (MB).
    Completing 100% with 5839 violations.
    elapsed time = 00:02:14, memory = 392.49 (MB).
[INFO DRT-0199]   Number of violations = 9615.
[INFO DRT-0267] cpu time = 00:04:23, elapsed time = 00:02:14, memory = 680.04 (MB), peak = 680.04 (MB)
Total wire length = 306129 um.
Total wire length on LAYER li1 = 292 um.
Total wire length on LAYER met1 = 154178 um.
Total wire length on LAYER met2 = 143409 um.
Total wire length on LAYER met3 = 7920 um.
Total wire length on LAYER met4 = 328 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 61361.
Up-via summary (total 61361):.

------------------------
 FR_MASTERSLICE        0
            li1    26388
           met1    34075
           met2      890
           met3        8
           met4        0
------------------------
                   61361


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 9615 violations.
    elapsed time = 00:00:07, memory = 680.04 (MB).
    Completing 20% with 9615 violations.
    elapsed time = 00:00:23, memory = 677.21 (MB).
    Completing 30% with 8049 violations.
    elapsed time = 00:00:32, memory = 677.72 (MB).
    Completing 40% with 8049 violations.
    elapsed time = 00:00:46, memory = 656.59 (MB).
    Completing 50% with 8049 violations.
    elapsed time = 00:01:00, memory = 677.46 (MB).
    Completing 60% with 5856 violations.
    elapsed time = 00:01:12, memory = 677.46 (MB).
    Completing 70% with 5856 violations.
    elapsed time = 00:01:24, memory = 677.79 (MB).
    Completing 80% with 4365 violations.
    elapsed time = 00:01:30, memory = 677.79 (MB).
    Completing 90% with 4365 violations.
    elapsed time = 00:01:50, memory = 678.24 (MB).
    Completing 100% with 3166 violations.
    elapsed time = 00:01:57, memory = 677.46 (MB).
[INFO DRT-0199]   Number of violations = 3197.
[INFO DRT-0267] cpu time = 00:03:50, elapsed time = 00:01:58, memory = 677.46 (MB), peak = 695.51 (MB)
Total wire length = 303125 um.
Total wire length on LAYER li1 = 295 um.
Total wire length on LAYER met1 = 152705 um.
Total wire length on LAYER met2 = 141144 um.
Total wire length on LAYER met3 = 8600 um.
Total wire length on LAYER met4 = 380 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 61214.
Up-via summary (total 61214):.

------------------------
 FR_MASTERSLICE        0
            li1    26421
           met1    33771
           met2     1005
           met3       17
           met4        0
------------------------
                   61214


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3197 violations.
    elapsed time = 00:00:05, memory = 678.24 (MB).
    Completing 20% with 3197 violations.
    elapsed time = 00:00:23, memory = 687.52 (MB).
    Completing 30% with 3290 violations.
    elapsed time = 00:00:30, memory = 677.98 (MB).
    Completing 40% with 3290 violations.
    elapsed time = 00:00:42, memory = 678.02 (MB).
    Completing 50% with 3290 violations.
    elapsed time = 00:00:56, memory = 678.50 (MB).
    Completing 60% with 3278 violations.
    elapsed time = 00:01:06, memory = 679.29 (MB).
    Completing 70% with 3278 violations.
    elapsed time = 00:01:23, memory = 682.17 (MB).
    Completing 80% with 3267 violations.
    elapsed time = 00:01:29, memory = 682.17 (MB).
    Completing 90% with 3267 violations.
    elapsed time = 00:01:45, memory = 682.17 (MB).
    Completing 100% with 3130 violations.
    elapsed time = 00:01:52, memory = 682.27 (MB).
[INFO DRT-0199]   Number of violations = 3138.
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:01:53, memory = 682.27 (MB), peak = 695.51 (MB)
Total wire length = 302192 um.
Total wire length on LAYER li1 = 277 um.
Total wire length on LAYER met1 = 152567 um.
Total wire length on LAYER met2 = 140621 um.
Total wire length on LAYER met3 = 8393 um.
Total wire length on LAYER met4 = 332 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60839.
Up-via summary (total 60839):.

------------------------
 FR_MASTERSLICE        0
            li1    26392
           met1    33429
           met2     1000
           met3       18
           met4        0
------------------------
                   60839


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3138 violations.
    elapsed time = 00:00:05, memory = 682.27 (MB).
    Completing 20% with 3138 violations.
    elapsed time = 00:00:32, memory = 693.45 (MB).
    Completing 30% with 2483 violations.
    elapsed time = 00:00:39, memory = 673.34 (MB).
    Completing 40% with 2483 violations.
    elapsed time = 00:00:52, memory = 680.30 (MB).
    Completing 50% with 2483 violations.
    elapsed time = 00:01:07, memory = 656.59 (MB).
    Completing 60% with 1684 violations.
    elapsed time = 00:01:11, memory = 688.29 (MB).
    Completing 70% with 1684 violations.
    elapsed time = 00:01:29, memory = 678.75 (MB).
    Completing 80% with 1215 violations.
    elapsed time = 00:01:48, memory = 691.64 (MB).
    Completing 90% with 1215 violations.
    elapsed time = 00:02:08, memory = 681.07 (MB).
    Completing 100% with 514 violations.
    elapsed time = 00:02:20, memory = 656.59 (MB).
[INFO DRT-0199]   Number of violations = 521.
[INFO DRT-0267] cpu time = 00:04:34, elapsed time = 00:02:21, memory = 656.59 (MB), peak = 695.51 (MB)
Total wire length = 300920 um.
Total wire length on LAYER li1 = 244 um.
Total wire length on LAYER met1 = 139593 um.
Total wire length on LAYER met2 = 139922 um.
Total wire length on LAYER met3 = 20162 um.
Total wire length on LAYER met4 = 996 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 62151.
Up-via summary (total 62151):.

------------------------
 FR_MASTERSLICE        0
            li1    26346
           met1    33271
           met2     2445
           met3       89
           met4        0
------------------------
                   62151


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 521 violations.
    elapsed time = 00:00:00, memory = 666.12 (MB).
    Completing 20% with 521 violations.
    elapsed time = 00:00:02, memory = 670.50 (MB).
    Completing 30% with 392 violations.
    elapsed time = 00:00:03, memory = 670.50 (MB).
    Completing 40% with 392 violations.
    elapsed time = 00:00:04, memory = 674.11 (MB).
    Completing 50% with 392 violations.
    elapsed time = 00:00:06, memory = 674.89 (MB).
    Completing 60% with 288 violations.
    elapsed time = 00:00:08, memory = 674.93 (MB).
    Completing 70% with 288 violations.
    elapsed time = 00:00:10, memory = 679.31 (MB).
    Completing 80% with 109 violations.
    elapsed time = 00:00:11, memory = 679.31 (MB).
    Completing 90% with 109 violations.
    elapsed time = 00:00:13, memory = 656.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:14, memory = 666.89 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:14, memory = 666.89 (MB), peak = 695.51 (MB)
Total wire length = 300785 um.
Total wire length on LAYER li1 = 242 um.
Total wire length on LAYER met1 = 139157 um.
Total wire length on LAYER met2 = 139856 um.
Total wire length on LAYER met3 = 20509 um.
Total wire length on LAYER met4 = 1020 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 62108.
Up-via summary (total 62108):.

------------------------
 FR_MASTERSLICE        0
            li1    26338
           met1    33222
           met2     2459
           met3       89
           met4        0
------------------------
                   62108


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.99 (MB), peak = 695.51 (MB)
Total wire length = 300785 um.
Total wire length on LAYER li1 = 242 um.
Total wire length on LAYER met1 = 139157 um.
Total wire length on LAYER met2 = 139856 um.
Total wire length on LAYER met3 = 20509 um.
Total wire length on LAYER met4 = 1020 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 62108.
Up-via summary (total 62108):.

------------------------
 FR_MASTERSLICE        0
            li1    26338
           met1    33222
           met2     2459
           met3       89
           met4        0
------------------------
                   62108


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.99 (MB), peak = 695.51 (MB)
Total wire length = 300785 um.
Total wire length on LAYER li1 = 242 um.
Total wire length on LAYER met1 = 139157 um.
Total wire length on LAYER met2 = 139856 um.
Total wire length on LAYER met3 = 20509 um.
Total wire length on LAYER met4 = 1020 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 62108.
Up-via summary (total 62108):.

------------------------
 FR_MASTERSLICE        0
            li1    26338
           met1    33222
           met2     2459
           met3       89
           met4        0
------------------------
                   62108


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.99 (MB), peak = 695.51 (MB)
Total wire length = 300785 um.
Total wire length on LAYER li1 = 242 um.
Total wire length on LAYER met1 = 139157 um.
Total wire length on LAYER met2 = 139856 um.
Total wire length on LAYER met3 = 20509 um.
Total wire length on LAYER met4 = 1020 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 62108.
Up-via summary (total 62108):.

------------------------
 FR_MASTERSLICE        0
            li1    26338
           met1    33222
           met2     2459
           met3       89
           met4        0
------------------------
                   62108


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.99 (MB), peak = 695.51 (MB)
Total wire length = 300785 um.
Total wire length on LAYER li1 = 242 um.
Total wire length on LAYER met1 = 139157 um.
Total wire length on LAYER met2 = 139856 um.
Total wire length on LAYER met3 = 20509 um.
Total wire length on LAYER met4 = 1020 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 62108.
Up-via summary (total 62108):.

------------------------
 FR_MASTERSLICE        0
            li1    26338
           met1    33222
           met2     2459
           met3       89
           met4        0
------------------------
                   62108


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.99 (MB), peak = 695.51 (MB)
Total wire length = 300785 um.
Total wire length on LAYER li1 = 242 um.
Total wire length on LAYER met1 = 139157 um.
Total wire length on LAYER met2 = 139856 um.
Total wire length on LAYER met3 = 20509 um.
Total wire length on LAYER met4 = 1020 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 62108.
Up-via summary (total 62108):.

------------------------
 FR_MASTERSLICE        0
            li1    26338
           met1    33222
           met2     2459
           met3       89
           met4        0
------------------------
                   62108


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 666.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.99 (MB), peak = 695.51 (MB)
Total wire length = 300785 um.
Total wire length on LAYER li1 = 242 um.
Total wire length on LAYER met1 = 139157 um.
Total wire length on LAYER met2 = 139856 um.
Total wire length on LAYER met3 = 20509 um.
Total wire length on LAYER met4 = 1020 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 62108.
Up-via summary (total 62108):.

------------------------
 FR_MASTERSLICE        0
            li1    26338
           met1    33222
           met2     2459
           met3       89
           met4        0
------------------------
                   62108


[INFO DRT-0198] Complete detail routing.
Total wire length = 300785 um.
Total wire length on LAYER li1 = 242 um.
Total wire length on LAYER met1 = 139157 um.
Total wire length on LAYER met2 = 139856 um.
Total wire length on LAYER met3 = 20509 um.
Total wire length on LAYER met4 = 1020 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 62108.
Up-via summary (total 62108):.

------------------------
 FR_MASTERSLICE        0
            li1    26338
           met1    33222
           met2     2459
           met3       89
           met4        0
------------------------
                   62108


[INFO DRT-0267] cpu time = 00:16:57, elapsed time = 00:08:42, memory = 666.99 (MB), peak = 695.51 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/RISC_SPM/runs/RUN_2021.12.08_16.43.47/results/routing/31-RISC_SPM.def
