# Project 1: Boolean Logic

This is an implementation of the project 1 from nand2tetris. It's mostly useless
in verilog since many of these gates are provided as operators.

Everything is based off the initial `nand` gate. Not all the gates are
implemented, I got bored at some point :)
