$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  2 # x [1:0] $end
  $var wire  4 % y [3:0] $end
  $scope module decode_2to4_for $end
   $var wire  1 $ en $end
   $var wire 32 & i [31:0] $end
   $var wire  2 # x [1:0] $end
   $var wire  4 % y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00 #
0$
b0000 %
b00000000000000000000000000000000 &
#2
b01 #
#3
b10 #
#4
b11 #
#5
b00 #
1$
b0001 %
b00000000000000000000000000000100 &
#6
b01 #
b0010 %
#7
b10 #
b0100 %
#8
b11 #
b1000 %
#9
