[2025-03-23, 23:38:57.992052] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-23, 23:38:57.993559] place: INFO : Progress    0%: parsing commands ...
[2025-03-23, 23:38:57.993559] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-23, 23:38:58.098382] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-23, 23:38:58.098882] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-23, 23:38:58.098882] place: INFO : Effort Level  : 10
[2025-03-23, 23:38:58.098882] place: INFO : Mode          : Timing Driven
[2025-03-23, 23:38:58.098882] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-23, 23:38:58.112949] place: INFO : Design        : "lab1", resource statistic:
[2025-03-23, 23:38:58.113449] place: INFO :   * Amount of GCLK: 1
[2025-03-23, 23:38:58.113449] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-23, 23:38:58.113449] place: INFO :   * Amount of IOB: 7
[2025-03-23, 23:38:58.113449] place: INFO :   * Amount of SLICE: 38
[2025-03-23, 23:38:58.113449] place: INFO :   * Amount of Net: 89
[2025-03-23, 23:38:58.113449] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-23, 23:38:58.113449] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-23, 23:38:58.113449] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-23, 23:38:58.113449] place: INFO :   * Proportion of IOB: 4.93%
[2025-03-23, 23:38:58.113449] place: INFO :   * Proportion of SLICE(LUT170812517): 1.24%
[2025-03-23, 23:38:58.118963] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-23, 23:38:58.139527] place: INFO : Progress   60%: begin to initially place ...
[2025-03-23, 23:38:58.141032] place: INFO :   * Initial cost = 1
[2025-03-23, 23:38:58.141032] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-23, 23:38:58.141032] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-23, 23:38:58.146045] place: INFO :   * Final cost = 1
[2025-03-23, 23:38:58.146045] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-23, 23:38:58.157277] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-03-23, 23:54:33.728380] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-23, 23:54:33.728380] place: INFO : Progress    0%: parsing commands ...
[2025-03-23, 23:54:33.728882] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-23, 23:54:33.819209] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_yosys_pack.xml" ...
[2025-03-23, 23:54:33.820713] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-23, 23:54:33.820713] place: INFO : Effort Level  : 10
[2025-03-23, 23:54:33.820713] place: INFO : Mode          : Timing Driven
[2025-03-23, 23:54:33.820713] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-23, 23:54:33.828734] place: INFO : Design        : "lab1", resource statistic:
[2025-03-23, 23:54:33.828734] place: INFO :   * Amount of COMB: 100
[2025-03-23, 23:54:33.828734] place: INFO :   * Amount of GCLK: 1
[2025-03-23, 23:54:33.828734] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-23, 23:54:33.828734] place: INFO :   * Amount of IOB: 7
[2025-03-23, 23:54:33.828734] place: INFO :   * Amount of SLICE: 29
[2025-03-23, 23:54:33.828734] place: INFO :   * Amount of Net: 170
[2025-03-23, 23:54:33.828734] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-23, 23:54:33.828734] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-23, 23:54:33.828734] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-23, 23:54:33.828734] place: INFO :   * Proportion of IOB: 4.93%
[2025-03-23, 23:54:33.828734] place: INFO :   * Proportion of SLICE(LUT170812517): 0.94%
[2025-03-23, 23:54:33.834749] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-23, 23:54:33.859460] place: INFO : Progress   60%: begin to initially place ...
[2025-03-23, 23:54:42.589965] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-23, 23:54:42.589965] place: INFO : Progress    0%: parsing commands ...
[2025-03-23, 23:54:42.589965] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-23, 23:54:42.669126] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_yosys_pack.xml" ...
[2025-03-23, 23:54:42.670130] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-23, 23:54:42.670632] place: INFO : Effort Level  : 10
[2025-03-23, 23:54:42.670632] place: INFO : Mode          : Timing Driven
[2025-03-23, 23:54:42.670632] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-23, 23:54:42.678150] place: INFO : Design        : "lab1", resource statistic:
[2025-03-23, 23:54:42.678150] place: INFO :   * Amount of COMB: 100
[2025-03-23, 23:54:42.678150] place: INFO :   * Amount of GCLK: 1
[2025-03-23, 23:54:42.678150] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-23, 23:54:42.678150] place: INFO :   * Amount of IOB: 7
[2025-03-23, 23:54:42.678150] place: INFO :   * Amount of SLICE: 29
[2025-03-23, 23:54:42.678150] place: INFO :   * Amount of Net: 170
[2025-03-23, 23:54:42.678150] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-23, 23:54:42.678150] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-23, 23:54:42.678150] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-23, 23:54:42.678150] place: INFO :   * Proportion of IOB: 4.93%
[2025-03-23, 23:54:42.678150] place: INFO :   * Proportion of SLICE(LUT0): 0.94%
[2025-03-23, 23:54:42.680154] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-23, 23:54:42.700211] place: INFO : Progress   60%: begin to initially place ...
[2025-03-23, 23:56:43.651239] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-23, 23:56:43.651239] place: INFO : Progress    0%: parsing commands ...
[2025-03-23, 23:56:43.651738] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-23, 23:56:43.729337] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-23, 23:56:43.730842] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-23, 23:56:43.730842] place: INFO : Effort Level  : 10
[2025-03-23, 23:56:43.730842] place: INFO : Mode          : Timing Driven
[2025-03-23, 23:56:43.730842] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-23, 23:56:43.738356] place: INFO : Design        : "lab1", resource statistic:
[2025-03-23, 23:56:43.738356] place: INFO :   * Amount of GCLK: 1
[2025-03-23, 23:56:43.738356] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-23, 23:56:43.738356] place: INFO :   * Amount of IOB: 7
[2025-03-23, 23:56:43.738356] place: INFO :   * Amount of SLICE: 38
[2025-03-23, 23:56:43.738356] place: INFO :   * Amount of Net: 89
[2025-03-23, 23:56:43.738356] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-23, 23:56:43.738356] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-23, 23:56:43.738356] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-23, 23:56:43.738356] place: INFO :   * Proportion of IOB: 4.93%
[2025-03-23, 23:56:43.738356] place: INFO :   * Proportion of SLICE(LUT170812517): 1.24%
[2025-03-23, 23:56:43.739858] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-23, 23:56:43.764419] place: INFO : Progress   60%: begin to initially place ...
[2025-03-23, 23:56:43.765925] place: INFO :   * Initial cost = 1
[2025-03-23, 23:56:43.765925] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-23, 23:56:43.765925] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-23, 23:56:43.769430] place: INFO :   * Final cost = 1
[2025-03-23, 23:56:43.769430] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-23, 23:56:43.782466] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-23, 23:57:08.613263] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-23, 23:57:08.614266] place: INFO : Progress    0%: parsing commands ...
[2025-03-23, 23:57:08.614266] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-23, 23:57:08.694540] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-23, 23:57:08.695541] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-23, 23:57:08.695541] place: INFO : Effort Level  : 10
[2025-03-23, 23:57:08.695541] place: INFO : Mode          : Timing Driven
[2025-03-23, 23:57:08.695541] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-23, 23:57:08.703559] place: INFO : Design        : "lab1", resource statistic:
[2025-03-23, 23:57:08.703559] place: INFO :   * Amount of GCLK: 1
[2025-03-23, 23:57:08.703559] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-23, 23:57:08.703559] place: INFO :   * Amount of IOB: 7
[2025-03-23, 23:57:08.703559] place: INFO :   * Amount of SLICE: 38
[2025-03-23, 23:57:08.703559] place: INFO :   * Amount of Net: 89
[2025-03-23, 23:57:08.703559] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-23, 23:57:08.703559] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-23, 23:57:08.703559] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-23, 23:57:08.703559] place: INFO :   * Proportion of IOB: 4.93%
[2025-03-23, 23:57:08.703559] place: INFO :   * Proportion of SLICE(LUT0): 1.24%
[2025-03-23, 23:57:08.705063] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-23, 23:57:08.724495] place: INFO : Progress   60%: begin to initially place ...
[2025-03-23, 23:57:08.725999] place: INFO :   * Initial cost = 1
[2025-03-23, 23:57:08.725999] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-23, 23:57:08.725999] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-23, 23:57:08.730631] place: INFO :   * Final cost = 1
[2025-03-23, 23:57:08.730631] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-23, 23:57:08.741525] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 00:06:26.459521] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 00:06:26.460021] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 00:06:26.460021] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 00:06:26.547301] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 00:06:26.548303] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 00:06:26.548303] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: slave_wait not found
[2025-03-24, 00:06:26.548805] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-24, 00:06:36.670653] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 00:06:36.671153] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 00:06:36.671153] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 00:06:36.761095] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 00:06:36.761598] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 00:06:36.768112] place: INFO : Effort Level  : 10
[2025-03-24, 00:06:36.768112] place: INFO : Mode          : Timing Driven
[2025-03-24, 00:06:36.768112] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 00:06:36.775131] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 00:06:36.775131] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 00:06:36.775131] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 00:06:36.775131] place: INFO :   * Amount of IOB: 6
[2025-03-24, 00:06:36.775131] place: INFO :   * Amount of SLICE: 15
[2025-03-24, 00:06:36.776133] place: INFO :   * Amount of Net: 41
[2025-03-24, 00:06:36.776133] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 00:06:36.776133] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 00:06:36.776133] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 00:06:36.776133] place: INFO :   * Proportion of IOB: 4.23%
[2025-03-24, 00:06:36.776133] place: INFO :   * Proportion of SLICE(LUT170812517): 0.49%
[2025-03-24, 00:06:36.782149] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 00:06:36.807296] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 00:06:36.808297] place: INFO :   * Initial cost = 1
[2025-03-24, 00:06:36.808297] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 00:06:36.808297] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 00:06:36.808799] place: INFO :   * Final cost = 1
[2025-03-24, 00:06:36.808799] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 00:06:36.820595] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 00:37:08.195822] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 00:37:08.196322] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 00:37:08.196322] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 00:37:08.282048] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 00:37:08.283549] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 00:37:08.283549] place: INFO : Effort Level  : 10
[2025-03-24, 00:37:08.283549] place: INFO : Mode          : Timing Driven
[2025-03-24, 00:37:08.283549] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 00:37:08.292048] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 00:37:08.292048] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 00:37:08.292048] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 00:37:08.292048] place: INFO :   * Amount of IOB: 7
[2025-03-24, 00:37:08.292048] place: INFO :   * Amount of SLICE: 38
[2025-03-24, 00:37:08.292048] place: INFO :   * Amount of Net: 89
[2025-03-24, 00:37:08.292048] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 00:37:08.292048] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 00:37:08.292048] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 00:37:08.292048] place: INFO :   * Proportion of IOB: 4.93%
[2025-03-24, 00:37:08.292048] place: INFO :   * Proportion of SLICE(LUT0): 1.24%
[2025-03-24, 00:37:08.293548] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 00:37:08.316607] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 00:37:08.317107] place: INFO :   * Initial cost = 1
[2025-03-24, 00:37:08.317107] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 00:37:08.317107] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 00:37:08.321213] place: INFO :   * Final cost = 1
[2025-03-24, 00:37:08.321213] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 00:37:08.335480] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 00:42:47.769307] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 00:42:47.769307] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 00:42:47.769807] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 00:42:47.855595] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 00:42:47.857099] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 00:42:47.857099] place: INFO : Effort Level  : 10
[2025-03-24, 00:42:47.857099] place: INFO : Mode          : Timing Driven
[2025-03-24, 00:42:47.857099] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 00:42:47.865138] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 00:42:47.865138] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 00:42:47.865138] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 00:42:47.865138] place: INFO :   * Amount of IOB: 7
[2025-03-24, 00:42:47.865138] place: INFO :   * Amount of SLICE: 39
[2025-03-24, 00:42:47.865138] place: INFO :   * Amount of Net: 90
[2025-03-24, 00:42:47.865138] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 00:42:47.865138] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 00:42:47.865138] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 00:42:47.865138] place: INFO :   * Proportion of IOB: 4.93%
[2025-03-24, 00:42:47.865138] place: INFO :   * Proportion of SLICE(LUT0): 1.27%
[2025-03-24, 00:42:47.874162] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 00:42:47.897827] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 00:42:47.898330] place: INFO :   * Initial cost = 1
[2025-03-24, 00:42:47.898330] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 00:42:47.898330] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 00:42:47.903342] place: INFO :   * Final cost = 1
[2025-03-24, 00:42:47.903342] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 00:42:47.914372] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 00:50:39.314384] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 00:50:39.315388] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 00:50:39.315891] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 00:50:39.401087] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 00:50:39.401588] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 00:50:39.401588] place: INFO : Effort Level  : 10
[2025-03-24, 00:50:39.401588] place: INFO : Mode          : Timing Driven
[2025-03-24, 00:50:39.401588] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 00:50:39.410618] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 00:50:39.410618] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 00:50:39.410618] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 00:50:39.410618] place: INFO :   * Amount of IOB: 7
[2025-03-24, 00:50:39.410618] place: INFO :   * Amount of SLICE: 25
[2025-03-24, 00:50:39.410618] place: INFO :   * Amount of Net: 63
[2025-03-24, 00:50:39.410618] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 00:50:39.410618] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 00:50:39.410618] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 00:50:39.410618] place: INFO :   * Proportion of IOB: 4.93%
[2025-03-24, 00:50:39.410618] place: INFO :   * Proportion of SLICE(LUT0): 0.81%
[2025-03-24, 00:50:39.415740] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 00:50:39.440806] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 00:50:39.441306] place: INFO :   * Initial cost = 1
[2025-03-24, 00:50:39.441306] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 00:50:39.441306] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 00:50:39.443312] place: INFO :   * Final cost = 1
[2025-03-24, 00:50:39.443813] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 00:50:39.455950] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 01:04:03.650755] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 01:04:03.651254] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 01:04:03.651754] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 01:04:03.735936] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 01:04:03.737440] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 01:04:03.742451] place: INFO : Effort Level  : 10
[2025-03-24, 01:04:03.742451] place: INFO : Mode          : Timing Driven
[2025-03-24, 01:04:03.742451] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 01:04:03.751472] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 01:04:03.751472] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 01:04:03.751472] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 01:04:03.751472] place: INFO :   * Amount of IOB: 23
[2025-03-24, 01:04:03.751472] place: INFO :   * Amount of SLICE: 59
[2025-03-24, 01:04:03.751472] place: INFO :   * Amount of Net: 162
[2025-03-24, 01:04:03.751472] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 01:04:03.751472] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 01:04:03.751472] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 01:04:03.751472] place: INFO :   * Proportion of IOB: 16.20%
[2025-03-24, 01:04:03.751472] place: INFO :   * Proportion of SLICE(LUT6029370): 1.92%
[2025-03-24, 01:04:03.757493] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 01:04:03.781047] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 01:04:03.783551] place: INFO :   * Initial cost = 1
[2025-03-24, 01:04:03.783551] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 01:04:03.783551] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 01:04:03.793593] place: INFO :   * Final cost = 0.986669
[2025-03-24, 01:04:03.793593] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 01:04:03.809125] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 01:11:46.012553] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 01:11:46.013054] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 01:11:46.013054] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 01:11:46.095486] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 01:11:46.095486] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 01:11:46.095486] place: INFO : Effort Level  : 10
[2025-03-24, 01:11:46.096488] place: INFO : Mode          : Timing Driven
[2025-03-24, 01:11:46.096488] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 01:11:46.104006] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 01:11:46.104006] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 01:11:46.104006] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 01:11:46.104006] place: INFO :   * Amount of IOB: 23
[2025-03-24, 01:11:46.104006] place: INFO :   * Amount of SLICE: 19
[2025-03-24, 01:11:46.104006] place: INFO :   * Amount of Net: 79
[2025-03-24, 01:11:46.104006] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 01:11:46.104006] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 01:11:46.104006] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 01:11:46.104006] place: INFO :   * Proportion of IOB: 16.20%
[2025-03-24, 01:11:46.104006] place: INFO :   * Proportion of SLICE(LUT0): 0.62%
[2025-03-24, 01:11:46.109515] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 01:11:46.133082] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 01:11:46.134083] place: INFO :   * Initial cost = 1
[2025-03-24, 01:11:46.134083] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 01:11:46.134083] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 01:11:46.136091] place: INFO :   * Final cost = 1
[2025-03-24, 01:11:46.136091] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 01:11:46.146655] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 01:17:21.865527] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 01:17:21.866531] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 01:17:21.866531] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 01:17:21.945692] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 01:17:21.946696] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 01:17:21.946696] place: INFO : Effort Level  : 10
[2025-03-24, 01:17:21.946696] place: INFO : Mode          : Timing Driven
[2025-03-24, 01:17:21.946696] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 01:17:21.954797] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 01:17:21.954797] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 01:17:21.954797] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 01:17:21.954797] place: INFO :   * Amount of IOB: 23
[2025-03-24, 01:17:21.954797] place: INFO :   * Amount of SLICE: 19
[2025-03-24, 01:17:21.954797] place: INFO :   * Amount of Net: 79
[2025-03-24, 01:17:21.954797] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 01:17:21.954797] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 01:17:21.955302] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 01:17:21.955302] place: INFO :   * Proportion of IOB: 16.20%
[2025-03-24, 01:17:21.955302] place: INFO :   * Proportion of SLICE(LUT0): 0.62%
[2025-03-24, 01:17:21.956819] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 01:17:21.976852] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 01:17:21.978356] place: INFO :   * Initial cost = 1
[2025-03-24, 01:17:21.978356] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 01:17:21.978356] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 01:17:21.980358] place: INFO :   * Final cost = 1
[2025-03-24, 01:17:21.980358] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 01:17:21.991329] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 01:21:24.764778] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 01:21:24.765781] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 01:21:24.765781] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 01:21:24.847485] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 01:21:24.848486] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 01:21:24.848486] place: INFO : Effort Level  : 10
[2025-03-24, 01:21:24.848486] place: INFO : Mode          : Timing Driven
[2025-03-24, 01:21:24.848486] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 01:21:24.857512] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 01:21:24.857512] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 01:21:24.857512] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 01:21:24.857512] place: INFO :   * Amount of IOB: 23
[2025-03-24, 01:21:24.857512] place: INFO :   * Amount of SLICE: 19
[2025-03-24, 01:21:24.857512] place: INFO :   * Amount of Net: 79
[2025-03-24, 01:21:24.857512] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 01:21:24.857512] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 01:21:24.857512] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 01:21:24.857512] place: INFO :   * Proportion of IOB: 16.20%
[2025-03-24, 01:21:24.857512] place: INFO :   * Proportion of SLICE(LUT0): 0.62%
[2025-03-24, 01:21:24.859015] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 01:21:24.879552] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 01:21:24.881057] place: INFO :   * Initial cost = 1
[2025-03-24, 01:21:24.881057] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 01:21:24.881057] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 01:21:24.883061] place: INFO :   * Final cost = 1
[2025-03-24, 01:21:24.883061] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 01:21:24.893084] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 01:51:53.613189] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 01:51:53.613691] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 01:51:53.613691] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 01:51:53.698894] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 01:51:53.700898] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 01:51:53.700898] place: INFO : Effort Level  : 10
[2025-03-24, 01:51:53.700898] place: INFO : Mode          : Timing Driven
[2025-03-24, 01:51:53.700898] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 01:51:53.708414] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 01:51:53.709420] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 01:51:53.709420] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 01:51:53.709420] place: INFO :   * Amount of IOB: 24
[2025-03-24, 01:51:53.709420] place: INFO :   * Amount of SLICE: 61
[2025-03-24, 01:51:53.709420] place: INFO :   * Amount of Net: 168
[2025-03-24, 01:51:53.709420] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 01:51:53.709420] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 01:51:53.709420] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 01:51:53.709420] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-24, 01:51:53.709420] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-24, 01:51:53.714433] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 01:51:53.738997] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 01:51:53.740500] place: INFO :   * Initial cost = 1
[2025-03-24, 01:51:53.740500] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 01:51:53.740500] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 01:51:53.751026] place: INFO :   * Final cost = 0.997457
[2025-03-24, 01:51:53.751026] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 01:51:53.768097] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 01:53:22.286040] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 01:53:22.286539] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 01:53:22.287040] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 01:53:22.374090] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 01:53:22.376094] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 01:53:22.376094] place: INFO : Effort Level  : 10
[2025-03-24, 01:53:22.376094] place: INFO : Mode          : Timing Driven
[2025-03-24, 01:53:22.376094] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 01:53:22.384115] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 01:53:22.384115] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 01:53:22.384115] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 01:53:22.384115] place: INFO :   * Amount of IOB: 24
[2025-03-24, 01:53:22.384115] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 01:53:22.384115] place: INFO :   * Amount of Net: 132
[2025-03-24, 01:53:22.384115] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 01:53:22.384115] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 01:53:22.384115] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 01:53:22.384115] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-24, 01:53:22.384115] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 01:53:22.390133] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 01:53:22.414312] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 01:53:22.415312] place: INFO :   * Initial cost = 1
[2025-03-24, 01:53:22.415312] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 01:53:22.415312] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 01:53:22.421824] place: INFO :   * Final cost = 0.998966
[2025-03-24, 01:53:22.421824] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 01:53:22.434979] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 02:04:27.207914] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:04:27.208415] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:04:27.208415] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:04:27.295056] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:04:27.296559] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:04:27.301070] place: INFO : Effort Level  : 10
[2025-03-24, 02:04:27.301070] place: INFO : Mode          : Timing Driven
[2025-03-24, 02:04:27.301070] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 02:04:27.308584] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 02:04:27.308584] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 02:04:27.309087] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 02:04:27.309087] place: INFO :   * Amount of IOB: 24
[2025-03-24, 02:04:27.309087] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 02:04:27.309087] place: INFO :   * Amount of Net: 132
[2025-03-24, 02:04:27.309087] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 02:04:27.309087] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 02:04:27.309087] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 02:04:27.309087] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-24, 02:04:27.309087] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 02:04:27.310592] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 02:04:27.333146] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 02:04:27.334649] place: INFO :   * Initial cost = 1
[2025-03-24, 02:04:27.334649] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 02:04:27.334649] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 02:04:27.341165] place: INFO :   * Final cost = 1
[2025-03-24, 02:04:27.341165] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 02:04:27.353699] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 02:11:15.055638] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:11:15.056640] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:11:15.056640] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:11:15.138070] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:11:15.139074] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:11:15.139074] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: read_signal not found
[2025-03-24, 02:11:15.140306] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-24, 02:11:54.815355] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:11:54.815858] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:11:54.815858] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:11:54.896065] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:11:54.897570] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:11:54.902585] place: INFO : Effort Level  : 10
[2025-03-24, 02:11:54.902585] place: INFO : Mode          : Timing Driven
[2025-03-24, 02:11:54.902585] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 02:11:54.911107] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 02:11:54.911107] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 02:11:54.911107] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 02:11:54.911107] place: INFO :   * Amount of IOB: 24
[2025-03-24, 02:11:54.911107] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 02:11:54.911107] place: INFO :   * Amount of Net: 132
[2025-03-24, 02:11:54.911107] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 02:11:54.911107] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 02:11:54.911107] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 02:11:54.911107] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-24, 02:11:54.911107] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 02:11:54.912613] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 02:11:54.933170] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 02:11:54.934674] place: INFO :   * Initial cost = 1
[2025-03-24, 02:11:54.934674] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 02:11:54.934674] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 02:11:54.941190] place: INFO :   * Final cost = 1
[2025-03-24, 02:11:54.941190] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 02:11:54.954002] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 02:11:56.624707] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:11:56.624707] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:11:56.625207] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:11:56.709560] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:11:56.710560] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:11:56.710560] place: INFO : Effort Level  : 10
[2025-03-24, 02:11:56.710560] place: INFO : Mode          : Timing Driven
[2025-03-24, 02:11:56.710560] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 02:11:56.718577] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 02:11:56.718577] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 02:11:56.718577] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 02:11:56.718577] place: INFO :   * Amount of IOB: 24
[2025-03-24, 02:11:56.718577] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 02:11:56.718577] place: INFO :   * Amount of Net: 132
[2025-03-24, 02:11:56.718577] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 02:11:56.718577] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 02:11:56.718577] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 02:11:56.718577] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-24, 02:11:56.718577] place: INFO :   * Proportion of SLICE(LUT6029370): 1.40%
[2025-03-24, 02:11:56.720083] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 02:11:56.741091] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 02:11:56.742596] place: INFO :   * Initial cost = 1
[2025-03-24, 02:11:56.742596] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 02:11:56.743096] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 02:11:56.749109] place: INFO :   * Final cost = 1
[2025-03-24, 02:11:56.749109] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 02:11:56.763639] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 02:13:21.610663] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:13:21.610663] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:13:21.611163] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:13:21.699412] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:13:21.700913] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:13:21.700913] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: scl_sSignal not found
[2025-03-24, 02:13:21.700913] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-24, 02:13:30.717284] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:13:30.717284] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:13:30.717284] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:13:30.798618] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:13:30.800624] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:13:30.804133] place: INFO : Effort Level  : 10
[2025-03-24, 02:13:30.804133] place: INFO : Mode          : Timing Driven
[2025-03-24, 02:13:30.804133] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 02:13:30.812951] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 02:13:30.812951] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 02:13:30.812951] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 02:13:30.812951] place: INFO :   * Amount of IOB: 24
[2025-03-24, 02:13:30.812951] place: INFO :   * Amount of SLICE: 61
[2025-03-24, 02:13:30.812951] place: INFO :   * Amount of Net: 168
[2025-03-24, 02:13:30.812951] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 02:13:30.812951] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 02:13:30.812951] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 02:13:30.812951] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-24, 02:13:30.812951] place: INFO :   * Proportion of SLICE(LUT631006884): 1.99%
[2025-03-24, 02:13:30.814458] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 02:13:30.835827] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 02:13:30.837330] place: INFO :   * Initial cost = 1
[2025-03-24, 02:13:30.837330] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 02:13:30.837330] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 02:13:30.847856] place: INFO :   * Final cost = 0.998305
[2025-03-24, 02:13:30.847856] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 02:13:30.864287] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 02:14:36.630431] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:14:36.631747] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:14:36.631747] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:14:36.710450] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:14:36.711957] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:14:36.712457] place: INFO : Effort Level  : 10
[2025-03-24, 02:14:36.712457] place: INFO : Mode          : Timing Driven
[2025-03-24, 02:14:36.712457] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 02:14:36.719976] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 02:14:36.719976] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 02:14:36.719976] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 02:14:36.719976] place: INFO :   * Amount of IOB: 24
[2025-03-24, 02:14:36.719976] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 02:14:36.719976] place: INFO :   * Amount of Net: 132
[2025-03-24, 02:14:36.719976] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 02:14:36.719976] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 02:14:36.719976] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 02:14:36.719976] place: INFO :   * Proportion of IOB: 16.90%
[2025-03-24, 02:14:36.719976] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 02:14:36.720977] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 02:14:36.741703] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 02:14:36.743708] place: INFO :   * Initial cost = 1
[2025-03-24, 02:14:36.744208] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 02:14:36.744208] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 02:14:36.750733] place: INFO :   * Final cost = 0.999082
[2025-03-24, 02:14:36.750733] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 02:14:36.766820] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 02:17:56.707438] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:17:56.707937] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:17:56.708436] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:17:56.790063] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:17:56.792063] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:17:56.792063] place: INFO : Effort Level  : 10
[2025-03-24, 02:17:56.792063] place: INFO : Mode          : Timing Driven
[2025-03-24, 02:17:56.792063] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 02:17:56.801402] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 02:17:56.801402] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 02:17:56.801402] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 02:17:56.801402] place: INFO :   * Amount of IOB: 23
[2025-03-24, 02:17:56.801402] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 02:17:56.801402] place: INFO :   * Amount of Net: 131
[2025-03-24, 02:17:56.801402] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 02:17:56.801402] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 02:17:56.801402] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 02:17:56.801402] place: INFO :   * Proportion of IOB: 16.20%
[2025-03-24, 02:17:56.801903] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 02:17:56.807478] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 02:17:56.829029] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 02:17:56.830032] place: INFO :   * Initial cost = 1
[2025-03-24, 02:17:56.830032] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 02:17:56.830535] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 02:17:56.836676] place: INFO :   * Final cost = 1
[2025-03-24, 02:17:56.836676] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 02:17:56.849712] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 02:25:02.376065] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:25:02.376567] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:25:02.376567] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:25:02.458209] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:25:02.459714] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:25:02.468245] place: INFO : Effort Level  : 10
[2025-03-24, 02:25:02.468245] place: INFO : Mode          : Timing Driven
[2025-03-24, 02:25:02.468245] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 02:25:02.476772] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 02:25:02.477775] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 02:25:02.477775] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 02:25:02.477775] place: INFO :   * Amount of IOB: 26
[2025-03-24, 02:25:02.477775] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 02:25:02.477775] place: INFO :   * Amount of Net: 135
[2025-03-24, 02:25:02.477775] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 02:25:02.477775] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 02:25:02.477775] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 02:25:02.477775] place: INFO :   * Proportion of IOB: 18.31%
[2025-03-24, 02:25:02.477775] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 02:25:02.486801] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 02:25:02.508868] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 02:25:02.509869] place: INFO :   * Initial cost = 1
[2025-03-24, 02:25:02.509869] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 02:25:02.510872] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 02:25:02.517893] place: INFO :   * Final cost = 1
[2025-03-24, 02:25:02.517893] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 02:25:02.535950] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 02:39:33.505070] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 02:39:33.505571] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 02:39:33.505571] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 02:39:33.595990] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 02:39:33.597494] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 02:39:33.602505] place: INFO : Effort Level  : 10
[2025-03-24, 02:39:33.602505] place: INFO : Mode          : Timing Driven
[2025-03-24, 02:39:33.602505] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 02:39:33.610804] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 02:39:33.610804] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 02:39:33.610804] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 02:39:33.610804] place: INFO :   * Amount of IOB: 27
[2025-03-24, 02:39:33.610804] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 02:39:33.610804] place: INFO :   * Amount of Net: 136
[2025-03-24, 02:39:33.610804] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 02:39:33.610804] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 02:39:33.610804] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 02:39:33.610804] place: INFO :   * Proportion of IOB: 19.01%
[2025-03-24, 02:39:33.610804] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 02:39:33.617832] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 02:39:33.642571] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 02:39:33.643573] place: INFO :   * Initial cost = 1
[2025-03-24, 02:39:33.643573] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 02:39:33.644076] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 02:39:33.650588] place: INFO :   * Final cost = 1
[2025-03-24, 02:39:33.650588] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 02:39:33.669179] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 08:28:06.794829] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 08:28:06.794829] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 08:28:06.794829] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 08:28:06.883555] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 08:28:06.885074] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 08:28:06.885074] place: INFO : Effort Level  : 10
[2025-03-24, 08:28:06.885074] place: INFO : Mode          : Timing Driven
[2025-03-24, 08:28:06.885074] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 08:28:06.893088] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 08:28:06.893088] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 08:28:06.893088] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 08:28:06.893088] place: INFO :   * Amount of IOB: 29
[2025-03-24, 08:28:06.893088] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 08:28:06.893088] place: INFO :   * Amount of Net: 139
[2025-03-24, 08:28:06.893088] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 08:28:06.893088] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 08:28:06.893088] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 08:28:06.893088] place: INFO :   * Proportion of IOB: 20.42%
[2025-03-24, 08:28:06.893088] place: INFO :   * Proportion of SLICE(LUT-924410240): 1.40%
[2025-03-24, 08:28:06.903116] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 08:28:06.926859] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 08:28:06.928364] place: INFO :   * Initial cost = 1
[2025-03-24, 08:28:06.928364] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 08:28:06.928364] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 08:28:06.936380] place: INFO :   * Final cost = 0.997435
[2025-03-24, 08:28:06.936380] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 08:28:06.952381] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 08:31:56.995764] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 08:31:56.996263] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 08:31:56.996263] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 08:31:57.083120] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 08:31:57.083621] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 08:31:57.084623] place: INFO : Effort Level  : 10
[2025-03-24, 08:31:57.084623] place: INFO : Mode          : Timing Driven
[2025-03-24, 08:31:57.084623] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 08:31:57.092640] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 08:31:57.092640] place: INFO :   * Amount of GCLK: 2
[2025-03-24, 08:31:57.092640] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-24, 08:31:57.092640] place: INFO :   * Amount of IOB: 28
[2025-03-24, 08:31:57.092640] place: INFO :   * Amount of SLICE: 44
[2025-03-24, 08:31:57.092640] place: INFO :   * Amount of Net: 141
[2025-03-24, 08:31:57.092640] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 08:31:57.092640] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-24, 08:31:57.092640] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-24, 08:31:57.092640] place: INFO :   * Proportion of IOB: 19.72%
[2025-03-24, 08:31:57.092640] place: INFO :   * Proportion of SLICE(LUT0): 1.43%
[2025-03-24, 08:31:57.099658] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 08:31:57.122957] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 08:31:57.124461] place: INFO :   * Initial cost = 1
[2025-03-24, 08:31:57.124961] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 08:31:57.124961] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 08:31:57.132490] place: INFO :   * Final cost = 0.996492
[2025-03-24, 08:31:57.132490] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 08:31:57.145848] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-03-24, 15:43:46.749994] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:43:46.750496] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:43:46.750496] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:43:46.865709] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:43:46.867213] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:43:46.872224] place: INFO : Effort Level  : 10
[2025-03-24, 15:43:46.872224] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:43:46.872224] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:43:46.885254] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:43:46.885254] place: INFO :   * Amount of GCLK: 2
[2025-03-24, 15:43:46.885254] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-24, 15:43:46.885254] place: INFO :   * Amount of IOB: 28
[2025-03-24, 15:43:46.885254] place: INFO :   * Amount of SLICE: 44
[2025-03-24, 15:43:46.885254] place: INFO :   * Amount of Net: 141
[2025-03-24, 15:43:46.885254] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:43:46.885254] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-24, 15:43:46.885254] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-24, 15:43:46.885755] place: INFO :   * Proportion of IOB: 19.72%
[2025-03-24, 15:43:46.885755] place: INFO :   * Proportion of SLICE(LUT0): 1.43%
[2025-03-24, 15:43:46.891268] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:43:46.914832] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:43:46.915332] place: INFO :   * Initial cost = 1
[2025-03-24, 15:43:46.915332] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 15:43:46.916334] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 15:43:46.923350] place: INFO :   * Final cost = 1
[2025-03-24, 15:43:46.923350] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 15:43:46.939889] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 15:46:19.072743] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:46:19.072743] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:46:19.072743] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:46:19.158305] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:46:19.159305] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:46:19.159305] place: INFO : Effort Level  : 10
[2025-03-24, 15:46:19.159305] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:46:19.159305] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:46:19.168355] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:46:19.168355] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 15:46:19.168355] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 15:46:19.168355] place: INFO :   * Amount of IOB: 29
[2025-03-24, 15:46:19.168355] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 15:46:19.168355] place: INFO :   * Amount of Net: 139
[2025-03-24, 15:46:19.168355] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:46:19.168355] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 15:46:19.168355] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 15:46:19.168856] place: INFO :   * Proportion of IOB: 20.42%
[2025-03-24, 15:46:19.168856] place: INFO :   * Proportion of SLICE(LUT5177412): 1.40%
[2025-03-24, 15:46:19.176889] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:46:19.200625] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:46:19.200625] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] CLK: illgal constraint.
[2025-03-24, 15:46:34.563993] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:46:34.564494] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:46:34.564494] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:46:34.650221] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:46:34.651727] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:46:34.651727] place: INFO : Effort Level  : 10
[2025-03-24, 15:46:34.651727] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:46:34.651727] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:46:34.660248] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:46:34.660248] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 15:46:34.660248] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 15:46:34.660248] place: INFO :   * Amount of IOB: 29
[2025-03-24, 15:46:34.660248] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 15:46:34.660248] place: INFO :   * Amount of Net: 139
[2025-03-24, 15:46:34.660248] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:46:34.660248] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 15:46:34.660248] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 15:46:34.660248] place: INFO :   * Proportion of IOB: 20.42%
[2025-03-24, 15:46:34.660248] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 15:46:34.662257] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:46:34.686868] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:46:34.686868] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] CLK: illgal constraint.
[2025-03-24, 15:49:13.406564] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:49:13.406564] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:49:13.407067] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:49:13.493073] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:49:13.494573] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:49:13.503073] place: INFO : Effort Level  : 10
[2025-03-24, 15:49:13.503073] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:49:13.503073] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:49:13.513574] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:49:13.513574] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 15:49:13.513574] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 15:49:13.513574] place: INFO :   * Amount of IOB: 29
[2025-03-24, 15:49:13.513574] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 15:49:13.513574] place: INFO :   * Amount of Net: 139
[2025-03-24, 15:49:13.513574] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:49:13.513574] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 15:49:13.513574] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 15:49:13.513574] place: INFO :   * Proportion of IOB: 20.42%
[2025-03-24, 15:49:13.513574] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 15:49:13.515574] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:49:13.540204] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:49:13.540204] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] CLK: illgal constraint.
[2025-03-24, 15:49:49.232759] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:49:49.233762] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:49:49.233762] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:49:49.318135] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:49:49.319135] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:49:49.324646] place: INFO : Effort Level  : 10
[2025-03-24, 15:49:49.324646] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:49:49.324646] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:49:49.332174] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:49:49.332174] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 15:49:49.333175] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 15:49:49.333175] place: INFO :   * Amount of IOB: 29
[2025-03-24, 15:49:49.333175] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 15:49:49.333175] place: INFO :   * Amount of Net: 139
[2025-03-24, 15:49:49.333175] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:49:49.333175] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 15:49:49.333175] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 15:49:49.333175] place: INFO :   * Proportion of IOB: 20.42%
[2025-03-24, 15:49:49.333175] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 15:49:49.334678] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:49:49.357739] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:49:49.358743] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] CLK: illgal constraint.
[2025-03-24, 15:50:06.841742] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:50:06.841742] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:50:06.841742] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:50:06.925055] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:50:06.926560] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:50:06.934081] place: INFO : Effort Level  : 10
[2025-03-24, 15:50:06.934081] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:50:06.934081] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:50:06.942595] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:50:06.942595] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 15:50:06.942595] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 15:50:06.942595] place: INFO :   * Amount of IOB: 29
[2025-03-24, 15:50:06.942595] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 15:50:06.942595] place: INFO :   * Amount of Net: 139
[2025-03-24, 15:50:06.942595] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:50:06.942595] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 15:50:06.942595] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 15:50:06.942595] place: INFO :   * Proportion of IOB: 20.42%
[2025-03-24, 15:50:06.942595] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 15:50:06.944098] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:50:06.968660] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:50:06.968660] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for CLK
[2025-03-24, 15:51:11.397223] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:51:11.397223] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:51:11.397223] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:51:11.483827] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:51:11.484828] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:51:11.484828] place: INFO : Effort Level  : 10
[2025-03-24, 15:51:11.484828] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:51:11.484828] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:51:11.493350] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:51:11.493350] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 15:51:11.493350] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 15:51:11.493350] place: INFO :   * Amount of IOB: 29
[2025-03-24, 15:51:11.493350] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 15:51:11.493350] place: INFO :   * Amount of Net: 139
[2025-03-24, 15:51:11.493350] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:51:11.493853] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 15:51:11.493853] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 15:51:11.493853] place: INFO :   * Proportion of IOB: 20.42%
[2025-03-24, 15:51:11.493853] place: INFO :   * Proportion of SLICE(LUT1624829616): 1.40%
[2025-03-24, 15:51:11.495356] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:51:11.518449] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:51:11.518449] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for CLK
[2025-03-24, 15:51:19.557261] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:51:19.558263] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:51:19.558263] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:51:19.644290] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:51:19.646294] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:51:19.646294] place: INFO : Effort Level  : 10
[2025-03-24, 15:51:19.646294] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:51:19.646294] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:51:19.654819] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:51:19.654819] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 15:51:19.654819] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 15:51:19.654819] place: INFO :   * Amount of IOB: 29
[2025-03-24, 15:51:19.654819] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 15:51:19.654819] place: INFO :   * Amount of Net: 139
[2025-03-24, 15:51:19.654819] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:51:19.654819] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 15:51:19.654819] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 15:51:19.654819] place: INFO :   * Proportion of IOB: 20.42%
[2025-03-24, 15:51:19.654819] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 15:51:19.656324] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:51:19.680886] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:51:19.681889] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for CLK
[2025-03-24, 15:51:59.983329] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:51:59.983329] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:51:59.983832] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:52:00.068594] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:52:00.070596] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:52:00.075104] place: INFO : Effort Level  : 10
[2025-03-24, 15:52:00.075104] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:52:00.075104] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:52:00.083124] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:52:00.083124] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 15:52:00.083124] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 15:52:00.083124] place: INFO :   * Amount of IOB: 29
[2025-03-24, 15:52:00.083124] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 15:52:00.083124] place: INFO :   * Amount of Net: 139
[2025-03-24, 15:52:00.083124] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:52:00.083124] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 15:52:00.083124] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 15:52:00.083124] place: INFO :   * Proportion of IOB: 20.42%
[2025-03-24, 15:52:00.083124] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 15:52:00.085130] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:52:00.108826] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:52:00.108826] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] CLK: illgal constraint.
[2025-03-24, 15:53:16.085726] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 15:53:16.086230] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 15:53:16.086230] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 15:53:16.172669] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 15:53:16.174673] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 15:53:16.179183] place: INFO : Effort Level  : 10
[2025-03-24, 15:53:16.179183] place: INFO : Mode          : Timing Driven
[2025-03-24, 15:53:16.179183] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 15:53:16.187716] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 15:53:16.187716] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 15:53:16.187716] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 15:53:16.187716] place: INFO :   * Amount of IOB: 27
[2025-03-24, 15:53:16.187716] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 15:53:16.187716] place: INFO :   * Amount of Net: 136
[2025-03-24, 15:53:16.187716] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 15:53:16.187716] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 15:53:16.187716] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 15:53:16.187716] place: INFO :   * Proportion of IOB: 19.01%
[2025-03-24, 15:53:16.187716] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 15:53:16.193755] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 15:53:16.216876] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 15:53:16.218380] place: INFO :   * Initial cost = 1
[2025-03-24, 15:53:16.218380] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 15:53:16.218881] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 15:53:16.224900] place: INFO :   * Final cost = 1
[2025-03-24, 15:53:16.224900] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 15:53:16.240536] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 16:55:49.249554] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 16:55:49.250556] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 16:55:49.250556] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 16:55:49.332246] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 16:55:49.333748] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 16:55:49.338758] place: INFO : Effort Level  : 10
[2025-03-24, 16:55:49.338758] place: INFO : Mode          : Timing Driven
[2025-03-24, 16:55:49.338758] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 16:55:49.347294] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 16:55:49.347294] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 16:55:49.347294] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 16:55:49.347294] place: INFO :   * Amount of IOB: 27
[2025-03-24, 16:55:49.347294] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 16:55:49.347294] place: INFO :   * Amount of Net: 136
[2025-03-24, 16:55:49.347294] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 16:55:49.347294] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 16:55:49.347294] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 16:55:49.347294] place: INFO :   * Proportion of IOB: 19.01%
[2025-03-24, 16:55:49.347294] place: INFO :   * Proportion of SLICE(LUT25344): 1.40%
[2025-03-24, 16:55:49.348796] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 16:55:49.369502] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 16:55:49.371506] place: INFO :   * Initial cost = 1
[2025-03-24, 16:55:49.371506] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 16:55:49.372005] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 16:55:49.380025] place: INFO :   * Final cost = 1
[2025-03-24, 16:55:49.380025] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 16:55:49.396060] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 16:55:49.542244] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 16:55:49.542746] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 16:55:49.542746] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 16:55:49.622721] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 16:55:49.624726] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 16:55:49.624726] place: INFO : Effort Level  : 10
[2025-03-24, 16:55:49.624726] place: INFO : Mode          : Timing Driven
[2025-03-24, 16:55:49.624726] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 16:55:49.633246] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 16:55:49.633246] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 16:55:49.633246] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 16:55:49.633246] place: INFO :   * Amount of IOB: 27
[2025-03-24, 16:55:49.633246] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 16:55:49.633246] place: INFO :   * Amount of Net: 136
[2025-03-24, 16:55:49.633246] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 16:55:49.633246] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 16:55:49.633246] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 16:55:49.633246] place: INFO :   * Proportion of IOB: 19.01%
[2025-03-24, 16:55:49.633246] place: INFO :   * Proportion of SLICE(LUT257): 1.40%
[2025-03-24, 16:55:49.634748] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 16:55:49.656308] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 16:55:49.658312] place: INFO :   * Initial cost = 1
[2025-03-24, 16:55:49.658312] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 16:55:49.658312] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 16:55:49.665333] place: INFO :   * Final cost = 1
[2025-03-24, 16:55:49.665333] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 16:55:49.683883] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-24, 22:56:34.997264] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-24, 22:56:34.997264] place: INFO : Progress    0%: parsing commands ...
[2025-03-24, 22:56:34.998267] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-24, 22:56:35.084030] place: INFO : Progress   20%: loading netlist "fde_i2c_lab1_dc_pack.xml" ...
[2025-03-24, 22:56:35.085534] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab1\fde_i2c_lab1_cons.xml" ...
[2025-03-24, 22:56:35.086039] place: INFO : Effort Level  : 10
[2025-03-24, 22:56:35.086039] place: INFO : Mode          : Timing Driven
[2025-03-24, 22:56:35.086039] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-24, 22:56:35.094075] place: INFO : Design        : "lab1", resource statistic:
[2025-03-24, 22:56:35.094075] place: INFO :   * Amount of GCLK: 1
[2025-03-24, 22:56:35.094075] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-24, 22:56:35.094075] place: INFO :   * Amount of IOB: 27
[2025-03-24, 22:56:35.094075] place: INFO :   * Amount of SLICE: 43
[2025-03-24, 22:56:35.094075] place: INFO :   * Amount of Net: 136
[2025-03-24, 22:56:35.094075] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-24, 22:56:35.094075] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-24, 22:56:35.094075] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-24, 22:56:35.094075] place: INFO :   * Proportion of IOB: 19.01%
[2025-03-24, 22:56:35.094075] place: INFO :   * Proportion of SLICE(LUT0): 1.40%
[2025-03-24, 22:56:35.096083] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-24, 22:56:35.119164] place: INFO : Progress   60%: begin to initially place ...
[2025-03-24, 22:56:35.121173] place: INFO :   * Initial cost = 1
[2025-03-24, 22:56:35.121173] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-24, 22:56:35.121173] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-24, 22:56:35.128202] place: INFO :   * Final cost = 1
[2025-03-24, 22:56:35.128705] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-24, 22:56:35.143754] place: INFO : Successfully finish the placement. Elapsed Time: 1s
