<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>What Gets Analyzed in I/O Timing Analysis</title><link rel="Prev" href="running_i_o_timing_ayalysis.htm" title="Previous" /><link rel="Next" href="static_timing_analysis.23.15.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/static_timing_analysis.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pPNcUQBdIJYLdiHcAcMRBew" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Static%20Timing%20Analysis/static_timing_analysis.23.14.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="analyzing_static_timing.htm#1111071">Analyzing Static Timing</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="running_i_o_timing_ayalysis.htm#1111071">Running I/O Timing Analysis</a> &gt; What Gets Analyzed in I/O Timing Analysis</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1111071" class="Heading2"><span></span>What Gets Analyzed in I/O Timing Analysis</h3><p id="ww1111072" class="BodyAfterHead"><span></span>I/O Timing Analysis reports on FPGA I/O port timing. The following are descriptions of the I/O models, showing how they are presented in the report file (.ior).</p><h5 id="ww1094191" class="HeadingRunIn"><span></span>Synchronous Input Model</h5><p id="ww1094231" class="Body"><span></span>The following diagrams show rising edge and falling edge synchronous input timing models. They will be analyzed by I/O Timing Analysis, which will provide the worst-case setup and hold requirements.</p><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1094239" class="FigureFrame"><img class="Default" src="../../User%20Guides/Static%20Timing%20Analysis/images/sync_input_model.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 279px; max-width: 623px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div><p id="ww1094244" class="Body"><span></span>The rising edge and falling edge timing models are shown differently in the .ior report file, as shown in the following example. </p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 467.99856pt"><pre id="ww1094502" class="Code">Port     Clock     Edge  Setup Performance_Grade  Hold Performance_Grade</pre><pre id="ww1094503" class="Code">----------------------------------------------------------------------</pre><pre id="ww1094504" class="Code">din_f    clkin     F    -0.855      M            2.344     7</pre><pre id="ww1094505" class="Code">din_r    clkin     R    -0.855      M            2.344     7</pre><pre id="ww1094506" class="Code">&nbsp;</pre></td></tr></table></div><p id="ww1111106" class="Body"><span></span>In the example, port “din_f” is clocked on the falling edge of clock input port “clkin”. The worst-case setup time for port “din_f” with respect to clock input “clkin” is -0.855ns. A negative input setup time means that the data will not be latched by the clock until after the clock edge. This type of timing happens often in today’s FPGAs with flip-flops located in or near the I/O.   For this worst-case input setup, the device performance grade was the –M. The –M performance grade is the fastest performance grade possible for this device. All other performance grades have an input setup which is less than -0.855ns.</p><p id="ww1111107" class="Body"><span></span>On the hold timing side, input port “din_f” must hold its data until 2.344ns after the input clock “clkin”. This worst-case hold timing was found in the -7 performance grade. All other performance grades hold timing is less than the 2.344ns requirement.</p><h5 id="ww1094523" class="HeadingRunIn"><span></span>Synchronous Output Model</h5><p id="ww1094527" class="Body"><span></span>The following diagram shows a synchronous output timing model. This model will be analyzing by I/O Timing Analysis and provide the worst-case clock-to-out requirements.</p><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1094648" class="FigureFrame"><img class="Default" src="../../User%20Guides/Static%20Timing%20Analysis/images/sync_output_model.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 223px; max-width: 306px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div><p id="ww1094677" class="Body"><span></span>The synchronous output model produces a minimum and maximum clock-to-out line in the .ior report, as shown in the following example:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 467.99856pt"><pre id="ww1094703" class="Code">Port       Clock     Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade</pre><pre id="ww1094704" class="Code">-----------------------------------------------------------------------------------</pre><pre id="ww1094705" class="Code">dout       clkin      R     7.031         7               3.365          M</pre><pre id="ww1094706" class="Code">&nbsp;</pre></td></tr></table></div><p id="ww1094739" class="Body"><span></span>In this example, port “dout” is clocked on the rising edge of clock input port “clkin”. The worst-case maximum delay from the clock input to the data out time is 7.031ns using a -7 performance grade. All other performance grades have a faster clock-to-out time. </p><p id="ww1094740" class="Body"><span></span>On the minimum side, using –M performance grade, the clock-to-out is reported as 3.365ns. All other performance grades have a longer clock-to-out time.</p><h5 id="ww1094759" class="HeadingRunIn"><span></span>Forwarded Clock Output Model</h5><p id="ww1094781" class="Body"><span></span>The following diagram shows rising edge and falling edge forwarded clock output models. Forwarded clocks are commonly used in today’s FPGA I/O parallel interfaces.</p><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1094803" class="FigureFrame"><img class="Default" src="../../User%20Guides/Static%20Timing%20Analysis/images/forward_clock_output_models.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 250px; max-width: 729px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div><p id="ww1094890" class="Body"><span></span>Both of these models use a DDR element as the source of the forwarded output clock. This is the recommended method for using a forwarded clock, because it keeps the clock routing consistent for the data as the clock output. This way, both the data and the clock go through the same logic in the I/O, which results in minimal skew between the clock output and data.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1094909" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1094911" class="CellBody"><span></span>To find out about specific Lattice FPGA architectures and high-speed interface recommendations, visit the Lattice website at <span class="Hyperlink"><a href="www.latticesemi.com" target="_blank">www.latticesemi.com</a></span> and search for device-specific application notes.</div></td></tr></table></div><p id="ww1094933" class="Body"><span></span>To understand the relationship between the data output and forwarded clock, it is important to examine both in the .ior report, as shown in the following example. Each output port will show a clock-to-out number with respect to the input clock. The difference in the clock-to-out will be the skew between the data and clock.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 467.3988pt"><pre id="ww1094959" class="Code">Port       Clock     Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade</pre><pre id="ww1094960" class="Code">-----------------------------------------------------------------------------------</pre><pre id="ww1094961" class="Code">clkout     clkin      R     7.031         7               3.365          M</pre><pre id="ww1094962" class="Code">dout       clkin      R     7.031         7               3.365          M</pre><pre id="ww1094953" class="Code">&nbsp;</pre></td></tr></table></div><p id="ww1094968" class="Body"><span></span>In this example, the clock output “clkout” takes 7.031ns from the input clock “clkin,” and the data output “dout” takes exactly the same time, resulting in an aligned relationship.</p><div id="ww1096410" class="CellBody"><span></span>It is important to note that the forwarded clock analysis can only happen using the model shown in <span class="Hyperlink"><a href="../../User%20Guides/Static%20Timing%20Analysis/static_timing_analysis.23.14.htm#ww1094759" title="What Gets Analyzed in I/O Timing Analysis">Forwarded Clock Output Model</a></span>. The following traditional forwarded clock timing model will not be reported properly in the I/O Timing Analysis .ior report file, because there is no clocked element on the forwarded clock output.</div><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1096427" class="FigureFrame"><img class="Default" src="../../User%20Guides/Static%20Timing%20Analysis/images/sync_output_model_no_report.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 223px; max-width: 361px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div><p id="ww1096417" class="Body"><span></span>This non-supported timing model will always result in a relatively large amount of skew between the output data and the forwarded clock, since different logical paths are used. The data path will add a clock-to-out delay of the output flip-flop. The clock output path will add a routing delay to an output pin. These paths can have a relatively large difference in timing. </p><h5 id="ww1095356" class="HeadingRunIn"><span></span>Double-Data-Rate Input Model</h5><p id="ww1095362" class="Body"><span></span>The following diagram shows a double-data-rate (DDR) input timing model. This model will be analyzed by the I/O Timing Analysis and provide the worst-case setup and hold requirements.</p><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1095369" class="FigureFrame"><img class="Default" src="../../User%20Guides/Static%20Timing%20Analysis/images/ddr_input_model.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 219px; max-width: 272px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div><p id="ww1095400" class="Body"><span></span>Input DDR interfaces latch data on both the rising and falling edge of the clock. Traditionally, there are two modes of an input DDR interface: centered and aligned. A centered interface has the clock edge centered in the middle of the data valid of the data input before entering the device. An aligned interface has the clock edge and data edge aligned together. Depending on the interface mode, setup and hold numbers need to be understood differently to apply them to the system design. Each current Lattice FPGA architecture family has an application note on designing high-speed interfaces that explains how to use the setup and hold numbers reported in the I/O analysis report.</p><p id="ww1095396" class="Body"><span></span>The following is an example report line for an input DDR interface.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 469.19808pt"><pre id="ww1095439" class="Code">Port       Clock     Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade</pre><pre id="ww1095440" class="Code">-----------------------------------------------------------------------------------</pre><pre id="ww1095425" class="Code">din_ddr  clkin_ddr     R     0.234             8          0.258        7</pre></td></tr></table></div><h5 id="ww1095448" class="HeadingRunIn"><span></span>Double-Data-Rate Output Model</h5><p id="ww1095458" class="Body"><span></span>The following diagram shows a double-data-rate (DDR) output timing model. Like the forwarded clock model, a DDR element is used to produce the clock output. This ensures that the same logical path is used for both the data and the clock output. This model will be analyzed by I/O Timing Analysis and provide the worst-case maximum and minimum delay requirements.</p><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1095472" class="FigureFrame"><img class="Default" src="../../User%20Guides/Static%20Timing%20Analysis/images/ddr_output_model.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 217px; max-width: 316px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div><p id="ww1095604" class="Body"><span></span>Output DDR interfaces launch data on both the rising and falling edge of the clock. Traditionally, there are two modes of an output DDR interface: centered and aligned. A centered interface has the clock edge centered in the middle of the data valid of the data output when leaving the device. An aligned interface has the clock edge and data edge aligned together. Using the I/O analysis report, you can identify the relationship of the clock output and the data output to determine the skew of an aligned or centered interface. </p><p id="ww1095605" class="Body"><span></span>Below is an example report line for an output DDR interface.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 467.99856pt"><pre id="ww1095621" class="Code">Port       Clock     Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade</pre><pre id="ww1095622" class="Code">-----------------------------------------------------------------------------------</pre><pre id="ww1095623" class="Code">clkout     clkin_ddr   R     7.031         7               3.365          M</pre><pre id="ww1095624" class="Code">dout_ddr   clkin_ddr   R     7.031         7               3.365          M</pre><pre id="ww1095618" class="Code">&nbsp;</pre></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>