// Seed: 3128624099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_2) if (1'd0 && id_1 && id_1 == id_1) $display(id_4, id_4);
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    output tri0 id_4
    , id_19,
    output tri1 id_5,
    output tri id_6,
    input uwire id_7,
    output wire id_8,
    input tri1 id_9,
    input wire id_10,
    input wire id_11,
    input supply1 id_12,
    output tri1 id_13,
    output tri1 id_14,
    input wor id_15,
    input wor id_16,
    output logic id_17
);
  wire id_20;
  assign id_14 = 1'h0;
  wor id_21;
  initial begin : LABEL_0
    id_17 = 1;
    id_17 <= id_21 == 1;
  end
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_19,
      id_20,
      id_19,
      id_21
  );
endmodule
