Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun  7 00:37:45 2024
| Host         : DESKTOP-NIPFRBE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_TOP_control_sets_placed.rpt
| Design       : VGA_TOP
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |              17 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              67 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------+------------------+------------------+----------------+
|        Clock Signal        |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG             |                              | rst_IBUF         |                2 |              3 |
|  clk_wiz_0_0/inst/clk_out1 |                              |                  |                6 |             10 |
|  clk_wiz_0_0/inst/clk_out1 | vga_ctrl_0/vcount[9]_i_1_n_0 | rst_IBUF         |                3 |             10 |
|  clk_wiz_0_0/inst/clk_out1 |                              | rst_IBUF         |                7 |             14 |
|  clk_IBUF_BUFG             | encoder_0/sel                | rst_IBUF         |                5 |             19 |
|  clk_IBUF_BUFG             | encoder_0/addr[18]_i_1_n_0   | rst_IBUF         |                7 |             19 |
|  clk_wiz_0_0/inst/clk_out1 | vga_ctrl_0/E[0]              | rst_IBUF         |                6 |             19 |
+----------------------------+------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 10     |                     2 |
| 14     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


