#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x154f04080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x154f04610 .scope package, "max7219_types" "max7219_types" 3 7;
 .timescale -9 -12;
P_0x155808200 .param/l "DATA_BCD_ENCODE_NONE" 1 3 62, C4<00000000>;
P_0x155808240 .param/l "DATA_NOP" 1 3 12, C4<00000000>;
P_0x155808280 .param/l "DATA_NO_TEST" 1 3 82, C4<00000000>;
P_0x1558082c0 .param/l "DATA_SCAN_01234567" 1 3 59, C4<00000111>;
P_0x155808300 .param/l "DATA_SCAN_0123456x" 1 3 58, C4<00000110>;
P_0x155808340 .param/l "DATA_SCAN_012345xx" 1 3 57, C4<00000101>;
P_0x155808380 .param/l "DATA_SCAN_01234xxx" 1 3 56, C4<00000100>;
P_0x1558083c0 .param/l "DATA_SCAN_0123xxxx" 1 3 55, C4<00000011>;
P_0x155808400 .param/l "DATA_SCAN_012xxxxx" 1 3 54, C4<00000010>;
P_0x155808440 .param/l "DATA_SCAN_01xxxxxx" 1 3 53, C4<00000001>;
P_0x155808480 .param/l "DATA_SCAN_0xxxxxxx" 1 3 52, C4<00000000>;
P_0x1558084c0 .param/l "DATA_SHUT_DOWN" 1 3 47, C4<00000000>;
P_0x155808500 .param/l "DATA_SHUT_NORMAL" 1 3 48, C4<00000001>;
P_0x155808540 .param/l "DATA_TEST" 1 3 81, C4<00000001>;
P_0x155808580 .param/l "HDR" 1 3 9, C4<0000>;
P_0x1558085c0 .param/l "REG_BCD_ENCODE" 1 3 61, C4<1001>;
P_0x155808600 .param/l "REG_INTENSITY" 1 3 64, C4<1010>;
P_0x155808640 .param/l "REG_NOP" 1 3 11, C4<0000>;
P_0x155808680 .param/l "REG_ROW_0" 1 3 14, C4<0001>;
P_0x1558086c0 .param/l "REG_ROW_1" 1 3 15, C4<0010>;
P_0x155808700 .param/l "REG_ROW_2" 1 3 16, C4<0011>;
P_0x155808740 .param/l "REG_ROW_3" 1 3 17, C4<0100>;
P_0x155808780 .param/l "REG_ROW_4" 1 3 18, C4<0101>;
P_0x1558087c0 .param/l "REG_ROW_5" 1 3 19, C4<0110>;
P_0x155808800 .param/l "REG_ROW_6" 1 3 20, C4<0111>;
P_0x155808840 .param/l "REG_ROW_7" 1 3 21, C4<1000>;
P_0x155808880 .param/l "REG_SCAN" 1 3 51, C4<1011>;
P_0x1558088c0 .param/l "REG_SHUT" 1 3 46, C4<1100>;
P_0x155808900 .param/l "REG_TEST" 1 3 80, C4<1111>;
S_0x154f048f0 .scope autofunction.vec4.s8, "DATA_INTENSITY" "DATA_INTENSITY" 3 66, 3 66 0, S_0x154f04610;
 .timescale -9 -12;
; Variable DATA_INTENSITY is vec4 return value of scope S_0x154f048f0
v0x600002a781b0_0 .var "intensity", 3 0;
TD_max7219_types.DATA_INTENSITY ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x600002a781b0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to DATA_INTENSITY (store_vec4_to_lval)
    %disable/flow S_0x154f048f0;
    %end;
S_0x154f04a60 .scope autofunction.vec4.s4, "REG_ROW" "REG_ROW" 3 23, 3 23 0, S_0x154f04610;
 .timescale -9 -12;
; Variable REG_ROW is vec4 return value of scope S_0x154f04a60
v0x600002a782d0_0 .var "row", 2 0;
TD_max7219_types.REG_ROW ;
    %load/vec4 v0x600002a782d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x154f04a60;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x154f04a60;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x154f04a60;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x154f04a60;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x154f04a60;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 5, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x154f04a60;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x154f04a60;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x154f04a60;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x154f04a60;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %end;
S_0x154f04780 .scope module, "pattern_random_tb" "pattern_random_tb" 4 3;
 .timescale -9 -12;
P_0x600002d78000 .param/l "CLK_FREQ_HZ" 1 4 7, +C4<00000000000000000000000000001000>;
P_0x600002d78040 .param/l "DISP_COLUMNS" 1 4 6, +C4<00000000000000000000000000000001>;
P_0x600002d78080 .param/l "DISP_ROWS" 1 4 5, +C4<00000000000000000000000000000001>;
v0x600002a7a9a0_0 .var "r_Clk", 0 0;
v0x600002a7aa30_0 .var "r_Rst", 0 0;
v0x600002a7aac0_0 .net "w_MAX7219_DataStream", 127 0, L_0x6000029790e0;  1 drivers
E_0x600000d69380 .event anyedge, v0x600002a798c0_0;
S_0x154f04bd0 .scope module, "pattern_random_0" "pattern_random" 4 17, 5 5 0, S_0x154f04780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clk";
    .port_info 1 /INPUT 1 "i_Rst";
    .port_info 2 /OUTPUT 128 "o_MAX7219_DataStream";
P_0x154f04d40 .param/l "CLK_FREQ_HZ" 0 5 11, +C4<00000000000000000000000000001000>;
P_0x154f04d80 .param/l "DELAY_LIMIT" 1 5 93, +C4<00000000000000000000000000000010>;
P_0x154f04dc0 .param/l "DISP_COLUMNS" 0 5 10, +C4<00000000000000000000000000000001>;
P_0x154f04e00 .param/l "DISP_ROWS" 0 5 9, +C4<00000000000000000000000000000001>;
P_0x154f04e40 .param/l "FB_HEIGHT" 1 5 29, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x154f04e80 .param/l "FB_WIDTH" 1 5 28, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x154f04ec0 .param/l "STATE_DELAY" 1 5 98, +C4<00000000000000000000000000000011>;
P_0x154f04f00 .param/l "STATE_IDLE" 1 5 98, +C4<00000000000000000000000000000000>;
P_0x154f04f40 .param/l "STATE_INITIALIZED" 1 5 98, +C4<00000000000000000000000000000001>;
P_0x154f04f80 .param/l "STATE_UPDATE_DISPLAY" 1 5 98, +C4<00000000000000000000000000000010>;
v0x600002a7a2e0_0 .var/2s "delay_clocks", 31 0;
v0x600002a7a370 .array "fb", 63 0, 0 0;
v0x600002a7a400_0 .net "i_Clk", 0 0, v0x600002a7a9a0_0;  1 drivers
v0x600002a7a490_0 .net "i_Rst", 0 0, v0x600002a7aa30_0;  1 drivers
v0x600002a7a520_0 .net "o_MAX7219_DataStream", 127 0, L_0x6000029790e0;  alias, 1 drivers
v0x600002a7a5b0_0 .var "r_Enable", 0 0;
v0x600002a7a640_0 .var "r_State", 1 0;
v0x600002a7a6d0_0 .var "r_State_Next", 1 0;
L_0x148040250 .functor BUFT 1, C4<00010010001101000101011001111000>, C4<0>, C4<0>, C4<0>;
v0x600002a7a760_0 .net "w_REG_ROW", 31 0, L_0x148040250;  1 drivers
v0x600002a7a7f0_0 .net "w_Random_Data", 0 7, L_0x6000033782a0;  1 drivers
v0x600002a7a880_0 .net "w_Random_Done", 0 0, L_0x600002979400;  1 drivers
v0x600002a7a910_0 .var/2s "y", 31 0;
E_0x600000d696c0/0 .event negedge, v0x600002a798c0_0;
E_0x600000d696c0/1 .event posedge, v0x600002a7a490_0;
E_0x600000d696c0 .event/or E_0x600000d696c0/0, E_0x600000d696c0/1;
E_0x600000d69700 .event anyedge, v0x600002a7a640_0, v0x600002a7a490_0, v0x600002a7a910_0, v0x600002a7a2e0_0;
L_0x6000029781e0 .part L_0x148040250, 0, 4;
L_0x6000029785a0 .part L_0x148040250, 4, 4;
L_0x600002978780 .part L_0x148040250, 8, 4;
L_0x600002978960 .part L_0x148040250, 12, 4;
L_0x600002978b40 .part L_0x148040250, 16, 4;
L_0x600002978d20 .part L_0x148040250, 20, 4;
L_0x600002978f00 .part L_0x148040250, 24, 4;
LS_0x6000029790e0_0_0 .concat8 [ 16 16 16 16], L_0x600002978500, L_0x6000029786e0, L_0x6000029788c0, L_0x600002978aa0;
LS_0x6000029790e0_0_4 .concat8 [ 16 16 16 16], L_0x600002978c80, L_0x600002978e60, L_0x600002979040, L_0x6000029792c0;
L_0x6000029790e0 .concat8 [ 64 64 0 0], LS_0x6000029790e0_0_0, LS_0x6000029790e0_0_4;
L_0x600002979180 .part L_0x148040250, 28, 4;
S_0x154f04fc0 .scope generate, "STREAM_GEN[0]" "STREAM_GEN[0]" 5 61, 5 61 0, S_0x154f04bd0;
 .timescale -9 -12;
P_0x600000d69740 .param/l "s" 1 5 61, +C4<00>;
S_0x154f05130 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 62, 5 62 0, S_0x154f04fc0;
 .timescale -9 -12;
P_0x600000d697c0 .param/l "r" 1 5 62, +C4<00>;
S_0x154f052a0 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 63, 5 63 0, S_0x154f05130;
 .timescale -9 -12;
P_0x600000d69840 .param/l "c" 1 5 63, +C4<00>;
L_0x148040010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002a78360_0 .net/2u *"_ivl_0", 3 0, L_0x148040010;  1 drivers
v0x600002a783f0_0 .net *"_ivl_11", 7 0, L_0x600002978280;  1 drivers
v0x600002a78480_0 .net *"_ivl_13", 15 0, L_0x600002978500;  1 drivers
v0x600002a78510_0 .net *"_ivl_2", 3 0, L_0x6000029781e0;  1 drivers
v0x600002a7a370_56 .array/port v0x600002a7a370, 56;
v0x600002a7a370_57 .array/port v0x600002a7a370, 57;
v0x600002a7a370_58 .array/port v0x600002a7a370, 58;
v0x600002a7a370_59 .array/port v0x600002a7a370, 59;
LS_0x600002978280_0_0 .concat [ 1 1 1 1], v0x600002a7a370_56, v0x600002a7a370_57, v0x600002a7a370_58, v0x600002a7a370_59;
v0x600002a7a370_60 .array/port v0x600002a7a370, 60;
v0x600002a7a370_61 .array/port v0x600002a7a370, 61;
v0x600002a7a370_62 .array/port v0x600002a7a370, 62;
v0x600002a7a370_63 .array/port v0x600002a7a370, 63;
LS_0x600002978280_0_4 .concat [ 1 1 1 1], v0x600002a7a370_60, v0x600002a7a370_61, v0x600002a7a370_62, v0x600002a7a370_63;
L_0x600002978280 .concat [ 4 4 0 0], LS_0x600002978280_0_0, LS_0x600002978280_0_4;
L_0x600002978500 .concat [ 8 4 4 0], L_0x600002978280, L_0x6000029781e0, L_0x148040010;
S_0x154f05410 .scope generate, "STREAM_GEN[1]" "STREAM_GEN[1]" 5 61, 5 61 0, S_0x154f04bd0;
 .timescale -9 -12;
P_0x600000d698c0 .param/l "s" 1 5 61, +C4<01>;
S_0x154f05580 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 62, 5 62 0, S_0x154f05410;
 .timescale -9 -12;
P_0x600000d69940 .param/l "r" 1 5 62, +C4<00>;
S_0x154f056f0 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 63, 5 63 0, S_0x154f05580;
 .timescale -9 -12;
P_0x600000d699c0 .param/l "c" 1 5 63, +C4<00>;
L_0x148040058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002a785a0_0 .net/2u *"_ivl_0", 3 0, L_0x148040058;  1 drivers
v0x600002a78630_0 .net *"_ivl_11", 7 0, L_0x600002978640;  1 drivers
v0x600002a786c0_0 .net *"_ivl_13", 15 0, L_0x6000029786e0;  1 drivers
v0x600002a78750_0 .net *"_ivl_2", 3 0, L_0x6000029785a0;  1 drivers
v0x600002a7a370_48 .array/port v0x600002a7a370, 48;
v0x600002a7a370_49 .array/port v0x600002a7a370, 49;
v0x600002a7a370_50 .array/port v0x600002a7a370, 50;
v0x600002a7a370_51 .array/port v0x600002a7a370, 51;
LS_0x600002978640_0_0 .concat [ 1 1 1 1], v0x600002a7a370_48, v0x600002a7a370_49, v0x600002a7a370_50, v0x600002a7a370_51;
v0x600002a7a370_52 .array/port v0x600002a7a370, 52;
v0x600002a7a370_53 .array/port v0x600002a7a370, 53;
v0x600002a7a370_54 .array/port v0x600002a7a370, 54;
v0x600002a7a370_55 .array/port v0x600002a7a370, 55;
LS_0x600002978640_0_4 .concat [ 1 1 1 1], v0x600002a7a370_52, v0x600002a7a370_53, v0x600002a7a370_54, v0x600002a7a370_55;
L_0x600002978640 .concat [ 4 4 0 0], LS_0x600002978640_0_0, LS_0x600002978640_0_4;
L_0x6000029786e0 .concat [ 8 4 4 0], L_0x600002978640, L_0x6000029785a0, L_0x148040058;
S_0x154f05860 .scope generate, "STREAM_GEN[2]" "STREAM_GEN[2]" 5 61, 5 61 0, S_0x154f04bd0;
 .timescale -9 -12;
P_0x600000d69a40 .param/l "s" 1 5 61, +C4<010>;
S_0x154f059d0 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 62, 5 62 0, S_0x154f05860;
 .timescale -9 -12;
P_0x600000d69ac0 .param/l "r" 1 5 62, +C4<00>;
S_0x154f05b40 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 63, 5 63 0, S_0x154f059d0;
 .timescale -9 -12;
P_0x600000d69b40 .param/l "c" 1 5 63, +C4<00>;
L_0x1480400a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002a787e0_0 .net/2u *"_ivl_0", 3 0, L_0x1480400a0;  1 drivers
v0x600002a78870_0 .net *"_ivl_11", 7 0, L_0x600002978820;  1 drivers
v0x600002a78900_0 .net *"_ivl_13", 15 0, L_0x6000029788c0;  1 drivers
v0x600002a78990_0 .net *"_ivl_2", 3 0, L_0x600002978780;  1 drivers
v0x600002a7a370_40 .array/port v0x600002a7a370, 40;
v0x600002a7a370_41 .array/port v0x600002a7a370, 41;
v0x600002a7a370_42 .array/port v0x600002a7a370, 42;
v0x600002a7a370_43 .array/port v0x600002a7a370, 43;
LS_0x600002978820_0_0 .concat [ 1 1 1 1], v0x600002a7a370_40, v0x600002a7a370_41, v0x600002a7a370_42, v0x600002a7a370_43;
v0x600002a7a370_44 .array/port v0x600002a7a370, 44;
v0x600002a7a370_45 .array/port v0x600002a7a370, 45;
v0x600002a7a370_46 .array/port v0x600002a7a370, 46;
v0x600002a7a370_47 .array/port v0x600002a7a370, 47;
LS_0x600002978820_0_4 .concat [ 1 1 1 1], v0x600002a7a370_44, v0x600002a7a370_45, v0x600002a7a370_46, v0x600002a7a370_47;
L_0x600002978820 .concat [ 4 4 0 0], LS_0x600002978820_0_0, LS_0x600002978820_0_4;
L_0x6000029788c0 .concat [ 8 4 4 0], L_0x600002978820, L_0x600002978780, L_0x1480400a0;
S_0x154f05cb0 .scope generate, "STREAM_GEN[3]" "STREAM_GEN[3]" 5 61, 5 61 0, S_0x154f04bd0;
 .timescale -9 -12;
P_0x600000d69bc0 .param/l "s" 1 5 61, +C4<011>;
S_0x154f05e20 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 62, 5 62 0, S_0x154f05cb0;
 .timescale -9 -12;
P_0x600000d69c40 .param/l "r" 1 5 62, +C4<00>;
S_0x154f05f90 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 63, 5 63 0, S_0x154f05e20;
 .timescale -9 -12;
P_0x600000d69cc0 .param/l "c" 1 5 63, +C4<00>;
L_0x1480400e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002a78a20_0 .net/2u *"_ivl_0", 3 0, L_0x1480400e8;  1 drivers
v0x600002a78ab0_0 .net *"_ivl_11", 7 0, L_0x600002978a00;  1 drivers
v0x600002a78b40_0 .net *"_ivl_13", 15 0, L_0x600002978aa0;  1 drivers
v0x600002a78bd0_0 .net *"_ivl_2", 3 0, L_0x600002978960;  1 drivers
v0x600002a7a370_32 .array/port v0x600002a7a370, 32;
v0x600002a7a370_33 .array/port v0x600002a7a370, 33;
v0x600002a7a370_34 .array/port v0x600002a7a370, 34;
v0x600002a7a370_35 .array/port v0x600002a7a370, 35;
LS_0x600002978a00_0_0 .concat [ 1 1 1 1], v0x600002a7a370_32, v0x600002a7a370_33, v0x600002a7a370_34, v0x600002a7a370_35;
v0x600002a7a370_36 .array/port v0x600002a7a370, 36;
v0x600002a7a370_37 .array/port v0x600002a7a370, 37;
v0x600002a7a370_38 .array/port v0x600002a7a370, 38;
v0x600002a7a370_39 .array/port v0x600002a7a370, 39;
LS_0x600002978a00_0_4 .concat [ 1 1 1 1], v0x600002a7a370_36, v0x600002a7a370_37, v0x600002a7a370_38, v0x600002a7a370_39;
L_0x600002978a00 .concat [ 4 4 0 0], LS_0x600002978a00_0_0, LS_0x600002978a00_0_4;
L_0x600002978aa0 .concat [ 8 4 4 0], L_0x600002978a00, L_0x600002978960, L_0x1480400e8;
S_0x154f06100 .scope generate, "STREAM_GEN[4]" "STREAM_GEN[4]" 5 61, 5 61 0, S_0x154f04bd0;
 .timescale -9 -12;
P_0x600000d69d80 .param/l "s" 1 5 61, +C4<0100>;
S_0x154f06270 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 62, 5 62 0, S_0x154f06100;
 .timescale -9 -12;
P_0x600000d69e00 .param/l "r" 1 5 62, +C4<00>;
S_0x154f063e0 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 63, 5 63 0, S_0x154f06270;
 .timescale -9 -12;
P_0x600000d69e80 .param/l "c" 1 5 63, +C4<00>;
L_0x148040130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002a78c60_0 .net/2u *"_ivl_0", 3 0, L_0x148040130;  1 drivers
v0x600002a78cf0_0 .net *"_ivl_11", 7 0, L_0x600002978be0;  1 drivers
v0x600002a78d80_0 .net *"_ivl_13", 15 0, L_0x600002978c80;  1 drivers
v0x600002a78e10_0 .net *"_ivl_2", 3 0, L_0x600002978b40;  1 drivers
v0x600002a7a370_24 .array/port v0x600002a7a370, 24;
v0x600002a7a370_25 .array/port v0x600002a7a370, 25;
v0x600002a7a370_26 .array/port v0x600002a7a370, 26;
v0x600002a7a370_27 .array/port v0x600002a7a370, 27;
LS_0x600002978be0_0_0 .concat [ 1 1 1 1], v0x600002a7a370_24, v0x600002a7a370_25, v0x600002a7a370_26, v0x600002a7a370_27;
v0x600002a7a370_28 .array/port v0x600002a7a370, 28;
v0x600002a7a370_29 .array/port v0x600002a7a370, 29;
v0x600002a7a370_30 .array/port v0x600002a7a370, 30;
v0x600002a7a370_31 .array/port v0x600002a7a370, 31;
LS_0x600002978be0_0_4 .concat [ 1 1 1 1], v0x600002a7a370_28, v0x600002a7a370_29, v0x600002a7a370_30, v0x600002a7a370_31;
L_0x600002978be0 .concat [ 4 4 0 0], LS_0x600002978be0_0_0, LS_0x600002978be0_0_4;
L_0x600002978c80 .concat [ 8 4 4 0], L_0x600002978be0, L_0x600002978b40, L_0x148040130;
S_0x154f06550 .scope generate, "STREAM_GEN[5]" "STREAM_GEN[5]" 5 61, 5 61 0, S_0x154f04bd0;
 .timescale -9 -12;
P_0x600000d69f00 .param/l "s" 1 5 61, +C4<0101>;
S_0x154f066c0 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 62, 5 62 0, S_0x154f06550;
 .timescale -9 -12;
P_0x600000d69f80 .param/l "r" 1 5 62, +C4<00>;
S_0x154f06830 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 63, 5 63 0, S_0x154f066c0;
 .timescale -9 -12;
P_0x600000d6a000 .param/l "c" 1 5 63, +C4<00>;
L_0x148040178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002a78ea0_0 .net/2u *"_ivl_0", 3 0, L_0x148040178;  1 drivers
v0x600002a78f30_0 .net *"_ivl_11", 7 0, L_0x600002978dc0;  1 drivers
v0x600002a78fc0_0 .net *"_ivl_13", 15 0, L_0x600002978e60;  1 drivers
v0x600002a79050_0 .net *"_ivl_2", 3 0, L_0x600002978d20;  1 drivers
v0x600002a7a370_16 .array/port v0x600002a7a370, 16;
v0x600002a7a370_17 .array/port v0x600002a7a370, 17;
v0x600002a7a370_18 .array/port v0x600002a7a370, 18;
v0x600002a7a370_19 .array/port v0x600002a7a370, 19;
LS_0x600002978dc0_0_0 .concat [ 1 1 1 1], v0x600002a7a370_16, v0x600002a7a370_17, v0x600002a7a370_18, v0x600002a7a370_19;
v0x600002a7a370_20 .array/port v0x600002a7a370, 20;
v0x600002a7a370_21 .array/port v0x600002a7a370, 21;
v0x600002a7a370_22 .array/port v0x600002a7a370, 22;
v0x600002a7a370_23 .array/port v0x600002a7a370, 23;
LS_0x600002978dc0_0_4 .concat [ 1 1 1 1], v0x600002a7a370_20, v0x600002a7a370_21, v0x600002a7a370_22, v0x600002a7a370_23;
L_0x600002978dc0 .concat [ 4 4 0 0], LS_0x600002978dc0_0_0, LS_0x600002978dc0_0_4;
L_0x600002978e60 .concat [ 8 4 4 0], L_0x600002978dc0, L_0x600002978d20, L_0x148040178;
S_0x154f069a0 .scope generate, "STREAM_GEN[6]" "STREAM_GEN[6]" 5 61, 5 61 0, S_0x154f04bd0;
 .timescale -9 -12;
P_0x600000d6a080 .param/l "s" 1 5 61, +C4<0110>;
S_0x154f06b10 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 62, 5 62 0, S_0x154f069a0;
 .timescale -9 -12;
P_0x600000d6a100 .param/l "r" 1 5 62, +C4<00>;
S_0x154f06c80 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 63, 5 63 0, S_0x154f06b10;
 .timescale -9 -12;
P_0x600000d6a180 .param/l "c" 1 5 63, +C4<00>;
L_0x1480401c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002a790e0_0 .net/2u *"_ivl_0", 3 0, L_0x1480401c0;  1 drivers
v0x600002a79170_0 .net *"_ivl_11", 7 0, L_0x600002978fa0;  1 drivers
v0x600002a79200_0 .net *"_ivl_13", 15 0, L_0x600002979040;  1 drivers
v0x600002a79290_0 .net *"_ivl_2", 3 0, L_0x600002978f00;  1 drivers
v0x600002a7a370_8 .array/port v0x600002a7a370, 8;
v0x600002a7a370_9 .array/port v0x600002a7a370, 9;
v0x600002a7a370_10 .array/port v0x600002a7a370, 10;
v0x600002a7a370_11 .array/port v0x600002a7a370, 11;
LS_0x600002978fa0_0_0 .concat [ 1 1 1 1], v0x600002a7a370_8, v0x600002a7a370_9, v0x600002a7a370_10, v0x600002a7a370_11;
v0x600002a7a370_12 .array/port v0x600002a7a370, 12;
v0x600002a7a370_13 .array/port v0x600002a7a370, 13;
v0x600002a7a370_14 .array/port v0x600002a7a370, 14;
v0x600002a7a370_15 .array/port v0x600002a7a370, 15;
LS_0x600002978fa0_0_4 .concat [ 1 1 1 1], v0x600002a7a370_12, v0x600002a7a370_13, v0x600002a7a370_14, v0x600002a7a370_15;
L_0x600002978fa0 .concat [ 4 4 0 0], LS_0x600002978fa0_0_0, LS_0x600002978fa0_0_4;
L_0x600002979040 .concat [ 8 4 4 0], L_0x600002978fa0, L_0x600002978f00, L_0x1480401c0;
S_0x154f06df0 .scope generate, "STREAM_GEN[7]" "STREAM_GEN[7]" 5 61, 5 61 0, S_0x154f04bd0;
 .timescale -9 -12;
P_0x600000d6a200 .param/l "s" 1 5 61, +C4<0111>;
S_0x154f06f60 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 62, 5 62 0, S_0x154f06df0;
 .timescale -9 -12;
P_0x600000d6a280 .param/l "r" 1 5 62, +C4<00>;
S_0x154f070d0 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 63, 5 63 0, S_0x154f06f60;
 .timescale -9 -12;
P_0x600000d6a300 .param/l "c" 1 5 63, +C4<00>;
L_0x148040208 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002a79320_0 .net/2u *"_ivl_0", 3 0, L_0x148040208;  1 drivers
v0x600002a793b0_0 .net *"_ivl_11", 7 0, L_0x600002979220;  1 drivers
v0x600002a79440_0 .net *"_ivl_13", 15 0, L_0x6000029792c0;  1 drivers
v0x600002a794d0_0 .net *"_ivl_2", 3 0, L_0x600002979180;  1 drivers
v0x600002a7a370_0 .array/port v0x600002a7a370, 0;
v0x600002a7a370_1 .array/port v0x600002a7a370, 1;
v0x600002a7a370_2 .array/port v0x600002a7a370, 2;
v0x600002a7a370_3 .array/port v0x600002a7a370, 3;
LS_0x600002979220_0_0 .concat [ 1 1 1 1], v0x600002a7a370_0, v0x600002a7a370_1, v0x600002a7a370_2, v0x600002a7a370_3;
v0x600002a7a370_4 .array/port v0x600002a7a370, 4;
v0x600002a7a370_5 .array/port v0x600002a7a370, 5;
v0x600002a7a370_6 .array/port v0x600002a7a370, 6;
v0x600002a7a370_7 .array/port v0x600002a7a370, 7;
LS_0x600002979220_0_4 .concat [ 1 1 1 1], v0x600002a7a370_4, v0x600002a7a370_5, v0x600002a7a370_6, v0x600002a7a370_7;
L_0x600002979220 .concat [ 4 4 0 0], LS_0x600002979220_0_0, LS_0x600002979220_0_4;
L_0x6000029792c0 .concat [ 8 4 4 0], L_0x600002979220, L_0x600002979180, L_0x148040208;
S_0x154f07240 .scope task, "clear_fb" "clear_fb" 5 33, 5 33 0, S_0x154f04bd0;
 .timescale -9 -12;
v0x600002a79560_0 .var/i "i", 31 0;
v0x600002a795f0_0 .var/i "j", 31 0;
TD_pattern_random_tb.pattern_random_0.clear_fb ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002a79560_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x600002a79560_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_2.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002a795f0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x600002a795f0_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600002a79560_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600002a795f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002a7a370, 0, 4;
    %load/vec4 v0x600002a795f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002a795f0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %load/vec4 v0x600002a79560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002a79560_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %end;
S_0x154f073b0 .scope module, "rand_0" "random" 5 84, 6 5 0, S_0x154f04bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clk";
    .port_info 1 /INPUT 1 "i_Enable";
    .port_info 2 /OUTPUT 8 "o_Random_Data";
    .port_info 3 /OUTPUT 1 "o_Random_Done";
P_0x600002d780c0 .param/l "NUM_BITS" 0 6 7, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x600002d78100 .param/l "STATE_IDLE" 1 6 23, C4<0>;
P_0x600002d78140 .param/l "STATE_SEED_LOADED" 1 6 24, C4<1>;
v0x600002a79d40_0 .net "i_Clk", 0 0, v0x600002a7a9a0_0;  alias, 1 drivers
v0x600002a79dd0_0 .net "i_Enable", 0 0, v0x600002a7a5b0_0;  1 drivers
v0x600002a79e60_0 .net "o_Random_Data", 7 0, L_0x6000033782a0;  alias, 1 drivers
v0x600002a79ef0_0 .net "o_Random_Done", 0 0, L_0x600002979400;  alias, 1 drivers
v0x600002a79f80_0 .var "r_Seed_DV", 0 0;
v0x600002a7a010_0 .var "r_Seed_Data", 7 0;
v0x600002a7a0a0_0 .var "r_State", 0 0;
E_0x600000d6a440 .event negedge, v0x600002a798c0_0;
S_0x154f07520 .scope module, "lfsr_0" "lfsr" 6 44, 7 14 0, S_0x154f073b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clk";
    .port_info 1 /INPUT 1 "i_Enable";
    .port_info 2 /INPUT 1 "i_Seed_DV";
    .port_info 3 /INPUT 8 "i_Seed_Data";
    .port_info 4 /OUTPUT 8 "o_LFSR_Data";
    .port_info 5 /OUTPUT 1 "o_LFSR_Done";
P_0x600000d6a480 .param/l "NUM_BITS" 0 7 16, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
L_0x6000033782a0 .functor BUFZ 8, v0x600002a79c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002a79710_0 .net *"_ivl_2", 0 0, L_0x600002979360;  1 drivers
L_0x148040298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002a797a0_0 .net/2u *"_ivl_4", 0 0, L_0x148040298;  1 drivers
L_0x1480402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002a79830_0 .net/2u *"_ivl_6", 0 0, L_0x1480402e0;  1 drivers
v0x600002a798c0_0 .net "i_Clk", 0 0, v0x600002a7a9a0_0;  alias, 1 drivers
v0x600002a79950_0 .net "i_Enable", 0 0, v0x600002a7a5b0_0;  alias, 1 drivers
v0x600002a799e0_0 .net "i_Seed_DV", 0 0, v0x600002a79f80_0;  1 drivers
v0x600002a79a70_0 .net "i_Seed_Data", 7 0, v0x600002a7a010_0;  1 drivers
v0x600002a79b00_0 .net "o_LFSR_Data", 7 0, L_0x6000033782a0;  alias, 1 drivers
v0x600002a79b90_0 .net "o_LFSR_Done", 0 0, L_0x600002979400;  alias, 1 drivers
v0x600002a79c20_0 .var "r_LFSR", 8 1;
v0x600002a79cb0_0 .var "r_XNOR", 0 0;
E_0x600000d6a540 .event anyedge, v0x600002a79c20_0;
E_0x600000d6a580 .event posedge, v0x600002a798c0_0;
L_0x600002979360 .cmp/eq 8, v0x600002a79c20_0, v0x600002a7a010_0;
L_0x600002979400 .functor MUXZ 1, L_0x1480402e0, L_0x148040298, L_0x600002979360, C4<>;
S_0x154f07690 .scope task, "set_row" "set_row" 5 44, 5 44 0, S_0x154f04bd0;
 .timescale -9 -12;
v0x600002a7a130_0 .var "data", 0 7;
v0x600002a7a1c0_0 .var/i "x", 31 0;
v0x600002a7a250_0 .var/i "y", 31 0;
TD_pattern_random_tb.pattern_random_0.set_row ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002a7a1c0_0, 0, 32;
T_3.14 ;
    %load/vec4 v0x600002a7a1c0_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v0x600002a7a130_0;
    %pushi/vec4 7, 0, 34;
    %load/vec4 v0x600002a7a1c0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x600002a7a250_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600002a7a1c0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002a7a370, 0, 4;
    %load/vec4 v0x600002a7a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002a7a1c0_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %end;
    .scope S_0x154f07520;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002a79c20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x154f07520;
T_5 ;
    %wait E_0x600000d6a580;
    %load/vec4 v0x600002a79950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x600002a799e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x600002a79a70_0;
    %assign/vec4 v0x600002a79c20_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x600002a79cb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002a79c20_0, 0;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x154f07520;
T_6 ;
    %wait E_0x600000d6a540;
    %pushi/vec4 8, 0, 64;
    %dup/vec4;
    %pushi/vec4 3, 0, 64;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 64;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 64;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 64;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 64;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 64;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 64;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 64;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 64;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 64;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 64;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 64;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 64;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 64;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 64;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 64;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 64;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 64;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 64;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 64;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 64;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 64;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.0 ;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.1 ;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.2 ;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.3 ;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.4 ;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.5 ;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.6 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.7 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 6, 4;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.8 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.9 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.10 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.11 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.12 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.13 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.14 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.15 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.16 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.17 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.18 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.19 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.20 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.21 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.22 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.23 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.24 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.25 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.26 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.27 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.28 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.29 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x600002a79c20_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002a79cb0_0, 0, 1;
    %jmp T_6.31;
T_6.31 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x154f073b0;
T_7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002a7a010_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002a7a0a0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x154f073b0;
T_8 ;
    %wait E_0x600000d6a440;
    %load/vec4 v0x600002a79dd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x600002a7a0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002a79f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002a7a0a0_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a79f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002a7a0a0_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x154f04bd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002a7a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002a7a2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002a7a910_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x154f04bd0;
T_10 ;
    %wait E_0x600000d69700;
    %load/vec4 v0x600002a7a640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002a7a6d0_0, 0, 2;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x600002a7a490_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002a7a6d0_0, 0, 2;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002a7a6d0_0, 0, 2;
T_10.7 ;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002a7a6d0_0, 0, 2;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x600002a7a910_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz  T_10.8, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002a7a6d0_0, 0, 2;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002a7a6d0_0, 0, 2;
T_10.9 ;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x600002a7a2e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_10.10, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002a7a6d0_0, 0, 2;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002a7a6d0_0, 0, 2;
T_10.11 ;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x154f04bd0;
T_11 ;
    %wait E_0x600000d696c0;
    %load/vec4 v0x600002a7a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002a7a640_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002a7a6d0_0;
    %assign/vec4 v0x600002a7a640_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x154f04bd0;
T_12 ;
    %wait E_0x600000d696c0;
    %load/vec4 v0x600002a7a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002a7a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002a7a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a7a5b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002a7a640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002a7a6d0_0, 0, 2;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002a7a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002a7a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002a7a5b0_0, 0;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002a7a5b0_0, 0;
    %fork TD_pattern_random_tb.pattern_random_0.clear_fb, S_0x154f07240;
    %join;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x600002a7a910_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz  T_12.8, 5;
    %load/vec4 v0x600002a7a910_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x600002a7a910_0, 0;
    %load/vec4 v0x600002a7a910_0;
    %store/vec4 v0x600002a7a250_0, 0, 32;
    %load/vec4 v0x600002a7a7f0_0;
    %store/vec4 v0x600002a7a130_0, 0, 8;
    %fork TD_pattern_random_tb.pattern_random_0.set_row, S_0x154f07690;
    %join;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002a7a910_0, 0;
T_12.9 ;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x600002a7a2e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_12.10, 5;
    %load/vec4 v0x600002a7a2e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x600002a7a2e0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002a7a2e0_0, 0;
T_12.11 ;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x154f04780;
T_13 ;
    %vpi_call/w 4 24 "$dumpfile", "pattern_random.vcd" {0 0 0};
    %vpi_call/w 4 25 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002a7a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002a7aa30_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 4 28 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x154f04780;
T_14 ;
    %wait E_0x600000d69380;
    %delay 1000, 0;
    %load/vec4 v0x600002a7a9a0_0;
    %inv;
    %assign/vec4 v0x600002a7a9a0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "design/max7219_types.sv";
    "tb/pattern_random_tb.sv";
    "design/pattern_random.sv";
    "design/random.sv";
    "design/lfsr.sv";
