#pragma once

#define XPAR_AXI_EMC_0_S_AXI_MEM0_BASEADDR 0x80000000
#define XPAR_AXI_CFG_FPGA_0_BASEADDR 0x40000000

