

================================================================
== Vivado HLS Report for 'WBSlave_processBus'
================================================================
* Date:           Wed Jun 29 18:15:44 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        floatpoint
* Solution:       solution1
* Product family: spartan6
* Target device:  xc6slx150tfgg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    ?|    6|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |    4|    ?|   4 ~ ?  |          -|          -|  inf  |    no    |
        | + Loop 1.1  |    4|    4|         1|          -|          -|      4|    no    |
        | + Loop 1.2  |    2|    ?|         1|          -|          -| 2 ~ ? |    no    |
        | + Loop 1.3  |    4|    4|         1|          -|          -|      4|    no    |
        | + Loop 1.4  |    2|    ?|         1|          -|          -| 2 ~ ? |    no    |
        | + Loop 1.5  |    4|    4|         1|          -|          -|      4|    no    |
        | + Loop 1.6  |    2|    ?|         1|          -|          -| 2 ~ ? |    no    |
        | + Loop 1.7  |    4|    4|         1|          -|          -|      4|    no    |
        | + Loop 1.8  |    2|    ?|         1|          -|          -| 2 ~ ? |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48A|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      268|    180|  184304|  92152|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	9  / (!tmp_13 & !icmp1 & !or_cond_i1)
	5  / (!tmp_13 & !icmp1 & or_cond_i1)
	10  / (!tmp_13 & icmp1)
	18  / (tmp_13 & !icmp & !or_cond_i)
	14  / (tmp_13 & !icmp & or_cond_i)
	19  / (tmp_13 & icmp)
5 --> 
	6  / (exitcond_i4)
	5  / (!exitcond_i4)
6 --> 
	7  / true
7 --> 
	7  / (!tmp_28 & !icmp6 & !exitcond_i5)
	8  / (tmp_28) | (icmp6) | (exitcond_i5)
8 --> 
	9  / true
9 --> 
	25  / true
10 --> 
	11  / (exitcond_i2)
	10  / (!exitcond_i2)
11 --> 
	12  / true
12 --> 
	12  / (!tmp_17 & !icmp4 & !exitcond105_i)
	13  / (tmp_17) | (icmp4) | (exitcond105_i)
13 --> 
	9  / true
14 --> 
	15  / (exitcond_i3)
	14  / (!exitcond_i3)
15 --> 
	16  / true
16 --> 
	16  / (!tmp_26 & !icmp5 & !exitcond_i)
	17  / (tmp_26) | (icmp5) | (exitcond_i)
17 --> 
	18  / true
18 --> 
	25  / true
19 --> 
	20  / (exitcond_i1)
	19  / (!exitcond_i1)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	23  / (!tmp_12 & !icmp8 & !exitcond78_i)
	24  / (tmp_12) | (icmp8) | (exitcond78_i)
24 --> 
	25  / true
25 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_26 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !156

ST_1: stg_27 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !160

ST_1: stg_28 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %adr_i), !map !164

ST_1: stg_29 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_i), !map !168

ST_1: stg_30 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %we_i), !map !172

ST_1: stg_31 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stb_i), !map !176

ST_1: stg_32 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %cyc_i), !map !180

ST_1: stg_33 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %sel_i), !map !184

ST_1: stg_34 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_o), !map !188

ST_1: stg_35 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ack_o), !map !192

ST_1: stg_36 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %int_o), !map !196

ST_1: stg_37 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %WBSlave_regs), !map !200

ST_1: stg_38 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([500 x i32]* %WBSlave_PBuffer), !map !204

ST_1: stg_39 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_CTRL_ADDR_V), !map !208

ST_1: stg_40 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_STAT_ADDR_V), !map !212

ST_1: stg_41 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %WBSlave_log_in), !map !216

ST_1: stg_42 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %WBSlave_log_out), !map !220

ST_1: stg_43 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_start_V), !map !224

ST_1: stg_44 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_done_V), !map !228

ST_1: stg_45 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG0_ADDR_V), !map !232

ST_1: stg_46 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG1_ADDR_V), !map !236

ST_1: stg_47 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG2_ADDR_V), !map !240

ST_1: stg_48 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG3_ADDR_V), !map !244

ST_1: stg_49 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG4_ADDR_V), !map !248

ST_1: stg_50 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_DELAY_ADDR_V), !map !252

ST_1: stg_51 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_LAST_ADDR_V), !map !256

ST_1: stg_52 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [4 x i8]* @p_str10, i32 0, i32 0, i1* %clk) nounwind

ST_1: stg_53 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str11, i32 0, i32 0, i1* %reset) nounwind

ST_1: stg_54 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str16, i32 0, i32 0, i32* %adr_i) nounwind

ST_1: stg_55 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str17, i32 0, i32 0, i32* %dat_i) nounwind

ST_1: stg_56 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [5 x i8]* @p_str18, i32 0, i32 0, i1* %we_i) nounwind

ST_1: stg_57 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str19, i32 0, i32 0, i1* %stb_i) nounwind

ST_1: stg_58 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str20, i32 0, i32 0, i1* %cyc_i) nounwind

ST_1: stg_59 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [31 x i8]* @p_str21, [6 x i8]* @p_str22, i32 0, i32 0, i4* %sel_i) nounwind

ST_1: stg_60 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [8 x i8]* @p_str15, [6 x i8]* @p_str23, i32 0, i32 0, i32* %dat_o) nounwind

ST_1: stg_61 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str24, i32 0, i32 0, i1* %ack_o) nounwind

ST_1: stg_62 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str25, i32 0, i32 0, i1* %int_o) nounwind

ST_1: stg_63 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str8, i32 2, [11 x i8]* @p_str9) nounwind

ST_1: tmp_s [1/1] 0.00ns
:38  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str42)

ST_1: stg_65 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str43) nounwind

ST_1: p_ssdm_reset_v [1/1] 0.00ns
:40  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: stg_67 [1/1] 0.00ns
:41  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %dat_o, i32 0)

ST_1: stg_68 [1/1] 0.00ns
:42  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 false)

ST_1: stg_69 [1/1] 0.00ns
:43  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 false)

ST_1: WBSlave_DELAY_ADDR_V_read [1/1] 0.00ns
:44  %WBSlave_DELAY_ADDR_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %WBSlave_DELAY_ADDR_V)

ST_1: tmp [1/1] 0.00ns
:45  %tmp = zext i3 %WBSlave_DELAY_ADDR_V_read to i64

ST_1: WBSlave_regs_addr [1/1] 0.00ns
:46  %WBSlave_regs_addr = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp

ST_1: stg_73 [1/1] 2.39ns
:47  store i32 0, i32* %WBSlave_regs_addr, align 4

ST_1: empty [1/1] 0.00ns
:48  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_7 [1/1] 0.00ns
:49  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str42, i32 %tmp_s)


 <State 2>: 0.00ns
ST_2: WBSlave_STAT_ADDR_V_read [1/1] 0.00ns
:50  %WBSlave_STAT_ADDR_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %WBSlave_STAT_ADDR_V)

ST_2: tmp_6 [1/1] 0.00ns
:51  %tmp_6 = zext i3 %WBSlave_STAT_ADDR_V_read to i64

ST_2: WBSlave_regs_addr_3 [1/1] 0.00ns
:52  %WBSlave_regs_addr_3 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_6

ST_2: stg_79 [1/1] 0.00ns
:53  br label %1


 <State 3>: 0.00ns
ST_3: stg_80 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 false)


 <State 4>: 2.99ns
ST_4: stg_81 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %stb_i)

ST_4: stg_83 [1/1] 1.54ns
:3  br i1 %tmp_7, label %2, label %._crit_edge

ST_4: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %cyc_i)

ST_4: stg_85 [1/1] 1.54ns
:1  br label %._crit_edge

ST_4: tmp_3 [1/1] 0.00ns
._crit_edge:0  %tmp_3 = phi i1 [ %tmp_8, %2 ], [ false, %1 ]

ST_4: stg_87 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_Poll(i1 %tmp_3)

ST_4: tmp_13 [1/1] 0.00ns
._crit_edge:2  %tmp_13 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %we_i)

ST_4: val_V [1/1] 0.00ns
._crit_edge:3  %val_V = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %adr_i)

ST_4: r_V [1/1] 0.00ns
._crit_edge:4  %r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %val_V, i32 2, i32 31)

ST_4: stg_91 [1/1] 0.00ns
._crit_edge:5  br i1 %tmp_13, label %3, label %17

ST_4: tmp_15 [1/1] 0.00ns
:0  %tmp_15 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %val_V, i32 6, i32 31)

ST_4: icmp1 [1/1] 2.06ns
:1  %icmp1 = icmp eq i26 %tmp_15, 0

ST_4: stg_94 [1/1] 0.00ns
:2  br i1 %icmp1, label %18, label %24

ST_4: tmp_19 [1/1] 0.00ns
:0  %tmp_19 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %val_V, i32 8, i32 31)

ST_4: icmp3 [1/1] 2.07ns
:1  %icmp3 = icmp ne i24 %tmp_19, 0

ST_4: tmp_9 [1/1] 2.00ns
:2  %tmp_9 = icmp ult i32 %val_V, 1280

ST_4: or_cond_i1 [1/1] 0.92ns
:3  %or_cond_i1 = and i1 %icmp3, %tmp_9

ST_4: stg_99 [1/1] 0.00ns
:4  br i1 %or_cond_i1, label %25, label %._crit_edge.i59

ST_4: val_V_5 [1/1] 0.00ns
:0  %val_V_5 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

ST_4: select_3 [1/1] 0.00ns
:1  %select_3 = zext i4 %val_V_5 to i32

ST_4: stg_102 [1/1] 1.54ns
:2  br label %26

ST_4: val_V_3 [1/1] 0.00ns
:0  %val_V_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

ST_4: select_1 [1/1] 0.00ns
:1  %select_1 = zext i4 %val_V_3 to i32

ST_4: stg_105 [1/1] 1.54ns
:2  br label %19

ST_4: val_V_1 [1/1] 0.00ns
:0  %val_V_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %dat_i)

ST_4: tmp_14 [1/1] 0.00ns
:1  %tmp_14 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %val_V, i32 6, i32 31)

ST_4: icmp [1/1] 2.06ns
:2  %icmp = icmp eq i26 %tmp_14, 0

ST_4: stg_109 [1/1] 0.00ns
:3  br i1 %icmp, label %4, label %10

ST_4: tmp_18 [1/1] 0.00ns
:0  %tmp_18 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %val_V, i32 8, i32 31)

ST_4: icmp2 [1/1] 2.07ns
:1  %icmp2 = icmp ne i24 %tmp_18, 0

ST_4: tmp_5 [1/1] 2.00ns
:2  %tmp_5 = icmp ult i32 %val_V, 1280

ST_4: or_cond_i [1/1] 0.92ns
:3  %or_cond_i = and i1 %icmp2, %tmp_5

ST_4: stg_114 [1/1] 0.00ns
:4  br i1 %or_cond_i, label %11, label %._crit_edge.i

ST_4: val_V_4 [1/1] 0.00ns
:0  %val_V_4 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

ST_4: select_2 [1/1] 0.00ns
:1  %select_2 = zext i4 %val_V_4 to i32

ST_4: stg_117 [1/1] 1.54ns
:2  br label %12

ST_4: val_V_2 [1/1] 0.00ns
:0  %val_V_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %sel_i)

ST_4: select [1/1] 0.00ns
:1  %select = zext i4 %val_V_2 to i32

ST_4: stg_120 [1/1] 1.54ns
:2  br label %5


 <State 5>: 2.39ns
ST_5: mask_12 [1/1] 0.00ns
:0  %mask_12 = phi i32 [ 0, %25 ], [ %mask_15, %27 ]

ST_5: select_0_i3 [1/1] 0.00ns
:1  %select_0_i3 = phi i32 [ %select_3, %25 ], [ %select_7, %27 ]

ST_5: i_0_i3 [1/1] 0.00ns
:2  %i_0_i3 = phi i3 [ 0, %25 ], [ %i_3, %27 ]

ST_5: exitcond_i4 [1/1] 1.45ns
:3  %exitcond_i4 = icmp eq i3 %i_0_i3, -4

ST_5: empty_14 [1/1] 0.00ns
:4  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_5: i_3 [1/1] 0.57ns
:5  %i_3 = add i3 %i_0_i3, 1

ST_5: stg_127 [1/1] 0.00ns
:6  br i1 %exitcond_i4, label %gen_select_mask.exit78, label %27

ST_5: mask_13 [1/1] 0.00ns
:0  %mask_13 = shl i32 %mask_12, 8

ST_5: tmp_40 [1/1] 0.00ns
:1  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i3, i32 3)

ST_5: mask_14 [1/1] 0.00ns
:2  %mask_14 = or i32 %mask_13, 255

ST_5: mask_15 [1/1] 0.92ns
:3  %mask_15 = select i1 %tmp_40, i32 %mask_14, i32 %mask_13

ST_5: select_7 [1/1] 0.00ns
:4  %select_7 = shl i32 %select_0_i3, 1

ST_5: stg_133 [1/1] 0.00ns
:5  br label %26

ST_5: tmp_27 [1/1] 0.00ns
gen_select_mask.exit78:0  %tmp_27 = zext i30 %r_V to i64

ST_5: WBSlave_PBuffer_addr_1 [1/1] 0.00ns
gen_select_mask.exit78:1  %WBSlave_PBuffer_addr_1 = getelementptr [500 x i32]* %WBSlave_PBuffer, i64 0, i64 %tmp_27

ST_5: WBSlave_PBuffer_load_1 [2/2] 2.39ns
gen_select_mask.exit78:2  %WBSlave_PBuffer_load_1 = load i32* %WBSlave_PBuffer_addr_1, align 4

ST_5: WBSlave_regs_load_5 [2/2] 2.39ns
gen_select_mask.exit78:5  %WBSlave_regs_load_5 = load i32* %WBSlave_regs_addr, align 4


 <State 6>: 5.94ns
ST_6: WBSlave_PBuffer_load_1 [1/2] 2.39ns
gen_select_mask.exit78:2  %WBSlave_PBuffer_load_1 = load i32* %WBSlave_PBuffer_addr_1, align 4

ST_6: v_V_1 [1/1] 0.92ns
gen_select_mask.exit78:3  %v_V_1 = and i32 %WBSlave_PBuffer_load_1, %mask_12

ST_6: stg_140 [1/1] 0.00ns
gen_select_mask.exit78:4  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %dat_o, i32 %v_V_1)

ST_6: WBSlave_regs_load_5 [1/2] 2.39ns
gen_select_mask.exit78:5  %WBSlave_regs_load_5 = load i32* %WBSlave_regs_addr, align 4

ST_6: tmp_28 [1/1] 2.00ns
gen_select_mask.exit78:6  %tmp_28 = icmp eq i32 %WBSlave_regs_load_5, 0

ST_6: stg_143 [1/1] 0.00ns
gen_select_mask.exit78:7  br i1 %tmp_28, label %_ZN7_ap_sc_7sc_core4waitEi.exit.i58, label %28

ST_6: tmp_43 [1/1] 0.00ns
:0  %tmp_43 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_5, i32 1, i32 31)

ST_6: icmp6 [1/1] 2.01ns
:1  %icmp6 = icmp slt i31 %tmp_43, 1

ST_6: stg_146 [1/1] 1.54ns
:2  br i1 %icmp6, label %29, label %.preheader.i53

ST_6: stg_147 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: stg_148 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i54


 <State 7>: 2.39ns
ST_7: i_i2_0_i1 [1/1] 0.00ns
.preheader.i53:0  %i_i2_0_i1 = phi i31 [ %i_7, %30 ], [ 0, %28 ]

ST_7: i_i2_0_i1_cast [1/1] 0.00ns
.preheader.i53:1  %i_i2_0_i1_cast = zext i31 %i_i2_0_i1 to i32

ST_7: exitcond_i5 [1/1] 2.00ns
.preheader.i53:2  %exitcond_i5 = icmp eq i32 %i_i2_0_i1_cast, %WBSlave_regs_load_5

ST_7: empty_15 [1/1] 0.00ns
.preheader.i53:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

ST_7: i_7 [1/1] 2.13ns
.preheader.i53:4  %i_7 = add i31 %i_i2_0_i1, 1

ST_7: stg_154 [1/1] 0.00ns
.preheader.i53:5  br i1 %exitcond_i5, label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i54, label %30

ST_7: stg_155 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_156 [1/1] 0.00ns
:1  br label %.preheader.i53

ST_7: stg_157 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3.i54:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit.i58

ST_7: WBSlave_regs_load_9 [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:1  %WBSlave_regs_load_9 = load i32* %WBSlave_regs_addr_3, align 4


 <State 8>: 4.39ns
ST_8: stg_159 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

ST_8: WBSlave_regs_load_9 [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:1  %WBSlave_regs_load_9 = load i32* %WBSlave_regs_addr_3, align 4

ST_8: v_3 [1/1] 2.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:2  %v_3 = icmp ne i32 %WBSlave_regs_load_9, 0

ST_8: stg_162 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v_3)


 <State 9>: 0.00ns
ST_9: stg_163 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: stg_164 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i58:5  br label %._crit_edge.i59

ST_9: stg_165 [1/1] 0.00ns
._crit_edge.i59:0  br label %send.exit

ST_9: stg_166 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: stg_167 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:5  br label %send.exit

ST_9: stg_168 [1/1] 0.00ns
send.exit:0  br label %31


 <State 10>: 2.39ns
ST_10: mask_4 [1/1] 0.00ns
:0  %mask_4 = phi i32 [ 0, %18 ], [ %mask_7, %20 ]

ST_10: select_0_i1 [1/1] 0.00ns
:1  %select_0_i1 = phi i32 [ %select_1, %18 ], [ %select_5, %20 ]

ST_10: i_0_i1 [1/1] 0.00ns
:2  %i_0_i1 = phi i3 [ 0, %18 ], [ %i_1, %20 ]

ST_10: exitcond_i2 [1/1] 1.45ns
:3  %exitcond_i2 = icmp eq i3 %i_0_i1, -4

ST_10: empty_12 [1/1] 0.00ns
:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_10: i_1 [1/1] 0.57ns
:5  %i_1 = add i3 %i_0_i1, 1

ST_10: stg_175 [1/1] 0.00ns
:6  br i1 %exitcond_i2, label %gen_select_mask.exit72, label %20

ST_10: mask_5 [1/1] 0.00ns
:0  %mask_5 = shl i32 %mask_4, 8

ST_10: tmp_32 [1/1] 0.00ns
:1  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i1, i32 3)

ST_10: mask_6 [1/1] 0.00ns
:2  %mask_6 = or i32 %mask_5, 255

ST_10: mask_7 [1/1] 0.92ns
:3  %mask_7 = select i1 %tmp_32, i32 %mask_6, i32 %mask_5

ST_10: select_5 [1/1] 0.00ns
:4  %select_5 = shl i32 %select_0_i1, 1

ST_10: stg_181 [1/1] 0.00ns
:5  br label %19

ST_10: tmp_16 [1/1] 0.00ns
gen_select_mask.exit72:0  %tmp_16 = zext i30 %r_V to i64

ST_10: WBSlave_regs_addr_2 [1/1] 0.00ns
gen_select_mask.exit72:1  %WBSlave_regs_addr_2 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_16

ST_10: WBSlave_regs_load_2 [2/2] 2.39ns
gen_select_mask.exit72:2  %WBSlave_regs_load_2 = load i32* %WBSlave_regs_addr_2, align 4

ST_10: WBSlave_regs_load_3 [2/2] 2.39ns
gen_select_mask.exit72:5  %WBSlave_regs_load_3 = load i32* %WBSlave_regs_addr, align 4


 <State 11>: 5.94ns
ST_11: WBSlave_regs_load_2 [1/2] 2.39ns
gen_select_mask.exit72:2  %WBSlave_regs_load_2 = load i32* %WBSlave_regs_addr_2, align 4

ST_11: v_V [1/1] 0.92ns
gen_select_mask.exit72:3  %v_V = and i32 %WBSlave_regs_load_2, %mask_4

ST_11: stg_188 [1/1] 0.00ns
gen_select_mask.exit72:4  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %dat_o, i32 %v_V)

ST_11: WBSlave_regs_load_3 [1/2] 2.39ns
gen_select_mask.exit72:5  %WBSlave_regs_load_3 = load i32* %WBSlave_regs_addr, align 4

ST_11: tmp_17 [1/1] 2.00ns
gen_select_mask.exit72:6  %tmp_17 = icmp eq i32 %WBSlave_regs_load_3, 0

ST_11: stg_191 [1/1] 0.00ns
gen_select_mask.exit72:7  br i1 %tmp_17, label %_ZN7_ap_sc_7sc_core4waitEi.exit11.i, label %21

ST_11: tmp_38 [1/1] 0.00ns
:0  %tmp_38 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_3, i32 1, i32 31)

ST_11: icmp4 [1/1] 2.01ns
:1  %icmp4 = icmp slt i31 %tmp_38, 1

ST_11: stg_194 [1/1] 1.54ns
:2  br i1 %icmp4, label %22, label %.preheader106.i

ST_11: stg_195 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: stg_196 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit7.i


 <State 12>: 2.39ns
ST_12: i_i6_0_i [1/1] 0.00ns
.preheader106.i:0  %i_i6_0_i = phi i31 [ %i_5, %23 ], [ 0, %21 ]

ST_12: i_i6_0_i_cast [1/1] 0.00ns
.preheader106.i:1  %i_i6_0_i_cast = zext i31 %i_i6_0_i to i32

ST_12: exitcond105_i [1/1] 2.00ns
.preheader106.i:2  %exitcond105_i = icmp eq i32 %i_i6_0_i_cast, %WBSlave_regs_load_3

ST_12: empty_13 [1/1] 0.00ns
.preheader106.i:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

ST_12: i_5 [1/1] 2.13ns
.preheader106.i:4  %i_5 = add i31 %i_i6_0_i, 1

ST_12: stg_202 [1/1] 0.00ns
.preheader106.i:5  br i1 %exitcond105_i, label %_ZN7_ap_sc_7sc_core4waitEi.exit7.i, label %23

ST_12: stg_203 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_12: stg_204 [1/1] 0.00ns
:1  br label %.preheader106.i

ST_12: stg_205 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit7.i:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit11.i

ST_12: WBSlave_regs_load_7 [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:1  %WBSlave_regs_load_7 = load i32* %WBSlave_regs_addr_3, align 4


 <State 13>: 4.39ns
ST_13: stg_207 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

ST_13: WBSlave_regs_load_7 [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:1  %WBSlave_regs_load_7 = load i32* %WBSlave_regs_addr_3, align 4

ST_13: v_1 [1/1] 2.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:2  %v_1 = icmp ne i32 %WBSlave_regs_load_7, 0

ST_13: stg_210 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit11.i:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v_1)


 <State 14>: 2.39ns
ST_14: mask_8 [1/1] 0.00ns
:0  %mask_8 = phi i32 [ 0, %11 ], [ %mask_11, %13 ]

ST_14: select_0_i2 [1/1] 0.00ns
:1  %select_0_i2 = phi i32 [ %select_2, %11 ], [ %select_6, %13 ]

ST_14: i_0_i2 [1/1] 0.00ns
:2  %i_0_i2 = phi i3 [ 0, %11 ], [ %i_2, %13 ]

ST_14: exitcond_i3 [1/1] 1.45ns
:3  %exitcond_i3 = icmp eq i3 %i_0_i2, -4

ST_14: empty_10 [1/1] 0.00ns
:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_14: i_2 [1/1] 0.57ns
:5  %i_2 = add i3 %i_0_i2, 1

ST_14: stg_217 [1/1] 0.00ns
:6  br i1 %exitcond_i3, label %gen_select_mask.exit66, label %13

ST_14: mask_9 [1/1] 0.00ns
:0  %mask_9 = shl i32 %mask_8, 8

ST_14: tmp_36 [1/1] 0.00ns
:1  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i2, i32 3)

ST_14: mask_10 [1/1] 0.00ns
:2  %mask_10 = or i32 %mask_9, 255

ST_14: mask_11 [1/1] 0.92ns
:3  %mask_11 = select i1 %tmp_36, i32 %mask_10, i32 %mask_9

ST_14: select_6 [1/1] 0.00ns
:4  %select_6 = shl i32 %select_0_i2, 1

ST_14: stg_223 [1/1] 0.00ns
:5  br label %12

ST_14: tmp_20 [1/1] 0.00ns
gen_select_mask.exit66:0  %tmp_20 = zext i30 %r_V to i64

ST_14: WBSlave_PBuffer_addr [1/1] 0.00ns
gen_select_mask.exit66:1  %WBSlave_PBuffer_addr = getelementptr [500 x i32]* %WBSlave_PBuffer, i64 0, i64 %tmp_20

ST_14: WBSlave_PBuffer_load [2/2] 2.39ns
gen_select_mask.exit66:2  %WBSlave_PBuffer_load = load i32* %WBSlave_PBuffer_addr, align 4

ST_14: WBSlave_regs_load_4 [2/2] 2.39ns
gen_select_mask.exit66:8  %WBSlave_regs_load_4 = load i32* %WBSlave_regs_addr, align 4


 <State 15>: 6.62ns
ST_15: WBSlave_PBuffer_load [1/2] 2.39ns
gen_select_mask.exit66:2  %WBSlave_PBuffer_load = load i32* %WBSlave_PBuffer_addr, align 4

ST_15: tmp_22 [1/1] 0.92ns
gen_select_mask.exit66:3  %tmp_22 = xor i32 %mask_8, -1

ST_15: tmp_23 [1/1] 0.92ns
gen_select_mask.exit66:4  %tmp_23 = and i32 %WBSlave_PBuffer_load, %tmp_22

ST_15: tmp_24 [1/1] 0.92ns
gen_select_mask.exit66:5  %tmp_24 = and i32 %mask_8, %val_V_1

ST_15: tmp_25 [1/1] 0.92ns
gen_select_mask.exit66:6  %tmp_25 = or i32 %tmp_23, %tmp_24

ST_15: stg_233 [1/1] 2.39ns
gen_select_mask.exit66:7  store i32 %tmp_25, i32* %WBSlave_PBuffer_addr, align 4

ST_15: WBSlave_regs_load_4 [1/2] 2.39ns
gen_select_mask.exit66:8  %WBSlave_regs_load_4 = load i32* %WBSlave_regs_addr, align 4

ST_15: tmp_26 [1/1] 2.00ns
gen_select_mask.exit66:9  %tmp_26 = icmp eq i32 %WBSlave_regs_load_4, 0

ST_15: stg_236 [1/1] 0.00ns
gen_select_mask.exit66:10  br i1 %tmp_26, label %_ZN7_ap_sc_7sc_core4waitEi.exit.i, label %14

ST_15: tmp_42 [1/1] 0.00ns
:0  %tmp_42 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_4, i32 1, i32 31)

ST_15: icmp5 [1/1] 2.01ns
:1  %icmp5 = icmp slt i31 %tmp_42, 1

ST_15: stg_239 [1/1] 1.54ns
:2  br i1 %icmp5, label %15, label %.preheader.i

ST_15: stg_240 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_15: stg_241 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i


 <State 16>: 2.39ns
ST_16: i_i2_0_i [1/1] 0.00ns
.preheader.i:0  %i_i2_0_i = phi i31 [ %i_6, %16 ], [ 0, %14 ]

ST_16: i_i2_0_i_cast [1/1] 0.00ns
.preheader.i:1  %i_i2_0_i_cast = zext i31 %i_i2_0_i to i32

ST_16: exitcond_i [1/1] 2.00ns
.preheader.i:2  %exitcond_i = icmp eq i32 %i_i2_0_i_cast, %WBSlave_regs_load_4

ST_16: empty_11 [1/1] 0.00ns
.preheader.i:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

ST_16: i_6 [1/1] 2.13ns
.preheader.i:4  %i_6 = add i31 %i_i2_0_i, 1

ST_16: stg_247 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_i, label %_ZN7_ap_sc_7sc_core4waitEi.exit3.i, label %16

ST_16: stg_248 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_16: stg_249 [1/1] 0.00ns
:1  br label %.preheader.i

ST_16: stg_250 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit3.i:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit.i

ST_16: WBSlave_regs_load_8 [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:1  %WBSlave_regs_load_8 = load i32* %WBSlave_regs_addr_3, align 4


 <State 17>: 4.39ns
ST_17: stg_252 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

ST_17: WBSlave_regs_load_8 [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:1  %WBSlave_regs_load_8 = load i32* %WBSlave_regs_addr_3, align 4

ST_17: v_2 [1/1] 2.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:2  %v_2 = icmp ne i32 %WBSlave_regs_load_8, 0

ST_17: stg_255 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v_2)


 <State 18>: 0.00ns
ST_18: stg_256 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_18: stg_257 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit.i:5  br label %._crit_edge.i

ST_18: stg_258 [1/1] 0.00ns
._crit_edge.i:0  br label %receive.exit


 <State 19>: 2.39ns
ST_19: mask [1/1] 0.00ns
:0  %mask = phi i32 [ 0, %4 ], [ %mask_3, %6 ]

ST_19: select_0_i [1/1] 0.00ns
:1  %select_0_i = phi i32 [ %select, %4 ], [ %select_4, %6 ]

ST_19: i_0_i [1/1] 0.00ns
:2  %i_0_i = phi i3 [ 0, %4 ], [ %i, %6 ]

ST_19: exitcond_i1 [1/1] 1.45ns
:3  %exitcond_i1 = icmp eq i3 %i_0_i, -4

ST_19: empty_8 [1/1] 0.00ns
:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_19: i [1/1] 0.57ns
:5  %i = add i3 %i_0_i, 1

ST_19: stg_265 [1/1] 0.00ns
:6  br i1 %exitcond_i1, label %gen_select_mask.exit, label %6

ST_19: mask_1 [1/1] 0.00ns
:0  %mask_1 = shl i32 %mask, 8

ST_19: tmp_21 [1/1] 0.00ns
:1  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_0_i, i32 3)

ST_19: mask_2 [1/1] 0.00ns
:2  %mask_2 = or i32 %mask_1, 255

ST_19: mask_3 [1/1] 0.92ns
:3  %mask_3 = select i1 %tmp_21, i32 %mask_2, i32 %mask_1

ST_19: select_4 [1/1] 0.00ns
:4  %select_4 = shl i32 %select_0_i, 1

ST_19: stg_271 [1/1] 0.00ns
:5  br label %5

ST_19: tmp_1 [1/1] 0.00ns
gen_select_mask.exit:0  %tmp_1 = zext i30 %r_V to i64

ST_19: WBSlave_regs_addr_1 [1/1] 0.00ns
gen_select_mask.exit:1  %WBSlave_regs_addr_1 = getelementptr [16 x i32]* %WBSlave_regs, i64 0, i64 %tmp_1

ST_19: WBSlave_regs_load [2/2] 2.39ns
gen_select_mask.exit:2  %WBSlave_regs_load = load i32* %WBSlave_regs_addr_1, align 4


 <State 20>: 6.62ns
ST_20: WBSlave_regs_load [1/2] 2.39ns
gen_select_mask.exit:2  %WBSlave_regs_load = load i32* %WBSlave_regs_addr_1, align 4

ST_20: tmp_2 [1/1] 0.92ns
gen_select_mask.exit:3  %tmp_2 = xor i32 %mask, -1

ST_20: tmp_4 [1/1] 0.92ns
gen_select_mask.exit:4  %tmp_4 = and i32 %WBSlave_regs_load, %tmp_2

ST_20: tmp_10 [1/1] 0.92ns
gen_select_mask.exit:5  %tmp_10 = and i32 %mask, %val_V_1

ST_20: tmp_11 [1/1] 0.92ns
gen_select_mask.exit:6  %tmp_11 = or i32 %tmp_4, %tmp_10

ST_20: stg_280 [1/1] 2.39ns
gen_select_mask.exit:7  store i32 %tmp_11, i32* %WBSlave_regs_addr_1, align 4


 <State 21>: 2.39ns
ST_21: WBSlave_regs_load_1 [2/2] 2.39ns
gen_select_mask.exit:8  %WBSlave_regs_load_1 = load i32* %WBSlave_regs_addr, align 4


 <State 22>: 5.94ns
ST_22: WBSlave_regs_load_1 [1/2] 2.39ns
gen_select_mask.exit:8  %WBSlave_regs_load_1 = load i32* %WBSlave_regs_addr, align 4

ST_22: tmp_12 [1/1] 2.00ns
gen_select_mask.exit:9  %tmp_12 = icmp eq i32 %WBSlave_regs_load_1, 0

ST_22: stg_284 [1/1] 0.00ns
gen_select_mask.exit:10  br i1 %tmp_12, label %_ZN7_ap_sc_7sc_core4waitEi.exit9.i, label %7

ST_22: tmp_34 [1/1] 0.00ns
:0  %tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %WBSlave_regs_load_1, i32 1, i32 31)

ST_22: icmp8 [1/1] 2.01ns
:1  %icmp8 = icmp slt i31 %tmp_34, 1

ST_22: stg_287 [1/1] 1.54ns
:2  br i1 %icmp8, label %8, label %.preheader79.i

ST_22: stg_288 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_22: stg_289 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit5.i


 <State 23>: 2.39ns
ST_23: i_i4_0_i [1/1] 0.00ns
.preheader79.i:0  %i_i4_0_i = phi i31 [ %i_4, %9 ], [ 0, %7 ]

ST_23: i_i4_0_i_cast [1/1] 0.00ns
.preheader79.i:1  %i_i4_0_i_cast = zext i31 %i_i4_0_i to i32

ST_23: exitcond78_i [1/1] 2.00ns
.preheader79.i:2  %exitcond78_i = icmp eq i32 %i_i4_0_i_cast, %WBSlave_regs_load_1

ST_23: empty_9 [1/1] 0.00ns
.preheader79.i:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 -1, i64 0)

ST_23: i_4 [1/1] 2.13ns
.preheader79.i:4  %i_4 = add i31 %i_i4_0_i, 1

ST_23: stg_295 [1/1] 0.00ns
.preheader79.i:5  br i1 %exitcond78_i, label %_ZN7_ap_sc_7sc_core4waitEi.exit5.i, label %9

ST_23: stg_296 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_23: stg_297 [1/1] 0.00ns
:1  br label %.preheader79.i

ST_23: stg_298 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit5.i:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit9.i

ST_23: WBSlave_regs_load_6 [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:1  %WBSlave_regs_load_6 = load i32* %WBSlave_regs_addr_3, align 4


 <State 24>: 4.39ns
ST_24: stg_300 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %ack_o, i1 true)

ST_24: WBSlave_regs_load_6 [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:1  %WBSlave_regs_load_6 = load i32* %WBSlave_regs_addr_3, align 4

ST_24: v [1/1] 2.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:2  %v = icmp ne i32 %WBSlave_regs_load_6, 0

ST_24: stg_303 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %int_o, i1 %v)


 <State 25>: 0.00ns
ST_25: stg_304 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_25: stg_305 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit9.i:5  br label %receive.exit

ST_25: stg_306 [1/1] 0.00ns
receive.exit:0  br label %31

ST_25: stg_307 [1/1] 0.00ns
:0  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x80bedb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x80bec30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ adr_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x80bec90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dat_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x80d9e60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ we_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x80d9ec0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stb_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x80d9f20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cyc_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x80d9f80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sel_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fff320; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dat_o]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fff380; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ack_o]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fff3e0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ int_o]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fff440; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WBSlave_regs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x7fff4a0; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ WBSlave_PBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x80d9bf0; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ WBSlave_CTRL_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x80d9c50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_STAT_ADDR_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x80d9cb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_log_in]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x80d9d10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_log_out]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x80d9d70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_log_start_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x830c560; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_log_done_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x830c5c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_REG0_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x830c620; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_REG1_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x830c680; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_REG2_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x830c6e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_REG3_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x830c740; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_REG4_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x830c7a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_DELAY_ADDR_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x830c800; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_LAST_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x830c860; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_26                    (specbitsmap      ) [ 00000000000000000000000000]
stg_27                    (specbitsmap      ) [ 00000000000000000000000000]
stg_28                    (specbitsmap      ) [ 00000000000000000000000000]
stg_29                    (specbitsmap      ) [ 00000000000000000000000000]
stg_30                    (specbitsmap      ) [ 00000000000000000000000000]
stg_31                    (specbitsmap      ) [ 00000000000000000000000000]
stg_32                    (specbitsmap      ) [ 00000000000000000000000000]
stg_33                    (specbitsmap      ) [ 00000000000000000000000000]
stg_34                    (specbitsmap      ) [ 00000000000000000000000000]
stg_35                    (specbitsmap      ) [ 00000000000000000000000000]
stg_36                    (specbitsmap      ) [ 00000000000000000000000000]
stg_37                    (specbitsmap      ) [ 00000000000000000000000000]
stg_38                    (specbitsmap      ) [ 00000000000000000000000000]
stg_39                    (specbitsmap      ) [ 00000000000000000000000000]
stg_40                    (specbitsmap      ) [ 00000000000000000000000000]
stg_41                    (specbitsmap      ) [ 00000000000000000000000000]
stg_42                    (specbitsmap      ) [ 00000000000000000000000000]
stg_43                    (specbitsmap      ) [ 00000000000000000000000000]
stg_44                    (specbitsmap      ) [ 00000000000000000000000000]
stg_45                    (specbitsmap      ) [ 00000000000000000000000000]
stg_46                    (specbitsmap      ) [ 00000000000000000000000000]
stg_47                    (specbitsmap      ) [ 00000000000000000000000000]
stg_48                    (specbitsmap      ) [ 00000000000000000000000000]
stg_49                    (specbitsmap      ) [ 00000000000000000000000000]
stg_50                    (specbitsmap      ) [ 00000000000000000000000000]
stg_51                    (specbitsmap      ) [ 00000000000000000000000000]
stg_52                    (specport         ) [ 00000000000000000000000000]
stg_53                    (specport         ) [ 00000000000000000000000000]
stg_54                    (specport         ) [ 00000000000000000000000000]
stg_55                    (specport         ) [ 00000000000000000000000000]
stg_56                    (specport         ) [ 00000000000000000000000000]
stg_57                    (specport         ) [ 00000000000000000000000000]
stg_58                    (specport         ) [ 00000000000000000000000000]
stg_59                    (specport         ) [ 00000000000000000000000000]
stg_60                    (specport         ) [ 00000000000000000000000000]
stg_61                    (specport         ) [ 00000000000000000000000000]
stg_62                    (specport         ) [ 00000000000000000000000000]
stg_63                    (specprocessdef   ) [ 00000000000000000000000000]
tmp_s                     (specregionbegin  ) [ 00000000000000000000000000]
stg_65                    (specprotocol     ) [ 00000000000000000000000000]
p_ssdm_reset_v            (specstatebegin   ) [ 00000000000000000000000000]
stg_67                    (write            ) [ 00000000000000000000000000]
stg_68                    (write            ) [ 00000000000000000000000000]
stg_69                    (write            ) [ 00000000000000000000000000]
WBSlave_DELAY_ADDR_V_read (read             ) [ 00000000000000000000000000]
tmp                       (zext             ) [ 00000000000000000000000000]
WBSlave_regs_addr         (getelementptr    ) [ 00111111111111111111111111]
stg_73                    (store            ) [ 00000000000000000000000000]
empty                     (specstateend     ) [ 00000000000000000000000000]
empty_7                   (specregionend    ) [ 00000000000000000000000000]
WBSlave_STAT_ADDR_V_read  (read             ) [ 00000000000000000000000000]
tmp_6                     (zext             ) [ 00000000000000000000000000]
WBSlave_regs_addr_3       (getelementptr    ) [ 00011111111111111111111111]
stg_79                    (br               ) [ 00000000000000000000000000]
stg_80                    (write            ) [ 00000000000000000000000000]
stg_81                    (wait             ) [ 00000000000000000000000000]
tmp_7                     (read             ) [ 00011111111111111111111111]
stg_83                    (br               ) [ 00000000000000000000000000]
tmp_8                     (read             ) [ 00000000000000000000000000]
stg_85                    (br               ) [ 00000000000000000000000000]
tmp_3                     (phi              ) [ 00000000000000000000000000]
stg_87                    (poll             ) [ 00000000000000000000000000]
tmp_13                    (read             ) [ 00011111111111111111111111]
val_V                     (read             ) [ 00000000000000000000000000]
r_V                       (partselect       ) [ 00000100001000100001000000]
stg_91                    (br               ) [ 00000000000000000000000000]
tmp_15                    (partselect       ) [ 00000000000000000000000000]
icmp1                     (icmp             ) [ 00011111111111111111111111]
stg_94                    (br               ) [ 00000000000000000000000000]
tmp_19                    (partselect       ) [ 00000000000000000000000000]
icmp3                     (icmp             ) [ 00000000000000000000000000]
tmp_9                     (icmp             ) [ 00000000000000000000000000]
or_cond_i1                (and              ) [ 00011111111111111111111111]
stg_99                    (br               ) [ 00000000000000000000000000]
val_V_5                   (read             ) [ 00000000000000000000000000]
select_3                  (zext             ) [ 00011111111111111111111111]
stg_102                   (br               ) [ 00011111111111111111111111]
val_V_3                   (read             ) [ 00000000000000000000000000]
select_1                  (zext             ) [ 00011111111111111111111111]
stg_105                   (br               ) [ 00011111111111111111111111]
val_V_1                   (read             ) [ 00000000000000110001100000]
tmp_14                    (partselect       ) [ 00000000000000000000000000]
icmp                      (icmp             ) [ 00011111111111111111111111]
stg_109                   (br               ) [ 00000000000000000000000000]
tmp_18                    (partselect       ) [ 00000000000000000000000000]
icmp2                     (icmp             ) [ 00000000000000000000000000]
tmp_5                     (icmp             ) [ 00000000000000000000000000]
or_cond_i                 (and              ) [ 00011111111111111111111111]
stg_114                   (br               ) [ 00000000000000000000000000]
val_V_4                   (read             ) [ 00000000000000000000000000]
select_2                  (zext             ) [ 00011111111111111111111111]
stg_117                   (br               ) [ 00011111111111111111111111]
val_V_2                   (read             ) [ 00000000000000000000000000]
select                    (zext             ) [ 00011111111111111111111111]
stg_120                   (br               ) [ 00011111111111111111111111]
mask_12                   (phi              ) [ 00000110000000000000000000]
select_0_i3               (phi              ) [ 00000100000000000000000000]
i_0_i3                    (phi              ) [ 00000100000000000000000000]
exitcond_i4               (icmp             ) [ 00011111111111111111111111]
empty_14                  (speclooptripcount) [ 00000000000000000000000000]
i_3                       (add              ) [ 00011111111111111111111111]
stg_127                   (br               ) [ 00000000000000000000000000]
mask_13                   (shl              ) [ 00000000000000000000000000]
tmp_40                    (bitselect        ) [ 00000000000000000000000000]
mask_14                   (or               ) [ 00000000000000000000000000]
mask_15                   (select           ) [ 00011111111111111111111111]
select_7                  (shl              ) [ 00011111111111111111111111]
stg_133                   (br               ) [ 00011111111111111111111111]
tmp_27                    (zext             ) [ 00000000000000000000000000]
WBSlave_PBuffer_addr_1    (getelementptr    ) [ 00000010000000000000000000]
WBSlave_PBuffer_load_1    (load             ) [ 00000000000000000000000000]
v_V_1                     (and              ) [ 00000000000000000000000000]
stg_140                   (write            ) [ 00000000000000000000000000]
WBSlave_regs_load_5       (load             ) [ 00000001000000000000000000]
tmp_28                    (icmp             ) [ 00011111111111111111111111]
stg_143                   (br               ) [ 00000000000000000000000000]
tmp_43                    (partselect       ) [ 00000000000000000000000000]
icmp6                     (icmp             ) [ 00011111111111111111111111]
stg_146                   (br               ) [ 00011111111111111111111111]
stg_147                   (wait             ) [ 00000000000000000000000000]
stg_148                   (br               ) [ 00000000000000000000000000]
i_i2_0_i1                 (phi              ) [ 00000001000000000000000000]
i_i2_0_i1_cast            (zext             ) [ 00000000000000000000000000]
exitcond_i5               (icmp             ) [ 00011111111111111111111111]
empty_15                  (speclooptripcount) [ 00000000000000000000000000]
i_7                       (add              ) [ 00011111111111111111111111]
stg_154                   (br               ) [ 00000000000000000000000000]
stg_155                   (wait             ) [ 00000000000000000000000000]
stg_156                   (br               ) [ 00011111111111111111111111]
stg_157                   (br               ) [ 00000000000000000000000000]
stg_159                   (write            ) [ 00000000000000000000000000]
WBSlave_regs_load_9       (load             ) [ 00000000000000000000000000]
v_3                       (icmp             ) [ 00000000000000000000000000]
stg_162                   (write            ) [ 00000000000000000000000000]
stg_163                   (wait             ) [ 00000000000000000000000000]
stg_164                   (br               ) [ 00000000000000000000000000]
stg_165                   (br               ) [ 00000000000000000000000000]
stg_166                   (wait             ) [ 00000000000000000000000000]
stg_167                   (br               ) [ 00000000000000000000000000]
stg_168                   (br               ) [ 00000000000000000000000000]
mask_4                    (phi              ) [ 00000000001100000000000000]
select_0_i1               (phi              ) [ 00000000001000000000000000]
i_0_i1                    (phi              ) [ 00000000001000000000000000]
exitcond_i2               (icmp             ) [ 00011111111111111111111111]
empty_12                  (speclooptripcount) [ 00000000000000000000000000]
i_1                       (add              ) [ 00011111111111111111111111]
stg_175                   (br               ) [ 00000000000000000000000000]
mask_5                    (shl              ) [ 00000000000000000000000000]
tmp_32                    (bitselect        ) [ 00000000000000000000000000]
mask_6                    (or               ) [ 00000000000000000000000000]
mask_7                    (select           ) [ 00011111111111111111111111]
select_5                  (shl              ) [ 00011111111111111111111111]
stg_181                   (br               ) [ 00011111111111111111111111]
tmp_16                    (zext             ) [ 00000000000000000000000000]
WBSlave_regs_addr_2       (getelementptr    ) [ 00000000000100000000000000]
WBSlave_regs_load_2       (load             ) [ 00000000000000000000000000]
v_V                       (and              ) [ 00000000000000000000000000]
stg_188                   (write            ) [ 00000000000000000000000000]
WBSlave_regs_load_3       (load             ) [ 00000000000010000000000000]
tmp_17                    (icmp             ) [ 00011111111111111111111111]
stg_191                   (br               ) [ 00000000000000000000000000]
tmp_38                    (partselect       ) [ 00000000000000000000000000]
icmp4                     (icmp             ) [ 00011111111111111111111111]
stg_194                   (br               ) [ 00011111111111111111111111]
stg_195                   (wait             ) [ 00000000000000000000000000]
stg_196                   (br               ) [ 00000000000000000000000000]
i_i6_0_i                  (phi              ) [ 00000000000010000000000000]
i_i6_0_i_cast             (zext             ) [ 00000000000000000000000000]
exitcond105_i             (icmp             ) [ 00011111111111111111111111]
empty_13                  (speclooptripcount) [ 00000000000000000000000000]
i_5                       (add              ) [ 00011111111111111111111111]
stg_202                   (br               ) [ 00000000000000000000000000]
stg_203                   (wait             ) [ 00000000000000000000000000]
stg_204                   (br               ) [ 00011111111111111111111111]
stg_205                   (br               ) [ 00000000000000000000000000]
stg_207                   (write            ) [ 00000000000000000000000000]
WBSlave_regs_load_7       (load             ) [ 00000000000000000000000000]
v_1                       (icmp             ) [ 00000000000000000000000000]
stg_210                   (write            ) [ 00000000000000000000000000]
mask_8                    (phi              ) [ 00000000000000110000000000]
select_0_i2               (phi              ) [ 00000000000000100000000000]
i_0_i2                    (phi              ) [ 00000000000000100000000000]
exitcond_i3               (icmp             ) [ 00011111111111111111111111]
empty_10                  (speclooptripcount) [ 00000000000000000000000000]
i_2                       (add              ) [ 00011111111111111111111111]
stg_217                   (br               ) [ 00000000000000000000000000]
mask_9                    (shl              ) [ 00000000000000000000000000]
tmp_36                    (bitselect        ) [ 00000000000000000000000000]
mask_10                   (or               ) [ 00000000000000000000000000]
mask_11                   (select           ) [ 00011111111111111111111111]
select_6                  (shl              ) [ 00011111111111111111111111]
stg_223                   (br               ) [ 00011111111111111111111111]
tmp_20                    (zext             ) [ 00000000000000000000000000]
WBSlave_PBuffer_addr      (getelementptr    ) [ 00000000000000010000000000]
WBSlave_PBuffer_load      (load             ) [ 00000000000000000000000000]
tmp_22                    (xor              ) [ 00000000000000000000000000]
tmp_23                    (and              ) [ 00000000000000000000000000]
tmp_24                    (and              ) [ 00000000000000000000000000]
tmp_25                    (or               ) [ 00000000000000000000000000]
stg_233                   (store            ) [ 00000000000000000000000000]
WBSlave_regs_load_4       (load             ) [ 00000000000000001000000000]
tmp_26                    (icmp             ) [ 00011111111111111111111111]
stg_236                   (br               ) [ 00000000000000000000000000]
tmp_42                    (partselect       ) [ 00000000000000000000000000]
icmp5                     (icmp             ) [ 00011111111111111111111111]
stg_239                   (br               ) [ 00011111111111111111111111]
stg_240                   (wait             ) [ 00000000000000000000000000]
stg_241                   (br               ) [ 00000000000000000000000000]
i_i2_0_i                  (phi              ) [ 00000000000000001000000000]
i_i2_0_i_cast             (zext             ) [ 00000000000000000000000000]
exitcond_i                (icmp             ) [ 00011111111111111111111111]
empty_11                  (speclooptripcount) [ 00000000000000000000000000]
i_6                       (add              ) [ 00011111111111111111111111]
stg_247                   (br               ) [ 00000000000000000000000000]
stg_248                   (wait             ) [ 00000000000000000000000000]
stg_249                   (br               ) [ 00011111111111111111111111]
stg_250                   (br               ) [ 00000000000000000000000000]
stg_252                   (write            ) [ 00000000000000000000000000]
WBSlave_regs_load_8       (load             ) [ 00000000000000000000000000]
v_2                       (icmp             ) [ 00000000000000000000000000]
stg_255                   (write            ) [ 00000000000000000000000000]
stg_256                   (wait             ) [ 00000000000000000000000000]
stg_257                   (br               ) [ 00000000000000000000000000]
stg_258                   (br               ) [ 00000000000000000000000000]
mask                      (phi              ) [ 00000000000000000001100000]
select_0_i                (phi              ) [ 00000000000000000001000000]
i_0_i                     (phi              ) [ 00000000000000000001000000]
exitcond_i1               (icmp             ) [ 00011111111111111111111111]
empty_8                   (speclooptripcount) [ 00000000000000000000000000]
i                         (add              ) [ 00011111111111111111111111]
stg_265                   (br               ) [ 00000000000000000000000000]
mask_1                    (shl              ) [ 00000000000000000000000000]
tmp_21                    (bitselect        ) [ 00000000000000000000000000]
mask_2                    (or               ) [ 00000000000000000000000000]
mask_3                    (select           ) [ 00011111111111111111111111]
select_4                  (shl              ) [ 00011111111111111111111111]
stg_271                   (br               ) [ 00011111111111111111111111]
tmp_1                     (zext             ) [ 00000000000000000000000000]
WBSlave_regs_addr_1       (getelementptr    ) [ 00000000000000000000100000]
WBSlave_regs_load         (load             ) [ 00000000000000000000000000]
tmp_2                     (xor              ) [ 00000000000000000000000000]
tmp_4                     (and              ) [ 00000000000000000000000000]
tmp_10                    (and              ) [ 00000000000000000000000000]
tmp_11                    (or               ) [ 00000000000000000000000000]
stg_280                   (store            ) [ 00000000000000000000000000]
WBSlave_regs_load_1       (load             ) [ 00000000000000000000000100]
tmp_12                    (icmp             ) [ 00011111111111111111111111]
stg_284                   (br               ) [ 00000000000000000000000000]
tmp_34                    (partselect       ) [ 00000000000000000000000000]
icmp8                     (icmp             ) [ 00011111111111111111111111]
stg_287                   (br               ) [ 00011111111111111111111111]
stg_288                   (wait             ) [ 00000000000000000000000000]
stg_289                   (br               ) [ 00000000000000000000000000]
i_i4_0_i                  (phi              ) [ 00000000000000000000000100]
i_i4_0_i_cast             (zext             ) [ 00000000000000000000000000]
exitcond78_i              (icmp             ) [ 00011111111111111111111111]
empty_9                   (speclooptripcount) [ 00000000000000000000000000]
i_4                       (add              ) [ 00011111111111111111111111]
stg_295                   (br               ) [ 00000000000000000000000000]
stg_296                   (wait             ) [ 00000000000000000000000000]
stg_297                   (br               ) [ 00011111111111111111111111]
stg_298                   (br               ) [ 00000000000000000000000000]
stg_300                   (write            ) [ 00000000000000000000000000]
WBSlave_regs_load_6       (load             ) [ 00000000000000000000000000]
v                         (icmp             ) [ 00000000000000000000000000]
stg_303                   (write            ) [ 00000000000000000000000000]
stg_304                   (wait             ) [ 00000000000000000000000000]
stg_305                   (br               ) [ 00000000000000000000000000]
stg_306                   (br               ) [ 00000000000000000000000000]
stg_307                   (br               ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="adr_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adr_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dat_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="we_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="we_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stb_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stb_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cyc_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyc_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sel_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sel_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dat_o">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_o"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ack_o">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ack_o"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="int_o">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_o"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="WBSlave_regs">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_regs"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="WBSlave_PBuffer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_PBuffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="WBSlave_CTRL_ADDR_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_CTRL_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="WBSlave_STAT_ADDR_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_STAT_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="WBSlave_log_in">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_log_in"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="WBSlave_log_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_log_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="WBSlave_log_start_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_log_start_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="WBSlave_log_done_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_log_done_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="WBSlave_REG0_ADDR_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG0_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="WBSlave_REG1_ADDR_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG1_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="WBSlave_REG2_ADDR_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG2_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="WBSlave_REG3_ADDR_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG3_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="WBSlave_REG4_ADDR_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG4_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="WBSlave_DELAY_ADDR_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_DELAY_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="WBSlave_LAST_ADDR_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_LAST_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Poll"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_67/1 stg_140/6 stg_188/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_68/1 stg_80/3 stg_159/8 stg_207/13 stg_252/17 stg_300/24 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_69/1 stg_162/8 stg_210/13 stg_255/17 stg_303/24 "/>
</bind>
</comp>

<comp id="202" class="1004" name="WBSlave_DELAY_ADDR_V_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WBSlave_DELAY_ADDR_V_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="WBSlave_STAT_ADDR_V_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WBSlave_STAT_ADDR_V_read/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_7_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_8_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_13_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="val_V_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_5/4 val_V_3/4 val_V_4/4 val_V_2/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="val_V_1_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="WBSlave_regs_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBSlave_regs_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="3" bw="4" slack="1"/>
<pin id="292" dir="0" index="4" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_73/1 WBSlave_regs_load_5/5 WBSlave_regs_load_9/7 WBSlave_regs_load_2/10 WBSlave_regs_load_3/10 WBSlave_regs_load_7/12 WBSlave_regs_load_4/14 WBSlave_regs_load_8/16 WBSlave_regs_load/19 stg_280/20 WBSlave_regs_load_1/21 WBSlave_regs_load_6/23 "/>
</bind>
</comp>

<comp id="264" class="1004" name="WBSlave_regs_addr_3_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBSlave_regs_addr_3/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="WBSlave_PBuffer_addr_1_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="30" slack="0"/>
<pin id="275" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBSlave_PBuffer_addr_1/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="WBSlave_PBuffer_load_1/5 WBSlave_PBuffer_load/14 stg_233/15 "/>
</bind>
</comp>

<comp id="283" class="1004" name="WBSlave_regs_addr_2_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="30" slack="0"/>
<pin id="287" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBSlave_regs_addr_2/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="WBSlave_PBuffer_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="30" slack="0"/>
<pin id="298" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBSlave_PBuffer_addr/14 "/>
</bind>
</comp>

<comp id="302" class="1004" name="WBSlave_regs_addr_1_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="30" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WBSlave_regs_addr_1/19 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_3_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="321" class="1005" name="mask_12_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mask_12 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="mask_12_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mask_12/5 "/>
</bind>
</comp>

<comp id="333" class="1005" name="select_0_i3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="335" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_0_i3 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_0_i3_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="select_0_i3/5 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_0_i3_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="1"/>
<pin id="344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i3 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_0_i3_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="3" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i3/5 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_i2_0_i1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="1"/>
<pin id="355" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i2_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_i2_0_i1_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2_0_i1/7 "/>
</bind>
</comp>

<comp id="364" class="1005" name="mask_4_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mask_4 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="mask_4_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mask_4/10 "/>
</bind>
</comp>

<comp id="376" class="1005" name="select_0_i1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="378" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_0_i1_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="select_0_i1/10 "/>
</bind>
</comp>

<comp id="385" class="1005" name="i_0_i1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="1"/>
<pin id="387" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_0_i1_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="3" slack="0"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/10 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_i6_0_i_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="1"/>
<pin id="398" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i6_0_i (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_i6_0_i_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="0"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i6_0_i/12 "/>
</bind>
</comp>

<comp id="407" class="1005" name="mask_8_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mask_8 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="mask_8_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mask_8/14 "/>
</bind>
</comp>

<comp id="419" class="1005" name="select_0_i2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="421" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_0_i2_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="select_0_i2/14 "/>
</bind>
</comp>

<comp id="428" class="1005" name="i_0_i2_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="1"/>
<pin id="430" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="i_0_i2_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/14 "/>
</bind>
</comp>

<comp id="439" class="1005" name="i_i2_0_i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="1"/>
<pin id="441" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="i_i2_0_i_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="31" slack="0"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="1" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2_0_i/16 "/>
</bind>
</comp>

<comp id="450" class="1005" name="mask_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mask (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="mask_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mask/19 "/>
</bind>
</comp>

<comp id="462" class="1005" name="select_0_i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="464" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_0_i (phireg) "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_0_i_phi_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="select_0_i/19 "/>
</bind>
</comp>

<comp id="471" class="1005" name="i_0_i_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="1"/>
<pin id="473" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="i_0_i_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="3" slack="0"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/19 "/>
</bind>
</comp>

<comp id="482" class="1005" name="i_i4_0_i_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="1"/>
<pin id="484" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i4_0_i (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="i_i4_0_i_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="0"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="1" slack="1"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4_0_i/23 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="26" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/4 tmp_14/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="26" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/4 icmp/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="24" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/4 tmp_18/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="24" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/4 icmp2/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="12" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 tmp_5/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1/4 or_cond_i/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/6 tmp_12/22 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="31" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/6 tmp_34/22 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="31" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp6/6 icmp8/22 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/11 tmp_26/15 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="31" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/11 tmp_42/15 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="31" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/11 icmp5/15 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="v_1/13 v_2/17 v/24 "/>
</bind>
</comp>

<comp id="589" class="1005" name="reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WBSlave_regs_load_5 WBSlave_regs_load_3 WBSlave_regs_load_4 WBSlave_regs_load_1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_6_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="stg_87_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="0" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="stg_87/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="r_V_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="30" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="3" slack="0"/>
<pin id="614" dir="0" index="3" bw="6" slack="0"/>
<pin id="615" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_3/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_1/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_2/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="exitcond_i4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="0" index="1" bw="3" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i4/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="i_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="mask_13_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="5" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask_13/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_40_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="3" slack="0"/>
<pin id="658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="mask_14_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="9" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="mask_14/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="mask_15_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="0" index="2" bw="32" slack="0"/>
<pin id="672" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mask_15/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_7_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="select_7/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_27_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="30" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="v_V_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="1"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="v_V_1/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="i_i2_0_i1_cast_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="31" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i2_0_i1_cast/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="exitcond_i5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="31" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="1"/>
<pin id="700" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="i_7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="31" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="v_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="v_3/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="exitcond_i2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="0"/>
<pin id="718" dir="0" index="1" bw="3" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/10 "/>
</bind>
</comp>

<comp id="722" class="1004" name="i_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="728" class="1004" name="mask_5_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="5" slack="0"/>
<pin id="731" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask_5/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_32_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="0" index="2" bw="3" slack="0"/>
<pin id="738" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="742" class="1004" name="mask_6_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="9" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="mask_6/10 "/>
</bind>
</comp>

<comp id="748" class="1004" name="mask_7_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="32" slack="0"/>
<pin id="752" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mask_7/10 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_5_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="select_5/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_16_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="30" slack="1"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="766" class="1004" name="v_V_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="1"/>
<pin id="769" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="v_V/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="i_i6_0_i_cast_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="31" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i6_0_i_cast/12 "/>
</bind>
</comp>

<comp id="777" class="1004" name="exitcond105_i_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="31" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="1"/>
<pin id="780" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond105_i/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="i_5_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="31" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/12 "/>
</bind>
</comp>

<comp id="789" class="1004" name="exitcond_i3_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="3" slack="0"/>
<pin id="791" dir="0" index="1" bw="3" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="i_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="801" class="1004" name="mask_9_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="5" slack="0"/>
<pin id="804" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask_9/14 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_36_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="0" index="2" bw="3" slack="0"/>
<pin id="811" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/14 "/>
</bind>
</comp>

<comp id="815" class="1004" name="mask_10_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="9" slack="0"/>
<pin id="818" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="mask_10/14 "/>
</bind>
</comp>

<comp id="821" class="1004" name="mask_11_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="0" index="2" bw="32" slack="0"/>
<pin id="825" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mask_11/14 "/>
</bind>
</comp>

<comp id="829" class="1004" name="select_6_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="select_6/14 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_20_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="30" slack="1"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_22_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_23_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_24_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="0" index="1" bw="32" slack="2"/>
<pin id="854" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_25_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="i_i2_0_i_cast_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="31" slack="0"/>
<pin id="865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i2_0_i_cast/16 "/>
</bind>
</comp>

<comp id="867" class="1004" name="exitcond_i_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="31" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="1"/>
<pin id="870" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/16 "/>
</bind>
</comp>

<comp id="873" class="1004" name="i_6_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="31" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/16 "/>
</bind>
</comp>

<comp id="879" class="1004" name="exitcond_i1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="0"/>
<pin id="881" dir="0" index="1" bw="3" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/19 "/>
</bind>
</comp>

<comp id="885" class="1004" name="i_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="891" class="1004" name="mask_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="0" index="1" bw="5" slack="0"/>
<pin id="894" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask_1/19 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_21_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="0"/>
<pin id="900" dir="0" index="2" bw="3" slack="0"/>
<pin id="901" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/19 "/>
</bind>
</comp>

<comp id="905" class="1004" name="mask_2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="9" slack="0"/>
<pin id="908" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="mask_2/19 "/>
</bind>
</comp>

<comp id="911" class="1004" name="mask_3_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="0" index="2" bw="32" slack="0"/>
<pin id="915" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mask_3/19 "/>
</bind>
</comp>

<comp id="919" class="1004" name="select_4_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="select_4/19 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="30" slack="1"/>
<pin id="927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_2_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2/20 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_4_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="0"/>
<pin id="938" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/20 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_10_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="0" index="1" bw="32" slack="2"/>
<pin id="944" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/20 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_11_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="0"/>
<pin id="949" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/20 "/>
</bind>
</comp>

<comp id="953" class="1004" name="i_i4_0_i_cast_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="31" slack="0"/>
<pin id="955" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i4_0_i_cast/23 "/>
</bind>
</comp>

<comp id="957" class="1004" name="exitcond78_i_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="31" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="1"/>
<pin id="960" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond78_i/23 "/>
</bind>
</comp>

<comp id="963" class="1004" name="i_4_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="31" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/23 "/>
</bind>
</comp>

<comp id="969" class="1005" name="WBSlave_regs_addr_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="4" slack="4"/>
<pin id="971" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="WBSlave_regs_addr "/>
</bind>
</comp>

<comp id="975" class="1005" name="WBSlave_regs_addr_3_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="5"/>
<pin id="977" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="WBSlave_regs_addr_3 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_13_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="7"/>
<pin id="986" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="988" class="1005" name="r_V_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="30" slack="1"/>
<pin id="990" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="996" class="1005" name="icmp1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="5"/>
<pin id="998" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="or_cond_i1_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="5"/>
<pin id="1002" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="select_3_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_3 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="select_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="val_V_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="2"/>
<pin id="1016" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="val_V_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="icmp_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="7"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1024" class="1005" name="or_cond_i_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="5"/>
<pin id="1026" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1028" class="1005" name="select_2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="select_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select "/>
</bind>
</comp>

<comp id="1041" class="1005" name="i_3_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="3" slack="0"/>
<pin id="1043" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="mask_15_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mask_15 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="select_7_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_7 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="WBSlave_PBuffer_addr_1_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="9" slack="1"/>
<pin id="1058" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="WBSlave_PBuffer_addr_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="tmp_28_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="1"/>
<pin id="1063" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="icmp6_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp6 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="i_7_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="31" slack="0"/>
<pin id="1074" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="i_1_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="3" slack="0"/>
<pin id="1082" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="mask_7_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mask_7 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="select_5_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="0"/>
<pin id="1092" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_5 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="WBSlave_regs_addr_2_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="4" slack="1"/>
<pin id="1097" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="WBSlave_regs_addr_2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_17_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="icmp4_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="1"/>
<pin id="1106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="i_5_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="31" slack="0"/>
<pin id="1113" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="i_2_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="3" slack="0"/>
<pin id="1121" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="mask_11_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="0"/>
<pin id="1126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mask_11 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="select_6_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="0"/>
<pin id="1131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_6 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="WBSlave_PBuffer_addr_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="9" slack="1"/>
<pin id="1136" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="WBSlave_PBuffer_addr "/>
</bind>
</comp>

<comp id="1139" class="1005" name="tmp_26_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="icmp5_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="1"/>
<pin id="1145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp5 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="i_6_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="31" slack="0"/>
<pin id="1152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="i_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="3" slack="0"/>
<pin id="1160" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1163" class="1005" name="mask_3_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="0"/>
<pin id="1165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mask_3 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="select_4_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_4 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="WBSlave_regs_addr_1_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="4" slack="1"/>
<pin id="1175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="WBSlave_regs_addr_1 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="tmp_12_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="1"/>
<pin id="1181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="icmp8_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="1"/>
<pin id="1185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp8 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="i_4_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="31" slack="0"/>
<pin id="1192" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="183"><net_src comp="106" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="108" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="110" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="108" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="110" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="112" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="112" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="122" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="122" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="122" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="126" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="146" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="126" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="174" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="114" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="114" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="114" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="114" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="114" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="294" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="114" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="302" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="319"><net_src comp="220" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="110" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="345"><net_src comp="148" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="168" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="388"><net_src comp="148" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="168" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="58" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="411" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="431"><net_src comp="148" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="168" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="474"><net_src comp="148" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="168" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="500"><net_src comp="132" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="232" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="134" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="130" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="508"><net_src comp="494" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="136" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="138" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="232" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="140" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="130" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="524"><net_src comp="510" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="142" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="232" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="144" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="520" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="258" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="58" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="164" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="258" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="82" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="130" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="558"><net_src comp="544" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="166" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="258" pin="5"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="58" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="164" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="258" pin="5"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="82" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="130" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="580"><net_src comp="566" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="166" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="258" pin="5"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="58" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="588"><net_src comp="582" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="592"><net_src comp="258" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="258" pin="5"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="202" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="602"><net_src comp="208" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="608"><net_src comp="124" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="313" pin="4"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="128" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="232" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="92" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="130" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="238" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="238" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="238" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="238" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="346" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="150" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="346" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="156" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="325" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="140" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="158" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="336" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="160" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="648" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="162" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="654" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="662" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="648" pin="2"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="336" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="82" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="690"><net_src comp="278" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="321" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="686" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="696"><net_src comp="357" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="589" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="357" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="166" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="258" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="58" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="715"><net_src comp="709" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="720"><net_src comp="389" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="150" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="389" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="156" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="368" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="140" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="158" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="379" pin="4"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="160" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="728" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="162" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="734" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="728" pin="2"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="379" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="82" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="762" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="770"><net_src comp="258" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="364" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="766" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="776"><net_src comp="400" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="589" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="400" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="166" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="432" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="150" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="432" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="156" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="411" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="140" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="158" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="422" pin="4"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="160" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="801" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="162" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="826"><net_src comp="807" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="815" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="801" pin="2"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="422" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="82" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="835" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="843"><net_src comp="407" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="176" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="278" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="839" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="407" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="845" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="862"><net_src comp="856" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="866"><net_src comp="443" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="863" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="589" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="443" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="166" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="475" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="150" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="475" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="156" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="454" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="140" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="902"><net_src comp="158" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="465" pin="4"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="160" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="909"><net_src comp="891" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="162" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="897" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="905" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="891" pin="2"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="465" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="82" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="925" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="933"><net_src comp="450" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="176" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="258" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="450" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="935" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="941" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="952"><net_src comp="946" pin="2"/><net_sink comp="258" pin=4"/></net>

<net id="956"><net_src comp="486" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="953" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="589" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="486" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="166" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="251" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="978"><net_src comp="264" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="987"><net_src comp="226" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="610" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="994"><net_src comp="988" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="995"><net_src comp="988" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="999"><net_src comp="504" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="532" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="620" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1012"><net_src comp="624" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1017"><net_src comp="244" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1023"><net_src comp="504" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="532" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="628" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1036"><net_src comp="632" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1044"><net_src comp="642" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1049"><net_src comp="668" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1054"><net_src comp="676" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1059"><net_src comp="271" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1064"><net_src comp="538" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="554" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1075"><net_src comp="703" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1083"><net_src comp="722" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1088"><net_src comp="748" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1093"><net_src comp="756" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1098"><net_src comp="283" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1103"><net_src comp="560" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="576" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1114"><net_src comp="783" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1122"><net_src comp="795" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1127"><net_src comp="821" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1132"><net_src comp="829" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1137"><net_src comp="294" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1142"><net_src comp="560" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="576" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1153"><net_src comp="873" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1161"><net_src comp="885" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1166"><net_src comp="911" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1171"><net_src comp="919" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1176"><net_src comp="302" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="1182"><net_src comp="538" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="554" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1193"><net_src comp="963" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="486" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dat_o | {1 6 11 }
	Port: ack_o | {1 3 8 13 17 24 }
	Port: int_o | {1 8 13 17 24 }
  - Chain level:
	State 1
		WBSlave_regs_addr : 1
		stg_73 : 2
		empty : 1
		empty_7 : 1
	State 2
		WBSlave_regs_addr_3 : 1
	State 3
	State 4
		tmp_3 : 1
		stg_87 : 2
		icmp1 : 1
		stg_94 : 2
		icmp3 : 1
		or_cond_i1 : 2
		stg_99 : 2
		icmp : 1
		stg_109 : 2
		icmp2 : 1
		or_cond_i : 2
		stg_114 : 2
	State 5
		exitcond_i4 : 1
		i_3 : 1
		stg_127 : 2
		mask_13 : 1
		tmp_40 : 1
		mask_14 : 1
		mask_15 : 1
		select_7 : 1
		WBSlave_PBuffer_addr_1 : 1
		WBSlave_PBuffer_load_1 : 2
	State 6
		v_V_1 : 1
		stg_140 : 1
		tmp_28 : 1
		stg_143 : 2
		tmp_43 : 1
		icmp6 : 2
		stg_146 : 3
	State 7
		i_i2_0_i1_cast : 1
		exitcond_i5 : 2
		i_7 : 1
		stg_154 : 3
	State 8
		v_3 : 1
		stg_162 : 2
	State 9
	State 10
		exitcond_i2 : 1
		i_1 : 1
		stg_175 : 2
		mask_5 : 1
		tmp_32 : 1
		mask_6 : 1
		mask_7 : 1
		select_5 : 1
		WBSlave_regs_addr_2 : 1
		WBSlave_regs_load_2 : 2
	State 11
		v_V : 1
		stg_188 : 1
		tmp_17 : 1
		stg_191 : 2
		tmp_38 : 1
		icmp4 : 2
		stg_194 : 3
	State 12
		i_i6_0_i_cast : 1
		exitcond105_i : 2
		i_5 : 1
		stg_202 : 3
	State 13
		v_1 : 1
		stg_210 : 2
	State 14
		exitcond_i3 : 1
		i_2 : 1
		stg_217 : 2
		mask_9 : 1
		tmp_36 : 1
		mask_10 : 1
		mask_11 : 1
		select_6 : 1
		WBSlave_PBuffer_addr : 1
		WBSlave_PBuffer_load : 2
	State 15
		tmp_26 : 1
		stg_236 : 2
		tmp_42 : 1
		icmp5 : 2
		stg_239 : 3
	State 16
		i_i2_0_i_cast : 1
		exitcond_i : 2
		i_6 : 1
		stg_247 : 3
	State 17
		v_2 : 1
		stg_255 : 2
	State 18
	State 19
		exitcond_i1 : 1
		i : 1
		stg_265 : 2
		mask_1 : 1
		tmp_21 : 1
		mask_2 : 1
		mask_3 : 1
		select_4 : 1
		WBSlave_regs_addr_1 : 1
		WBSlave_regs_load : 2
	State 20
	State 21
	State 22
		tmp_12 : 1
		stg_284 : 2
		tmp_34 : 1
		icmp8 : 2
		stg_287 : 3
	State 23
		i_i4_0_i_cast : 1
		exitcond78_i : 2
		i_4 : 1
		stg_295 : 3
	State 24
		v : 1
		stg_303 : 2
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_504              |    0    |    31   |
|          |               grp_fu_520              |    0    |    28   |
|          |               grp_fu_526              |    0    |    39   |
|          |               grp_fu_538              |    0    |    39   |
|          |               grp_fu_554              |    0    |    38   |
|          |               grp_fu_560              |    0    |    39   |
|          |               grp_fu_576              |    0    |    38   |
|          |               grp_fu_582              |    0    |    39   |
|   icmp   |           exitcond_i4_fu_636          |    0    |    2    |
|          |           exitcond_i5_fu_697          |    0    |    39   |
|          |               v_3_fu_709              |    0    |    39   |
|          |           exitcond_i2_fu_716          |    0    |    2    |
|          |          exitcond105_i_fu_777         |    0    |    39   |
|          |           exitcond_i3_fu_789          |    0    |    2    |
|          |           exitcond_i_fu_867           |    0    |    39   |
|          |           exitcond_i1_fu_879          |    0    |    2    |
|          |          exitcond78_i_fu_957          |    0    |    39   |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_532              |    0    |    1    |
|          |              v_V_1_fu_686             |    0    |    33   |
|          |               v_V_fu_766              |    0    |    33   |
|    and   |             tmp_23_fu_845             |    0    |    33   |
|          |             tmp_24_fu_851             |    0    |    33   |
|          |              tmp_4_fu_935             |    0    |    33   |
|          |             tmp_10_fu_941             |    0    |    33   |
|----------|---------------------------------------|---------|---------|
|          |               i_3_fu_642              |    0    |    3    |
|          |               i_7_fu_703              |    0    |    31   |
|          |               i_1_fu_722              |    0    |    3    |
|    add   |               i_5_fu_783              |    0    |    31   |
|          |               i_2_fu_795              |    0    |    3    |
|          |               i_6_fu_873              |    0    |    31   |
|          |                i_fu_885               |    0    |    3    |
|          |               i_4_fu_963              |    0    |    31   |
|----------|---------------------------------------|---------|---------|
|          |             mask_15_fu_668            |    0    |    32   |
|  select  |             mask_7_fu_748             |    0    |    32   |
|          |             mask_11_fu_821            |    0    |    32   |
|          |             mask_3_fu_911             |    0    |    32   |
|----------|---------------------------------------|---------|---------|
|          |             mask_14_fu_662            |    0    |    0    |
|          |             mask_6_fu_742             |    0    |    0    |
|    or    |             mask_10_fu_815            |    0    |    0    |
|          |             tmp_25_fu_856             |    0    |    33   |
|          |             mask_2_fu_905             |    0    |    0    |
|          |             tmp_11_fu_946             |    0    |    33   |
|----------|---------------------------------------|---------|---------|
|    xor   |             tmp_22_fu_839             |    0    |    33   |
|          |              tmp_2_fu_929             |    0    |    33   |
|----------|---------------------------------------|---------|---------|
|          |            grp_write_fu_178           |    0    |    0    |
|   write  |            grp_write_fu_186           |    0    |    0    |
|          |            grp_write_fu_194           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          | WBSlave_DELAY_ADDR_V_read_read_fu_202 |    0    |    0    |
|          |  WBSlave_STAT_ADDR_V_read_read_fu_208 |    0    |    0    |
|          |           tmp_7_read_fu_214           |    0    |    0    |
|   read   |           tmp_8_read_fu_220           |    0    |    0    |
|          |           tmp_13_read_fu_226          |    0    |    0    |
|          |           val_V_read_fu_232           |    0    |    0    |
|          |            grp_read_fu_238            |    0    |    0    |
|          |          val_V_1_read_fu_244          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_494              |    0    |    0    |
|          |               grp_fu_510              |    0    |    0    |
|partselect|               grp_fu_544              |    0    |    0    |
|          |               grp_fu_566              |    0    |    0    |
|          |               r_V_fu_610              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               tmp_fu_594              |    0    |    0    |
|          |              tmp_6_fu_599             |    0    |    0    |
|          |            select_3_fu_620            |    0    |    0    |
|          |            select_1_fu_624            |    0    |    0    |
|          |            select_2_fu_628            |    0    |    0    |
|          |             select_fu_632             |    0    |    0    |
|   zext   |             tmp_27_fu_682             |    0    |    0    |
|          |         i_i2_0_i1_cast_fu_693         |    0    |    0    |
|          |             tmp_16_fu_762             |    0    |    0    |
|          |          i_i6_0_i_cast_fu_773         |    0    |    0    |
|          |             tmp_20_fu_835             |    0    |    0    |
|          |          i_i2_0_i_cast_fu_863         |    0    |    0    |
|          |              tmp_1_fu_925             |    0    |    0    |
|          |          i_i4_0_i_cast_fu_953         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   poll   |             stg_87_fu_604             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             mask_13_fu_648            |    0    |    0    |
|          |            select_7_fu_676            |    0    |    0    |
|          |             mask_5_fu_728             |    0    |    0    |
|    shl   |            select_5_fu_756            |    0    |    0    |
|          |             mask_9_fu_801             |    0    |    0    |
|          |            select_6_fu_829            |    0    |    0    |
|          |             mask_1_fu_891             |    0    |    0    |
|          |            select_4_fu_919            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             tmp_40_fu_654             |    0    |    0    |
| bitselect|             tmp_32_fu_734             |    0    |    0    |
|          |             tmp_36_fu_807             |    0    |    0    |
|          |             tmp_21_fu_897             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   1089  |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|WBSlave_PBuffer_addr_1_reg_1056|    9   |
| WBSlave_PBuffer_addr_reg_1134 |    9   |
|  WBSlave_regs_addr_1_reg_1173 |    4   |
|  WBSlave_regs_addr_2_reg_1095 |    4   |
|  WBSlave_regs_addr_3_reg_975  |    4   |
|   WBSlave_regs_addr_reg_969   |    4   |
|         i_0_i1_reg_385        |    3   |
|         i_0_i2_reg_428        |    3   |
|         i_0_i3_reg_342        |    3   |
|         i_0_i_reg_471         |    3   |
|          i_1_reg_1080         |    3   |
|          i_2_reg_1119         |    3   |
|          i_3_reg_1041         |    3   |
|          i_4_reg_1190         |   31   |
|          i_5_reg_1111         |   31   |
|          i_6_reg_1150         |   31   |
|          i_7_reg_1072         |   31   |
|       i_i2_0_i1_reg_353       |   31   |
|        i_i2_0_i_reg_439       |   31   |
|        i_i4_0_i_reg_482       |   31   |
|        i_i6_0_i_reg_396       |   31   |
|           i_reg_1158          |    3   |
|         icmp1_reg_996         |    1   |
|         icmp4_reg_1104        |    1   |
|         icmp5_reg_1143        |    1   |
|         icmp6_reg_1065        |    1   |
|         icmp8_reg_1183        |    1   |
|         icmp_reg_1020         |    1   |
|        mask_11_reg_1124       |   32   |
|        mask_12_reg_321        |   32   |
|        mask_15_reg_1046       |   32   |
|        mask_3_reg_1163        |   32   |
|         mask_4_reg_364        |   32   |
|        mask_7_reg_1085        |   32   |
|         mask_8_reg_407        |   32   |
|          mask_reg_450         |   32   |
|      or_cond_i1_reg_1000      |    1   |
|       or_cond_i_reg_1024      |    1   |
|          r_V_reg_988          |   30   |
|            reg_589            |   32   |
|      select_0_i1_reg_376      |   32   |
|      select_0_i2_reg_419      |   32   |
|      select_0_i3_reg_333      |   32   |
|       select_0_i_reg_462      |   32   |
|       select_1_reg_1009       |   32   |
|       select_2_reg_1028       |   32   |
|       select_3_reg_1004       |   32   |
|       select_4_reg_1168       |   32   |
|       select_5_reg_1090       |   32   |
|       select_6_reg_1129       |   32   |
|       select_7_reg_1051       |   32   |
|        select_reg_1033        |   32   |
|        tmp_12_reg_1179        |    1   |
|         tmp_13_reg_984        |    1   |
|        tmp_17_reg_1100        |    1   |
|        tmp_26_reg_1139        |    1   |
|        tmp_28_reg_1061        |    1   |
|         tmp_3_reg_310         |    1   |
|        val_V_1_reg_1014       |   32   |
+-------------------------------+--------+
|             Total             |  1054  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_178 |  p2  |   3  |  32  |   96   ||    32   |
|  grp_write_fu_186 |  p2  |   2  |   1  |    2   |
|  grp_write_fu_194 |  p2  |   3  |   1  |    3   ||    1    |
| grp_access_fu_258 |  p0  |   7  |   4  |   28   ||    4    |
| grp_access_fu_258 |  p3  |   3  |   4  |   12   ||    4    |
| grp_access_fu_278 |  p0  |   4  |   9  |   36   ||    9    |
|  mask_12_reg_321  |  p0  |   2  |  32  |   64   ||    32   |
|   mask_4_reg_364  |  p0  |   2  |  32  |   64   ||    32   |
|   mask_8_reg_407  |  p0  |   2  |  32  |   64   ||    32   |
|    mask_reg_450   |  p0  |   2  |  32  |   64   ||    32   |
|      reg_589      |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   497  ||  17.069 ||   210   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1089  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   210  |
|  Register |    -   |  1054  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |  1054  |  1299  |
+-----------+--------+--------+--------+
