#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 18 07:16:51 2022
# Process ID: 27344
# Current directory: C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1
# Command line: vivado.exe -log topP.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source topP.tcl -notrace
# Log file: C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1/topP.vdi
# Journal file: C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source topP.tcl -notrace
Command: link_design -top topP -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/clk_generator/clk_generator.dcp' for cell 'clk0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/N_eventsRom_1ms_512/N_eventsRom_1ms_512.dcp' for cell 'event_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/Hit_poisson_Mu30/Hit_poisson_Mu30.dcp' for cell 'hit_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/Time_exp_mu100_1ms_4096/Time_exp_mu100_1ms_4096.dcp' for cell 'time_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/pixsimFifo/pixsimFifo.dcp' for cell 'pix0/fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1023.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 782 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/pixsimFifo/pixsimFifo.xdc] for cell 'pix0/fifo/U0'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/pixsimFifo/pixsimFifo.xdc] for cell 'pix0/fifo/U0'
Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/clk_generator/clk_generator_board.xdc] for cell 'clk0/inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/clk_generator/clk_generator_board.xdc] for cell 'clk0/inst'
Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/clk_generator/clk_generator.xdc] for cell 'clk0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/clk_generator/clk_generator.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/clk_generator/clk_generator.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.504 ; gain = 459.773
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/clk_generator/clk_generator.xdc:57]
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.gen/sources_1/ip/clk_generator/clk_generator.xdc] for cell 'clk0/inst'
Parsing XDC File [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/constrs_1/imports/new/top.xdc]
Finished Parsing XDC File [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/constrs_1/imports/new/top.xdc]
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1485.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1485.441 ; gain = 461.711
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.842 . Memory (MB): peak = 1485.441 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19e20939e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1500.422 ; gain = 14.980

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = aa5dc8f5e81cd098.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1762.863 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ae2084ce

Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1762.863 ; gain = 54.793

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 23688e163

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1762.863 ; gain = 54.793
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Retarget, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 20927b9c1

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1762.863 ; gain = 54.793
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 31 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1682bf687

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1762.863 ; gain = 54.793
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Sweep, 879 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1682bf687

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1762.863 ; gain = 54.793
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1682bf687

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1762.863 ; gain = 54.793
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1682bf687

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1762.863 ; gain = 54.793
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              20  |                                             73  |
|  Constant propagation         |               2  |              31  |                                             55  |
|  Sweep                        |               0  |             101  |                                            879  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             67  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1762.863 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2337dd5b0

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1762.863 ; gain = 54.793

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 22b510ead

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1860.820 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22b510ead

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.820 ; gain = 97.957

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22b510ead

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.820 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.820 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 230fb476d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:01:37 . Memory (MB): peak = 1860.820 ; gain = 375.379
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1/topP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file topP_drc_opted.rpt -pb topP_drc_opted.pb -rpx topP_drc_opted.rpx
Command: report_drc -file topP_drc_opted.rpt -pb topP_drc_opted.pb -rpx topP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1/topP_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1860.820 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16ab929d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1860.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1acb9792f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 231062b09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 231062b09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.820 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 231062b09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 255b0cb0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 275fdf898

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 143 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 1, total 2, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 67 nets or cells. Created 2 new cells, deleted 65 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1860.820 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             65  |                    67  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             65  |                    67  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 21bbd6ca0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1860.820 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 17a7e0891

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1860.820 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17a7e0891

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2091ccce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 246704546

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27546ec74

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 237a1b6d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c69e1e27

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22beb888f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 222a8f686

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 164c2b603

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d578352b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1860.820 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d578352b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 236ce6f86

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.318 | TNS=-473.801 |
Phase 1 Physical Synthesis Initialization | Checksum: 213a49832

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1fe83a9eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1860.820 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 236ce6f86

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.159. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1860.820 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 102d83fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 102d83fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 102d83fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1860.820 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 102d83fcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1860.820 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1860.820 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 173168fa1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1860.820 ; gain = 0.000
Ending Placer Task | Checksum: 155b3ac86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1/topP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file topP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file topP_utilization_placed.rpt -pb topP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file topP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1860.820 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1860.820 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.159 | TNS=-464.963 |
Phase 1 Physical Synthesis Initialization | Checksum: 28173da7d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.617 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.159 | TNS=-464.963 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 28173da7d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.639 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.159 | TNS=-464.963 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[1].  Re-placed instance localTime_reg[1]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.159 | TNS=-464.881 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[2].  Re-placed instance localTime_reg[2]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.159 | TNS=-464.799 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[3].  Re-placed instance localTime_reg[3]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.159 | TNS=-464.717 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[4].  Re-placed instance localTime_reg[4]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.129 | TNS=-464.635 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[13].  Re-placed instance localTime_reg[13]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.129 | TNS=-464.580 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[14].  Re-placed instance localTime_reg[14]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.129 | TNS=-464.525 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[15].  Re-placed instance localTime_reg[15]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.127 | TNS=-464.470 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[5].  Re-placed instance localTime_reg[5]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.127 | TNS=-464.561 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[6].  Re-placed instance localTime_reg[6]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.127 | TNS=-464.561 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[7].  Re-placed instance localTime_reg[7]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.127 | TNS=-464.561 |
INFO: [Physopt 32-663] Processed net localTime_reg_n_0_[8].  Re-placed instance localTime_reg[8]
INFO: [Physopt 32-735] Processed net localTime_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.090 | TNS=-464.561 |
INFO: [Physopt 32-662] Processed net localTime_reg_n_0_[13].  Did not re-place instance localTime_reg[13]
INFO: [Physopt 32-702] Processed net localTime_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net event_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[3].  Re-placed instance event_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
INFO: [Physopt 32-735] Processed net event_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.086 | TNS=-463.990 |
INFO: [Physopt 32-663] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[3].  Re-placed instance time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
INFO: [Physopt 32-735] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.077 | TNS=-463.676 |
INFO: [Physopt 32-663] Processed net event_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[7].  Re-placed instance event_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
INFO: [Physopt 32-735] Processed net event_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.001 | TNS=-457.078 |
INFO: [Physopt 32-663] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[1].  Re-placed instance time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
INFO: [Physopt 32-735] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.963 | TNS=-456.394 |
INFO: [Physopt 32-663] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[9].  Re-placed instance time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]
INFO: [Physopt 32-735] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.939 | TNS=-455.884 |
INFO: [Physopt 32-663] Processed net event_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[5].  Re-placed instance event_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
INFO: [Physopt 32-735] Processed net event_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.900 | TNS=-453.466 |
INFO: [Physopt 32-662] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11].  Did not re-place instance time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]
INFO: [Physopt 32-572] Net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FSM_sequential_state_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FSM_sequential_state[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net localTime[15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net localTime[15]_i_1_n_0.  Did not re-place instance localTime[15]_i_1
INFO: [Physopt 32-572] Net localTime[15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net localTime[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net localTime_reg_n_0_[13].  Did not re-place instance localTime_reg[13]
INFO: [Physopt 32-702] Processed net localTime_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11].  Did not re-place instance time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]
INFO: [Physopt 32-702] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FSM_sequential_state_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FSM_sequential_state[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net localTime[15]_i_1_n_0.  Did not re-place instance localTime[15]_i_1
INFO: [Physopt 32-702] Processed net localTime[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.900 | TNS=-453.466 |
Phase 3 Critical Path Optimization | Checksum: 28173da7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.820 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.900 | TNS=-453.466 |
INFO: [Physopt 32-662] Processed net localTime_reg_n_0_[13].  Did not re-place instance localTime_reg[13]
INFO: [Physopt 32-702] Processed net localTime_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11].  Did not re-place instance time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]
INFO: [Physopt 32-572] Net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FSM_sequential_state_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FSM_sequential_state[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net localTime[15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net localTime[15]_i_1_n_0.  Did not re-place instance localTime[15]_i_1
INFO: [Physopt 32-572] Net localTime[15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net localTime[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net localTime_reg_n_0_[13].  Did not re-place instance localTime_reg[13]
INFO: [Physopt 32-702] Processed net localTime_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11].  Did not re-place instance time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]
INFO: [Physopt 32-702] Processed net time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FSM_sequential_state_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FSM_sequential_state[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net localTime[15]_i_1_n_0.  Did not re-place instance localTime[15]_i_1
INFO: [Physopt 32-702] Processed net localTime[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.900 | TNS=-453.466 |
Phase 4 Critical Path Optimization | Checksum: 28173da7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.900 | TNS=-453.466 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.259  |         11.497  |            0  |              0  |                    17  |           0  |           2  |  00:00:02  |
|  Total          |          0.259  |         11.497  |            0  |              0  |                    17  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1860.820 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2a5f74f64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
206 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1860.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1/topP_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f6fcf63e ConstDB: 0 ShapeSum: e8b83b90 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10ade2067

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1921.574 ; gain = 60.754
Post Restoration Checksum: NetGraph: 36246b3e NumContArr: d4b9b529 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10ade2067

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1921.574 ; gain = 60.754

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10ade2067

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1927.594 ; gain = 66.773

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10ade2067

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1927.594 ; gain = 66.773
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1044ca261

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.984 ; gain = 82.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.658 | TNS=-438.722| WHS=-2.473 | THS=-174.057|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1251038b3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1946.031 ; gain = 85.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.658 | TNS=-438.623| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17ec8ded4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1960.273 ; gain = 99.453
Phase 2 Router Initialization | Checksum: a18f859e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1960.273 ; gain = 99.453

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0179383 %
  Global Horizontal Routing Utilization  = 0.0124935 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4213
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4191
  Number of Partially Routed Nets     = 22
  Number of Node Overlaps             = 36


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: a18f859e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1960.273 ; gain = 99.453
Phase 3 Initial Routing | Checksum: 1ca054be6

Time (s): cpu = 00:05:14 ; elapsed = 00:03:28 . Memory (MB): peak = 2015.059 ; gain = 154.238
INFO: [Route 35-580] Design has 26 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|        clk_40_constraint |              sys_clk_pin |                                time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D|
|        clk_40_constraint |              sys_clk_pin |                                time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D|
|        clk_40_constraint |              sys_clk_pin |                                time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D|
|        clk_40_constraint |              sys_clk_pin |                                time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D|
|        clk_40_constraint |              sys_clk_pin |                                time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2031
 Number of Nodes with overlaps = 541
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.184 | TNS=-478.316| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e5f1446d

Time (s): cpu = 00:11:06 ; elapsed = 00:08:34 . Memory (MB): peak = 2024.723 ; gain = 163.902

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.271 | TNS=-474.136| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ed26f669

Time (s): cpu = 00:11:06 ; elapsed = 00:08:34 . Memory (MB): peak = 2024.723 ; gain = 163.902
Phase 4 Rip-up And Reroute | Checksum: ed26f669

Time (s): cpu = 00:11:06 ; elapsed = 00:08:34 . Memory (MB): peak = 2024.723 ; gain = 163.902

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11ab7dd85

Time (s): cpu = 00:11:07 ; elapsed = 00:08:34 . Memory (MB): peak = 2024.723 ; gain = 163.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.184 | TNS=-478.316| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1760cbc76

Time (s): cpu = 00:11:07 ; elapsed = 00:08:34 . Memory (MB): peak = 2024.723 ; gain = 163.902

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1760cbc76

Time (s): cpu = 00:11:07 ; elapsed = 00:08:34 . Memory (MB): peak = 2024.723 ; gain = 163.902
Phase 5 Delay and Skew Optimization | Checksum: 1760cbc76

Time (s): cpu = 00:11:07 ; elapsed = 00:08:34 . Memory (MB): peak = 2024.723 ; gain = 163.902

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15f755de2

Time (s): cpu = 00:11:07 ; elapsed = 00:08:35 . Memory (MB): peak = 2024.723 ; gain = 163.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.184 | TNS=-477.596| WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a65d012d

Time (s): cpu = 00:11:07 ; elapsed = 00:08:35 . Memory (MB): peak = 2024.723 ; gain = 163.902
Phase 6 Post Hold Fix | Checksum: 1a65d012d

Time (s): cpu = 00:11:07 ; elapsed = 00:08:35 . Memory (MB): peak = 2024.723 ; gain = 163.902

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.89556 %
  Global Horizontal Routing Utilization  = 3.25078 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1bb6f4236

Time (s): cpu = 00:11:07 ; elapsed = 00:08:35 . Memory (MB): peak = 2024.723 ; gain = 163.902

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bb6f4236

Time (s): cpu = 00:11:07 ; elapsed = 00:08:35 . Memory (MB): peak = 2024.723 ; gain = 163.902

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25ff8bb22

Time (s): cpu = 00:11:08 ; elapsed = 00:08:35 . Memory (MB): peak = 2024.723 ; gain = 163.902

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.184 | TNS=-477.596| WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 25ff8bb22

Time (s): cpu = 00:11:08 ; elapsed = 00:08:35 . Memory (MB): peak = 2024.723 ; gain = 163.902
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:08 ; elapsed = 00:08:35 . Memory (MB): peak = 2024.723 ; gain = 163.902

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
223 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:11 ; elapsed = 00:08:37 . Memory (MB): peak = 2024.723 ; gain = 163.902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.555 . Memory (MB): peak = 2024.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1/topP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file topP_drc_routed.rpt -pb topP_drc_routed.pb -rpx topP_drc_routed.rpx
Command: report_drc -file topP_drc_routed.rpt -pb topP_drc_routed.pb -rpx topP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1/topP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file topP_methodology_drc_routed.rpt -pb topP_methodology_drc_routed.pb -rpx topP_methodology_drc_routed.rpx
Command: report_methodology -file topP_methodology_drc_routed.rpt -pb topP_methodology_drc_routed.pb -rpx topP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.runs/impl_1/topP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file topP_power_routed.rpt -pb topP_power_summary_routed.pb -rpx topP_power_routed.rpx
Command: report_power -file topP_power_routed.rpt -pb topP_power_summary_routed.pb -rpx topP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
235 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file topP_route_status.rpt -pb topP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file topP_timing_summary_routed.rpt -pb topP_timing_summary_routed.pb -rpx topP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file topP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file topP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file topP_bus_skew_routed.rpt -pb topP_bus_skew_routed.pb -rpx topP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 18 07:27:55 2022...
