always @(posedge clk) begin
    q <= d;
end

always @(negedge clk) begin
    q <= d;
end

endmodule