// Seed: 1733828276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7, id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input uwire id_2,
    input wand id_3,
    input tri id_4,
    output wor id_5,
    input uwire id_6,
    output tri id_7,
    input wor id_8,
    output wire id_9,
    output uwire id_10,
    input wor id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wire id_14,
    output uwire id_15,
    input uwire id_16,
    output wor id_17,
    input wire id_18,
    input uwire id_19,
    output tri0 id_20,
    output tri0 id_21,
    input wand id_22,
    input supply0 id_23
);
  genvar id_25, id_26;
  xnor primCall (
      id_17, id_25, id_23, id_11, id_22, id_16, id_6, id_19, id_8, id_26, id_12, id_0, id_4
  );
  module_0 modCall_1 (
      id_25,
      id_26,
      id_26,
      id_25,
      id_26,
      id_25
  );
endmodule
