{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634663129701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634663129701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 19:05:29 2021 " "Processing started: Tue Oct 19 19:05:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634663129701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663129701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights_game -c lights_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off lights_game -c lights_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663129701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634663130143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634663130143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634663136892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file n_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_counter " "Found entity 1: n_counter" {  } { { "n_counter.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/n_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634663136892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_shift_reg " "Found entity 1: n_shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634663136908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights_game.v 1 1 " "Found 1 design units, including 1 entities, in source file lights_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_game " "Found entity 1: lights_game" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634663136908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lights_game " "Elaborating entity \"lights_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset lights_game.v(27) " "Verilog HDL Always Construct warning at lights_game.v(27): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PR lights_game.v(31) " "Verilog HDL Always Construct warning at lights_game.v(31): variable \"PR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PR lights_game.v(33) " "Verilog HDL Always Construct warning at lights_game.v(33): variable \"PR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PR lights_game.v(35) " "Verilog HDL Always Construct warning at lights_game.v(35): variable \"PR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PR lights_game.v(37) " "Verilog HDL Always Construct warning at lights_game.v(37): variable \"PR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PR lights_game.v(39) " "Verilog HDL Always Construct warning at lights_game.v(39): variable \"PR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PR lights_game.v(41) " "Verilog HDL Always Construct warning at lights_game.v(41): variable \"PR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PR lights_game.v(43) " "Verilog HDL Always Construct warning at lights_game.v(43): variable \"PR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PR lights_game.v(45) " "Verilog HDL Always Construct warning at lights_game.v(45): variable \"PR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds_aux lights_game.v(25) " "Verilog HDL Always Construct warning at lights_game.v(25): inferring latch(es) for variable \"leds_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_aux\[0\] lights_game.v(31) " "Inferred latch for \"leds_aux\[0\]\" at lights_game.v(31)" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_aux\[1\] lights_game.v(31) " "Inferred latch for \"leds_aux\[1\]\" at lights_game.v(31)" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_aux\[2\] lights_game.v(31) " "Inferred latch for \"leds_aux\[2\]\" at lights_game.v(31)" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_aux\[3\] lights_game.v(31) " "Inferred latch for \"leds_aux\[3\]\" at lights_game.v(31)" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_aux\[4\] lights_game.v(31) " "Inferred latch for \"leds_aux\[4\]\" at lights_game.v(31)" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_aux\[5\] lights_game.v(31) " "Inferred latch for \"leds_aux\[5\]\" at lights_game.v(31)" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_aux\[6\] lights_game.v(31) " "Inferred latch for \"leds_aux\[6\]\" at lights_game.v(31)" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_aux\[7\] lights_game.v(31) " "Inferred latch for \"leds_aux\[7\]\" at lights_game.v(31)" {  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663136939 "|lights_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter n_counter:counter_leds " "Elaborating entity \"n_counter\" for hierarchy \"n_counter:counter_leds\"" {  } { { "lights_game.v" "counter_leds" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634663136954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 n_counter.v(21) " "Verilog HDL assignment warning at n_counter.v(21): truncated value with size 32 to match size of target (24)" {  } { { "n_counter.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/n_counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634663136954 "|lights_game|n_counter:counter_leds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 n_counter.v(23) " "Verilog HDL assignment warning at n_counter.v(23): truncated value with size 32 to match size of target (24)" {  } { { "n_counter.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/n_counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634663136954 "|lights_game|n_counter:counter_leds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 n_counter.v(28) " "Verilog HDL assignment warning at n_counter.v(28): truncated value with size 32 to match size of target (1)" {  } { { "n_counter.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/n_counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634663136954 "|lights_game|n_counter:counter_leds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_shift_reg n_shift_reg:reg_14 " "Elaborating entity \"n_shift_reg\" for hierarchy \"n_shift_reg:reg_14\"" {  } { { "lights_game.v" "reg_14" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634663136954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds_aux\[7\] " "Latch leds_aux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE n_shift_reg:reg_14\|PR\[0\] " "Ports ENA and PRE on the latch are fed by the same signal n_shift_reg:reg_14\|PR\[0\]" {  } { { "shift_reg.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/shift_reg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634663137236 ""}  } { { "lights_game.v" "" { Text "C:/Users/jplaave/Desktop/sdp-juan_dev/juan_sdp/Tarea1/lights_game.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634663137236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634663137336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634663137712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634663137712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634663137728 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634663137728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634663137728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634663137728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634663137744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 19 19:05:37 2021 " "Processing ended: Tue Oct 19 19:05:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634663137744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634663137744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634663137744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634663137744 ""}
