<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>qsimd_x86_p.h source code [qtbase-6.5.0/src/corelib/global/qsimd_x86_p.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="X86CpuArchitectures,X86CpuFeatures "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'qtbase-6.5.0/src/corelib/global/qsimd_x86_p.h'; var root_path = '../../../..'; var data_path = '../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>qtbase-6.5.0</a>/<a href='../..'>src</a>/<a href='..'>corelib</a>/<a href='./'>global</a>/<a href='qsimd_x86_p.h.html'>qsimd_x86_p.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>// Copyright (C) 2022 Intel Corporation.</i></td></tr>
<tr><th id="2">2</th><td><i>// SPDX-License-Identifier: LicenseRef-Qt-Commercial OR LGPL-3.0-only OR GPL-2.0-only OR GPL-3.0-only</i></td></tr>
<tr><th id="3">3</th><td><i></i></td></tr>
<tr><th id="4">4</th><td><i>//</i></td></tr>
<tr><th id="5">5</th><td><i>//  W A R N I N G</i></td></tr>
<tr><th id="6">6</th><td><i>//  -------------</i></td></tr>
<tr><th id="7">7</th><td><i>//</i></td></tr>
<tr><th id="8">8</th><td><i>// This file is not part of the Qt API.  It exists purely as an</i></td></tr>
<tr><th id="9">9</th><td><i>// implementation detail.  This header file may change from version to</i></td></tr>
<tr><th id="10">10</th><td><i>// version without notice, or even be removed.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// We mean it.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>// This is a generated file. DO NOT EDIT.</i></td></tr>
<tr><th id="16">16</th><td><i>// Please see util/x86simdgen/README.md</i></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifndef</span> <span class="macro" data-ref="_M/QSIMD_X86_P_H">QSIMD_X86_P_H</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/QSIMD_X86_P_H" data-ref="_M/QSIMD_X86_P_H">QSIMD_X86_P_H</dfn></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include &lt;stdint.h&gt;</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>// in CPUID Leaf 1, EDX:</i></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_sse2" data-ref="_M/cpu_feature_sse2">cpu_feature_sse2</dfn>                            (UINT64_C(1) &lt;&lt; 0)</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i>// in CPUID Leaf 1, ECX:</i></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_sse3" data-ref="_M/cpu_feature_sse3">cpu_feature_sse3</dfn>                            (UINT64_C(1) &lt;&lt; 1)</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_ssse3" data-ref="_M/cpu_feature_ssse3">cpu_feature_ssse3</dfn>                           (UINT64_C(1) &lt;&lt; 2)</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_fma" data-ref="_M/cpu_feature_fma">cpu_feature_fma</dfn>                             (UINT64_C(1) &lt;&lt; 3)</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_sse4_1" data-ref="_M/cpu_feature_sse4_1">cpu_feature_sse4_1</dfn>                          (UINT64_C(1) &lt;&lt; 4)</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_sse4_2" data-ref="_M/cpu_feature_sse4_2">cpu_feature_sse4_2</dfn>                          (UINT64_C(1) &lt;&lt; 5)</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_movbe" data-ref="_M/cpu_feature_movbe">cpu_feature_movbe</dfn>                           (UINT64_C(1) &lt;&lt; 6)</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_popcnt" data-ref="_M/cpu_feature_popcnt">cpu_feature_popcnt</dfn>                          (UINT64_C(1) &lt;&lt; 7)</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_aes" data-ref="_M/cpu_feature_aes">cpu_feature_aes</dfn>                             (UINT64_C(1) &lt;&lt; 8)</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx" data-ref="_M/cpu_feature_avx">cpu_feature_avx</dfn>                             (UINT64_C(1) &lt;&lt; 9)</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_f16c" data-ref="_M/cpu_feature_f16c">cpu_feature_f16c</dfn>                            (UINT64_C(1) &lt;&lt; 10)</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_rdrnd" data-ref="_M/cpu_feature_rdrnd">cpu_feature_rdrnd</dfn>                           (UINT64_C(1) &lt;&lt; 11)</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>// in CPUID Leaf 7, Sub-leaf 0, EBX:</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_bmi" data-ref="_M/cpu_feature_bmi">cpu_feature_bmi</dfn>                             (UINT64_C(1) &lt;&lt; 12)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx2" data-ref="_M/cpu_feature_avx2">cpu_feature_avx2</dfn>                            (UINT64_C(1) &lt;&lt; 13)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_bmi2" data-ref="_M/cpu_feature_bmi2">cpu_feature_bmi2</dfn>                            (UINT64_C(1) &lt;&lt; 14)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512f" data-ref="_M/cpu_feature_avx512f">cpu_feature_avx512f</dfn>                         (UINT64_C(1) &lt;&lt; 15)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512dq" data-ref="_M/cpu_feature_avx512dq">cpu_feature_avx512dq</dfn>                        (UINT64_C(1) &lt;&lt; 16)</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_rdseed" data-ref="_M/cpu_feature_rdseed">cpu_feature_rdseed</dfn>                          (UINT64_C(1) &lt;&lt; 17)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512ifma" data-ref="_M/cpu_feature_avx512ifma">cpu_feature_avx512ifma</dfn>                      (UINT64_C(1) &lt;&lt; 18)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512cd" data-ref="_M/cpu_feature_avx512cd">cpu_feature_avx512cd</dfn>                        (UINT64_C(1) &lt;&lt; 19)</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_sha" data-ref="_M/cpu_feature_sha">cpu_feature_sha</dfn>                             (UINT64_C(1) &lt;&lt; 20)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512bw" data-ref="_M/cpu_feature_avx512bw">cpu_feature_avx512bw</dfn>                        (UINT64_C(1) &lt;&lt; 21)</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512vl" data-ref="_M/cpu_feature_avx512vl">cpu_feature_avx512vl</dfn>                        (UINT64_C(1) &lt;&lt; 22)</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>// in CPUID Leaf 7, Sub-leaf 0, ECX:</i></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512vbmi" data-ref="_M/cpu_feature_avx512vbmi">cpu_feature_avx512vbmi</dfn>                      (UINT64_C(1) &lt;&lt; 23)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512vbmi2" data-ref="_M/cpu_feature_avx512vbmi2">cpu_feature_avx512vbmi2</dfn>                     (UINT64_C(1) &lt;&lt; 24)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_shstk" data-ref="_M/cpu_feature_shstk">cpu_feature_shstk</dfn>                           (UINT64_C(1) &lt;&lt; 25)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_gfni" data-ref="_M/cpu_feature_gfni">cpu_feature_gfni</dfn>                            (UINT64_C(1) &lt;&lt; 26)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_vaes" data-ref="_M/cpu_feature_vaes">cpu_feature_vaes</dfn>                            (UINT64_C(1) &lt;&lt; 27)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512vnni" data-ref="_M/cpu_feature_avx512vnni">cpu_feature_avx512vnni</dfn>                      (UINT64_C(1) &lt;&lt; 28)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512bitalg" data-ref="_M/cpu_feature_avx512bitalg">cpu_feature_avx512bitalg</dfn>                    (UINT64_C(1) &lt;&lt; 29)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512vpopcntdq" data-ref="_M/cpu_feature_avx512vpopcntdq">cpu_feature_avx512vpopcntdq</dfn>                 (UINT64_C(1) &lt;&lt; 30)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>// in CPUID Leaf 7, Sub-leaf 0, EDX:</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_hybrid" data-ref="_M/cpu_feature_hybrid">cpu_feature_hybrid</dfn>                          (UINT64_C(1) &lt;&lt; 31)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_ibt" data-ref="_M/cpu_feature_ibt">cpu_feature_ibt</dfn>                             (UINT64_C(1) &lt;&lt; 32)</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/cpu_feature_avx512fp16" data-ref="_M/cpu_feature_avx512fp16">cpu_feature_avx512fp16</dfn>                      (UINT64_C(1) &lt;&lt; 33)</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>// CPU architectures</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/cpu_x86_64" data-ref="_M/cpu_x86_64">cpu_x86_64</dfn>              (0 \</u></td></tr>
<tr><th id="68">68</th><td><u>                                 | cpu_feature_sse2)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/cpu_core2" data-ref="_M/cpu_core2">cpu_core2</dfn>               (cpu_x86_64 \</u></td></tr>
<tr><th id="70">70</th><td><u>                                 | cpu_feature_sse3 \</u></td></tr>
<tr><th id="71">71</th><td><u>                                 | cpu_feature_ssse3)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/cpu_nhm" data-ref="_M/cpu_nhm">cpu_nhm</dfn>                 (cpu_core2 \</u></td></tr>
<tr><th id="73">73</th><td><u>                                 | cpu_feature_sse4_1 \</u></td></tr>
<tr><th id="74">74</th><td><u>                                 | cpu_feature_sse4_2 \</u></td></tr>
<tr><th id="75">75</th><td><u>                                 | cpu_feature_popcnt)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/cpu_wsm" data-ref="_M/cpu_wsm">cpu_wsm</dfn>                 (cpu_nhm)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/cpu_snb" data-ref="_M/cpu_snb">cpu_snb</dfn>                 (cpu_wsm \</u></td></tr>
<tr><th id="78">78</th><td><u>                                 | cpu_feature_avx)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/cpu_ivb" data-ref="_M/cpu_ivb">cpu_ivb</dfn>                 (cpu_snb \</u></td></tr>
<tr><th id="80">80</th><td><u>                                 | cpu_feature_f16c \</u></td></tr>
<tr><th id="81">81</th><td><u>                                 | cpu_feature_rdrnd)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/cpu_hsw" data-ref="_M/cpu_hsw">cpu_hsw</dfn>                 (cpu_ivb \</u></td></tr>
<tr><th id="83">83</th><td><u>                                 | cpu_feature_avx2 \</u></td></tr>
<tr><th id="84">84</th><td><u>                                 | cpu_feature_fma \</u></td></tr>
<tr><th id="85">85</th><td><u>                                 | cpu_feature_bmi \</u></td></tr>
<tr><th id="86">86</th><td><u>                                 | cpu_feature_bmi2 \</u></td></tr>
<tr><th id="87">87</th><td><u>                                 | cpu_feature_movbe)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/cpu_bdw" data-ref="_M/cpu_bdw">cpu_bdw</dfn>                 (cpu_hsw \</u></td></tr>
<tr><th id="89">89</th><td><u>                                 | cpu_feature_rdseed)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/cpu_bdx" data-ref="_M/cpu_bdx">cpu_bdx</dfn>                 (cpu_bdw)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/cpu_skl" data-ref="_M/cpu_skl">cpu_skl</dfn>                 (cpu_bdw)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/cpu_adl" data-ref="_M/cpu_adl">cpu_adl</dfn>                 (cpu_skl \</u></td></tr>
<tr><th id="93">93</th><td><u>                                 | cpu_feature_gfni \</u></td></tr>
<tr><th id="94">94</th><td><u>                                 | cpu_feature_vaes \</u></td></tr>
<tr><th id="95">95</th><td><u>                                 | cpu_feature_shstk \</u></td></tr>
<tr><th id="96">96</th><td><u>                                 | cpu_feature_ibt)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/cpu_skx" data-ref="_M/cpu_skx">cpu_skx</dfn>                 (cpu_skl \</u></td></tr>
<tr><th id="98">98</th><td><u>                                 | cpu_feature_avx512f \</u></td></tr>
<tr><th id="99">99</th><td><u>                                 | cpu_feature_avx512dq \</u></td></tr>
<tr><th id="100">100</th><td><u>                                 | cpu_feature_avx512cd \</u></td></tr>
<tr><th id="101">101</th><td><u>                                 | cpu_feature_avx512bw \</u></td></tr>
<tr><th id="102">102</th><td><u>                                 | cpu_feature_avx512vl)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/cpu_clx" data-ref="_M/cpu_clx">cpu_clx</dfn>                 (cpu_skx \</u></td></tr>
<tr><th id="104">104</th><td><u>                                 | cpu_feature_avx512vnni)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/cpu_cpx" data-ref="_M/cpu_cpx">cpu_cpx</dfn>                 (cpu_clx)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/cpu_cnl" data-ref="_M/cpu_cnl">cpu_cnl</dfn>                 (cpu_skx \</u></td></tr>
<tr><th id="107">107</th><td><u>                                 | cpu_feature_avx512ifma \</u></td></tr>
<tr><th id="108">108</th><td><u>                                 | cpu_feature_avx512vbmi)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/cpu_icl" data-ref="_M/cpu_icl">cpu_icl</dfn>                 (cpu_cnl \</u></td></tr>
<tr><th id="110">110</th><td><u>                                 | cpu_feature_avx512vbmi2 \</u></td></tr>
<tr><th id="111">111</th><td><u>                                 | cpu_feature_gfni \</u></td></tr>
<tr><th id="112">112</th><td><u>                                 | cpu_feature_vaes \</u></td></tr>
<tr><th id="113">113</th><td><u>                                 | cpu_feature_avx512vnni \</u></td></tr>
<tr><th id="114">114</th><td><u>                                 | cpu_feature_avx512bitalg \</u></td></tr>
<tr><th id="115">115</th><td><u>                                 | cpu_feature_avx512vpopcntdq)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/cpu_icx" data-ref="_M/cpu_icx">cpu_icx</dfn>                 (cpu_icl)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/cpu_tgl" data-ref="_M/cpu_tgl">cpu_tgl</dfn>                 (cpu_icl \</u></td></tr>
<tr><th id="118">118</th><td><u>                                 | cpu_feature_shstk \</u></td></tr>
<tr><th id="119">119</th><td><u>                                 | cpu_feature_ibt)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/cpu_spr" data-ref="_M/cpu_spr">cpu_spr</dfn>                 (cpu_tgl)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/cpu_slm" data-ref="_M/cpu_slm">cpu_slm</dfn>                 (cpu_wsm \</u></td></tr>
<tr><th id="122">122</th><td><u>                                 | cpu_feature_rdrnd \</u></td></tr>
<tr><th id="123">123</th><td><u>                                 | cpu_feature_movbe)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/cpu_glm" data-ref="_M/cpu_glm">cpu_glm</dfn>                 (cpu_slm \</u></td></tr>
<tr><th id="125">125</th><td><u>                                 | cpu_feature_rdseed)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/cpu_tnt" data-ref="_M/cpu_tnt">cpu_tnt</dfn>                 (cpu_glm \</u></td></tr>
<tr><th id="127">127</th><td><u>                                 | cpu_feature_gfni)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/cpu_nehalem" data-ref="_M/cpu_nehalem">cpu_nehalem</dfn>             (cpu_nhm)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/cpu_westmere" data-ref="_M/cpu_westmere">cpu_westmere</dfn>            (cpu_wsm)</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/cpu_sandybridge" data-ref="_M/cpu_sandybridge">cpu_sandybridge</dfn>         (cpu_snb)</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/cpu_ivybridge" data-ref="_M/cpu_ivybridge">cpu_ivybridge</dfn>           (cpu_ivb)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/cpu_haswell" data-ref="_M/cpu_haswell">cpu_haswell</dfn>             (cpu_hsw)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/cpu_broadwell" data-ref="_M/cpu_broadwell">cpu_broadwell</dfn>           (cpu_bdw)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/cpu_skylake" data-ref="_M/cpu_skylake">cpu_skylake</dfn>             (cpu_skl)</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/cpu_skylake_avx512" data-ref="_M/cpu_skylake_avx512">cpu_skylake_avx512</dfn>      (cpu_skx)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/cpu_cascadelake" data-ref="_M/cpu_cascadelake">cpu_cascadelake</dfn>         (cpu_clx)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/cpu_cooperlake" data-ref="_M/cpu_cooperlake">cpu_cooperlake</dfn>          (cpu_cpx)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/cpu_cannonlake" data-ref="_M/cpu_cannonlake">cpu_cannonlake</dfn>          (cpu_cnl)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/cpu_icelake_client" data-ref="_M/cpu_icelake_client">cpu_icelake_client</dfn>      (cpu_icl)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/cpu_icelake_server" data-ref="_M/cpu_icelake_server">cpu_icelake_server</dfn>      (cpu_icx)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/cpu_alderlake" data-ref="_M/cpu_alderlake">cpu_alderlake</dfn>           (cpu_adl)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/cpu_sapphirerapids" data-ref="_M/cpu_sapphirerapids">cpu_sapphirerapids</dfn>      (cpu_spr)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/cpu_tigerlake" data-ref="_M/cpu_tigerlake">cpu_tigerlake</dfn>           (cpu_tgl)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/cpu_silvermont" data-ref="_M/cpu_silvermont">cpu_silvermont</dfn>          (cpu_slm)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/cpu_goldmont" data-ref="_M/cpu_goldmont">cpu_goldmont</dfn>            (cpu_glm)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/cpu_tremont" data-ref="_M/cpu_tremont">cpu_tremont</dfn>             (cpu_tnt)</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>// __attribute__ target strings for GCC and Clang</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_SSE2" data-ref="_M/QT_FUNCTION_TARGET_STRING_SSE2">QT_FUNCTION_TARGET_STRING_SSE2</dfn>              "sse2"</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_SSE3" data-ref="_M/QT_FUNCTION_TARGET_STRING_SSE3">QT_FUNCTION_TARGET_STRING_SSE3</dfn>              "sse3"</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_SSSE3" data-ref="_M/QT_FUNCTION_TARGET_STRING_SSSE3">QT_FUNCTION_TARGET_STRING_SSSE3</dfn>             "ssse3"</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_FMA" data-ref="_M/QT_FUNCTION_TARGET_STRING_FMA">QT_FUNCTION_TARGET_STRING_FMA</dfn>               "fma"</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_SSE4_1" data-ref="_M/QT_FUNCTION_TARGET_STRING_SSE4_1">QT_FUNCTION_TARGET_STRING_SSE4_1</dfn>            "sse4.1"</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_SSE4_2" data-ref="_M/QT_FUNCTION_TARGET_STRING_SSE4_2">QT_FUNCTION_TARGET_STRING_SSE4_2</dfn>            "sse4.2"</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_MOVBE" data-ref="_M/QT_FUNCTION_TARGET_STRING_MOVBE">QT_FUNCTION_TARGET_STRING_MOVBE</dfn>             "movbe"</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_POPCNT" data-ref="_M/QT_FUNCTION_TARGET_STRING_POPCNT">QT_FUNCTION_TARGET_STRING_POPCNT</dfn>            "popcnt"</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AES" data-ref="_M/QT_FUNCTION_TARGET_STRING_AES">QT_FUNCTION_TARGET_STRING_AES</dfn>               "aes,sse4.2"</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX">QT_FUNCTION_TARGET_STRING_AVX</dfn>               "avx"</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_F16C" data-ref="_M/QT_FUNCTION_TARGET_STRING_F16C">QT_FUNCTION_TARGET_STRING_F16C</dfn>              "f16c,avx"</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_RDRND" data-ref="_M/QT_FUNCTION_TARGET_STRING_RDRND">QT_FUNCTION_TARGET_STRING_RDRND</dfn>             "rdrnd"</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_BMI" data-ref="_M/QT_FUNCTION_TARGET_STRING_BMI">QT_FUNCTION_TARGET_STRING_BMI</dfn>               "bmi"</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX2" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX2">QT_FUNCTION_TARGET_STRING_AVX2</dfn>              "avx2,avx"</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_BMI2" data-ref="_M/QT_FUNCTION_TARGET_STRING_BMI2">QT_FUNCTION_TARGET_STRING_BMI2</dfn>              "bmi2"</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512F" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512F">QT_FUNCTION_TARGET_STRING_AVX512F</dfn>           "avx512f,avx"</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512DQ" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512DQ">QT_FUNCTION_TARGET_STRING_AVX512DQ</dfn>          "avx512dq,avx512f"</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_RDSEED" data-ref="_M/QT_FUNCTION_TARGET_STRING_RDSEED">QT_FUNCTION_TARGET_STRING_RDSEED</dfn>            "rdseed"</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512IFMA" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512IFMA">QT_FUNCTION_TARGET_STRING_AVX512IFMA</dfn>        "avx512ifma,avx512f"</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512CD" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512CD">QT_FUNCTION_TARGET_STRING_AVX512CD</dfn>          "avx512cd,avx512f"</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_SHA" data-ref="_M/QT_FUNCTION_TARGET_STRING_SHA">QT_FUNCTION_TARGET_STRING_SHA</dfn>               "sha"</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512BW" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512BW">QT_FUNCTION_TARGET_STRING_AVX512BW</dfn>          "avx512bw,avx512f"</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512VL" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512VL">QT_FUNCTION_TARGET_STRING_AVX512VL</dfn>          "avx512vl,avx512f"</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512VBMI" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512VBMI">QT_FUNCTION_TARGET_STRING_AVX512VBMI</dfn>        "avx512vbmi,avx512f"</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512VBMI2" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512VBMI2">QT_FUNCTION_TARGET_STRING_AVX512VBMI2</dfn>       "avx512vbmi2,avx512f"</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_SHSTK" data-ref="_M/QT_FUNCTION_TARGET_STRING_SHSTK">QT_FUNCTION_TARGET_STRING_SHSTK</dfn>             "shstk"</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_GFNI" data-ref="_M/QT_FUNCTION_TARGET_STRING_GFNI">QT_FUNCTION_TARGET_STRING_GFNI</dfn>              "gfni"</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_VAES" data-ref="_M/QT_FUNCTION_TARGET_STRING_VAES">QT_FUNCTION_TARGET_STRING_VAES</dfn>              "vaes,avx2,avx,aes"</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512VNNI" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512VNNI">QT_FUNCTION_TARGET_STRING_AVX512VNNI</dfn>        "avx512vnni,avx512f"</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512BITALG" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512BITALG">QT_FUNCTION_TARGET_STRING_AVX512BITALG</dfn>      "avx512bitalg,avx512f"</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512VPOPCNTDQ" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512VPOPCNTDQ">QT_FUNCTION_TARGET_STRING_AVX512VPOPCNTDQ</dfn>   "avx512vpopcntdq,avx512f"</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_HYBRID" data-ref="_M/QT_FUNCTION_TARGET_STRING_HYBRID">QT_FUNCTION_TARGET_STRING_HYBRID</dfn>            "hybrid"</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_IBT" data-ref="_M/QT_FUNCTION_TARGET_STRING_IBT">QT_FUNCTION_TARGET_STRING_IBT</dfn>               "ibt"</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_AVX512FP16" data-ref="_M/QT_FUNCTION_TARGET_STRING_AVX512FP16">QT_FUNCTION_TARGET_STRING_AVX512FP16</dfn>        "avx512fp16,avx512f,f16c"</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_X86_64" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_X86_64">QT_FUNCTION_TARGET_STRING_ARCH_X86_64</dfn>       "sse2"</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_CORE2" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_CORE2">QT_FUNCTION_TARGET_STRING_ARCH_CORE2</dfn>        QT_FUNCTION_TARGET_STRING_ARCH_X86_64 ",sse3,ssse3,cx16"</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_NHM" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_NHM">QT_FUNCTION_TARGET_STRING_ARCH_NHM</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_CORE2 ",sse4.1,sse4.2,popcnt"</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_WSM" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_WSM">QT_FUNCTION_TARGET_STRING_ARCH_WSM</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_NHM</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SNB" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SNB">QT_FUNCTION_TARGET_STRING_ARCH_SNB</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_WSM ",avx"</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_IVB" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_IVB">QT_FUNCTION_TARGET_STRING_ARCH_IVB</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_SNB ",f16c,rdrnd,fsgsbase"</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_HSW" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_HSW">QT_FUNCTION_TARGET_STRING_ARCH_HSW</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_IVB ",avx2,fma,bmi,bmi2,lzcnt,movbe"</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_BDW" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_BDW">QT_FUNCTION_TARGET_STRING_ARCH_BDW</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_HSW ",adx,rdseed"</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_BDX" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_BDX">QT_FUNCTION_TARGET_STRING_ARCH_BDX</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_BDW</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SKL" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SKL">QT_FUNCTION_TARGET_STRING_ARCH_SKL</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_BDW ",xsavec,xsaves"</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_ADL" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_ADL">QT_FUNCTION_TARGET_STRING_ARCH_ADL</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_SKL ",avxvnni,gfni,vaes,vpclmulqdq,serialize,shstk,cldemote,movdiri,movdir64b,ibt,waitpkg,keylocker"</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SKX" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SKX">QT_FUNCTION_TARGET_STRING_ARCH_SKX</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_SKL ",avx512f,avx512dq,avx512cd,avx512bw,avx512vl"</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_CLX" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_CLX">QT_FUNCTION_TARGET_STRING_ARCH_CLX</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_SKX ",avx512vnni"</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_CPX" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_CPX">QT_FUNCTION_TARGET_STRING_ARCH_CPX</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_CLX ",avx512bf16"</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_CNL" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_CNL">QT_FUNCTION_TARGET_STRING_ARCH_CNL</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_SKX ",avx512ifma,avx512vbmi"</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_ICL" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_ICL">QT_FUNCTION_TARGET_STRING_ARCH_ICL</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_CNL ",avx512vbmi2,gfni,vaes,vpclmulqdq,avx512vnni,avx512bitalg,avx512vpopcntdq"</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_ICX" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_ICX">QT_FUNCTION_TARGET_STRING_ARCH_ICX</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_ICL ",pconfig"</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_TGL" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_TGL">QT_FUNCTION_TARGET_STRING_ARCH_TGL</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_ICL ",avx512vp2intersect,shstk,,movdiri,movdir64b,ibt,keylocker"</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SPR" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SPR">QT_FUNCTION_TARGET_STRING_ARCH_SPR</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_TGL ",avx512bf16,amxtile,amxbf16,amxint8,avxvnni,cldemote,pconfig,waitpkg,serialize,tsxldtrk,uintr"</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SLM" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SLM">QT_FUNCTION_TARGET_STRING_ARCH_SLM</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_WSM ",rdrnd,movbe"</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_GLM" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_GLM">QT_FUNCTION_TARGET_STRING_ARCH_GLM</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_SLM ",fsgsbase,rdseed,lzcnt,xsavec,xsaves"</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_TNT" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_TNT">QT_FUNCTION_TARGET_STRING_ARCH_TNT</dfn>          QT_FUNCTION_TARGET_STRING_ARCH_GLM ",clwb,gfni,cldemote,waitpkg,movdiri,movdir64b"</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_NEHALEM" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_NEHALEM">QT_FUNCTION_TARGET_STRING_ARCH_NEHALEM</dfn>      QT_FUNCTION_TARGET_STRING_ARCH_NHM</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_WESTMERE" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_WESTMERE">QT_FUNCTION_TARGET_STRING_ARCH_WESTMERE</dfn>     QT_FUNCTION_TARGET_STRING_ARCH_WSM</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SANDYBRIDGE" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SANDYBRIDGE">QT_FUNCTION_TARGET_STRING_ARCH_SANDYBRIDGE</dfn>  QT_FUNCTION_TARGET_STRING_ARCH_SNB</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_IVYBRIDGE" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_IVYBRIDGE">QT_FUNCTION_TARGET_STRING_ARCH_IVYBRIDGE</dfn>    QT_FUNCTION_TARGET_STRING_ARCH_IVB</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_HASWELL" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_HASWELL">QT_FUNCTION_TARGET_STRING_ARCH_HASWELL</dfn>      QT_FUNCTION_TARGET_STRING_ARCH_HSW</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_BROADWELL" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_BROADWELL">QT_FUNCTION_TARGET_STRING_ARCH_BROADWELL</dfn>    QT_FUNCTION_TARGET_STRING_ARCH_BDW</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SKYLAKE" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SKYLAKE">QT_FUNCTION_TARGET_STRING_ARCH_SKYLAKE</dfn>      QT_FUNCTION_TARGET_STRING_ARCH_SKL</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SKYLAKE_AVX512" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SKYLAKE_AVX512">QT_FUNCTION_TARGET_STRING_ARCH_SKYLAKE_AVX512</dfn> QT_FUNCTION_TARGET_STRING_ARCH_SKX</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_CASCADELAKE" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_CASCADELAKE">QT_FUNCTION_TARGET_STRING_ARCH_CASCADELAKE</dfn>  QT_FUNCTION_TARGET_STRING_ARCH_CLX</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_COOPERLAKE" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_COOPERLAKE">QT_FUNCTION_TARGET_STRING_ARCH_COOPERLAKE</dfn>   QT_FUNCTION_TARGET_STRING_ARCH_CPX</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_CANNONLAKE" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_CANNONLAKE">QT_FUNCTION_TARGET_STRING_ARCH_CANNONLAKE</dfn>   QT_FUNCTION_TARGET_STRING_ARCH_CNL</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_ICELAKE_CLIENT" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_ICELAKE_CLIENT">QT_FUNCTION_TARGET_STRING_ARCH_ICELAKE_CLIENT</dfn> QT_FUNCTION_TARGET_STRING_ARCH_ICL</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_ICELAKE_SERVER" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_ICELAKE_SERVER">QT_FUNCTION_TARGET_STRING_ARCH_ICELAKE_SERVER</dfn> QT_FUNCTION_TARGET_STRING_ARCH_ICX</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_ALDERLAKE" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_ALDERLAKE">QT_FUNCTION_TARGET_STRING_ARCH_ALDERLAKE</dfn>    QT_FUNCTION_TARGET_STRING_ARCH_ADL</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SAPPHIRERAPIDS" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SAPPHIRERAPIDS">QT_FUNCTION_TARGET_STRING_ARCH_SAPPHIRERAPIDS</dfn> QT_FUNCTION_TARGET_STRING_ARCH_SPR</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_TIGERLAKE" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_TIGERLAKE">QT_FUNCTION_TARGET_STRING_ARCH_TIGERLAKE</dfn>    QT_FUNCTION_TARGET_STRING_ARCH_TGL</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_SILVERMONT" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_SILVERMONT">QT_FUNCTION_TARGET_STRING_ARCH_SILVERMONT</dfn>   QT_FUNCTION_TARGET_STRING_ARCH_SLM</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_GOLDMONT" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_GOLDMONT">QT_FUNCTION_TARGET_STRING_ARCH_GOLDMONT</dfn>     QT_FUNCTION_TARGET_STRING_ARCH_GLM</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/QT_FUNCTION_TARGET_STRING_ARCH_TREMONT" data-ref="_M/QT_FUNCTION_TARGET_STRING_ARCH_TREMONT">QT_FUNCTION_TARGET_STRING_ARCH_TREMONT</dfn>      QT_FUNCTION_TARGET_STRING_ARCH_TNT</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="_compilerCpuFeatures" title='_compilerCpuFeatures' data-ref="_compilerCpuFeatures">_compilerCpuFeatures</dfn> = <var>0</var></td></tr>
<tr><th id="226">226</th><td><u>#<span data-ppcond="226">ifdef</span> <span class="macro" data-ref="_M/__SSE2__">__SSE2__</span></u></td></tr>
<tr><th id="227">227</th><td>         | <a class="macro" href="#23" title="(1UL &lt;&lt; 0)" data-ref="_M/cpu_feature_sse2">cpu_feature_sse2</a></td></tr>
<tr><th id="228">228</th><td><u>#<span data-ppcond="226">endif</span></u></td></tr>
<tr><th id="229">229</th><td><u>#<span data-ppcond="229">ifdef</span> <span class="macro" data-ref="_M/__SSE3__">__SSE3__</span></u></td></tr>
<tr><th id="230">230</th><td>         | cpu_feature_sse3</td></tr>
<tr><th id="231">231</th><td><u>#<span data-ppcond="229">endif</span></u></td></tr>
<tr><th id="232">232</th><td><u>#<span data-ppcond="232">ifdef</span> <span class="macro" data-ref="_M/__SSSE3__">__SSSE3__</span></u></td></tr>
<tr><th id="233">233</th><td>         | cpu_feature_ssse3</td></tr>
<tr><th id="234">234</th><td><u>#<span data-ppcond="232">endif</span></u></td></tr>
<tr><th id="235">235</th><td><u>#<span data-ppcond="235">ifdef</span> <span class="macro" data-ref="_M/__FMA__">__FMA__</span></u></td></tr>
<tr><th id="236">236</th><td>         | cpu_feature_fma</td></tr>
<tr><th id="237">237</th><td><u>#<span data-ppcond="235">endif</span></u></td></tr>
<tr><th id="238">238</th><td><u>#<span data-ppcond="238">ifdef</span> <span class="macro" data-ref="_M/__SSE4_1__">__SSE4_1__</span></u></td></tr>
<tr><th id="239">239</th><td>         | cpu_feature_sse4_1</td></tr>
<tr><th id="240">240</th><td><u>#<span data-ppcond="238">endif</span></u></td></tr>
<tr><th id="241">241</th><td><u>#<span data-ppcond="241">ifdef</span> <span class="macro" data-ref="_M/__SSE4_2__">__SSE4_2__</span></u></td></tr>
<tr><th id="242">242</th><td>         | cpu_feature_sse4_2</td></tr>
<tr><th id="243">243</th><td><u>#<span data-ppcond="241">endif</span></u></td></tr>
<tr><th id="244">244</th><td><u>#<span data-ppcond="244">ifdef</span> <span class="macro" data-ref="_M/__MOVBE__">__MOVBE__</span></u></td></tr>
<tr><th id="245">245</th><td>         | cpu_feature_movbe</td></tr>
<tr><th id="246">246</th><td><u>#<span data-ppcond="244">endif</span></u></td></tr>
<tr><th id="247">247</th><td><u>#<span data-ppcond="247">ifdef</span> <span class="macro" data-ref="_M/__POPCNT__">__POPCNT__</span></u></td></tr>
<tr><th id="248">248</th><td>         | cpu_feature_popcnt</td></tr>
<tr><th id="249">249</th><td><u>#<span data-ppcond="247">endif</span></u></td></tr>
<tr><th id="250">250</th><td><u>#<span data-ppcond="250">ifdef</span> <span class="macro" data-ref="_M/__AES__">__AES__</span></u></td></tr>
<tr><th id="251">251</th><td>         | cpu_feature_aes</td></tr>
<tr><th id="252">252</th><td><u>#<span data-ppcond="250">endif</span></u></td></tr>
<tr><th id="253">253</th><td><u>#<span data-ppcond="253">ifdef</span> <span class="macro" data-ref="_M/__AVX__">__AVX__</span></u></td></tr>
<tr><th id="254">254</th><td>         | cpu_feature_avx</td></tr>
<tr><th id="255">255</th><td><u>#<span data-ppcond="253">endif</span></u></td></tr>
<tr><th id="256">256</th><td><u>#<span data-ppcond="256">ifdef</span> <span class="macro" data-ref="_M/__F16C__">__F16C__</span></u></td></tr>
<tr><th id="257">257</th><td>         | cpu_feature_f16c</td></tr>
<tr><th id="258">258</th><td><u>#<span data-ppcond="256">endif</span></u></td></tr>
<tr><th id="259">259</th><td><u>#<span data-ppcond="259">ifdef</span> <span class="macro" data-ref="_M/__RDRND__">__RDRND__</span></u></td></tr>
<tr><th id="260">260</th><td>         | cpu_feature_rdrnd</td></tr>
<tr><th id="261">261</th><td><u>#<span data-ppcond="259">endif</span></u></td></tr>
<tr><th id="262">262</th><td><u>#<span data-ppcond="262">ifdef</span> <span class="macro" data-ref="_M/__BMI__">__BMI__</span></u></td></tr>
<tr><th id="263">263</th><td>         | cpu_feature_bmi</td></tr>
<tr><th id="264">264</th><td><u>#<span data-ppcond="262">endif</span></u></td></tr>
<tr><th id="265">265</th><td><u>#<span data-ppcond="265">ifdef</span> <span class="macro" data-ref="_M/__AVX2__">__AVX2__</span></u></td></tr>
<tr><th id="266">266</th><td>         | cpu_feature_avx2</td></tr>
<tr><th id="267">267</th><td><u>#<span data-ppcond="265">endif</span></u></td></tr>
<tr><th id="268">268</th><td><u>#<span data-ppcond="268">ifdef</span> <span class="macro" data-ref="_M/__BMI2__">__BMI2__</span></u></td></tr>
<tr><th id="269">269</th><td>         | cpu_feature_bmi2</td></tr>
<tr><th id="270">270</th><td><u>#<span data-ppcond="268">endif</span></u></td></tr>
<tr><th id="271">271</th><td><u>#<span data-ppcond="271">ifdef</span> <span class="macro" data-ref="_M/__AVX512F__">__AVX512F__</span></u></td></tr>
<tr><th id="272">272</th><td>         | cpu_feature_avx512f</td></tr>
<tr><th id="273">273</th><td><u>#<span data-ppcond="271">endif</span></u></td></tr>
<tr><th id="274">274</th><td><u>#<span data-ppcond="274">ifdef</span> <span class="macro" data-ref="_M/__AVX512DQ__">__AVX512DQ__</span></u></td></tr>
<tr><th id="275">275</th><td>         | cpu_feature_avx512dq</td></tr>
<tr><th id="276">276</th><td><u>#<span data-ppcond="274">endif</span></u></td></tr>
<tr><th id="277">277</th><td><u>#<span data-ppcond="277">ifdef</span> <span class="macro" data-ref="_M/__RDSEED__">__RDSEED__</span></u></td></tr>
<tr><th id="278">278</th><td>         | cpu_feature_rdseed</td></tr>
<tr><th id="279">279</th><td><u>#<span data-ppcond="277">endif</span></u></td></tr>
<tr><th id="280">280</th><td><u>#<span data-ppcond="280">ifdef</span> <span class="macro" data-ref="_M/__AVX512IFMA__">__AVX512IFMA__</span></u></td></tr>
<tr><th id="281">281</th><td>         | cpu_feature_avx512ifma</td></tr>
<tr><th id="282">282</th><td><u>#<span data-ppcond="280">endif</span></u></td></tr>
<tr><th id="283">283</th><td><u>#<span data-ppcond="283">ifdef</span> <span class="macro" data-ref="_M/__AVX512CD__">__AVX512CD__</span></u></td></tr>
<tr><th id="284">284</th><td>         | cpu_feature_avx512cd</td></tr>
<tr><th id="285">285</th><td><u>#<span data-ppcond="283">endif</span></u></td></tr>
<tr><th id="286">286</th><td><u>#<span data-ppcond="286">ifdef</span> <span class="macro" data-ref="_M/__SHA__">__SHA__</span></u></td></tr>
<tr><th id="287">287</th><td>         | cpu_feature_sha</td></tr>
<tr><th id="288">288</th><td><u>#<span data-ppcond="286">endif</span></u></td></tr>
<tr><th id="289">289</th><td><u>#<span data-ppcond="289">ifdef</span> <span class="macro" data-ref="_M/__AVX512BW__">__AVX512BW__</span></u></td></tr>
<tr><th id="290">290</th><td>         | cpu_feature_avx512bw</td></tr>
<tr><th id="291">291</th><td><u>#<span data-ppcond="289">endif</span></u></td></tr>
<tr><th id="292">292</th><td><u>#<span data-ppcond="292">ifdef</span> <span class="macro" data-ref="_M/__AVX512VL__">__AVX512VL__</span></u></td></tr>
<tr><th id="293">293</th><td>         | cpu_feature_avx512vl</td></tr>
<tr><th id="294">294</th><td><u>#<span data-ppcond="292">endif</span></u></td></tr>
<tr><th id="295">295</th><td><u>#<span data-ppcond="295">ifdef</span> <span class="macro" data-ref="_M/__AVX512VBMI__">__AVX512VBMI__</span></u></td></tr>
<tr><th id="296">296</th><td>         | cpu_feature_avx512vbmi</td></tr>
<tr><th id="297">297</th><td><u>#<span data-ppcond="295">endif</span></u></td></tr>
<tr><th id="298">298</th><td><u>#<span data-ppcond="298">ifdef</span> <span class="macro" data-ref="_M/__AVX512VBMI2__">__AVX512VBMI2__</span></u></td></tr>
<tr><th id="299">299</th><td>         | cpu_feature_avx512vbmi2</td></tr>
<tr><th id="300">300</th><td><u>#<span data-ppcond="298">endif</span></u></td></tr>
<tr><th id="301">301</th><td><u>#<span data-ppcond="301">ifdef</span> <span class="macro" data-ref="_M/__SHSTK__">__SHSTK__</span></u></td></tr>
<tr><th id="302">302</th><td>         | cpu_feature_shstk</td></tr>
<tr><th id="303">303</th><td><u>#<span data-ppcond="301">endif</span></u></td></tr>
<tr><th id="304">304</th><td><u>#<span data-ppcond="304">ifdef</span> <span class="macro" data-ref="_M/__GFNI__">__GFNI__</span></u></td></tr>
<tr><th id="305">305</th><td>         | cpu_feature_gfni</td></tr>
<tr><th id="306">306</th><td><u>#<span data-ppcond="304">endif</span></u></td></tr>
<tr><th id="307">307</th><td><u>#<span data-ppcond="307">ifdef</span> <span class="macro" data-ref="_M/__VAES__">__VAES__</span></u></td></tr>
<tr><th id="308">308</th><td>         | cpu_feature_vaes</td></tr>
<tr><th id="309">309</th><td><u>#<span data-ppcond="307">endif</span></u></td></tr>
<tr><th id="310">310</th><td><u>#<span data-ppcond="310">ifdef</span> <span class="macro" data-ref="_M/__AVX512VNNI__">__AVX512VNNI__</span></u></td></tr>
<tr><th id="311">311</th><td>         | cpu_feature_avx512vnni</td></tr>
<tr><th id="312">312</th><td><u>#<span data-ppcond="310">endif</span></u></td></tr>
<tr><th id="313">313</th><td><u>#<span data-ppcond="313">ifdef</span> <span class="macro" data-ref="_M/__AVX512BITALG__">__AVX512BITALG__</span></u></td></tr>
<tr><th id="314">314</th><td>         | cpu_feature_avx512bitalg</td></tr>
<tr><th id="315">315</th><td><u>#<span data-ppcond="313">endif</span></u></td></tr>
<tr><th id="316">316</th><td><u>#<span data-ppcond="316">ifdef</span> <span class="macro" data-ref="_M/__AVX512VPOPCNTDQ__">__AVX512VPOPCNTDQ__</span></u></td></tr>
<tr><th id="317">317</th><td>         | cpu_feature_avx512vpopcntdq</td></tr>
<tr><th id="318">318</th><td><u>#<span data-ppcond="316">endif</span></u></td></tr>
<tr><th id="319">319</th><td><u>#<span data-ppcond="319">ifdef</span> <span class="macro" data-ref="_M/__HYBRID__">__HYBRID__</span></u></td></tr>
<tr><th id="320">320</th><td>         | cpu_feature_hybrid</td></tr>
<tr><th id="321">321</th><td><u>#<span data-ppcond="319">endif</span></u></td></tr>
<tr><th id="322">322</th><td><u>#<span data-ppcond="322">ifdef</span> <span class="macro" data-ref="_M/__IBT__">__IBT__</span></u></td></tr>
<tr><th id="323">323</th><td>         | cpu_feature_ibt</td></tr>
<tr><th id="324">324</th><td><u>#<span data-ppcond="322">endif</span></u></td></tr>
<tr><th id="325">325</th><td><u>#<span data-ppcond="325">ifdef</span> <span class="macro" data-ref="_M/__AVX512FP16__">__AVX512FP16__</span></u></td></tr>
<tr><th id="326">326</th><td>         | cpu_feature_avx512fp16</td></tr>
<tr><th id="327">327</th><td><u>#<span data-ppcond="325">endif</span></u></td></tr>
<tr><th id="328">328</th><td>        ;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#<span data-ppcond="330">if</span> (defined <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>) &amp;&amp; <span class="macro" title="201703L" data-ref="_M/__cplusplus">__cplusplus</span> &gt;= 201103L</u></td></tr>
<tr><th id="331">331</th><td><b>enum</b> <dfn class="type def" id="X86CpuFeatures" title='X86CpuFeatures' data-ref="X86CpuFeatures">X86CpuFeatures</dfn> : <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> {</td></tr>
<tr><th id="332">332</th><td>    <dfn class="enum" id="CpuFeatureSSE2" title='CpuFeatureSSE2' data-ref="CpuFeatureSSE2">CpuFeatureSSE2</dfn> = <a class="macro" href="#23" title="(1UL &lt;&lt; 0)" data-ref="_M/cpu_feature_sse2">cpu_feature_sse2</a>,                       <i class="doc">///&lt; Streaming SIMD Extensions 2</i></td></tr>
<tr><th id="333">333</th><td>    <dfn class="enum" id="CpuFeatureSSE3" title='CpuFeatureSSE3' data-ref="CpuFeatureSSE3">CpuFeatureSSE3</dfn> = <a class="macro" href="#26" title="(1UL &lt;&lt; 1)" data-ref="_M/cpu_feature_sse3">cpu_feature_sse3</a>,                       <i class="doc">///&lt; Streaming SIMD Extensions 3</i></td></tr>
<tr><th id="334">334</th><td>    <dfn class="enum" id="CpuFeatureSSSE3" title='CpuFeatureSSSE3' data-ref="CpuFeatureSSSE3">CpuFeatureSSSE3</dfn> = <a class="macro" href="#27" title="(1UL &lt;&lt; 2)" data-ref="_M/cpu_feature_ssse3">cpu_feature_ssse3</a>,                     <i class="doc">///&lt; Supplemental Streaming SIMD Extensions 3</i></td></tr>
<tr><th id="335">335</th><td>    <dfn class="enum" id="CpuFeatureFMA" title='CpuFeatureFMA' data-ref="CpuFeatureFMA">CpuFeatureFMA</dfn> = <a class="macro" href="#28" title="(1UL &lt;&lt; 3)" data-ref="_M/cpu_feature_fma">cpu_feature_fma</a>,                         <i class="doc">///&lt; Fused Multiply-Add</i></td></tr>
<tr><th id="336">336</th><td>    <dfn class="enum" id="CpuFeatureSSE4_1" title='CpuFeatureSSE4_1' data-ref="CpuFeatureSSE4_1">CpuFeatureSSE4_1</dfn> = <a class="macro" href="#29" title="(1UL &lt;&lt; 4)" data-ref="_M/cpu_feature_sse4_1">cpu_feature_sse4_1</a>,                   <i class="doc">///&lt; Streaming SIMD Extensions 4.1</i></td></tr>
<tr><th id="337">337</th><td>    <dfn class="enum" id="CpuFeatureSSE4_2" title='CpuFeatureSSE4_2' data-ref="CpuFeatureSSE4_2">CpuFeatureSSE4_2</dfn> = <a class="macro" href="#30" title="(1UL &lt;&lt; 5)" data-ref="_M/cpu_feature_sse4_2">cpu_feature_sse4_2</a>,                   <i class="doc">///&lt; Streaming SIMD Extensions 4.2</i></td></tr>
<tr><th id="338">338</th><td>    <dfn class="enum" id="CpuFeatureMOVBE" title='CpuFeatureMOVBE' data-ref="CpuFeatureMOVBE">CpuFeatureMOVBE</dfn> = <a class="macro" href="#31" title="(1UL &lt;&lt; 6)" data-ref="_M/cpu_feature_movbe">cpu_feature_movbe</a>,                     <i class="doc">///&lt; MOV Big Endian</i></td></tr>
<tr><th id="339">339</th><td>    <dfn class="enum" id="CpuFeaturePOPCNT" title='CpuFeaturePOPCNT' data-ref="CpuFeaturePOPCNT">CpuFeaturePOPCNT</dfn> = <a class="macro" href="#32" title="(1UL &lt;&lt; 7)" data-ref="_M/cpu_feature_popcnt">cpu_feature_popcnt</a>,                   <i class="doc">///&lt; Population count</i></td></tr>
<tr><th id="340">340</th><td>    <dfn class="enum" id="CpuFeatureAES" title='CpuFeatureAES' data-ref="CpuFeatureAES">CpuFeatureAES</dfn> = <a class="macro" href="#33" title="(1UL &lt;&lt; 8)" data-ref="_M/cpu_feature_aes">cpu_feature_aes</a>,                         <i class="doc">///&lt; Advenced Encryption Standard</i></td></tr>
<tr><th id="341">341</th><td>    <dfn class="enum" id="CpuFeatureAVX" title='CpuFeatureAVX' data-ref="CpuFeatureAVX">CpuFeatureAVX</dfn> = <a class="macro" href="#34" title="(1UL &lt;&lt; 9)" data-ref="_M/cpu_feature_avx">cpu_feature_avx</a>,                         <i class="doc">///&lt; Advanced Vector Extensions</i></td></tr>
<tr><th id="342">342</th><td>    <dfn class="enum" id="CpuFeatureF16C" title='CpuFeatureF16C' data-ref="CpuFeatureF16C">CpuFeatureF16C</dfn> = <a class="macro" href="#35" title="(1UL &lt;&lt; 10)" data-ref="_M/cpu_feature_f16c">cpu_feature_f16c</a>,                       <i class="doc">///&lt; 16-bit Float Conversion</i></td></tr>
<tr><th id="343">343</th><td>    <dfn class="enum" id="CpuFeatureRDRND" title='CpuFeatureRDRND' data-ref="CpuFeatureRDRND">CpuFeatureRDRND</dfn> = <a class="macro" href="#36" title="(1UL &lt;&lt; 11)" data-ref="_M/cpu_feature_rdrnd">cpu_feature_rdrnd</a>,                     <i class="doc">///&lt; Random number generator</i></td></tr>
<tr><th id="344">344</th><td>    <dfn class="enum" id="CpuFeatureBMI" title='CpuFeatureBMI' data-ref="CpuFeatureBMI">CpuFeatureBMI</dfn> = <a class="macro" href="#39" title="(1UL &lt;&lt; 12)" data-ref="_M/cpu_feature_bmi">cpu_feature_bmi</a>,                         <i class="doc">///&lt; Bit Manipulation Instructions</i></td></tr>
<tr><th id="345">345</th><td>    <dfn class="enum" id="CpuFeatureAVX2" title='CpuFeatureAVX2' data-ref="CpuFeatureAVX2">CpuFeatureAVX2</dfn> = <a class="macro" href="#40" title="(1UL &lt;&lt; 13)" data-ref="_M/cpu_feature_avx2">cpu_feature_avx2</a>,                       <i class="doc">///&lt; Advanced Vector Extensions 2</i></td></tr>
<tr><th id="346">346</th><td>    <dfn class="enum" id="CpuFeatureBMI2" title='CpuFeatureBMI2' data-ref="CpuFeatureBMI2">CpuFeatureBMI2</dfn> = <a class="macro" href="#41" title="(1UL &lt;&lt; 14)" data-ref="_M/cpu_feature_bmi2">cpu_feature_bmi2</a>,                       <i class="doc">///&lt; Bit Manipulation Instructions 2</i></td></tr>
<tr><th id="347">347</th><td>    <dfn class="enum" id="CpuFeatureAVX512F" title='CpuFeatureAVX512F' data-ref="CpuFeatureAVX512F">CpuFeatureAVX512F</dfn> = <a class="macro" href="#42" title="(1UL &lt;&lt; 15)" data-ref="_M/cpu_feature_avx512f">cpu_feature_avx512f</a>,                 <i class="doc">///&lt; AVX512 Foundation</i></td></tr>
<tr><th id="348">348</th><td>    <dfn class="enum" id="CpuFeatureAVX512DQ" title='CpuFeatureAVX512DQ' data-ref="CpuFeatureAVX512DQ">CpuFeatureAVX512DQ</dfn> = <a class="macro" href="#43" title="(1UL &lt;&lt; 16)" data-ref="_M/cpu_feature_avx512dq">cpu_feature_avx512dq</a>,               <i class="doc">///&lt; AVX512 Double &amp; Quadword</i></td></tr>
<tr><th id="349">349</th><td>    <dfn class="enum" id="CpuFeatureRDSEED" title='CpuFeatureRDSEED' data-ref="CpuFeatureRDSEED">CpuFeatureRDSEED</dfn> = <a class="macro" href="#44" title="(1UL &lt;&lt; 17)" data-ref="_M/cpu_feature_rdseed">cpu_feature_rdseed</a>,                   <i class="doc">///&lt; Random number generator for seeding</i></td></tr>
<tr><th id="350">350</th><td>    <dfn class="enum" id="CpuFeatureAVX512IFMA" title='CpuFeatureAVX512IFMA' data-ref="CpuFeatureAVX512IFMA">CpuFeatureAVX512IFMA</dfn> = <a class="macro" href="#45" title="(1UL &lt;&lt; 18)" data-ref="_M/cpu_feature_avx512ifma">cpu_feature_avx512ifma</a>,           <i class="doc">///&lt; AVX512 Integer Fused Multiply-Add</i></td></tr>
<tr><th id="351">351</th><td>    <dfn class="enum" id="CpuFeatureAVX512CD" title='CpuFeatureAVX512CD' data-ref="CpuFeatureAVX512CD">CpuFeatureAVX512CD</dfn> = <a class="macro" href="#46" title="(1UL &lt;&lt; 19)" data-ref="_M/cpu_feature_avx512cd">cpu_feature_avx512cd</a>,               <i class="doc">///&lt; AVX512 Conflict Detection</i></td></tr>
<tr><th id="352">352</th><td>    <dfn class="enum" id="CpuFeatureSHA" title='CpuFeatureSHA' data-ref="CpuFeatureSHA">CpuFeatureSHA</dfn> = <a class="macro" href="#47" title="(1UL &lt;&lt; 20)" data-ref="_M/cpu_feature_sha">cpu_feature_sha</a>,                         <i class="doc">///&lt; SHA-1 and SHA-256 instructions</i></td></tr>
<tr><th id="353">353</th><td>    <dfn class="enum" id="CpuFeatureAVX512BW" title='CpuFeatureAVX512BW' data-ref="CpuFeatureAVX512BW">CpuFeatureAVX512BW</dfn> = <a class="macro" href="#48" title="(1UL &lt;&lt; 21)" data-ref="_M/cpu_feature_avx512bw">cpu_feature_avx512bw</a>,               <i class="doc">///&lt; AVX512 Byte &amp; Word</i></td></tr>
<tr><th id="354">354</th><td>    <dfn class="enum" id="CpuFeatureAVX512VL" title='CpuFeatureAVX512VL' data-ref="CpuFeatureAVX512VL">CpuFeatureAVX512VL</dfn> = <a class="macro" href="#49" title="(1UL &lt;&lt; 22)" data-ref="_M/cpu_feature_avx512vl">cpu_feature_avx512vl</a>,               <i class="doc">///&lt; AVX512 Vector Length</i></td></tr>
<tr><th id="355">355</th><td>    <dfn class="enum" id="CpuFeatureAVX512VBMI" title='CpuFeatureAVX512VBMI' data-ref="CpuFeatureAVX512VBMI">CpuFeatureAVX512VBMI</dfn> = <a class="macro" href="#52" title="(1UL &lt;&lt; 23)" data-ref="_M/cpu_feature_avx512vbmi">cpu_feature_avx512vbmi</a>,           <i class="doc">///&lt; AVX512 Vector Byte Manipulation Instructions</i></td></tr>
<tr><th id="356">356</th><td>    <dfn class="enum" id="CpuFeatureAVX512VBMI2" title='CpuFeatureAVX512VBMI2' data-ref="CpuFeatureAVX512VBMI2">CpuFeatureAVX512VBMI2</dfn> = <a class="macro" href="#53" title="(1UL &lt;&lt; 24)" data-ref="_M/cpu_feature_avx512vbmi2">cpu_feature_avx512vbmi2</a>,         <i class="doc">///&lt; AVX512 Vector Byte Manipulation Instructions 2</i></td></tr>
<tr><th id="357">357</th><td>    <dfn class="enum" id="CpuFeatureSHSTK" title='CpuFeatureSHSTK' data-ref="CpuFeatureSHSTK">CpuFeatureSHSTK</dfn> = <a class="macro" href="#54" title="(1UL &lt;&lt; 25)" data-ref="_M/cpu_feature_shstk">cpu_feature_shstk</a>,                     <i class="doc">///&lt; Control Flow Enforcement Technology Shadow Stack</i></td></tr>
<tr><th id="358">358</th><td>    <dfn class="enum" id="CpuFeatureGFNI" title='CpuFeatureGFNI' data-ref="CpuFeatureGFNI">CpuFeatureGFNI</dfn> = <a class="macro" href="#55" title="(1UL &lt;&lt; 26)" data-ref="_M/cpu_feature_gfni">cpu_feature_gfni</a>,                       <i class="doc">///&lt; Galois Field new instructions</i></td></tr>
<tr><th id="359">359</th><td>    <dfn class="enum" id="CpuFeatureVAES" title='CpuFeatureVAES' data-ref="CpuFeatureVAES">CpuFeatureVAES</dfn> = <a class="macro" href="#56" title="(1UL &lt;&lt; 27)" data-ref="_M/cpu_feature_vaes">cpu_feature_vaes</a>,                       <i class="doc">///&lt; 256- and 512-bit AES</i></td></tr>
<tr><th id="360">360</th><td>    <dfn class="enum" id="CpuFeatureAVX512VNNI" title='CpuFeatureAVX512VNNI' data-ref="CpuFeatureAVX512VNNI">CpuFeatureAVX512VNNI</dfn> = <a class="macro" href="#57" title="(1UL &lt;&lt; 28)" data-ref="_M/cpu_feature_avx512vnni">cpu_feature_avx512vnni</a>,           <i class="doc">///&lt; AVX512 Vector Neural Network Instructions</i></td></tr>
<tr><th id="361">361</th><td>    <dfn class="enum" id="CpuFeatureAVX512BITALG" title='CpuFeatureAVX512BITALG' data-ref="CpuFeatureAVX512BITALG">CpuFeatureAVX512BITALG</dfn> = <a class="macro" href="#58" title="(1UL &lt;&lt; 29)" data-ref="_M/cpu_feature_avx512bitalg">cpu_feature_avx512bitalg</a>,       <i class="doc">///&lt; AVX512 Bit Algorithms</i></td></tr>
<tr><th id="362">362</th><td>    <dfn class="enum" id="CpuFeatureAVX512VPOPCNTDQ" title='CpuFeatureAVX512VPOPCNTDQ' data-ref="CpuFeatureAVX512VPOPCNTDQ">CpuFeatureAVX512VPOPCNTDQ</dfn> = <a class="macro" href="#59" title="(1UL &lt;&lt; 30)" data-ref="_M/cpu_feature_avx512vpopcntdq">cpu_feature_avx512vpopcntdq</a>, <i class="doc">///&lt; AVX512 Population Count</i></td></tr>
<tr><th id="363">363</th><td>    <dfn class="enum" id="CpuFeatureHYBRID" title='CpuFeatureHYBRID' data-ref="CpuFeatureHYBRID">CpuFeatureHYBRID</dfn> = <a class="macro" href="#62" title="(1UL &lt;&lt; 31)" data-ref="_M/cpu_feature_hybrid">cpu_feature_hybrid</a>,                   <i class="doc">///&lt; Hybrid processor</i></td></tr>
<tr><th id="364">364</th><td>    <dfn class="enum" id="CpuFeatureIBT" title='CpuFeatureIBT' data-ref="CpuFeatureIBT">CpuFeatureIBT</dfn> = <a class="macro" href="#63" title="(1UL &lt;&lt; 32)" data-ref="_M/cpu_feature_ibt">cpu_feature_ibt</a>,                         <i class="doc">///&lt; Control Flow Enforcement Technology Indirect Branch Tracking</i></td></tr>
<tr><th id="365">365</th><td>    <dfn class="enum" id="CpuFeatureAVX512FP16" title='CpuFeatureAVX512FP16' data-ref="CpuFeatureAVX512FP16">CpuFeatureAVX512FP16</dfn> = <a class="macro" href="#64" title="(1UL &lt;&lt; 33)" data-ref="_M/cpu_feature_avx512fp16">cpu_feature_avx512fp16</a>,           <i class="doc">///&lt; AVX512 16-bit Floating Point</i></td></tr>
<tr><th id="366">366</th><td>}; <i>// enum X86CpuFeatures</i></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><b>enum</b> <dfn class="type def" id="X86CpuArchitectures" title='X86CpuArchitectures' data-ref="X86CpuArchitectures">X86CpuArchitectures</dfn> : <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> {</td></tr>
<tr><th id="369">369</th><td>    <dfn class="enum" id="CpuArchx8664" title='CpuArchx8664' data-ref="CpuArchx8664">CpuArchx8664</dfn> = <a class="macro" href="#67" title="(0 | (1UL &lt;&lt; 0))" data-ref="_M/cpu_x86_64">cpu_x86_64</a>,</td></tr>
<tr><th id="370">370</th><td>    <dfn class="enum" id="CpuArchCore2" title='CpuArchCore2' data-ref="CpuArchCore2">CpuArchCore2</dfn> = <a class="macro" href="#69" title="((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2))" data-ref="_M/cpu_core2">cpu_core2</a>,</td></tr>
<tr><th id="371">371</th><td>    <dfn class="enum" id="CpuArchNHM" title='CpuArchNHM' data-ref="CpuArchNHM">CpuArchNHM</dfn> = <a class="macro" href="#72" title="(((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))" data-ref="_M/cpu_nhm">cpu_nhm</a>,</td></tr>
<tr><th id="372">372</th><td>    <dfn class="enum" id="CpuArchWSM" title='CpuArchWSM' data-ref="CpuArchWSM">CpuArchWSM</dfn> = <a class="macro" href="#76" title="((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7)))" data-ref="_M/cpu_wsm">cpu_wsm</a>,</td></tr>
<tr><th id="373">373</th><td>    <dfn class="enum" id="CpuArchSNB" title='CpuArchSNB' data-ref="CpuArchSNB">CpuArchSNB</dfn> = <a class="macro" href="#77" title="(((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9))" data-ref="_M/cpu_snb">cpu_snb</a>,</td></tr>
<tr><th id="374">374</th><td>    <dfn class="enum" id="CpuArchIVB" title='CpuArchIVB' data-ref="CpuArchIVB">CpuArchIVB</dfn> = <a class="macro" href="#79" title="((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11))" data-ref="_M/cpu_ivb">cpu_ivb</a>,</td></tr>
<tr><th id="375">375</th><td>    <dfn class="enum" id="CpuArchHSW" title='CpuArchHSW' data-ref="CpuArchHSW">CpuArchHSW</dfn> = <a class="macro" href="#82" title="(((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6))" data-ref="_M/cpu_hsw">cpu_hsw</a>,</td></tr>
<tr><th id="376">376</th><td>    <dfn class="enum" id="CpuArchBDW" title='CpuArchBDW' data-ref="CpuArchBDW">CpuArchBDW</dfn> = <a class="macro" href="#88" title="((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))" data-ref="_M/cpu_bdw">cpu_bdw</a>,</td></tr>
<tr><th id="377">377</th><td>    <dfn class="enum" id="CpuArchBDX" title='CpuArchBDX' data-ref="CpuArchBDX">CpuArchBDX</dfn> = <a class="macro" href="#90" title="(((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17)))" data-ref="_M/cpu_bdx">cpu_bdx</a>,</td></tr>
<tr><th id="378">378</th><td>    <dfn class="enum" id="CpuArchSKL" title='CpuArchSKL' data-ref="CpuArchSKL">CpuArchSKL</dfn> = <a class="macro" href="#91" title="(((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17)))" data-ref="_M/cpu_skl">cpu_skl</a>,</td></tr>
<tr><th id="379">379</th><td>    <dfn class="enum" id="CpuArchADL" title='CpuArchADL' data-ref="CpuArchADL">CpuArchADL</dfn> = <a class="macro" href="#92" title="((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 25) | (1UL &lt;&lt; 32))" data-ref="_M/cpu_adl">cpu_adl</a>,</td></tr>
<tr><th id="380">380</th><td>    <dfn class="enum" id="CpuArchSKX" title='CpuArchSKX' data-ref="CpuArchSKX">CpuArchSKX</dfn> = <a class="macro" href="#97" title="((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22))" data-ref="_M/cpu_skx">cpu_skx</a>,</td></tr>
<tr><th id="381">381</th><td>    <dfn class="enum" id="CpuArchCLX" title='CpuArchCLX' data-ref="CpuArchCLX">CpuArchCLX</dfn> = <a class="macro" href="#103" title="(((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 28))" data-ref="_M/cpu_clx">cpu_clx</a>,</td></tr>
<tr><th id="382">382</th><td>    <dfn class="enum" id="CpuArchCPX" title='CpuArchCPX' data-ref="CpuArchCPX">CpuArchCPX</dfn> = <a class="macro" href="#105" title="((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 28)))" data-ref="_M/cpu_cpx">cpu_cpx</a>,</td></tr>
<tr><th id="383">383</th><td>    <dfn class="enum" id="CpuArchCNL" title='CpuArchCNL' data-ref="CpuArchCNL">CpuArchCNL</dfn> = <a class="macro" href="#106" title="(((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23))" data-ref="_M/cpu_cnl">cpu_cnl</a>,</td></tr>
<tr><th id="384">384</th><td>    <dfn class="enum" id="CpuArchICL" title='CpuArchICL' data-ref="CpuArchICL">CpuArchICL</dfn> = <a class="macro" href="#109" title="((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30))" data-ref="_M/cpu_icl">cpu_icl</a>,</td></tr>
<tr><th id="385">385</th><td>    <dfn class="enum" id="CpuArchICX" title='CpuArchICX' data-ref="CpuArchICX">CpuArchICX</dfn> = <a class="macro" href="#116" title="(((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30)))" data-ref="_M/cpu_icx">cpu_icx</a>,</td></tr>
<tr><th id="386">386</th><td>    <dfn class="enum" id="CpuArchTGL" title='CpuArchTGL' data-ref="CpuArchTGL">CpuArchTGL</dfn> = <a class="macro" href="#117" title="(((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30)) | (1UL &lt;&lt; 25) | (1UL &lt;&lt; 32))" data-ref="_M/cpu_tgl">cpu_tgl</a>,</td></tr>
<tr><th id="387">387</th><td>    <dfn class="enum" id="CpuArchSPR" title='CpuArchSPR' data-ref="CpuArchSPR">CpuArchSPR</dfn> = <a class="macro" href="#120" title="((((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30)) | (1UL &lt;&lt; 25) | (1UL &lt;&lt; 32)))" data-ref="_M/cpu_spr">cpu_spr</a>,</td></tr>
<tr><th id="388">388</th><td>    <dfn class="enum" id="CpuArchSLM" title='CpuArchSLM' data-ref="CpuArchSLM">CpuArchSLM</dfn> = <a class="macro" href="#121" title="(((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 11) | (1UL &lt;&lt; 6))" data-ref="_M/cpu_slm">cpu_slm</a>,</td></tr>
<tr><th id="389">389</th><td>    <dfn class="enum" id="CpuArchGLM" title='CpuArchGLM' data-ref="CpuArchGLM">CpuArchGLM</dfn> = <a class="macro" href="#124" title="((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 11) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))" data-ref="_M/cpu_glm">cpu_glm</a>,</td></tr>
<tr><th id="390">390</th><td>    <dfn class="enum" id="CpuArchTNT" title='CpuArchTNT' data-ref="CpuArchTNT">CpuArchTNT</dfn> = <a class="macro" href="#126" title="(((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 11) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17)) | (1UL &lt;&lt; 26))" data-ref="_M/cpu_tnt">cpu_tnt</a>,</td></tr>
<tr><th id="391">391</th><td>    <dfn class="enum" id="CpuArchNehalem" title='CpuArchNehalem' data-ref="CpuArchNehalem">CpuArchNehalem</dfn> = <a class="macro" href="#128" title="((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7)))" data-ref="_M/cpu_nehalem">cpu_nehalem</a>,                            <i class="doc">///&lt; Intel Core i3/i5/i7</i></td></tr>
<tr><th id="392">392</th><td>    <dfn class="enum" id="CpuArchWestmere" title='CpuArchWestmere' data-ref="CpuArchWestmere">CpuArchWestmere</dfn> = <a class="macro" href="#129" title="(((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))))" data-ref="_M/cpu_westmere">cpu_westmere</a>,                          <i class="doc">///&lt; Intel Core i3/i5/i7</i></td></tr>
<tr><th id="393">393</th><td>    <dfn class="enum" id="CpuArchSandyBridge" title='CpuArchSandyBridge' data-ref="CpuArchSandyBridge">CpuArchSandyBridge</dfn> = <a class="macro" href="#130" title="((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)))" data-ref="_M/cpu_sandybridge">cpu_sandybridge</a>,                    <i class="doc">///&lt; Second Generation Intel Core i3/i5/i7</i></td></tr>
<tr><th id="394">394</th><td>    <dfn class="enum" id="CpuArchIvyBridge" title='CpuArchIvyBridge' data-ref="CpuArchIvyBridge">CpuArchIvyBridge</dfn> = <a class="macro" href="#131" title="(((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)))" data-ref="_M/cpu_ivybridge">cpu_ivybridge</a>,                        <i class="doc">///&lt; Third Generation Intel Core i3/i5/i7</i></td></tr>
<tr><th id="395">395</th><td>    <dfn class="enum" id="CpuArchHaswell" title='CpuArchHaswell' data-ref="CpuArchHaswell">CpuArchHaswell</dfn> = <a class="macro" href="#132" title="((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)))" data-ref="_M/cpu_haswell">cpu_haswell</a>,                            <i class="doc">///&lt; Fourth Generation Intel Core i3/i5/i7</i></td></tr>
<tr><th id="396">396</th><td>    <dfn class="enum" id="CpuArchBroadwell" title='CpuArchBroadwell' data-ref="CpuArchBroadwell">CpuArchBroadwell</dfn> = <a class="macro" href="#133" title="(((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17)))" data-ref="_M/cpu_broadwell">cpu_broadwell</a>,                        <i class="doc">///&lt; Fifth Generation Intel Core i3/i5/i7</i></td></tr>
<tr><th id="397">397</th><td>    <dfn class="enum" id="CpuArchSkylake" title='CpuArchSkylake' data-ref="CpuArchSkylake">CpuArchSkylake</dfn> = <a class="macro" href="#134" title="((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))))" data-ref="_M/cpu_skylake">cpu_skylake</a>,                            <i class="doc">///&lt; Sixth Generation Intel Core i3/i5/i7</i></td></tr>
<tr><th id="398">398</th><td>    <dfn class="enum" id="CpuArchSkylakeAvx512" title='CpuArchSkylakeAvx512' data-ref="CpuArchSkylakeAvx512">CpuArchSkylakeAvx512</dfn> = <a class="macro" href="#135" title="(((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)))" data-ref="_M/cpu_skylake_avx512">cpu_skylake_avx512</a>,               <i class="doc">///&lt; Intel Xeon Scalable</i></td></tr>
<tr><th id="399">399</th><td>    <dfn class="enum" id="CpuArchCascadeLake" title='CpuArchCascadeLake' data-ref="CpuArchCascadeLake">CpuArchCascadeLake</dfn> = <a class="macro" href="#136" title="((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 28)))" data-ref="_M/cpu_cascadelake">cpu_cascadelake</a>,                    <i class="doc">///&lt; Second Generation Intel Xeon Scalable</i></td></tr>
<tr><th id="400">400</th><td>    <dfn class="enum" id="CpuArchCooperLake" title='CpuArchCooperLake' data-ref="CpuArchCooperLake">CpuArchCooperLake</dfn> = <a class="macro" href="#137" title="(((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 28))))" data-ref="_M/cpu_cooperlake">cpu_cooperlake</a>,                      <i class="doc">///&lt; Third Generation Intel Xeon Scalable</i></td></tr>
<tr><th id="401">401</th><td>    <dfn class="enum" id="CpuArchCannonLake" title='CpuArchCannonLake' data-ref="CpuArchCannonLake">CpuArchCannonLake</dfn> = <a class="macro" href="#138" title="((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)))" data-ref="_M/cpu_cannonlake">cpu_cannonlake</a>,                      <i class="doc">///&lt; Intel Core i3-8121U</i></td></tr>
<tr><th id="402">402</th><td>    <dfn class="enum" id="CpuArchIceLakeClient" title='CpuArchIceLakeClient' data-ref="CpuArchIceLakeClient">CpuArchIceLakeClient</dfn> = <a class="macro" href="#139" title="(((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30)))" data-ref="_M/cpu_icelake_client">cpu_icelake_client</a>,               <i class="doc">///&lt; Tenth Generation Intel Core i3/i5/i7</i></td></tr>
<tr><th id="403">403</th><td>    <dfn class="enum" id="CpuArchIceLakeServer" title='CpuArchIceLakeServer' data-ref="CpuArchIceLakeServer">CpuArchIceLakeServer</dfn> = <a class="macro" href="#140" title="((((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30))))" data-ref="_M/cpu_icelake_server">cpu_icelake_server</a>,               <i class="doc">///&lt; Third Generation Intel Xeon Scalable</i></td></tr>
<tr><th id="404">404</th><td>    <dfn class="enum" id="CpuArchAlderLake" title='CpuArchAlderLake' data-ref="CpuArchAlderLake">CpuArchAlderLake</dfn> = <a class="macro" href="#141" title="(((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 25) | (1UL &lt;&lt; 32)))" data-ref="_M/cpu_alderlake">cpu_alderlake</a>,</td></tr>
<tr><th id="405">405</th><td>    <dfn class="enum" id="CpuArchSapphireRapids" title='CpuArchSapphireRapids' data-ref="CpuArchSapphireRapids">CpuArchSapphireRapids</dfn> = <a class="macro" href="#142" title="(((((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30)) | (1UL &lt;&lt; 25) | (1UL &lt;&lt; 32))))" data-ref="_M/cpu_sapphirerapids">cpu_sapphirerapids</a>,</td></tr>
<tr><th id="406">406</th><td>    <dfn class="enum" id="CpuArchTigerLake" title='CpuArchTigerLake' data-ref="CpuArchTigerLake">CpuArchTigerLake</dfn> = <a class="macro" href="#143" title="((((((((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 9)) | (1UL &lt;&lt; 10) | (1UL &lt;&lt; 11)) | (1UL &lt;&lt; 13) | (1UL &lt;&lt; 3) | (1UL &lt;&lt; 12) | (1UL &lt;&lt; 14) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17))) | (1UL &lt;&lt; 15) | (1UL &lt;&lt; 16) | (1UL &lt;&lt; 19) | (1UL &lt;&lt; 21) | (1UL &lt;&lt; 22)) | (1UL &lt;&lt; 18) | (1UL &lt;&lt; 23)) | (1UL &lt;&lt; 24) | (1UL &lt;&lt; 26) | (1UL &lt;&lt; 27) | (1UL &lt;&lt; 28) | (1UL &lt;&lt; 29) | (1UL &lt;&lt; 30)) | (1UL &lt;&lt; 25) | (1UL &lt;&lt; 32)))" data-ref="_M/cpu_tigerlake">cpu_tigerlake</a>,                        <i class="doc">///&lt; Eleventh Generation Intel Core i3/i5/i7</i></td></tr>
<tr><th id="407">407</th><td>    <dfn class="enum" id="CpuArchSilvermont" title='CpuArchSilvermont' data-ref="CpuArchSilvermont">CpuArchSilvermont</dfn> = <a class="macro" href="#144" title="((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 11) | (1UL &lt;&lt; 6)))" data-ref="_M/cpu_silvermont">cpu_silvermont</a>,</td></tr>
<tr><th id="408">408</th><td>    <dfn class="enum" id="CpuArchGoldmont" title='CpuArchGoldmont' data-ref="CpuArchGoldmont">CpuArchGoldmont</dfn> = <a class="macro" href="#145" title="(((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 11) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17)))" data-ref="_M/cpu_goldmont">cpu_goldmont</a>,</td></tr>
<tr><th id="409">409</th><td>    <dfn class="enum" id="CpuArchTremont" title='CpuArchTremont' data-ref="CpuArchTremont">CpuArchTremont</dfn> = <a class="macro" href="#146" title="((((((((0 | (1UL &lt;&lt; 0)) | (1UL &lt;&lt; 1) | (1UL &lt;&lt; 2)) | (1UL &lt;&lt; 4) | (1UL &lt;&lt; 5) | (1UL &lt;&lt; 7))) | (1UL &lt;&lt; 11) | (1UL &lt;&lt; 6)) | (1UL &lt;&lt; 17)) | (1UL &lt;&lt; 26)))" data-ref="_M/cpu_tremont">cpu_tremont</a>,</td></tr>
<tr><th id="410">410</th><td>}; <i>// enum X86cpuArchitectures</i></td></tr>
<tr><th id="411">411</th><td><u>#<span data-ppcond="330">endif</span> /* C++11 */</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#<span data-ppcond="17">endif</span> /* QSIMD_X86_P_H */</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../concurrent/qtconcurrentthreadengine.cpp.html'>qtbase-6.5.0/src/concurrent/qtconcurrentthreadengine.cpp</a><br/>Generated on <em>2024-Jun-13</em> from project qtbase-6.5.0 revision <em>6.5.0</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
