<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width,initial-scale=1">
  <title>VLSI Design</title>
  <link rel="stylesheet" href="assets/css/style.css">

  <!-- Animation Library -->
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/4.1.1/animate.min.css"/>
</head>
<body>
  <!-- Header -->
  <header class="header">
    <div class="brand">VLSI Design</div>
    <nav class="nav">
      <a href="index.html">Home</a>
      <a href="skills.html" class="active">Skills</a>
      <a href="projects.html">Projects</a>
      <a href="contact.html">Contact</a>
    </nav>
  </header>

  <!-- Main Section -->
  <main class="container">
    <h1 class="animate__animated animate__fadeInDown">VLSI Design</h1>
    <p class="intro animate__animated animate__fadeInUp">
      VLSI (Very Large Scale Integration) involves designing and verifying 
      integrated circuits by combining millions of transistors into a single chip. 
      It plays a crucial role in modern electronics, powering devices from 
      smartphones to supercomputers. My focus in VLSI includes digital design, 
      HDL coding, verification, and design optimization.
    </p>

    <div class="skills-grid">
      
      <!-- Digital Design -->
      <div class="card animate__animated animate__fadeInUp">
        <h2>Digital Logic & HDL</h2>
        <ul>
          <li>Strong understanding of combinational & sequential logic circuits.</li>
          <li>Implemented <strong>adders, counters, multiplexers, registers</strong> in Verilog.</li>
          <li>Designed finite state machines (FSMs) for real-world applications.</li>
          <li>Well-versed in <strong>RTL coding best practices</strong>.</li>
        </ul>
      </div>

      <!-- Simulation -->
      <div class="card animate__animated animate__fadeInUp animate__delay-1s">
        <h2>Simulation & Verification</h2>
        <ul>
          <li>Experience with testbench creation and functional verification.</li>
          <li>Debugged timing issues and logical errors in simulation tools.</li>
          <li>Applied <strong>stimulus-response</strong> methods for verifying modules.</li>
          <li>Knowledge of waveform analysis for debugging circuit behavior.</li>
        </ul>
      </div>

      <!-- Physical & Optimization -->
      <div class="card animate__animated animate__fadeInUp animate__delay-2s">
        <h2>Design Optimization</h2>
        <ul>
          <li>Analyzed trade-offs between <strong>power, performance, and area (PPA)</strong>.</li>
          <li>Worked on reducing propagation delay and minimizing power usage.</li>
          <li>Familiar with synchronous design and clock domain crossing concepts.</li>
          <li>Exposure to timing closure methods in digital circuits.</li>
        </ul>
      </div>

      <!-- Tools -->
      <div class="card animate__animated animate__fadeInUp animate__delay-3s">
        <h2>Tools & Technologies</h2>
        <ul>
          <li>HDL: <strong>Verilog</strong> (primary), basics of VHDL.</li>
          <li>Simulation: ModelSim, Xilinx ISE/ Vivado (exposure).</li>
          <li>Knowledge of synthesis and basic FPGA implementation flow.</li>
          <li>Familiarity with EDA tools for functional verification.</li>
        </ul>
      </div>

      <!-- Applications -->
      <div class="card animate__animated animate__fadeInUp animate__delay-4s">
        <h2>Applications & Interest</h2>
        <ul>
          <li>Microprocessor and ASIC design.</li>
          <li>FPGA-based prototyping and testing.</li>
          <li>Low-power circuit design for IoT and embedded systems.</li>
          <li>Exploring opportunities in <strong>semiconductor design industry</strong>.</li>
        </ul>
      </div>

    </div>
  </main>

  <!-- Footer -->
  <footer class="footer">Â© 2025 Chandrakiran Rongali</footer>
</body>
</html>

