

================================================================
== Vivado HLS Report for 'static_accum'
================================================================
* Date:           Sat Aug 20 12:58:29 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        static_accum_loop
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.01|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP    |    ?|    ?|         1|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	2  / (tmp)
3 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_iteration) nounwind, !map !0

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !6

ST_1: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @static_accum_str) nounwind

ST_1: num_iteration_read [1/1] 0.00ns
:3  %num_iteration_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_iteration) nounwind

ST_1: sum [1/1] 0.00ns
:4  %sum = alloca i32, align 4

ST_1: stg_9 [1/1] 1.57ns
:5  store volatile i32 0, i32* %sum, align 4

ST_1: stg_10 [1/1] 1.57ns
:6  br label %1


 <State 2>: 4.01ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

ST_2: i_cast [1/1] 0.00ns
:1  %i_cast = zext i31 %i to i32

ST_2: tmp [1/1] 2.52ns
:2  %tmp = icmp slt i32 %i_cast, %num_iteration_read

ST_2: i_1 [1/1] 2.44ns
:3  %i_1 = add i31 %i, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %tmp, label %2, label %3

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind

ST_2: stg_18 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: sum_load [1/1] 0.00ns
:3  %sum_load = load volatile i32* %sum, align 4

ST_2: sum_1 [1/1] 2.44ns
:4  %sum_1 = add nsw i32 %sum_load, %i_cast

ST_2: stg_21 [1/1] 1.57ns
:5  store volatile i32 %sum_1, i32* %sum, align 4

ST_2: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_1) nounwind

ST_2: stg_23 [1/1] 0.00ns
:7  br label %1


 <State 3>: 0.00ns
ST_3: sum_load_1 [1/1] 0.00ns
:0  %sum_load_1 = load volatile i32* %sum, align 4

ST_3: stg_25 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_r, i32 %sum_load_1) nounwind

ST_3: stg_26 [1/1] 0.00ns
:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
