blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
blk_read_first.v,verilog,xil_defaultlib,../../../../Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
