
Selected circuits
===================
 - **Circuit**: 16-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add16u_34F | 0.0015 | 0.0031 | 93.75 | 0.0042 | 5.0 |  [[Verilog<sub>generic</sub>](add16u_34F.v)]  [[C](add16u_34F.c)] |
| add16u_117 | 0.0048 | 0.014 | 95.70 | 0.013 | 60 |  [[Verilog<sub>generic</sub>](add16u_117.v)]  [[C](add16u_117.c)] |
| add16u_05D | 0.024 | 0.049 | 99.95 | 0.068 | 1192 |  [[Verilog<sub>generic</sub>](add16u_05D.v)]  [[C](add16u_05D.c)] |
| add16u_140 | 0.05 | 0.13 | 99.71 | 0.14 | 5632 |  [[Verilog<sub>generic</sub>](add16u_140.v)]  [[C](add16u_140.c)] |
| add16u_292 | 0.20 | 0.46 | 99.90 | 0.55 | 89374 |  [[Verilog<sub>generic</sub>](add16u_292.v)]  [[C](add16u_292.c)] |
| add16u_16F | 0.46 | 1.54 | 99.95 | 1.28 | 531274 |  [[Verilog<sub>generic</sub>](add16u_16F.v)]  [[C](add16u_16F.c)] |
| add16u_328 | 1.63 | 4.63 | 99.99 | 4.52 | 62975.827e2 |  [[Verilog<sub>generic</sub>](add16u_328.v)]  [[C](add16u_328.c)] |
| add16u_27F | 4.69 | 9.49 | 100.00 | 12.64 | 43382.861e3 |  [[Verilog<sub>generic</sub>](add16u_27F.v)]  [[C](add16u_27F.c)] |
| add16u_2C6 | 9.90 | 34.18 | 100.00 | 22.35 | 25358.103e4 |  [[Verilog<sub>generic</sub>](add16u_2C6.v)]  [[C](add16u_2C6.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             