# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_10.srcs/sources_1/imports/K_ALU/add_4.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/adder.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/and_gate.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/bit1adder.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/bit2adder.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/bit3adder.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/bit_adder.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/div.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/full_adder_1_bit.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/full_subtractor_1_bit.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/hamm.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/identity_gate.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/left_shift_logical.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/mult.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/mux2.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/mux4.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/mux8.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/not_gate.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/or_gate.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/shift_right_arithmetic.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/shift_right_logical.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/sub_4.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/subtract.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/top_module.v" \
"../../../../project_10.srcs/sources_1/imports/K_ALU/xor_gate.v" \
"../../../../project_10.srcs/sim_1/imports/K_ALU/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
