v 20150101 2
L 300 600 500 600 3 0 0 0 -1 -1
L 300 0 500 0 3 0 0 0 -1 -1
A -60 300 398 311 98 3 0 2 0 -1 -1
A 40 300 398 311 98 3 0 2 0 -1 -1
V 950 300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
A 500 400 400 270 76 3 0 0 0 -1 -1
A 500 200 400 14 76 3 0 0 0 -1 -1
P 1000 300 1200 300 1 0 1
{
T 900 300 5 8 0 0 0 0 1
pinnumber=OUT
T 900 300 5 8 0 0 0 0 1
pinseq=1
T 900 300 5 8 0 0 0 0 1
pinlabel=n_a
T 900 300 5 8 0 0 0 0 1
pintype=io
}
P 300 100 0 100 1 0 1
{
T 200 100 5 8 0 0 0 0 1
pinnumber=IN0
T 200 100 5 8 0 0 0 0 1
pinseq=2
T 200 100 5 8 0 0 0 0 1
pinlabel=n_a
T 200 100 5 8 0 0 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 200 500 5 8 0 0 0 0 1
pinnumber=IN1
T 200 500 5 8 0 0 0 0 1
pinseq=3
T 200 500 5 8 0 0 0 0 1
pinlabel=n_a
T 200 500 5 8 0 0 0 0 1
pintype=io
}
T 750 250 5 10 1 1 0 6 1
refdes=U?
T 100 700 5 8 0 0 0 0 1
device=xnor
T 100 1450 9 10 0 0 0 0 1
numslots=0
T 100 850 9 10 0 0 0 0 1
footprint=unknown
T 100 1050 5 10 0 1 0 0 1
description=2 Input Exclusive NOR Gate
T 100 1250 5 8 0 1 0 0 1
comment=VERILOG_PORTS=POSITIONAL