$date
	Wed Dec 18 20:18:04 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DMTest $end
$var wire 256 ! data_o [255:0] $end
$var wire 1 " ack_o $end
$var reg 1 # Clk $end
$var reg 1 $ Reset $end
$var integer 32 % counter [31:0] $end
$scope module Data_Memory $end
$var wire 1 " ack_o $end
$var wire 32 & addr_i [31:0] $end
$var wire 1 # clk_i $end
$var wire 256 ' data_i [255:0] $end
$var wire 256 ( data_o [255:0] $end
$var wire 1 ) enable_i $end
$var wire 1 $ rst_i $end
$var wire 1 * write_i $end
$var wire 27 + addr [26:0] $end
$var reg 4 , count [3:0] $end
$var reg 256 - data [255:0] $end
$var reg 2 . state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
bx -
b0 ,
b0 +
0*
1)
bx (
b0 '
b0 &
b0 %
0$
0#
0"
bx !
$end
#12
1$
#25
b1 ,
b1 .
b1 %
1#
#50
0#
#75
b10 ,
b10 %
1#
#100
0#
#125
b11 ,
b11 %
1#
#150
0#
#175
b100 ,
b100 %
1#
#200
0#
#225
b101 ,
b101 %
1#
#250
0#
#275
b110 ,
b110 %
1#
#300
0#
#325
b111 ,
b111 %
1#
#350
0#
#375
b1000 ,
b1000 %
1#
#400
0#
#425
1"
b1001 ,
b1001 %
1#
#450
0#
#475
0"
b0 ,
b0 .
b1010 %
b101 !
b101 (
b101 -
1#
#500
0#
#525
b1 ,
b1 .
b1011 %
1#
#550
0#
#575
b10 ,
b1100 %
1#
#600
0#
#625
b11 ,
b1101 %
1#
#650
0#
#675
b100 ,
b1110 %
1#
#700
0#
#725
b101 ,
b1111 %
1#
#750
0#
#775
b110 ,
b10000 %
1#
#800
0#
#825
b111 ,
b10001 %
1#
#850
0#
#875
b1000 ,
b10010 %
1#
#900
0#
#925
1"
b1001 ,
b10011 %
1#
#950
0#
#975
0"
b0 ,
b0 .
b10100 %
1#
#1000
0#
#1025
b1 ,
b1 .
b10101 %
1#
#1050
0#
#1075
b10 ,
b10110 %
1#
#1100
0#
#1125
b11 ,
b10111 %
1#
#1150
0#
#1175
b100 ,
b11000 %
1#
#1200
0#
#1225
b101 ,
b11001 %
1#
#1250
0#
#1275
b110 ,
b11010 %
1#
#1300
0#
#1325
b111 ,
b11011 %
1#
#1350
0#
#1375
b1000 ,
b11100 %
1#
#1400
0#
#1425
1"
b1001 ,
b11101 %
1#
#1450
0#
#1475
0"
b0 ,
b0 .
b11110 %
1#
#1500
0#
#1525
b1 ,
b1 .
b11111 %
1#
#1550
0#
#1575
b10 ,
1#
