$date
	Sun Oct 17 16:42:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus_two_way_count $end
$scope module c0 $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # w_not0 $end
$var wire 1 $ w_xor0 $end
$var wire 1 % w_xor1 $end
$var wire 1 & x $end
$var wire 2 ' q [1:0] $end
$scope module D0 $end
$var wire 1 ! clk $end
$var wire 1 # d $end
$var wire 1 " reset $end
$var reg 1 ( q $end
$upscope $end
$scope module D1 $end
$var wire 1 ! clk $end
$var wire 1 $ d $end
$var wire 1 " reset $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
b0 '
0&
0%
0$
1#
1"
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
1$
0#
1%
b1 '
1(
0!
0"
#55
1!
#60
1#
0(
b10 '
1)
0!
#65
1!
#70
0$
0#
0%
b11 '
1(
0!
#75
1!
#80
1#
0(
b0 '
0)
0!
#85
1!
#90
1$
0#
1%
b1 '
1(
0!
#95
1!
#100
1#
0%
b0 '
0(
1"
1$
0!
1&
#105
1!
#110
0!
#115
1!
#120
0!
#125
1!
0"
#130
0#
1(
b11 '
1)
0!
#135
1!
#140
0$
1#
1%
b10 '
0(
0!
#145
1!
#150
0#
1(
b1 '
0)
0!
#155
1!
#160
1$
1#
0%
b0 '
0(
0!
#165
1!
#170
0#
1(
b11 '
1)
0!
#175
1!
#180
0$
1#
1%
b10 '
0(
0!
#185
1!
#190
0#
1(
b1 '
0)
0!
#195
1!
#200
1$
1#
0%
b0 '
0(
0!
#205
1!
#210
0#
1(
b11 '
1)
0!
#215
1!
#220
0$
1#
1%
b10 '
0(
0!
#225
1!
