{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520170738192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520170738208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 04 08:38:58 2018 " "Processing started: Sun Mar 04 08:38:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520170738208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170738208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170738208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520170739161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520170739161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752297 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "processor processor.v(74) " "Verilog Module Declaration warning at processor.v(74): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"processor\"" {  } { { "processor.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 74 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170752313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_12bit_register.v 1 1 " "Found 1 design units, including 1 entities, in source file my_12bit_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_12bit_register " "Found entity 1: my_12bit_register" {  } { { "my_12bit_register.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_12bit_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_alu_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_alu_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ALU_adder " "Found entity 1: my_ALU_adder" {  } { { "my_ALU_adder.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_ALU_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_c8.v 1 1 " "Found 1 design units, including 1 entities, in source file my_c8.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_c8 " "Found entity 1: my_c8" {  } { { "my_c8.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_c8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_c16.v 1 1 " "Found 1 design units, including 1 entities, in source file my_c16.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_c16 " "Found entity 1: my_c16" {  } { { "my_c16.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_c16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_c24.v 1 1 " "Found 1 design units, including 1 entities, in source file my_c24.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_c24 " "Found entity 1: my_c24" {  } { { "my_c24.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_c24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_c32.v 1 1 " "Found 1 design units, including 1 entities, in source file my_c32.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_c32 " "Found entity 1: my_c32" {  } { { "my_c32.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_c32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_cla_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_cla_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_CLA_full_adder " "Found entity 1: my_CLA_full_adder" {  } { { "my_CLA_full_adder.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_CLA_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_32bit_register.v 1 1 " "Found 1 design units, including 1 entities, in source file my_32bit_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_32bit_register " "Found entity 1: my_32bit_register" {  } { { "my_32bit_register.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_2to4_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_2to4_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_2to4_decoder " "Found entity 1: my_2to4_decoder" {  } { { "my_2to4_decoder.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_2to4_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_3to8_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_3to8_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_3to8_decoder " "Found entity 1: my_3to8_decoder" {  } { { "my_3to8_decoder.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_3to8_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_5to32_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_5to32_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_5to32_decoder " "Found entity 1: my_5to32_decoder" {  } { { "my_5to32_decoder.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_5to32_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_1bit_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_1bit_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_1bit_full_adder " "Found entity 1: my_1bit_full_adder" {  } { { "my_1bit_full_adder.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_1bit_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_32bit2to1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_32bit2to1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_32bit2to1_mux " "Found entity 1: my_32bit2to1_mux" {  } { { "my_32bit2to1_mux.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit2to1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_32bit_barrelleftshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_32bit_barrelleftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_32bit_barrelLeftShifter " "Found entity 1: my_32bit_barrelLeftShifter" {  } { { "my_32bit_barrelLeftShifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelLeftShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_bitwise_or.v 1 1 " "Found 1 design units, including 1 entities, in source file my_bitwise_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_bitwise_or " "Found entity 1: my_bitwise_or" {  } { { "my_bitwise_or.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_bitwise_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_bitwise_and.v 1 1 " "Found 1 design units, including 1 entities, in source file my_bitwise_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_bitwise_and " "Found entity 1: my_bitwise_and" {  } { { "my_bitwise_and.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_bitwise_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_32bit8to1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_32bit8to1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_32bit8to1_mux " "Found entity 1: my_32bit8to1_mux" {  } { { "my_32bit8to1_mux.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit8to1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_32bit4to1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_32bit4to1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_32bit4to1_mux " "Found entity 1: my_32bit4to1_mux" {  } { { "my_32bit4to1_mux.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit4to1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_32bit_barrelrightshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_32bit_barrelrightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_32bit_barrelRightShifter " "Found entity 1: my_32bit_barrelRightShifter" {  } { { "my_32bit_barrelRightShifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelRightShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_16bit_rightshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_16bit_rightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_16bit_rightshifter " "Found entity 1: my_16bit_rightshifter" {  } { { "my_16bit_rightshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_16bit_rightshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_16bit_leftshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_16bit_leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_16bit_leftshifter " "Found entity 1: my_16bit_leftshifter" {  } { { "my_16bit_leftshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_16bit_leftshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_8bit_rightshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_8bit_rightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_8bit_rightshifter " "Found entity 1: my_8bit_rightshifter" {  } { { "my_8bit_rightshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_8bit_rightshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_8bit_leftshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_8bit_leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_8bit_leftshifter " "Found entity 1: my_8bit_leftshifter" {  } { { "my_8bit_leftshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_8bit_leftshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_4bit_rightshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_4bit_rightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_4bit_rightshifter " "Found entity 1: my_4bit_rightshifter" {  } { { "my_4bit_rightshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_4bit_rightshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_4bit_leftshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_4bit_leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_4bit_leftshifter " "Found entity 1: my_4bit_leftshifter" {  } { { "my_4bit_leftshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_4bit_leftshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_2bit_rightshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_2bit_rightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_2bit_rightshifter " "Found entity 1: my_2bit_rightshifter" {  } { { "my_2bit_rightshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_2bit_rightshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_2bit_leftshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_2bit_leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_2bit_leftshifter " "Found entity 1: my_2bit_leftshifter" {  } { { "my_2bit_leftshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_2bit_leftshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_1bit_rightshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_1bit_rightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_1bit_rightshifter " "Found entity 1: my_1bit_rightshifter" {  } { { "my_1bit_rightshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_1bit_rightshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_1bit_leftshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_1bit_leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_1bit_leftshifter " "Found entity 1: my_1bit_leftshifter" {  } { { "my_1bit_leftshifter.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_1bit_leftshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_17to32bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file my_17to32bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_17to32bit_extender " "Found entity 1: my_17to32bit_extender" {  } { { "my_17to32bit_extender.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_17to32bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_12to32bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file my_12to32bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_12to32bit_extender " "Found entity 1: my_12to32bit_extender" {  } { { "my_12to32bit_extender.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_12to32bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_5bit_register.v 1 1 " "Found 1 design units, including 1 entities, in source file my_5bit_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_5bit_register " "Found entity 1: my_5bit_register" {  } { { "my_5bit_register.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_5bit_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_5bit2to1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_5bit2to1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_5bit2to1_mux " "Found entity 1: my_5bit2to1_mux" {  } { { "my_5bit2to1_mux.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_5bit2to1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_5bit4to1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_5bit4to1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_5bit4to1_mux " "Found entity 1: my_5bit4to1_mux" {  } { { "my_5bit4to1_mux.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_5bit4to1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_32bit16to1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_32bit16to1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_32bit16to1_mux " "Found entity 1: my_32bit16to1_mux" {  } { { "my_32bit16to1_mux.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit16to1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_32bit32to1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_32bit32to1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_32bit32to1_mux " "Found entity 1: my_32bit32to1_mux" {  } { { "my_32bit32to1_mux.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit32to1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_12bit2to1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_12bit2to1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_12bit2to1_mux " "Found entity 1: my_12bit2to1_mux" {  } { { "my_12bit2to1_mux.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_12bit2to1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_2to1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_2to1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_2to1_mux " "Found entity 1: my_2to1_mux" {  } { { "my_2to1_mux.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_2to1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_1bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_1bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_1bit_xor " "Found entity 1: my_1bit_xor" {  } { { "my_1bit_xor.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_1bit_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_5bit_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file my_5bit_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_5bit_comparator " "Found entity 1: my_5bit_comparator" {  } { { "my_5bit_comparator.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_5bit_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520170752625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/skeleton.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170752672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170752875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170752891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170752891 ""}  } { { "imem.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520170752891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m591 " "Found entity 1: altsyncram_m591" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/db/altsyncram_m591.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170752954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170752954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m591 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated " "Elaborating entity \"altsyncram_m591\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170752954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/skeleton.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520170753508 ""}  } { { "dmem.v" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520170753508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1eh1 " "Found entity 1: altsyncram_1eh1" {  } { { "db/altsyncram_1eh1.tdf" "" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/db/altsyncram_1eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520170753592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170753592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1eh1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated " "Elaborating entity \"altsyncram_1eh1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_1eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/skeleton.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_5to32_decoder regfile:my_regfile\|my_5to32_decoder:writeReg " "Elaborating entity \"my_5to32_decoder\" for hierarchy \"regfile:my_regfile\|my_5to32_decoder:writeReg\"" {  } { { "regfile.v" "writeReg" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/regfile.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_2to4_decoder regfile:my_regfile\|my_5to32_decoder:writeReg\|my_2to4_decoder:decoderEnable " "Elaborating entity \"my_2to4_decoder\" for hierarchy \"regfile:my_regfile\|my_5to32_decoder:writeReg\|my_2to4_decoder:decoderEnable\"" {  } { { "my_5to32_decoder.v" "decoderEnable" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_5to32_decoder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_3to8_decoder regfile:my_regfile\|my_5to32_decoder:writeReg\|my_3to8_decoder:decoderOne " "Elaborating entity \"my_3to8_decoder\" for hierarchy \"regfile:my_regfile\|my_5to32_decoder:writeReg\|my_3to8_decoder:decoderOne\"" {  } { { "my_5to32_decoder.v" "decoderOne" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_5to32_decoder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32bit_register regfile:my_regfile\|my_32bit_register:reg1 " "Elaborating entity \"my_32bit_register\" for hierarchy \"regfile:my_regfile\|my_32bit_register:reg1\"" {  } { { "regfile.v" "reg1" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/regfile.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop regfile:my_regfile\|my_32bit_register:reg1\|dflipflop:flipFlopLoop\[0\].curr_dff " "Elaborating entity \"dflipflop\" for hierarchy \"regfile:my_regfile\|my_32bit_register:reg1\|dflipflop:flipFlopLoop\[0\].curr_dff\"" {  } { { "my_32bit_register.v" "flipFlopLoop\[0\].curr_dff" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_register.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170753896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32bit32to1_mux regfile:my_regfile\|my_32bit32to1_mux:muxOperandA " "Elaborating entity \"my_32bit32to1_mux\" for hierarchy \"regfile:my_regfile\|my_32bit32to1_mux:muxOperandA\"" {  } { { "regfile.v" "muxOperandA" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/regfile.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32bit16to1_mux regfile:my_regfile\|my_32bit32to1_mux:muxOperandA\|my_32bit16to1_mux:mux1 " "Elaborating entity \"my_32bit16to1_mux\" for hierarchy \"regfile:my_regfile\|my_32bit32to1_mux:muxOperandA\|my_32bit16to1_mux:mux1\"" {  } { { "my_32bit32to1_mux.v" "mux1" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit32to1_mux.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32bit8to1_mux regfile:my_regfile\|my_32bit32to1_mux:muxOperandA\|my_32bit16to1_mux:mux1\|my_32bit8to1_mux:mux1 " "Elaborating entity \"my_32bit8to1_mux\" for hierarchy \"regfile:my_regfile\|my_32bit32to1_mux:muxOperandA\|my_32bit16to1_mux:mux1\|my_32bit8to1_mux:mux1\"" {  } { { "my_32bit16to1_mux.v" "mux1" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit16to1_mux.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32bit4to1_mux regfile:my_regfile\|my_32bit32to1_mux:muxOperandA\|my_32bit16to1_mux:mux1\|my_32bit8to1_mux:mux1\|my_32bit4to1_mux:mux1a " "Elaborating entity \"my_32bit4to1_mux\" for hierarchy \"regfile:my_regfile\|my_32bit32to1_mux:muxOperandA\|my_32bit16to1_mux:mux1\|my_32bit8to1_mux:mux1\|my_32bit4to1_mux:mux1a\"" {  } { { "my_32bit8to1_mux.v" "mux1a" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit8to1_mux.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32bit2to1_mux regfile:my_regfile\|my_32bit32to1_mux:muxOperandA\|my_32bit16to1_mux:mux1\|my_32bit8to1_mux:mux1\|my_32bit4to1_mux:mux1a\|my_32bit2to1_mux:mux1b " "Elaborating entity \"my_32bit2to1_mux\" for hierarchy \"regfile:my_regfile\|my_32bit32to1_mux:muxOperandA\|my_32bit16to1_mux:mux1\|my_32bit8to1_mux:mux1\|my_32bit4to1_mux:mux1a\|my_32bit2to1_mux:mux1b\"" {  } { { "my_32bit4to1_mux.v" "mux1b" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit4to1_mux.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/skeleton.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_12bit_register processor:my_processor\|my_12bit_register:myPC " "Elaborating entity \"my_12bit_register\" for hierarchy \"processor:my_processor\|my_12bit_register:myPC\"" {  } { { "processor.v" "myPC" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ALU_adder processor:my_processor\|my_ALU_adder:myPCAdder " "Elaborating entity \"my_ALU_adder\" for hierarchy \"processor:my_processor\|my_ALU_adder:myPCAdder\"" {  } { { "processor.v" "myPCAdder" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_CLA_full_adder processor:my_processor\|my_ALU_adder:myPCAdder\|my_CLA_full_adder:block0 " "Elaborating entity \"my_CLA_full_adder\" for hierarchy \"processor:my_processor\|my_ALU_adder:myPCAdder\|my_CLA_full_adder:block0\"" {  } { { "my_ALU_adder.v" "block0" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_ALU_adder.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_1bit_full_adder processor:my_processor\|my_ALU_adder:myPCAdder\|my_CLA_full_adder:block0\|my_1bit_full_adder:adder0 " "Elaborating entity \"my_1bit_full_adder\" for hierarchy \"processor:my_processor\|my_ALU_adder:myPCAdder\|my_CLA_full_adder:block0\|my_1bit_full_adder:adder0\"" {  } { { "my_CLA_full_adder.v" "adder0" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_CLA_full_adder.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_c8 processor:my_processor\|my_ALU_adder:myPCAdder\|my_c8:c8Block " "Elaborating entity \"my_c8\" for hierarchy \"processor:my_processor\|my_ALU_adder:myPCAdder\|my_c8:c8Block\"" {  } { { "my_ALU_adder.v" "c8Block" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_ALU_adder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_c16 processor:my_processor\|my_ALU_adder:myPCAdder\|my_c16:c16Block " "Elaborating entity \"my_c16\" for hierarchy \"processor:my_processor\|my_ALU_adder:myPCAdder\|my_c16:c16Block\"" {  } { { "my_ALU_adder.v" "c16Block" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_ALU_adder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_c24 processor:my_processor\|my_ALU_adder:myPCAdder\|my_c24:c24Block " "Elaborating entity \"my_c24\" for hierarchy \"processor:my_processor\|my_ALU_adder:myPCAdder\|my_c24:c24Block\"" {  } { { "my_ALU_adder.v" "c24Block" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_ALU_adder.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_c32 processor:my_processor\|my_ALU_adder:myPCAdder\|my_c32:c32Block " "Elaborating entity \"my_c32\" for hierarchy \"processor:my_processor\|my_ALU_adder:myPCAdder\|my_c32:c32Block\"" {  } { { "my_ALU_adder.v" "c32Block" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_ALU_adder.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_12bit2to1_mux processor:my_processor\|my_12bit2to1_mux:PCMUX " "Elaborating entity \"my_12bit2to1_mux\" for hierarchy \"processor:my_processor\|my_12bit2to1_mux:PCMUX\"" {  } { { "processor.v" "PCMUX" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_5bit2to1_mux processor:my_processor\|my_5bit2to1_mux:myS2Mux " "Elaborating entity \"my_5bit2to1_mux\" for hierarchy \"processor:my_processor\|my_5bit2to1_mux:myS2Mux\"" {  } { { "processor.v" "myS2Mux" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_17to32bit_extender processor:my_processor\|my_17to32bit_extender:mySignExtender " "Elaborating entity \"my_17to32bit_extender\" for hierarchy \"processor:my_processor\|my_17to32bit_extender:mySignExtender\"" {  } { { "processor.v" "mySignExtender" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_5bit_register processor:my_processor\|my_5bit_register:rs1Latch " "Elaborating entity \"my_5bit_register\" for hierarchy \"processor:my_processor\|my_5bit_register:rs1Latch\"" {  } { { "processor.v" "rs1Latch" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_5bit4to1_mux processor:my_processor\|my_5bit4to1_mux:writeRegMux " "Elaborating entity \"my_5bit4to1_mux\" for hierarchy \"processor:my_processor\|my_5bit4to1_mux:writeRegMux\"" {  } { { "processor.v" "writeRegMux" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170754999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_5bit_comparator processor:my_processor\|my_5bit_comparator:stallComparator1 " "Elaborating entity \"my_5bit_comparator\" for hierarchy \"processor:my_processor\|my_5bit_comparator:stallComparator1\"" {  } { { "processor.v" "stallComparator1" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_1bit_xor processor:my_processor\|my_5bit_comparator:stallComparator1\|my_1bit_xor:xor0 " "Elaborating entity \"my_1bit_xor\" for hierarchy \"processor:my_processor\|my_5bit_comparator:stallComparator1\|my_1bit_xor:xor0\"" {  } { { "my_5bit_comparator.v" "xor0" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_5bit_comparator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:myALU " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:myALU\"" {  } { { "processor.v" "myALU" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_bitwise_and processor:my_processor\|alu:myALU\|my_bitwise_and:bitwiseAnd " "Elaborating entity \"my_bitwise_and\" for hierarchy \"processor:my_processor\|alu:myALU\|my_bitwise_and:bitwiseAnd\"" {  } { { "alu.v" "bitwiseAnd" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_bitwise_or processor:my_processor\|alu:myALU\|my_bitwise_or:bitwiseOr " "Elaborating entity \"my_bitwise_or\" for hierarchy \"processor:my_processor\|alu:myALU\|my_bitwise_or:bitwiseOr\"" {  } { { "alu.v" "bitwiseOr" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32bit_barrelLeftShifter processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter " "Elaborating entity \"my_32bit_barrelLeftShifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\"" {  } { { "alu.v" "leftShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/alu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_16bit_leftshifter processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_16bit_leftshifter:my16BitShifter " "Elaborating entity \"my_16bit_leftshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_16bit_leftshifter:my16BitShifter\"" {  } { { "my_32bit_barrelLeftShifter.v" "my16BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelLeftShifter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_8bit_leftshifter processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_8bit_leftshifter:my8BitShifter " "Elaborating entity \"my_8bit_leftshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_8bit_leftshifter:my8BitShifter\"" {  } { { "my_32bit_barrelLeftShifter.v" "my8BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelLeftShifter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_4bit_leftshifter processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_4bit_leftshifter:my4BitShifter " "Elaborating entity \"my_4bit_leftshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_4bit_leftshifter:my4BitShifter\"" {  } { { "my_32bit_barrelLeftShifter.v" "my4BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelLeftShifter.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_2bit_leftshifter processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_2bit_leftshifter:my2BitShifter " "Elaborating entity \"my_2bit_leftshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_2bit_leftshifter:my2BitShifter\"" {  } { { "my_32bit_barrelLeftShifter.v" "my2BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelLeftShifter.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_1bit_leftshifter processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_1bit_leftshifter:my1BitShifter " "Elaborating entity \"my_1bit_leftshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelLeftShifter:leftShifter\|my_1bit_leftshifter:my1BitShifter\"" {  } { { "my_32bit_barrelLeftShifter.v" "my1BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelLeftShifter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32bit_barrelRightShifter processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter " "Elaborating entity \"my_32bit_barrelRightShifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\"" {  } { { "alu.v" "rightShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_16bit_rightshifter processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_16bit_rightshifter:my16BitShifter " "Elaborating entity \"my_16bit_rightshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_16bit_rightshifter:my16BitShifter\"" {  } { { "my_32bit_barrelRightShifter.v" "my16BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelRightShifter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_8bit_rightshifter processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_8bit_rightshifter:my8BitShifter " "Elaborating entity \"my_8bit_rightshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_8bit_rightshifter:my8BitShifter\"" {  } { { "my_32bit_barrelRightShifter.v" "my8BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelRightShifter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_4bit_rightshifter processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_4bit_rightshifter:my4BitShifter " "Elaborating entity \"my_4bit_rightshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_4bit_rightshifter:my4BitShifter\"" {  } { { "my_32bit_barrelRightShifter.v" "my4BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelRightShifter.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_2bit_rightshifter processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_2bit_rightshifter:my2BitShifter " "Elaborating entity \"my_2bit_rightshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_2bit_rightshifter:my2BitShifter\"" {  } { { "my_32bit_barrelRightShifter.v" "my2BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelRightShifter.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_1bit_rightshifter processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_1bit_rightshifter:my1BitShifter " "Elaborating entity \"my_1bit_rightshifter\" for hierarchy \"processor:my_processor\|alu:myALU\|my_32bit_barrelRightShifter:rightShifter\|my_1bit_rightshifter:my1BitShifter\"" {  } { { "my_32bit_barrelRightShifter.v" "my1BitShifter" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/my_32bit_barrelRightShifter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_12to32bit_extender processor:my_processor\|my_12to32bit_extender:PCExtender " "Elaborating entity \"my_12to32bit_extender\" for hierarchy \"processor:my_processor\|my_12to32bit_extender:PCExtender\"" {  } { { "processor.v" "PCExtender" { Text "C:/Users/Belal Taher/Documents/GitHub/pc4-belaltaher8/processor.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170755444 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1520170757034 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1520170757034 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1520170758839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1520170760747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520170765319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520170765319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3862 " "Implemented 3862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520170765759 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520170765759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3684 " "Implemented 3684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520170765759 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1520170765759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520170765759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520170765822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 04 08:39:25 2018 " "Processing ended: Sun Mar 04 08:39:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520170765822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520170765822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520170765822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520170765822 ""}
