<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Daniel Ng | Electrical Engineering</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <nav class="navbar">
        <div class="nav-container">
            <a href="#" class="logo">DANIEL NG</a>
            <ul class="nav-links">
                <li><a href="#about">About</a></li>
                <li><a href="#skills">Skills</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="Daniel_Ng_Resume.pdf" class="resume-btn" target="_blank">Resume</a></li>
            </ul>
        </div>
    </nav>

    <header class="hero">
        <div class="hero-content">
            <h1 class="typing-text">Daniel Ng</h1>
            <p class="subtitle">Electrical Engineering student @ UBC</p>
            <div class="hero-tags">
                <span>RF Hardware</span> • <span>Digital Design</span> • <span>PCB Engineering</span>
            </div>
        </div>
    </header>

    <section id="about" class="container">
        <h2 class="section-title">Introduction</h2>
        <div class="glass-card">
            <p>I am a BASc Electrical Engineering student at the University of British Columbia with a focus on hardware characterization and digital system architecture. My experience ranges from high-power Ku-Band testing at <strong>Norsat International</strong> to leading telemetry circuit design for the <strong>Formula UBC Racing</strong> team.</p>
        </div>
    </section>

    <section id="skills" class="container">
        <h2 class="section-title">Technical Proficiency</h2>
        <div class="skills-grid">
            <div class="skill-card">
                <h3>Hardware & Lab</h3>
                <div class="skill-tags">
                    <span class="tag">Keysight PNA-X VNA</span>
                    <span class="tag">Signal Analyzers</span>
                    <span class="tag">Oscilloscopes</span>
                    <span class="tag">SMT/THT Soldering</span>
                    <span class="tag">PCB Rework</span>
                </div>
            </div>
            <div class="skill-card highlight">
                <h3>Digital & Embedded</h3>
                <div class="skill-tags">
                    <span class="tag">System Verilog</span>
                    <span class="tag">RISC-V Assembly</span>
                    <span class="tag">Altium Designer</span>
                    <span class="tag">Quartus Prime</span>
                    <span class="tag">Embedded C</span>
                </div>
            </div>
            <div class="skill-card">
                <h3>Design & Verification</h3>
                <div class="skill-tags">
                    <span class="tag">Questa/ModelSim</span>
                    <span class="tag">FSM Design</span>
                    <span class="tag">Assertion Verification</span>
                    <span class="tag">Python Automation</span>
                </div>
            </div>
        </div>
    </section>

    <section id="projects" class="container">
        <h2 class="section-title">Selected Projects</h2>
        <div class="project-list">
            <div class="project-item">
                <div class="project-header">
                    <h3>Project Lead: Laser Timing Gates</h3>
                    <span class="project-date">Formula UBC</span>
                </div>
                <p>Designed a 650 nm laser gate receiver with custom TIA and Schmitt trigger. Targeted a 20dB SNR and BER < 10⁻⁷ for reliable high-speed data integrity between ESP32-S3 MCUs.</p>
            </div>
            <div class="project-item">
                <div class="project-header">
                    <h3>RISC-V Single Cycle CPU</h3>
                    <span class="project-date">Dec 2025</span>
                </div>
                <p>Architected a 10-instruction subset RISC-V processor in System Verilog. Verified instruction-level correctness using self-checking testbenches in Questa.</p>
            </div>
        </div>
    </section>

    <footer>
        <p>&copy; 2026 Daniel Ng | <a href="mailto:daniel.whn@outlook.com">Contact</a></p>
    </footer>
</body>
</html>
