Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Dec  6 00:12:09 2020
| Host         : UNIT-2060 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file radix_sorter_timing_summary_routed.rpt -pb radix_sorter_timing_summary_routed.pb -rpx radix_sorter_timing_summary_routed.rpx -warn_on_violation
| Design       : radix_sorter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.160       -0.393                      4                 1125        0.045        0.000                      0                 1125        2.000        0.000                       0                   422  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.160       -0.393                      4                 1125        0.045        0.000                      0                 1125        2.000        0.000                       0                   422  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.160ns,  Total Violation       -0.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.702ns (36.417%)  route 2.972ns (63.583%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 9.450 - 5.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.720     4.964    CLK_IBUF_BUFG
    SLICE_X75Y28         FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  bin_head_l_reg[0]/Q
                         net (fo=6, routed)           0.973     6.392    bin_head_l_reg_n_0_[0]
    SLICE_X72Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.516 r  j[31]_i_73/O
                         net (fo=1, routed)           0.000     6.516    j[31]_i_73_n_0
    SLICE_X72Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.048 r  j_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.048    j_reg[31]_i_48_n_0
    SLICE_X72Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  j_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.162    j_reg[31]_i_30_n_0
    SLICE_X72Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  j_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.276    j_reg[31]_i_11_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 f  j_reg[31]_i_6/CO[3]
                         net (fo=15, routed)          0.940     8.330    j_reg[31]_i_6_n_0
    SLICE_X72Y33         LUT5 (Prop_lut5_I3_O)        0.124     8.454 r  j[31]_i_5/O
                         net (fo=1, routed)           0.159     8.612    j[31]_i_5_n_0
    SLICE_X72Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.736 r  j[31]_i_1/O
                         net (fo=32, routed)          0.901     9.637    j[31]_i_1_n_0
    SLICE_X73Y30         FDRE                                         r  j_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.548     9.450    CLK_IBUF_BUFG
    SLICE_X73Y30         FDRE                                         r  j_reg[10]/C
                         clock pessimism              0.492     9.942    
                         clock uncertainty           -0.035     9.906    
    SLICE_X73Y30         FDRE (Setup_fdre_C_R)       -0.429     9.477    j_reg[10]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.702ns (36.417%)  route 2.972ns (63.583%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 9.450 - 5.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.720     4.964    CLK_IBUF_BUFG
    SLICE_X75Y28         FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  bin_head_l_reg[0]/Q
                         net (fo=6, routed)           0.973     6.392    bin_head_l_reg_n_0_[0]
    SLICE_X72Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.516 r  j[31]_i_73/O
                         net (fo=1, routed)           0.000     6.516    j[31]_i_73_n_0
    SLICE_X72Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.048 r  j_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.048    j_reg[31]_i_48_n_0
    SLICE_X72Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  j_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.162    j_reg[31]_i_30_n_0
    SLICE_X72Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  j_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.276    j_reg[31]_i_11_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 f  j_reg[31]_i_6/CO[3]
                         net (fo=15, routed)          0.940     8.330    j_reg[31]_i_6_n_0
    SLICE_X72Y33         LUT5 (Prop_lut5_I3_O)        0.124     8.454 r  j[31]_i_5/O
                         net (fo=1, routed)           0.159     8.612    j[31]_i_5_n_0
    SLICE_X72Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.736 r  j[31]_i_1/O
                         net (fo=32, routed)          0.901     9.637    j[31]_i_1_n_0
    SLICE_X73Y30         FDRE                                         r  j_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.548     9.450    CLK_IBUF_BUFG
    SLICE_X73Y30         FDRE                                         r  j_reg[9]/C
                         clock pessimism              0.492     9.942    
                         clock uncertainty           -0.035     9.906    
    SLICE_X73Y30         FDRE (Setup_fdre_C_R)       -0.429     9.477    j_reg[9]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.702ns (37.595%)  route 2.825ns (62.405%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 9.455 - 5.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.720     4.964    CLK_IBUF_BUFG
    SLICE_X75Y28         FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  bin_head_l_reg[0]/Q
                         net (fo=6, routed)           0.973     6.392    bin_head_l_reg_n_0_[0]
    SLICE_X72Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.516 r  j[31]_i_73/O
                         net (fo=1, routed)           0.000     6.516    j[31]_i_73_n_0
    SLICE_X72Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.048 r  j_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.048    j_reg[31]_i_48_n_0
    SLICE_X72Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  j_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.162    j_reg[31]_i_30_n_0
    SLICE_X72Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  j_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.276    j_reg[31]_i_11_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 f  j_reg[31]_i_6/CO[3]
                         net (fo=15, routed)          0.940     8.330    j_reg[31]_i_6_n_0
    SLICE_X72Y33         LUT5 (Prop_lut5_I3_O)        0.124     8.454 r  j[31]_i_5/O
                         net (fo=1, routed)           0.159     8.612    j[31]_i_5_n_0
    SLICE_X72Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.736 r  j[31]_i_1/O
                         net (fo=32, routed)          0.754     9.491    j[31]_i_1_n_0
    SLICE_X71Y35         FDRE                                         r  j_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.553     9.455    CLK_IBUF_BUFG
    SLICE_X71Y35         FDRE                                         r  j_reg[0]/C
                         clock pessimism              0.457     9.912    
                         clock uncertainty           -0.035     9.876    
    SLICE_X71Y35         FDRE (Setup_fdre_C_R)       -0.429     9.447    j_reg[0]
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.702ns (37.461%)  route 2.841ns (62.539%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 9.450 - 5.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.720     4.964    CLK_IBUF_BUFG
    SLICE_X75Y28         FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  bin_head_l_reg[0]/Q
                         net (fo=6, routed)           0.973     6.392    bin_head_l_reg_n_0_[0]
    SLICE_X72Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.516 r  j[31]_i_73/O
                         net (fo=1, routed)           0.000     6.516    j[31]_i_73_n_0
    SLICE_X72Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.048 r  j_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.048    j_reg[31]_i_48_n_0
    SLICE_X72Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  j_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.162    j_reg[31]_i_30_n_0
    SLICE_X72Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  j_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.276    j_reg[31]_i_11_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 f  j_reg[31]_i_6/CO[3]
                         net (fo=15, routed)          0.940     8.330    j_reg[31]_i_6_n_0
    SLICE_X72Y33         LUT5 (Prop_lut5_I3_O)        0.124     8.454 r  j[31]_i_5/O
                         net (fo=1, routed)           0.159     8.612    j[31]_i_5_n_0
    SLICE_X72Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.736 r  j[31]_i_1/O
                         net (fo=32, routed)          0.771     9.507    j[31]_i_1_n_0
    SLICE_X73Y29         FDRE                                         r  j_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.548     9.450    CLK_IBUF_BUFG
    SLICE_X73Y29         FDRE                                         r  j_reg[3]/C
                         clock pessimism              0.492     9.942    
                         clock uncertainty           -0.035     9.906    
    SLICE_X73Y29         FDRE (Setup_fdre_C_R)       -0.429     9.477    j_reg[3]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.702ns (37.965%)  route 2.781ns (62.035%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 9.454 - 5.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.720     4.964    CLK_IBUF_BUFG
    SLICE_X75Y28         FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  bin_head_l_reg[0]/Q
                         net (fo=6, routed)           0.973     6.392    bin_head_l_reg_n_0_[0]
    SLICE_X72Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.516 r  j[31]_i_73/O
                         net (fo=1, routed)           0.000     6.516    j[31]_i_73_n_0
    SLICE_X72Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.048 r  j_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.048    j_reg[31]_i_48_n_0
    SLICE_X72Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  j_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.162    j_reg[31]_i_30_n_0
    SLICE_X72Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  j_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.276    j_reg[31]_i_11_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 f  j_reg[31]_i_6/CO[3]
                         net (fo=15, routed)          0.940     8.330    j_reg[31]_i_6_n_0
    SLICE_X72Y33         LUT5 (Prop_lut5_I3_O)        0.124     8.454 r  j[31]_i_5/O
                         net (fo=1, routed)           0.159     8.612    j[31]_i_5_n_0
    SLICE_X72Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.736 r  j[31]_i_1/O
                         net (fo=32, routed)          0.710     9.447    j[31]_i_1_n_0
    SLICE_X71Y34         FDRE                                         r  j_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.552     9.454    CLK_IBUF_BUFG
    SLICE_X71Y34         FDRE                                         r  j_reg[30]/C
                         clock pessimism              0.457     9.911    
                         clock uncertainty           -0.035     9.875    
    SLICE_X71Y34         FDRE (Setup_fdre_C_R)       -0.429     9.446    j_reg[30]
  -------------------------------------------------------------------
                         required time                          9.446    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 bin_head_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            j_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.702ns (37.965%)  route 2.781ns (62.035%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 9.454 - 5.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.720     4.964    CLK_IBUF_BUFG
    SLICE_X75Y28         FDRE                                         r  bin_head_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  bin_head_l_reg[0]/Q
                         net (fo=6, routed)           0.973     6.392    bin_head_l_reg_n_0_[0]
    SLICE_X72Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.516 r  j[31]_i_73/O
                         net (fo=1, routed)           0.000     6.516    j[31]_i_73_n_0
    SLICE_X72Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.048 r  j_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.048    j_reg[31]_i_48_n_0
    SLICE_X72Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  j_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.162    j_reg[31]_i_30_n_0
    SLICE_X72Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  j_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.276    j_reg[31]_i_11_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 f  j_reg[31]_i_6/CO[3]
                         net (fo=15, routed)          0.940     8.330    j_reg[31]_i_6_n_0
    SLICE_X72Y33         LUT5 (Prop_lut5_I3_O)        0.124     8.454 r  j[31]_i_5/O
                         net (fo=1, routed)           0.159     8.612    j[31]_i_5_n_0
    SLICE_X72Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.736 r  j[31]_i_1/O
                         net (fo=32, routed)          0.710     9.447    j[31]_i_1_n_0
    SLICE_X71Y34         FDRE                                         r  j_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.552     9.454    CLK_IBUF_BUFG
    SLICE_X71Y34         FDRE                                         r  j_reg[31]/C
                         clock pessimism              0.457     9.911    
                         clock uncertainty           -0.035     9.875    
    SLICE_X71Y34         FDRE (Setup_fdre_C_R)       -0.429     9.446    j_reg[31]
  -------------------------------------------------------------------
                         required time                          9.446    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.720ns (38.655%)  route 2.730ns (61.345%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 9.448 - 5.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.725     4.969    CLK_IBUF_BUFG
    SLICE_X72Y32         FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     5.425 r  j_reg[2]/Q
                         net (fo=12, routed)          0.907     6.332    j_reg_n_0_[2]
    SLICE_X69Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.456 r  j[31]_i_80/O
                         net (fo=1, routed)           0.000     6.456    j[31]_i_80_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  j_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.006    j_reg[31]_i_57_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  j_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.120    j_reg[31]_i_39_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  j_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.234    j_reg[31]_i_20_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 f  j_reg[31]_i_9/CO[3]
                         net (fo=8, routed)           0.686     8.034    j_reg[31]_i_9_n_0
    SLICE_X66Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.158 r  bin_iteration[31]_i_2/O
                         net (fo=33, routed)          0.402     8.560    bin_iteration[31]_i_2_n_0
    SLICE_X67Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.684 r  bin_iteration[31]_i_1/O
                         net (fo=31, routed)          0.735     9.418    bin_iteration[31]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  bin_iteration_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     9.448    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  bin_iteration_reg[5]/C
                         clock pessimism              0.457     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429     9.440    bin_iteration_reg[5]
  -------------------------------------------------------------------
                         required time                          9.440    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.720ns (38.655%)  route 2.730ns (61.345%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 9.448 - 5.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.725     4.969    CLK_IBUF_BUFG
    SLICE_X72Y32         FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     5.425 r  j_reg[2]/Q
                         net (fo=12, routed)          0.907     6.332    j_reg_n_0_[2]
    SLICE_X69Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.456 r  j[31]_i_80/O
                         net (fo=1, routed)           0.000     6.456    j[31]_i_80_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  j_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.006    j_reg[31]_i_57_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  j_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.120    j_reg[31]_i_39_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  j_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.234    j_reg[31]_i_20_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 f  j_reg[31]_i_9/CO[3]
                         net (fo=8, routed)           0.686     8.034    j_reg[31]_i_9_n_0
    SLICE_X66Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.158 r  bin_iteration[31]_i_2/O
                         net (fo=33, routed)          0.402     8.560    bin_iteration[31]_i_2_n_0
    SLICE_X67Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.684 r  bin_iteration[31]_i_1/O
                         net (fo=31, routed)          0.735     9.418    bin_iteration[31]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  bin_iteration_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     9.448    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  bin_iteration_reg[6]/C
                         clock pessimism              0.457     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429     9.440    bin_iteration_reg[6]
  -------------------------------------------------------------------
                         required time                          9.440    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.720ns (38.655%)  route 2.730ns (61.345%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 9.448 - 5.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.725     4.969    CLK_IBUF_BUFG
    SLICE_X72Y32         FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     5.425 r  j_reg[2]/Q
                         net (fo=12, routed)          0.907     6.332    j_reg_n_0_[2]
    SLICE_X69Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.456 r  j[31]_i_80/O
                         net (fo=1, routed)           0.000     6.456    j[31]_i_80_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  j_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.006    j_reg[31]_i_57_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  j_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.120    j_reg[31]_i_39_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  j_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.234    j_reg[31]_i_20_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 f  j_reg[31]_i_9/CO[3]
                         net (fo=8, routed)           0.686     8.034    j_reg[31]_i_9_n_0
    SLICE_X66Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.158 r  bin_iteration[31]_i_2/O
                         net (fo=33, routed)          0.402     8.560    bin_iteration[31]_i_2_n_0
    SLICE_X67Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.684 r  bin_iteration[31]_i_1/O
                         net (fo=31, routed)          0.735     9.418    bin_iteration[31]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  bin_iteration_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     9.448    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  bin_iteration_reg[7]/C
                         clock pessimism              0.457     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429     9.440    bin_iteration_reg[7]
  -------------------------------------------------------------------
                         required time                          9.440    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.720ns (38.655%)  route 2.730ns (61.345%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 9.448 - 5.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.725     4.969    CLK_IBUF_BUFG
    SLICE_X72Y32         FDRE                                         r  j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     5.425 r  j_reg[2]/Q
                         net (fo=12, routed)          0.907     6.332    j_reg_n_0_[2]
    SLICE_X69Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.456 r  j[31]_i_80/O
                         net (fo=1, routed)           0.000     6.456    j[31]_i_80_n_0
    SLICE_X69Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  j_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.006    j_reg[31]_i_57_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  j_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.120    j_reg[31]_i_39_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  j_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.234    j_reg[31]_i_20_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 f  j_reg[31]_i_9/CO[3]
                         net (fo=8, routed)           0.686     8.034    j_reg[31]_i_9_n_0
    SLICE_X66Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.158 r  bin_iteration[31]_i_2/O
                         net (fo=33, routed)          0.402     8.560    bin_iteration[31]_i_2_n_0
    SLICE_X67Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.684 r  bin_iteration[31]_i_1/O
                         net (fo=31, routed)          0.735     9.418    bin_iteration[31]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  bin_iteration_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     9.448    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  bin_iteration_reg[8]/C
                         clock pessimism              0.457     9.905    
                         clock uncertainty           -0.035     9.869    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429     9.440    bin_iteration_reg[8]
  -------------------------------------------------------------------
                         required time                          9.440    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 left_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.273%)  route 0.235ns (64.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.577     1.443    CLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  left_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  left_in_reg[18]/Q
                         net (fo=1, routed)           0.235     1.806    bin_left/memory_reg_0[18]
    RAMB36_X3Y6          RAMB36E1                                     r  bin_left/memory_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.885     2.001    bin_left/CLK_IBUF_BUFG
    RAMB36_X3Y6          RAMB36E1                                     r  bin_left/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.519    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.242     1.761    bin_left/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 memory_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.628%)  route 0.221ns (63.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.570     1.436    CLK_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  memory_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  memory_in_reg[11]/Q
                         net (fo=1, routed)           0.221     1.786    memory/memory_reg_1[11]
    RAMB36_X3Y5          RAMB36E1                                     r  memory/memory_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.880     1.996    memory/CLK_IBUF_BUFG
    RAMB36_X3Y5          RAMB36E1                                     r  memory/memory_reg/CLKARDCLK
                         clock pessimism             -0.501     1.495    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.242     1.737    memory/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 left_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.033%)  route 0.227ns (63.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.574     1.440    CLK_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  left_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  left_in_reg[5]/Q
                         net (fo=1, routed)           0.227     1.796    bin_left/memory_reg_0[5]
    RAMB36_X3Y6          RAMB36E1                                     r  bin_left/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.885     2.001    bin_left/CLK_IBUF_BUFG
    RAMB36_X3Y6          RAMB36E1                                     r  bin_left/memory_reg/CLKARDCLK
                         clock pessimism             -0.501     1.500    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.743    bin_left/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 left_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.375%)  route 0.219ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.574     1.440    CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  left_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  left_in_reg[30]/Q
                         net (fo=1, routed)           0.219     1.807    bin_left/memory_reg_0[30]
    RAMB36_X3Y6          RAMB36E1                                     r  bin_left/memory_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.885     2.001    bin_left/CLK_IBUF_BUFG
    RAMB36_X3Y6          RAMB36E1                                     r  bin_left/memory_reg/CLKARDCLK
                         clock pessimism             -0.501     1.500    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.242     1.742    bin_left/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 right_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.623%)  route 0.226ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.578     1.444    CLK_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  right_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  right_in_reg[9]/Q
                         net (fo=1, routed)           0.226     1.818    bin_right/memory_reg_0[9]
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.890     2.006    bin_right/CLK_IBUF_BUFG
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/CLKARDCLK
                         clock pessimism             -0.501     1.505    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.748    bin_right/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 right_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.522%)  route 0.257ns (63.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.574     1.440    CLK_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  right_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  right_in_reg[8]/Q
                         net (fo=1, routed)           0.257     1.846    bin_right/memory_reg_0[8]
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.890     2.006    bin_right/CLK_IBUF_BUFG
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.524    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.767    bin_right/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 right_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.390%)  route 0.259ns (63.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.574     1.440    CLK_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  right_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  right_in_reg[2]/Q
                         net (fo=1, routed)           0.259     1.847    bin_right/memory_reg_0[2]
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.890     2.006    bin_right/CLK_IBUF_BUFG
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.524    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.767    bin_right/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 right_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.190%)  route 0.302ns (64.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.574     1.440    CLK_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  right_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  right_in_reg[16]/Q
                         net (fo=1, routed)           0.302     1.907    bin_right/memory_reg_0[16]
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.890     2.006    bin_right/CLK_IBUF_BUFG
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.524    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.820    bin_right/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 left_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.814%)  route 0.287ns (69.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.575     1.441    CLK_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  left_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  left_in_reg[7]/Q
                         net (fo=1, routed)           0.287     1.857    bin_left/memory_reg_0[7]
    RAMB36_X3Y6          RAMB36E1                                     r  bin_left/memory_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.885     2.001    bin_left/CLK_IBUF_BUFG
    RAMB36_X3Y6          RAMB36E1                                     r  bin_left/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.519    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.762    bin_left/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 right_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.168%)  route 0.316ns (65.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.574     1.440    CLK_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  right_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  right_in_reg[18]/Q
                         net (fo=1, routed)           0.316     1.920    bin_right/memory_reg_0[18]
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.890     2.006    bin_right/CLK_IBUF_BUFG
    RAMB36_X3Y7          RAMB36E1                                     r  bin_right/memory_reg/CLKARDCLK
                         clock pessimism             -0.482     1.524    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.820    bin_right/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y6     bin_left/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y7     bin_right/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y5     memory/memory_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X79Y30    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X75Y29    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X79Y30    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X68Y36    bin_head_l_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X68Y29    bin_head_l_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X68Y36    bin_head_l_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X79Y30    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X79Y30    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y33    bin_iteration_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y33    bin_iteration_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y33    bin_iteration_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y33    bin_iteration_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y34    bin_iteration_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y34    bin_iteration_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y34    bin_iteration_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y34    bin_iteration_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X74Y32    counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X74Y32    counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X73Y32    j_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X73Y32    j_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y30    left_in_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y30    left_in_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y30    left_in_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y30    left_in_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y30    left_in_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X79Y35    memory_addr_reg[21]/C



