============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jul 29 2025  09:32:24 am
  Module:                 PROCESSOR
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (9440 ps) Setup Check with Pin IFU_module_PC_reg[4]/CK->D
          Group: clk_100MHz
     Startpoint: (R) IFU_module_PC_reg[3]/CK
          Clock: (R) clk_100MHz
       Endpoint: (F) IFU_module_PC_reg[4]/D
          Clock: (R) clk_100MHz

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     159                  
     Required Time:=    9841                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=    9440                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  IFU_module_PC_reg[3]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  IFU_module_PC_reg[3]/Q  -       CK->Q R     DFFRHQX1       7 21.9   237   246     246    (-,-) 
  g6709__8428/Y           -       A->Y  F     NAND2X1        4 13.5    98    51     297    (-,-) 
  g6928/Y                 -       A->Y  R     INVX1          2  7.3    72    60     357    (-,-) 
  g6925__5115/Y           -       B->Y  F     MXI2X1         2  4.9    80    44     401    (-,-) 
  IFU_module_PC_reg[4]/D  -       -     F     DFFRHQX1       2    -     -     0     401    (-,-) 
#------------------------------------------------------------------------------------------------

