<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: GPIO_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">GPIO_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano103_8h_source.html">Nano103.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5781796564afa8436d6075e6e4c7dbb3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a5781796564afa8436d6075e6e4c7dbb3">MODE</a></td></tr>
<tr class="separator:a5781796564afa8436d6075e6e4c7dbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e03ea04c822d32f707ce8d5376ee051"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a3e03ea04c822d32f707ce8d5376ee051">DINOFF</a></td></tr>
<tr class="separator:a3e03ea04c822d32f707ce8d5376ee051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fcd07d7ba730b38ef79cccbf8faad7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a93fcd07d7ba730b38ef79cccbf8faad7">DOUT</a></td></tr>
<tr class="separator:a93fcd07d7ba730b38ef79cccbf8faad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5722408080d2975102c13912e18e3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a5b5722408080d2975102c13912e18e3d">DATMSK</a></td></tr>
<tr class="separator:a5b5722408080d2975102c13912e18e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717d5dd5b020c3b7c41a338ead1defe2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a717d5dd5b020c3b7c41a338ead1defe2">PIN</a></td></tr>
<tr class="separator:a717d5dd5b020c3b7c41a338ead1defe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a93cad44a3ff3c5f14ae8524f057311"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a4a93cad44a3ff3c5f14ae8524f057311">DBEN</a></td></tr>
<tr class="separator:a4a93cad44a3ff3c5f14ae8524f057311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2a3e05f14e8b636392f403d091f48c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a7c2a3e05f14e8b636392f403d091f48c">INTTYPE</a></td></tr>
<tr class="separator:a7c2a3e05f14e8b636392f403d091f48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0c6390edd9eca833ed915a23b5c0aa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a9a0c6390edd9eca833ed915a23b5c0aa">INTEN</a></td></tr>
<tr class="separator:a9a0c6390edd9eca833ed915a23b5c0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4cd8191565b69ec9a7131b093927ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#acd4cd8191565b69ec9a7131b093927ca">INTSRC</a></td></tr>
<tr class="separator:acd4cd8191565b69ec9a7131b093927ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7de9744cc34defccbc47c47c5e18b8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#a2c7de9744cc34defccbc47c47c5e18b8">PUEN</a></td></tr>
<tr class="separator:a2c7de9744cc34defccbc47c47c5e18b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2badb65490f4a6878b7fe88cf577c73"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___t.html#ac2badb65490f4a6878b7fe88cf577c73">INTSTS</a></td></tr>
<tr class="separator:ac2badb65490f4a6878b7fe88cf577c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup GPIO General Purpose Input/Output Controller(GPIO)
Memory Mapped Structure for GPIO Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05998">5998</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a5b5722408080d2975102c13912e18e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5722408080d2975102c13912e18e3d">&#9670;&nbsp;</a></span>DATMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DATMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x000c] Pn Data Output Write Mask</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DATMSK
</font><br><p> <font size="2">
Offset: 0x0C  Pn Data Output Write Mask
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>DMASK0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>DMASK1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[2]</td><td>DMASK2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3]</td><td>DMASK3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[4]</td><td>DMASK4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5]</td><td>DMASK5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[6]</td><td>DMASK6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7]</td><td>DMASK7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[8]</td><td>DMASK8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9]</td><td>DMASK9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[10]</td><td>DMASK10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11]</td><td>DMASK11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[12]</td><td>DMASK12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13]</td><td>DMASK13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[14]</td><td>DMASK14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15]</td><td>DMASK15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Data Output Write Mask
</b><br>
These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit
<br>
When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected
<br>
If the write signal is masked, writing data to the protect bit is ignored.
<br>
0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.
<br>
1 = Corresponding DOUT (Px_DOUT[n]) bit protected.
<br>
Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.
<br>
Note2:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note3:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11767">11767</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a4a93cad44a3ff3c5f14ae8524f057311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a93cad44a3ff3c5f14ae8524f057311">&#9670;&nbsp;</a></span>DBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DBEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0014] Pn De-Bounce Enable Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DBEN
</font><br><p> <font size="2">
Offset: 0x14  Pn De-Bounce Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>DBEN0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>DBEN1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[2]</td><td>DBEN2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3]</td><td>DBEN3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[4]</td><td>DBEN4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5]</td><td>DBEN5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[6]</td><td>DBEN6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7]</td><td>DBEN7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[8]</td><td>DBEN8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9]</td><td>DBEN9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[10]</td><td>DBEN10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11]</td><td>DBEN11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[12]</td><td>DBEN12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13]</td><td>DBEN13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[14]</td><td>DBEN14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15]</td><td>DBEN15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Input Signal De-bounce Enable Bit
</b><br>
The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt
<br>
The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).
<br>
0 = Px.n de-bounce function Disabled.
<br>
1 = Px.n de-bounce function Enabled.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11769">11769</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a3e03ea04c822d32f707ce8d5376ee051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e03ea04c822d32f707ce8d5376ee051">&#9670;&nbsp;</a></span>DINOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DINOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0004] Pn Digital Input Path Disable Control</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DINOFF
</font><br><p> <font size="2">
Offset: 0x04  Pn Digital Input Path Disable Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[16]</td><td>DINOFF0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[17]</td><td>DINOFF1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[18]</td><td>DINOFF2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[19]</td><td>DINOFF3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[20]</td><td>DINOFF4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[21]</td><td>DINOFF5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[22]</td><td>DINOFF6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[23]</td><td>DINOFF7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[24]</td><td>DINOFF8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[25]</td><td>DINOFF9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[26]</td><td>DINOFF10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[27]</td><td>DINOFF11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[28]</td><td>DINOFF12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[29]</td><td>DINOFF13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[30]</td><td>DINOFF14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[31]</td><td>DINOFF15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Digital Input Path Disable Bit
</b><br>
Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled
<br>
If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.
<br>
0 = Px.n digital input path Enabled.
<br>
1 = Px.n digital input path Disabled (digital input tied to low).
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11765">11765</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a93fcd07d7ba730b38ef79cccbf8faad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fcd07d7ba730b38ef79cccbf8faad7">&#9670;&nbsp;</a></span>DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0008] Pn Data Output Value</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DOUT
</font><br><p> <font size="2">
Offset: 0x08  Pn Data Output Value
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>DOUT0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>DOUT1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[2]</td><td>DOUT2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3]</td><td>DOUT3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[4]</td><td>DOUT4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5]</td><td>DOUT5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[6]</td><td>DOUT6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7]</td><td>DOUT7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[8]</td><td>DOUT8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9]</td><td>DOUT9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[10]</td><td>DOUT10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11]</td><td>DOUT11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[12]</td><td>DOUT12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13]</td><td>DOUT13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[14]</td><td>DOUT14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15]</td><td>DOUT15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Output Value
</b><br>
Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output.
<br>
0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output.
<br>
1 = Px.n will drive High if the Px.n pin is configured as Push-pull output.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11766">11766</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a9a0c6390edd9eca833ed915a23b5c0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0c6390edd9eca833ed915a23b5c0aa">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x001c] Pn Interrupt Enable Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x1C  Pn Interrupt Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>FLIEN0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>FLIEN1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[2]</td><td>FLIEN2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3]</td><td>FLIEN3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[4]</td><td>FLIEN4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5]</td><td>FLIEN5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[6]</td><td>FLIEN6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7]</td><td>FLIEN7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[8]</td><td>FLIEN8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9]</td><td>FLIEN9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[10]</td><td>FLIEN10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11]</td><td>FLIEN11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[12]</td><td>FLIEN12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13]</td><td>FLIEN13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[14]</td><td>FLIEN14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15]</td><td>FLIEN15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge or Low Level Interrupt Trigger Type Enable Bit
</b><br>
The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the FLIEN (Px_INTEN[n]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.
<br>
If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.
<br>
0 = Px.n level low or high to low interrupt Disabled.
<br>
1 = Px.n level low or high to low interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[16]</td><td>RHIEN0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[17]</td><td>RHIEN1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[18]</td><td>RHIEN2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[19]</td><td>RHIEN3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[20]</td><td>RHIEN4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[21]</td><td>RHIEN5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[22]</td><td>RHIEN6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[23]</td><td>RHIEN7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[24]</td><td>RHIEN8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[25]</td><td>RHIEN9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[26]</td><td>RHIEN10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[27]</td><td>RHIEN11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[28]</td><td>RHIEN12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[29]</td><td>RHIEN13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[30]</td><td>RHIEN14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[31]</td><td>RHIEN15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge or High Level Interrupt Trigger Type Enable Bit
</b><br>
The RHIEN (Px_INTEN[n+16]) bit is used to enable the interrupt for each of the corresponding input Px.n pin
<br>
Set bit to 1 also enable the pin wake-up function.
<br>
When setting the RHIEN (Px_INTEN[n+16]) bit to 1 :
<br>
If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at high level.
<br>
If the interrupt is edge trigger (TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from low to high.
<br>
0 = Px.n level high or low to high interrupt Disabled.
<br>
1 = Px.n level high or low to high interrupt Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11771">11771</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="acd4cd8191565b69ec9a7131b093927ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd4cd8191565b69ec9a7131b093927ca">&#9670;&nbsp;</a></span>INTSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0020] Pn Interrupt Source Flag</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSRC
</font><br><p> <font size="2">
Offset: 0x20  Pn Interrupt Source Flag
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>INTSRC0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>INTSRC1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[2]</td><td>INTSRC2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3]</td><td>INTSRC3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[4]</td><td>INTSRC4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5]</td><td>INTSRC5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[6]</td><td>INTSRC6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7]</td><td>INTSRC7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[8]</td><td>INTSRC8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9]</td><td>INTSRC9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[10]</td><td>INTSRC10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11]</td><td>INTSRC11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[12]</td><td>INTSRC12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13]</td><td>INTSRC13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[14]</td><td>INTSRC14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15]</td><td>INTSRC15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Interrupt Source Flag
</b><br>
Write Operation :
<br>
0 = No action.
<br>
1 = Clear the corresponding pending interrupt.
<br>
Read Operation :
<br>
0 = No interrupt at Px.n.
<br>
1 = Px.n generates an interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11772">11772</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ac2badb65490f4a6878b7fe88cf577c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2badb65490f4a6878b7fe88cf577c73">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0028] Pn Interrupt Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0x28  Pn Interrupt Status
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>FLISTS0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>FLISTS1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[2]</td><td>FLISTS2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3]</td><td>FLISTS3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[4]</td><td>FLISTS4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5]</td><td>FLISTS5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[6]</td><td>FLISTS6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7]</td><td>FLISTS7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[8]</td><td>FLISTS8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9]</td><td>FLISTS9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[10]</td><td>FLISTS10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11]</td><td>FLISTS11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[12]</td><td>FLISTS12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13]</td><td>FLISTS13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[14]</td><td>FLISTS14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15]</td><td>FLISTS15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Falling Edge Interrupt Status
</b><br>
If the interrupt is falling edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No falling edge interrupt at Px.n.
<br>
1 = Px.n generates an falling edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[16]</td><td>RHISTS0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[17]</td><td>RHISTS1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[18]</td><td>RHISTS2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[19]</td><td>RHISTS3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[20]</td><td>RHISTS4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[21]</td><td>RHISTS5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[22]</td><td>RHISTS6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[23]</td><td>RHISTS7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[24]</td><td>RHISTS8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[25]</td><td>RHISTS9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[26]</td><td>RHISTS10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[27]</td><td>RHISTS11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[28]</td><td>RHISTS12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[29]</td><td>RHISTS13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[30]</td><td>RHISTS14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[31]</td><td>RHISTS15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Rising Edge Interrupt Status
</b><br>
If the interrupt is rising edge trigger for each of the corresponding input Px.n pin, this bit will be set after interrupt occurred and automatically cleared by interrupt source flag (INTSRC (Px_INTSRC[n])).
<br>
0 = No rising edge interrupt at Px.n.
<br>
1 = Px.n generates an rising edge interrupt.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11774">11774</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a7c2a3e05f14e8b636392f403d091f48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2a3e05f14e8b636392f403d091f48c">&#9670;&nbsp;</a></span>INTTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0018] Pn Interrupt Trigger Type Control</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTTYPE
</font><br><p> <font size="2">
Offset: 0x18  Pn Interrupt Trigger Type Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>TYPE0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>TYPE1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[2]</td><td>TYPE2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3]</td><td>TYPE3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[4]</td><td>TYPE4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5]</td><td>TYPE5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[6]</td><td>TYPE6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7]</td><td>TYPE7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[8]</td><td>TYPE8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9]</td><td>TYPE9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[10]</td><td>TYPE10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11]</td><td>TYPE11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[12]</td><td>TYPE12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13]</td><td>TYPE13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[14]</td><td>TYPE14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15]</td><td>TYPE15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Edge or Level Detection Interrupt Trigger Type Control
</b><br>
TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger
<br>
If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce
<br>
If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.
<br>
0 = Edge trigger interrupt.
<br>
1 = Level trigger interrupt.
<br>
If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n])
<br>
If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.
<br>
The de-bounce function is valid only for edge triggered interrupt
<br>
If the interrupt mode is level triggered, the de-bounce enable bit is ignored.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11770">11770</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a5781796564afa8436d6075e6e4c7dbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5781796564afa8436d6075e6e4c7dbb3">&#9670;&nbsp;</a></span>MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0000] Pn I/O Mode Control</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MODE
</font><br><p> <font size="2">
Offset: 0x00  Pn I/O Mode Control
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>MODE0</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>MODE1</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>MODE2</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>MODE3</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>MODE4</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11:10]</td><td>MODE5</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13:12]</td><td>MODE6</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15:14]</td><td>MODE7</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>MODE8</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>MODE9</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[21:20]</td><td>MODE10</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[23:22]</td><td>MODE11</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>MODE12</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[27:26]</td><td>MODE13</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[29:28]</td><td>MODE14</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[31:30]</td><td>MODE15</td><td><div style="word-wrap: break-word;"><b>Port A-f I/O Pin[N] Mode Control
</b><br>
Determine each I/O mode of Px.n pins.
<br>
00 = Px.n is in Input mode.
<br>
01 = Px.n is in Push-pull Output mode.
<br>
10 = Px.n is in Open-drain Output mode.
<br>
11 = Reserved.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11764">11764</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a717d5dd5b020c3b7c41a338ead1defe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a717d5dd5b020c3b7c41a338ead1defe2">&#9670;&nbsp;</a></span>PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::PIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0010] Pn Pin Value</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PIN
</font><br><p> <font size="2">
Offset: 0x10  Pn Pin Value
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PIN0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>PIN1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[2]</td><td>PIN2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3]</td><td>PIN3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[4]</td><td>PIN4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5]</td><td>PIN5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[6]</td><td>PIN6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7]</td><td>PIN7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[8]</td><td>PIN8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9]</td><td>PIN9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[10]</td><td>PIN10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11]</td><td>PIN11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[12]</td><td>PIN12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13]</td><td>PIN13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[14]</td><td>PIN14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15]</td><td>PIN15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pin Value
</b><br>
Each bit of the register reflects the actual status of the respective Px.n pin
<br>
If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11768">11768</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a2c7de9744cc34defccbc47c47c5e18b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7de9744cc34defccbc47c47c5e18b8">&#9670;&nbsp;</a></span>PUEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::PUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0024] Pn Pull-Up Enable Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PUEN
</font><br><p> <font size="2">
Offset: 0x24  Pn Pull-Up Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PUEN0</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[1]</td><td>PUEN1</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[2]</td><td>PUEN2</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[3]</td><td>PUEN3</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[4]</td><td>PUEN4</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[5]</td><td>PUEN5</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[6]</td><td>PUEN6</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[7]</td><td>PUEN7</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[8]</td><td>PUEN8</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[9]</td><td>PUEN9</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[10]</td><td>PUEN10</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[11]</td><td>PUEN11</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[12]</td><td>PUEN12</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[13]</td><td>PUEN13</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[14]</td><td>PUEN14</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr><tr><td>
[15]</td><td>PUEN15</td><td><div style="word-wrap: break-word;"><b>Port A-f Pin[N] Pull-up Enable Bit
</b><br>
Read :
<br>
0 = Px.n internal pull-up resistor Disabled.
<br>
1 = Px.n internal pull-up resistor Enabled.
<br>
Note1:
<br>
Max. n=15 for port A/B/C/D/E.
<br>
Max. n=7 for port F.
<br>
Note2:
<br>
The PA.7/PB.12/PC.4/PC.5/PC.12/PC.13/PD.0/PD.1/PD.2/PD.3/PD.4/PD.5/PD.8/PD.9/
<br>
PD.10/PD.11/PD.12/PD.13/PE.0/PE.1/PE.2/PE.3/PE.4/PE.6/PE.7/PE.8/PE.9/PE.10/PE.11/
<br>
PE.12/PE.13/PE.14/PE.15/PF.4/PF.5 pin is ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l11773">11773</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano103bsp/Library/Device/Nuvoton/Nano103/Include/<a class="el" href="_nano103_8h_source.html">Nano103.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 19:35:34 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
