#include <stddef.h>
#include <assert.h>
#include "drivers/singlewire.hpp"

using namespace drv;
using namespace periph;

enum
{
    REQ,
    WAIT_RESP_START,
    WAIT_RESP_END,
    WAIT_BIT_START_LOW,
    WAIT_BIT_START_HI,
    WAIT_BIT_CHECK
};

const static uint16_t timeout[WAIT_BIT_CHECK + 1] =
{
    18000, // REQ
    40,    // WAIT_RESP_START
    95,    // WAIT_RESP_END
    95,    // WAIT_BIT_START_LOW
    
    /* Normally this timeout should be 50 us, but DHT22 keeps the data line low
       for 67 us after each byte. Therefore, increase this timeout to avoid
       RES_READERR error */
    67,    // WAIT_BIT_START_HI
    
    35     // WAIT_BIT_CHECK
};

singlewire::singlewire(periph::gpio &gpio, periph::tim &tim, periph::exti &exti):
    _gpio(gpio),
    _tim(tim),
    _exti(exti)
{
    assert(_gpio.mode() == gpio::mode::OD);
    
    _tim.cb(tim_cb, this);
    _exti.cb(exti_cb, this);
}

singlewire::~singlewire()
{
}

int8_t singlewire::read(uint8_t *buff, uint16_t size)
{
    if(!_gpio.get())
        return RES_BUSY;
    
    task = xTaskGetCurrentTaskHandle();
    fsm_start(buff, size);
    
    // Task will be unlocked from fsm when data reception will be finished
    ulTaskNotifyTake(true, portMAX_DELAY);
    
    return res;
}

void singlewire::fsm_start(uint8_t *buff, uint16_t size)
{
    fsm.buff = buff;
    fsm.size = size;
    
    fsm.state = REQ;
    fsm.byte = 0;
    fsm.bit = 7;
    
    _gpio.set(0);
    _tim.us(timeout[REQ]);
    _tim.start();
}

void singlewire::fsm_run(bool is_tim_expired)
{
    switch(fsm.state)
    {
        case REQ:
            fsm.state = WAIT_RESP_START;
            _gpio.set(1);
            _exti.trigger(exti::TRIGGER_FALLING);
            _exti.on();
            _tim.us(timeout[WAIT_RESP_START]);
            _tim.start();
            break;
        
        case WAIT_RESP_START:
            if(is_tim_expired)
            {
                _exti.off();
                res = RES_NODEV;
                goto Exit;
            }
            _tim.stop();
            
            fsm.state = WAIT_RESP_END;
            _exti.trigger(exti::TRIGGER_RISING);
            _tim.us(timeout[WAIT_RESP_END]);
            _tim.start();
            break;
        
        case WAIT_RESP_END:
            if(is_tim_expired)
            {
                _exti.off();
                res = RES_DEVERR;
                goto Exit;
            }
            _tim.stop();
            
            fsm.state = WAIT_BIT_START_LOW;
            _exti.trigger(exti::TRIGGER_FALLING);
            _tim.us(timeout[WAIT_BIT_START_LOW]);
            _tim.start();
            break;
        
        case WAIT_BIT_START_LOW:
            if(is_tim_expired)
            {
                _exti.off();
                res = RES_READERR;
                goto Exit;
            }
            _tim.stop();
            
            fsm.state = WAIT_BIT_START_HI;
            _exti.trigger(exti::TRIGGER_RISING);
            _tim.us(timeout[WAIT_BIT_START_HI]);
            _tim.start();
            break;
        
        case WAIT_BIT_START_HI:
            if(is_tim_expired)
            {
                _exti.off();
                res = RES_READERR;
                goto Exit;
            }
            _tim.stop();
            
            fsm.state = WAIT_BIT_CHECK;
            _exti.trigger(exti::TRIGGER_FALLING);
            _tim.us(timeout[WAIT_BIT_CHECK]);
            _tim.start();
            break;
        
        case WAIT_BIT_CHECK:
            if(is_tim_expired)
            {
                fsm.buff[fsm.byte] |= 1 << fsm.bit;
                
                fsm.state =  WAIT_BIT_START_LOW;
                _exti.trigger(exti::TRIGGER_FALLING);
                _tim.us(timeout[WAIT_BIT_CHECK]);
                _tim.start();
            }
            else
            {
                _tim.stop();
                fsm.buff[fsm.byte] &= ~(1 << fsm.bit);
                
                fsm.state = WAIT_BIT_START_HI;
                _exti.trigger(exti::TRIGGER_RISING);
                _tim.us(timeout[WAIT_BIT_CHECK] + timeout[WAIT_BIT_START_HI]);
                _tim.start();
            }
            
            if(fsm.bit > 0)
                fsm.bit--;
            else
            {
                // Start reading next byte
                fsm.byte++;
                fsm.bit = 7;
                
                if(fsm.byte == fsm.size)
                {
                    _tim.stop();
                    _exti.off();
                    res = RES_OK;
                    goto Exit;
                }
            }
            break;
    }
    return;
    
Exit:
    BaseType_t hi_task_woken = 0;
    vTaskNotifyGiveFromISR(task, &hi_task_woken);
#ifdef __XTENSA__
    portYIELD_FROM_ISR();
#else
    portYIELD_FROM_ISR(hi_task_woken);
#endif
}

void singlewire::tim_cb(tim *tim, void *ctx)
{
    singlewire *obj = (singlewire *)ctx;
    
    obj->fsm_run(true);
}

void singlewire::exti_cb(exti *exti, void *ctx)
{
    singlewire *obj = (singlewire *)ctx;
    
    obj->fsm_run(false);
}
