Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 30 21:49:03 2025
| Host         : DESKTOP-NV7NN3N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 1283 register/latch pins with no clock driven by root clock pin: ClkDiv/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sevenSegmentDisplay/divclk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4919 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.638        0.000                      0                   51        0.202        0.000                      0                   51        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
fpga_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk            5.966        0.000                      0                   26        0.202        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           fpga_clk                 1.638        0.000                      0                   25        6.089        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 2.168ns (54.342%)  route 1.822ns (45.657%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.824     6.416    sevenSegmentDisplay/divclk_cnt[1]
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.243 r  sevenSegmentDisplay/divclk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    sevenSegmentDisplay/divclk_cnt0_carry_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  sevenSegmentDisplay/divclk_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    sevenSegmentDisplay/divclk_cnt0_carry__0_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  sevenSegmentDisplay/divclk_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.471    sevenSegmentDisplay/divclk_cnt0_carry__1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  sevenSegmentDisplay/divclk_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.585    sevenSegmentDisplay/divclk_cnt0_carry__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  sevenSegmentDisplay/divclk_cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.997     8.805    sevenSegmentDisplay/divclk_cnt0_carry__3_n_7
    SLICE_X49Y38         LUT3 (Prop_lut3_I2_O)        0.299     9.104 r  sevenSegmentDisplay/divclk_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.104    sevenSegmentDisplay/divclk_cnt_1[17]
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X49Y38         FDCE (Setup_fdce_C_D)        0.031    15.070    sevenSegmentDisplay/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 2.152ns (56.691%)  route 1.644ns (43.309%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.824     6.416    sevenSegmentDisplay/divclk_cnt[1]
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.243 r  sevenSegmentDisplay/divclk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    sevenSegmentDisplay/divclk_cnt0_carry_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  sevenSegmentDisplay/divclk_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    sevenSegmentDisplay/divclk_cnt0_carry__0_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  sevenSegmentDisplay/divclk_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.471    sevenSegmentDisplay/divclk_cnt0_carry__1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.784 r  sevenSegmentDisplay/divclk_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.820     8.604    sevenSegmentDisplay/divclk_cnt0_carry__2_n_4
    SLICE_X49Y38         LUT3 (Prop_lut3_I2_O)        0.306     8.910 r  sevenSegmentDisplay/divclk_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     8.910    sevenSegmentDisplay/divclk_cnt_1[16]
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X49Y38         FDCE (Setup_fdce_C_D)        0.029    15.068    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.014ns (26.758%)  route 2.776ns (73.242%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.632 f  sevenSegmentDisplay/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.891     6.523    sevenSegmentDisplay/divclk_cnt[14]
    SLICE_X52Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.647 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.282     6.929    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.577     7.630    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.026     8.780    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X53Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.904 r  sevenSegmentDisplay/divclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.904    sevenSegmentDisplay/divclk_cnt_1[0]
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
                         clock pessimism              0.276    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X53Y38         FDCE (Setup_fdce_C_D)        0.029    15.086    sevenSegmentDisplay/divclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.042ns (27.295%)  route 2.776ns (72.705%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.632 f  sevenSegmentDisplay/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.891     6.523    sevenSegmentDisplay/divclk_cnt[14]
    SLICE_X52Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.647 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.282     6.929    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.577     7.630    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.026     8.780    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.152     8.932 r  sevenSegmentDisplay/divclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.932    sevenSegmentDisplay/divclk_cnt_1[3]
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[3]/C
                         clock pessimism              0.276    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X53Y38         FDCE (Setup_fdce_C_D)        0.075    15.132    sevenSegmentDisplay/divclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.170ns (56.861%)  route 1.646ns (43.139%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.824     6.416    sevenSegmentDisplay/divclk_cnt[1]
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.243 r  sevenSegmentDisplay/divclk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    sevenSegmentDisplay/divclk_cnt0_carry_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  sevenSegmentDisplay/divclk_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    sevenSegmentDisplay/divclk_cnt0_carry__0_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  sevenSegmentDisplay/divclk_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.471    sevenSegmentDisplay/divclk_cnt0_carry__1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.805 r  sevenSegmentDisplay/divclk_cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.822     8.628    sevenSegmentDisplay/divclk_cnt0_carry__2_n_6
    SLICE_X52Y38         LUT3 (Prop_lut3_I2_O)        0.303     8.931 r  sevenSegmentDisplay/divclk_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.931    sevenSegmentDisplay/divclk_cnt_1[14]
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
                         clock pessimism              0.273    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X52Y38         FDCE (Setup_fdce_C_D)        0.081    15.135    sevenSegmentDisplay/divclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.042ns (27.317%)  route 2.773ns (72.683%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.632 f  sevenSegmentDisplay/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.891     6.523    sevenSegmentDisplay/divclk_cnt[14]
    SLICE_X52Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.647 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.282     6.929    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.577     7.630    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.023     8.777    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.152     8.929 r  sevenSegmentDisplay/divclk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     8.929    sevenSegmentDisplay/divclk_cnt_1[8]
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/C
                         clock pessimism              0.298    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y38         FDCE (Setup_fdce_C_D)        0.118    15.197    sevenSegmentDisplay/divclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.960ns (52.384%)  route 1.782ns (47.616%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.824     6.416    sevenSegmentDisplay/divclk_cnt[1]
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.243 r  sevenSegmentDisplay/divclk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    sevenSegmentDisplay/divclk_cnt0_carry_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  sevenSegmentDisplay/divclk_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    sevenSegmentDisplay/divclk_cnt0_carry__0_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.596 r  sevenSegmentDisplay/divclk_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.957     8.554    sevenSegmentDisplay/divclk_cnt0_carry__1_n_5
    SLICE_X52Y38         LUT3 (Prop_lut3_I2_O)        0.302     8.856 r  sevenSegmentDisplay/divclk_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.856    sevenSegmentDisplay/divclk_cnt_1[11]
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
                         clock pessimism              0.273    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X52Y38         FDCE (Setup_fdce_C_D)        0.077    15.131    sevenSegmentDisplay/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 2.054ns (55.335%)  route 1.658ns (44.665%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.824     6.416    sevenSegmentDisplay/divclk_cnt[1]
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.243 r  sevenSegmentDisplay/divclk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.243    sevenSegmentDisplay/divclk_cnt0_carry_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  sevenSegmentDisplay/divclk_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    sevenSegmentDisplay/divclk_cnt0_carry__0_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  sevenSegmentDisplay/divclk_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.471    sevenSegmentDisplay/divclk_cnt0_carry__1_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.693 r  sevenSegmentDisplay/divclk_cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.834     8.527    sevenSegmentDisplay/divclk_cnt0_carry__2_n_7
    SLICE_X50Y38         LUT3 (Prop_lut3_I2_O)        0.299     8.826 r  sevenSegmentDisplay/divclk_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.826    sevenSegmentDisplay/divclk_cnt_1[13]
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/C
                         clock pessimism              0.298    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.077    15.156    sevenSegmentDisplay/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.014ns (28.447%)  route 2.551ns (71.553%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.632 f  sevenSegmentDisplay/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.891     6.523    sevenSegmentDisplay/divclk_cnt[14]
    SLICE_X52Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.647 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.282     6.929    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.577     7.630    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.801     8.555    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.124     8.679 r  sevenSegmentDisplay/divclk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.679    sevenSegmentDisplay/divclk_cnt_1[10]
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/C
                         clock pessimism              0.276    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X53Y38         FDCE (Setup_fdce_C_D)        0.031    15.088    sevenSegmentDisplay/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.040ns (28.565%)  route 2.601ns (71.435%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.518     5.632 f  sevenSegmentDisplay/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.891     6.523    sevenSegmentDisplay/divclk_cnt[14]
    SLICE_X52Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.647 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.282     6.929    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.053 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.577     7.630    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.851     8.605    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X50Y38         LUT3 (Prop_lut3_I0_O)        0.150     8.755 r  sevenSegmentDisplay/divclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.755    sevenSegmentDisplay/divclk_cnt_1[1]
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism              0.273    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.118    15.172    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.643%)  route 0.157ns (45.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.157     1.768    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.048     1.816 r  sevenSegmentDisplay/divclk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.816    sevenSegmentDisplay/divclk_cnt_1[12]
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X52Y38         FDCE (Hold_fdce_C_D)         0.131     1.614    sevenSegmentDisplay/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.018%)  route 0.161ns (45.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.161     1.772    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.048     1.820 r  sevenSegmentDisplay/divclk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.820    sevenSegmentDisplay/divclk_cnt_1[8]
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X52Y38         FDCE (Hold_fdce_C_D)         0.131     1.614    sevenSegmentDisplay/divclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.157     1.768    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.813 r  sevenSegmentDisplay/divclk_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.813    sevenSegmentDisplay/divclk_cnt_1[11]
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X52Y38         FDCE (Hold_fdce_C_D)         0.120     1.603    sevenSegmentDisplay/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.620%)  route 0.161ns (46.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.161     1.772    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.817 r  sevenSegmentDisplay/divclk_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     1.817    sevenSegmentDisplay/divclk_cnt_1[14]
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X52Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X52Y38         FDCE (Hold_fdce_C_D)         0.121     1.604    sevenSegmentDisplay/divclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.189ns (47.392%)  route 0.210ns (52.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.210     1.821    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X50Y38         LUT3 (Prop_lut3_I1_O)        0.048     1.869 r  sevenSegmentDisplay/divclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    sevenSegmentDisplay/divclk_cnt_1[1]
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.131     1.617    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.994%)  route 0.210ns (53.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.210     1.821    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X50Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.866 r  sevenSegmentDisplay/divclk_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.866    sevenSegmentDisplay/divclk_cnt_1[13]
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.120     1.606    sevenSegmentDisplay/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upg_rst_reg/D
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk fall@5.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.422%)  route 0.180ns (48.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 7.002 - 5.000 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.180     6.816    upg_rst
    SLICE_X59Y27         LUT3 (Prop_lut3_I1_O)        0.045     6.861 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000     6.861    upg_rst_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.152 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     7.002    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.490    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.098     6.588    upg_rst_reg
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.861    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.190ns (44.741%)  route 0.235ns (55.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.235     1.846    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.049     1.895 r  sevenSegmentDisplay/divclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.895    sevenSegmentDisplay/divclk_cnt_1[5]
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.985    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X49Y38         FDCE (Hold_fdce_C_D)         0.107     1.613    sevenSegmentDisplay/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ClkDiv/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.469    ClkDiv/CLK
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  ClkDiv/clk_out_reg/Q
                         net (fo=4, routed)           0.197     1.807    ClkDiv/clk
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  ClkDiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.852    ClkDiv/clk_out_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.091     1.560    ClkDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.215%)  route 0.235ns (55.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.235     1.846    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.891 r  sevenSegmentDisplay/divclk_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     1.891    sevenSegmentDisplay/divclk_cnt_1[17]
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.985    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X49Y38         FDCE (Hold_fdce_C_D)         0.092     1.598    sevenSegmentDisplay/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  fpga_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y38   sevenSegmentDisplay/divclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y38   sevenSegmentDisplay/divclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y38   sevenSegmentDisplay/divclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y38   sevenSegmentDisplay/divclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   upg_rst_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   sevenSegmentDisplay/divclk_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   sevenSegmentDisplay/divclk_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   sevenSegmentDisplay/divclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   sevenSegmentDisplay/divclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   sevenSegmentDisplay/divclk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   sevenSegmentDisplay/divclk_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   upg_rst_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   sevenSegmentDisplay/divclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   sevenSegmentDisplay/divclk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   sevenSegmentDisplay/divclk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   sevenSegmentDisplay/divclk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y38   sevenSegmentDisplay/divclk_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.831ns  (logic 0.583ns (20.593%)  route 2.248ns (79.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.651    12.997    sevenSegmentDisplay/upg_rst_reg
    SLICE_X53Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X53Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.635    sevenSegmentDisplay/divclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.831ns  (logic 0.583ns (20.593%)  route 2.248ns (79.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.651    12.997    sevenSegmentDisplay/upg_rst_reg
    SLICE_X53Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X53Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.635    sevenSegmentDisplay/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.831ns  (logic 0.583ns (20.593%)  route 2.248ns (79.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.651    12.997    sevenSegmentDisplay/upg_rst_reg
    SLICE_X53Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[3]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X53Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.635    sevenSegmentDisplay/divclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_reg/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.831ns  (logic 0.583ns (20.593%)  route 2.248ns (79.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.651    12.997    sevenSegmentDisplay/upg_rst_reg
    SLICE_X53Y38         FDCE                                         f  sevenSegmentDisplay/divclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X53Y38         FDCE                                         r  sevenSegmentDisplay/divclk_reg/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X53Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.635    sevenSegmentDisplay/divclk_reg
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.818ns  (logic 0.583ns (20.691%)  route 2.235ns (79.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.638    12.984    sevenSegmentDisplay/upg_rst_reg
    SLICE_X49Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X49Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.818ns  (logic 0.583ns (20.691%)  route 2.235ns (79.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.638    12.984    sevenSegmentDisplay/upg_rst_reg
    SLICE_X49Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X49Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    sevenSegmentDisplay/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.818ns  (logic 0.583ns (20.691%)  route 2.235ns (79.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.638    12.984    sevenSegmentDisplay/upg_rst_reg
    SLICE_X49Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X49Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.818ns  (logic 0.583ns (20.691%)  route 2.235ns (79.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.638    12.984    sevenSegmentDisplay/upg_rst_reg
    SLICE_X49Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X49Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    sevenSegmentDisplay/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.818ns  (logic 0.583ns (20.691%)  route 2.235ns (79.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.638    12.984    sevenSegmentDisplay/upg_rst_reg
    SLICE_X49Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X49Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    sevenSegmentDisplay/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.818ns  (logic 0.583ns (20.691%)  route 2.235ns (79.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns = ( 10.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.620    10.166    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.459    10.625 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.597    12.222    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124    12.346 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.638    12.984    sevenSegmentDisplay/upg_rst_reg
    SLICE_X49Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X49Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X49Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    sevenSegmentDisplay/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  1.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.089ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/clk_out_reg/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.246%)  route 0.856ns (81.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.585     7.221    ClkDiv/upg_rst
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.045     7.266 f  ClkDiv/counter[3]_i_2/O
                         net (fo=9, routed)           0.271     7.537    ClkDiv/clk_out_reg_0
    SLICE_X36Y45         FDCE                                         f  ClkDiv/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
                         clock pessimism             -0.479     1.504    
                         clock uncertainty            0.035     1.539    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    ClkDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           7.537    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[0]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.246%)  route 0.856ns (81.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.585     7.221    ClkDiv/upg_rst
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.045     7.266 f  ClkDiv/counter[3]_i_2/O
                         net (fo=9, routed)           0.271     7.537    ClkDiv/clk_out_reg_0
    SLICE_X36Y45         FDCE                                         f  ClkDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.479     1.504    
                         clock uncertainty            0.035     1.539    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           7.537    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[1]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.246%)  route 0.856ns (81.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.585     7.221    ClkDiv/upg_rst
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.045     7.266 f  ClkDiv/counter[3]_i_2/O
                         net (fo=9, routed)           0.271     7.537    ClkDiv/clk_out_reg_0
    SLICE_X36Y45         FDCE                                         f  ClkDiv/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[1]/C
                         clock pessimism             -0.479     1.504    
                         clock uncertainty            0.035     1.539    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    ClkDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           7.537    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[2]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.246%)  route 0.856ns (81.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.585     7.221    ClkDiv/upg_rst
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.045     7.266 f  ClkDiv/counter[3]_i_2/O
                         net (fo=9, routed)           0.271     7.537    ClkDiv/clk_out_reg_0
    SLICE_X36Y45         FDCE                                         f  ClkDiv/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.479     1.504    
                         clock uncertainty            0.035     1.539    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           7.537    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[3]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.246%)  route 0.856ns (81.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.585     7.221    ClkDiv/upg_rst
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.045     7.266 f  ClkDiv/counter[3]_i_2/O
                         net (fo=9, routed)           0.271     7.537    ClkDiv/clk_out_reg_0
    SLICE_X36Y45         FDCE                                         f  ClkDiv/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/C
                         clock pessimism             -0.479     1.504    
                         clock uncertainty            0.035     1.539    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           7.537    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.134ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.120ns  (logic 0.191ns (17.060%)  route 0.929ns (82.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.729     7.365    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.045     7.410 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.200     7.609    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/C
                         clock pessimism             -0.479     1.507    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    sevenSegmentDisplay/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.609    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.120ns  (logic 0.191ns (17.060%)  route 0.929ns (82.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.729     7.365    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.045     7.410 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.200     7.609    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[15]/C
                         clock pessimism             -0.479     1.507    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    sevenSegmentDisplay/divclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.609    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[18]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.120ns  (logic 0.191ns (17.060%)  route 0.929ns (82.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.729     7.365    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.045     7.410 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.200     7.609    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[18]/C
                         clock pessimism             -0.479     1.507    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    sevenSegmentDisplay/divclk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.609    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.120ns  (logic 0.191ns (17.060%)  route 0.929ns (82.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.729     7.365    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.045     7.410 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.200     7.609    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism             -0.479     1.507    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.609    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.120ns  (logic 0.191ns (17.060%)  route 0.929ns (82.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.490ns = ( 6.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     6.490    fpga_clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.146     6.636 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.729     7.365    ifetch/upg_rst
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.045     7.410 f  ifetch/registers[1][31]_i_3/O
                         net (fo=130, routed)         0.200     7.609    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/C
                         clock pessimism             -0.479     1.507    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    sevenSegmentDisplay/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           7.609    
  -------------------------------------------------------------------
                         slack                                  6.134    





