###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Fri May 21 05:20:35 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_14_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_14_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[14]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.168
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |                   |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | config_data[14] v |                                 | 0.062 |       |   0.151 |    0.087 | 
     | test_pe                                   | cfg_d[14] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.168 |    0.104 | 
     | test_pe/test_debug_data/debug_val_reg_14_ |                   | DFCNQD1BWP40                    | 0.072 | 0.017 |   0.168 |    0.104 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.060 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.059 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.016 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.016 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.046 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.052 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.052 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.138 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_14_          |             | DFCNQD1BWP40                    | 0.073 | 0.000 |   0.074 |    0.139 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_15_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_15_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[15]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.169
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |                   |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | config_data[15] v |                                 | 0.065 |       |   0.155 |    0.090 | 
     | test_pe                                   | cfg_d[15] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.169 |    0.104 | 
     | test_pe/test_debug_data/debug_val_reg_15_ |                   | DFCNQD1BWP40                    | 0.070 | 0.014 |   0.169 |    0.104 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.059 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.058 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.015 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.015 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.047 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.053 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.053 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.139 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_15_          |             | DFCNQD1BWP40                    | 0.073 | 0.000 |   0.074 |    0.140 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_13_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_13_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[13]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.170
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.157
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |                   |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | config_data[13] v |                                 | 0.071 |       |   0.157 |    0.090 | 
     | test_pe                                   | cfg_d[13] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.170 |    0.103 | 
     | test_pe/test_debug_data/debug_val_reg_13_ |                   | DFCNQD1BWP40                    | 0.077 | 0.013 |   0.170 |    0.103 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.057 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.056 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.013 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.013 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.049 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.055 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.055 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.141 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_13_          |             | DFCNQD1BWP40                    | 0.073 | 0.000 |   0.074 |    0.141 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_4_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[4]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.172
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                          |                  |                                 |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------------------------------+-------+-------+---------+----------| 
     |                                          | config_data[4] v |                                 | 0.068 |       |   0.153 |    0.085 | 
     | test_pe                                  | cfg_d[4] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.172 |    0.103 | 
     | test_pe/test_debug_data/debug_val_reg_4_ |                  | DFCNQD1BWP40                    | 0.078 | 0.018 |   0.172 |    0.103 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.055 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.054 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.011 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.011 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.051 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.057 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.057 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.143 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_4_           |             | DFCNQD1BWP40                    | 0.073 | 0.001 |   0.075 |    0.143 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_2_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[2]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.173
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.157
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                          |                  |                                 |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------------------------------+-------+-------+---------+----------| 
     |                                          | config_data[2] v |                                 | 0.068 |       |   0.157 |    0.087 | 
     | test_pe                                  | cfg_d[2] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.173 |    0.103 | 
     | test_pe/test_debug_data/debug_val_reg_2_ |                  | DFCNQD1BWP40                    | 0.075 | 0.016 |   0.173 |    0.103 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.055 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.054 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.011 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.011 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.051 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.057 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.057 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.144 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_2_           |             | DFCNQD1BWP40                    | 0.073 | 0.000 |   0.074 |    0.144 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_3_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[3]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.174
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.159
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                          |                  |                                 |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------------------------------+-------+-------+---------+----------| 
     |                                          | config_data[3] v |                                 | 0.074 |       |   0.159 |    0.088 | 
     | test_pe                                  | cfg_d[3] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.174 |    0.103 | 
     | test_pe/test_debug_data/debug_val_reg_3_ |                  | DFCNQD1BWP40                    | 0.079 | 0.014 |   0.174 |    0.103 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.054 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.052 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.010 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.052 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.058 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.058 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.145 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_3_           |             | DFCNQD1BWP40                    | 0.073 | 0.000 |   0.074 |    0.145 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.174
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] ^ |                       | 0.039 |        |   0.150 |    0.079 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.040 | -0.002 |   0.148 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd1_4i_8b | 0.042 |  0.037 |   0.185 |    0.115 | 
     | sb_wide/out_1_1_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.046 | -0.011 |   0.174 |    0.104 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.053 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.052 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.053 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.056 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.143 | 
     | sb_wide/out_1_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_11_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_11_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[11]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.174
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.159
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |                   |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | config_data[11] v |                                 | 0.075 |       |   0.159 |    0.087 | 
     | test_pe                                   | cfg_d[11] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.174 |    0.102 | 
     | test_pe/test_debug_data/debug_val_reg_11_ |                   | DFCNQD1BWP40                    | 0.083 | 0.015 |   0.174 |    0.102 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.053 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.051 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.053 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.059 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.059 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.146 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_11_          |             | DFCNQD1BWP40                    | 0.073 | 0.001 |   0.075 |    0.146 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.175
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[2] ^ |                       | 0.041 |        |   0.151 |    0.079 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.041 |  0.001 |   0.152 |    0.080 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_2 ^ -> ZN_2 v    | nem_ohmux_invd1_4i_8b | 0.047 |  0.035 |   0.187 |    0.115 | 
     | sb_wide/out_0_1_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.052 | -0.011 |   0.175 |    0.104 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.053 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.051 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.053 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.057 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.145 | 
     | sb_wide/out_0_1_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.146 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.071
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.101
  Arrival Time                  0.173
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[7] ^ |                       | 0.036 |        |   0.148 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.036 | -0.001 |   0.147 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd1_4i_8b | 0.044 |  0.038 |   0.184 |    0.112 | 
     | sb_wide/out_1_0_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.048 | -0.011 |   0.173 |    0.101 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.053 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.051 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.053 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.057 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.085 |   0.071 |    0.143 | 
     | sb_wide/out_1_0_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.071 |    0.143 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_6_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[6]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.174
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                          |                  |                                 |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------------------------------+-------+-------+---------+----------| 
     |                                          | config_data[6] v |                                 | 0.070 |       |   0.154 |    0.082 | 
     | test_pe                                  | cfg_d[6] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.174 |    0.103 | 
     | test_pe/test_debug_data/debug_val_reg_6_ |                  | DFCNQD1BWP40                    | 0.080 | 0.021 |   0.174 |    0.103 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.053 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.051 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.009 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.008 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.053 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.059 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.059 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.146 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_6_           |             | DFCNQD1BWP40                    | 0.073 | 0.001 |   0.075 |    0.146 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.177
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[3] ^ |                       | 0.043 |        |   0.152 |    0.079 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.043 |  0.000 |   0.152 |    0.079 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_3 ^ -> ZN_3 v    | nem_ohmux_invd1_4i_8b | 0.040 |  0.035 |   0.187 |    0.114 | 
     | sb_wide/out_1_1_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.044 | -0.010 |   0.177 |    0.104 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.052 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.008 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.008 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.054 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.058 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.145 | 
     | sb_wide/out_1_1_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.145 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.072
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.175
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] ^ |                       | 0.042 |        |   0.151 |    0.078 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.043 |  0.001 |   0.152 |    0.079 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd1_4i_8b | 0.041 |  0.034 |   0.186 |    0.113 | 
     | sb_wide/out_2_1_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.046 | -0.011 |   0.175 |    0.103 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.052 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.008 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.008 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.054 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.003 |  -0.015 |    0.058 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.086 |   0.071 |    0.144 | 
     | sb_wide/out_2_1_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.072 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.071
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.175
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] ^ |                       | 0.035 |        |   0.148 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.035 |  0.001 |   0.148 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_6 ^ -> ZN_6 v    | nem_ohmux_invd1_4i_8b | 0.042 |  0.037 |   0.186 |    0.113 | 
     | sb_wide/out_1_0_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.046 | -0.011 |   0.175 |    0.102 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.051 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.055 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.058 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.085 |   0.071 |    0.144 | 
     | sb_wide/out_1_0_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.071 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_10_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_10_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[10]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.176
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.157
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |                   |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | config_data[10] v |                                 | 0.070 |       |   0.157 |    0.084 | 
     | test_pe                                   | cfg_d[10] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.176 |    0.103 | 
     | test_pe/test_debug_data/debug_val_reg_10_ |                   | DFCNQD1BWP40                    | 0.078 | 0.019 |   0.176 |    0.103 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.051 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.050 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.055 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.061 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.061 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.147 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_10_          |             | DFCNQD1BWP40                    | 0.073 | 0.000 |   0.074 |    0.147 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.071
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.100
  Arrival Time                  0.173
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[2] ^ |                       | 0.036 |        |   0.148 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.036 | -0.000 |   0.148 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_2 ^ -> ZN_2 v    | nem_ohmux_invd1_4i_8b | 0.047 |  0.037 |   0.184 |    0.111 | 
     | sb_wide/out_1_0_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.051 | -0.011 |   0.173 |    0.100 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.051 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.055 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.059 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.085 |   0.071 |    0.144 | 
     | sb_wide/out_1_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.071 |    0.144 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.072
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.175
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[9] ^ |                       | 0.042 |        |   0.150 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                     | nem_ohmux_invd1_4i_8b | 0.043 |  0.002 |   0.152 |    0.079 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd1_4i_8b | 0.041 |  0.034 |   0.186 |    0.113 | 
     | sb_wide/out_2_1_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.045 | -0.011 |   0.175 |    0.102 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.051 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.055 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.003 |  -0.015 |    0.058 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.086 |   0.071 |    0.144 | 
     | sb_wide/out_2_1_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.073 | 0.000 |   0.072 |    0.145 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.071
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.100
  Arrival Time                  0.174
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[5] ^ |                       | 0.035 |        |   0.147 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.035 |  0.000 |   0.147 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_5 ^ -> ZN_5 v    | nem_ohmux_invd1_4i_8b | 0.046 |  0.038 |   0.185 |    0.112 | 
     | sb_wide/out_1_0_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.050 | -0.011 |   0.174 |    0.100 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.051 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.007 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.055 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.059 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.085 |   0.071 |    0.144 | 
     | sb_wide/out_1_0_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.071 |    0.145 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.071
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.101
  Arrival Time                  0.175
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[3] ^ |                       | 0.036 |        |   0.148 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.036 |  0.000 |   0.148 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_3 ^ -> ZN_3 v    | nem_ohmux_invd1_4i_8b | 0.043 |  0.038 |   0.186 |    0.112 | 
     | sb_wide/out_1_0_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.047 | -0.011 |   0.175 |    0.101 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.056 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.060 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.085 |   0.071 |    0.145 | 
     | sb_wide/out_1_0_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.071 |    0.145 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.071
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.100
  Arrival Time                  0.174
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[0] ^ |                       | 0.037 |        |   0.149 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.037 | -0.000 |   0.148 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd1_4i_8b | 0.045 |  0.037 |   0.185 |    0.111 | 
     | sb_wide/out_1_0_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.050 | -0.011 |   0.174 |    0.100 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.056 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.060 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.085 |   0.071 |    0.145 | 
     | sb_wide/out_1_0_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.071 |    0.145 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.072
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.177
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] ^ |                       | 0.039 |        |   0.150 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.040 |  0.001 |   0.151 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd1_4i_8b | 0.042 |  0.037 |   0.188 |    0.113 | 
     | sb_wide/out_2_1_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.046 | -0.011 |   0.177 |    0.102 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.056 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.003 |  -0.015 |    0.060 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.086 |   0.071 |    0.146 | 
     | sb_wide/out_2_1_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.072 |    0.146 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.179
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[3] ^ |                       | 0.043 |        |   0.152 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.043 | -0.000 |   0.151 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_3 ^ -> ZN_3 v    | nem_ohmux_invd1_4i_8b | 0.045 |  0.039 |   0.190 |    0.115 | 
     | sb_wide/out_0_1_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.050 | -0.011 |   0.179 |    0.104 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.056 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.060 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.148 | 
     | sb_wide/out_0_1_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.148 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.178
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[5] ^ |                       | 0.042 |        |   0.150 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.042 |  0.003 |   0.154 |    0.079 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_5 ^ -> ZN_5 v    | nem_ohmux_invd1_4i_8b | 0.042 |  0.035 |   0.189 |    0.114 | 
     | sb_wide/out_1_1_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.046 | -0.011 |   0.178 |    0.104 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.056 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.060 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.147 | 
     | sb_wide/out_1_1_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.147 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.178
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] ^ |                       | 0.039 |        |   0.150 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.040 |  0.002 |   0.151 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd1_4i_8b | 0.047 |  0.039 |   0.190 |    0.115 | 
     | sb_wide/out_0_1_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.052 | -0.011 |   0.178 |    0.104 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.050 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.006 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.056 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.060 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.148 | 
     | sb_wide/out_0_1_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.149 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.178
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] ^ |                       | 0.043 |        |   0.152 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.044 |  0.001 |   0.153 |    0.078 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd1_4i_8b | 0.044 |  0.036 |   0.189 |    0.114 | 
     | sb_wide/out_1_1_id1_bar_reg_1_   |                     | DFQD0BWP40            | 0.048 | -0.011 |   0.178 |    0.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.057 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.060 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.147 | 
     | sb_wide/out_1_1_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.148 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.177
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] ^ |                       | 0.040 |        |   0.150 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.040 |  0.002 |   0.153 |    0.078 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_6 ^ -> ZN_6 v    | nem_ohmux_invd1_4i_8b | 0.045 |  0.036 |   0.189 |    0.114 | 
     | sb_wide/out_1_1_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.050 | -0.011 |   0.177 |    0.102 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.057 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.060 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.147 | 
     | sb_wide/out_1_1_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.148 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.179
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] ^ |                       | 0.039 |        |   0.150 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.040 |  0.002 |   0.151 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd1_4i_8b | 0.042 |  0.039 |   0.190 |    0.115 | 
     | sb_wide/out_1_1_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.047 | -0.011 |   0.179 |    0.104 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.057 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.061 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.147 | 
     | sb_wide/out_1_1_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.148 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.180
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[5] ^ |                       | 0.042 |        |   0.150 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.042 |  0.003 |   0.153 |    0.078 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_5 ^ -> ZN_5 v    | nem_ohmux_invd1_4i_8b | 0.045 |  0.038 |   0.191 |    0.115 | 
     | sb_wide/out_0_1_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.049 | -0.011 |   0.180 |    0.104 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.057 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.061 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.149 | 
     | sb_wide/out_0_1_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.149 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.178
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[9] ^ |                       | 0.042 |        |   0.150 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                     | nem_ohmux_invd1_4i_8b | 0.043 |  0.003 |   0.153 |    0.078 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd1_4i_8b | 0.046 |  0.036 |   0.189 |    0.113 | 
     | sb_wide/out_1_1_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.051 | -0.011 |   0.178 |    0.102 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.057 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.061 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.147 | 
     | sb_wide/out_1_1_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.148 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_4_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[4]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.071
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.101
  Arrival Time                  0.176
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[4] ^ |                       | 0.036 |        |   0.148 |    0.072 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.036 |  0.002 |   0.150 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_4 ^ -> ZN_4 v    | nem_ohmux_invd1_4i_8b | 0.045 |  0.037 |   0.187 |    0.112 | 
     | sb_wide/out_1_0_id1_bar_reg_4_   |                     | DFQD0BWP40            | 0.049 | -0.011 |   0.176 |    0.101 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.057 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.061 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.085 |   0.071 |    0.146 | 
     | sb_wide/out_1_0_id1_bar_reg_4_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.071 |    0.147 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.071
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.100
  Arrival Time                  0.176
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] ^ |                       | 0.035 |        |   0.147 |    0.072 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.035 |  0.002 |   0.149 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd1_4i_8b | 0.047 |  0.037 |   0.187 |    0.111 | 
     | sb_wide/out_1_0_id1_bar_reg_1_   |                     | DFQD0BWP40            | 0.051 | -0.011 |   0.176 |    0.100 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.057 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.061 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.085 |   0.071 |    0.146 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.071 | 0.000 |   0.071 |    0.147 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.179
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[0] ^ |                       | 0.043 |        |   0.152 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.043 |  0.002 |   0.153 |    0.078 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd1_4i_8b | 0.043 |  0.037 |   0.190 |    0.114 | 
     | sb_wide/out_1_1_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.047 | -0.011 |   0.179 |    0.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.049 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.057 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.061 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.148 | 
     | sb_wide/out_1_1_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.148 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_8_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[8]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.178
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.160
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                          |                  |                                 |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------------------------------+-------+-------+---------+----------| 
     |                                          | config_data[8] v |                                 | 0.075 |       |   0.160 |    0.084 | 
     | test_pe                                  | cfg_d[8] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.178 |    0.103 | 
     | test_pe/test_debug_data/debug_val_reg_8_ |                  | DFCNQD1BWP40                    | 0.080 | 0.018 |   0.178 |    0.103 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.049 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.005 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.057 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.063 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.063 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.150 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_8_           |             | DFCNQD1BWP40                    | 0.073 | 0.001 |   0.075 |    0.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.179
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[2] ^ |                       | 0.041 |        |   0.151 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.042 |  0.002 |   0.153 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_2 ^ -> ZN_2 v    | nem_ohmux_invd1_4i_8b | 0.045 |  0.037 |   0.190 |    0.114 | 
     | sb_wide/out_1_1_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.049 | -0.011 |   0.179 |    0.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.061 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.148 | 
     | sb_wide/out_1_1_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.149 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.072
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.101
  Arrival Time                  0.177
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] ^ |                       | 0.039 |        |   0.150 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.040 | -0.002 |   0.148 |    0.072 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd1_4i_8b | 0.046 |  0.041 |   0.188 |    0.112 | 
     | sb_wide/out_2_1_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.050 | -0.011 |   0.177 |    0.101 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.003 |  -0.015 |    0.061 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.086 |   0.071 |    0.147 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.072 |    0.148 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_5_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[5]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.178
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.157
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                          |                  |                                 |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------------------------------+-------+-------+---------+----------| 
     |                                          | config_data[5] v |                                 | 0.074 |       |   0.157 |    0.081 | 
     | test_pe                                  | cfg_d[5] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.178 |    0.102 | 
     | test_pe/test_debug_data/debug_val_reg_5_ |                  | DFCNQD1BWP40                    | 0.083 | 0.021 |   0.178 |    0.102 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.064 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.064 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.150 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_5_           |             | DFCNQD1BWP40                    | 0.073 | 0.001 |   0.075 |    0.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.105
  Arrival Time                  0.181
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[12] ^ |                       | 0.041 |        |   0.150 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.041 |  0.003 |   0.153 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_4 ^ -> ZN_4 v     | nem_ohmux_invd1_4i_8b | 0.044 |  0.039 |   0.192 |    0.116 | 
     | sb_wide/out_0_1_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.048 | -0.011 |   0.181 |    0.105 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.062 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.149 | 
     | sb_wide/out_0_1_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.150 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.179
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[0] ^ |                       | 0.043 |        |   0.152 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.043 |  0.001 |   0.153 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd1_4i_8b | 0.048 |  0.038 |   0.191 |    0.115 | 
     | sb_wide/out_0_1_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.053 | -0.012 |   0.179 |    0.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.062 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.149 | 
     | sb_wide/out_0_1_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.150 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.179
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[8] ^ |                       | 0.045 |        |   0.151 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                     | nem_ohmux_invd1_4i_8b | 0.045 |  0.003 |   0.154 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd1_4i_8b | 0.051 |  0.036 |   0.190 |    0.113 | 
     | sb_wide/out_0_1_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.056 | -0.011 |   0.179 |    0.103 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.062 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.149 | 
     | sb_wide/out_0_1_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.150 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.181
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] ^ |                       | 0.042 |        |   0.151 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.043 |  0.002 |   0.153 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd1_4i_8b | 0.045 |  0.039 |   0.192 |    0.116 | 
     | sb_wide/out_0_1_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.050 | -0.011 |   0.181 |    0.104 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.062 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.149 | 
     | sb_wide/out_0_1_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.150 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_12_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_12_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[12]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.179
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.159
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |                   |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | config_data[12] v |                                 | 0.074 |       |   0.159 |    0.082 | 
     | test_pe                                   | cfg_d[12] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.179 |    0.103 | 
     | test_pe/test_debug_data/debug_val_reg_12_ |                   | DFCNQD1BWP40                    | 0.081 | 0.020 |   0.179 |    0.103 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.064 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.064 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.150 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_12_          |             | DFCNQD1BWP40                    | 0.073 | 0.001 |   0.075 |    0.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_7_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[7]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.075
+ Hold                          0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.178
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                          |                  |                                 |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------------------------------+-------+-------+---------+----------| 
     |                                          | config_data[7] v |                                 | 0.074 |       |   0.154 |    0.077 | 
     | test_pe                                  | cfg_d[7] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.178 |    0.102 | 
     | test_pe/test_debug_data/debug_val_reg_7_ |                  | DFCNQD1BWP40                    | 0.087 | 0.024 |   0.178 |    0.102 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.047 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.064 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.064 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.151 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_7_           |             | DFCNQD1BWP40                    | 0.073 | 0.001 |   0.075 |    0.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.179
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] ^ |                       | 0.042 |        |   0.151 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.043 |  0.002 |   0.153 |    0.077 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd1_4i_8b | 0.047 |  0.037 |   0.190 |    0.114 | 
     | sb_wide/out_1_1_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.051 | -0.011 |   0.179 |    0.102 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.048 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.046 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.004 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.058 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.062 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.149 | 
     | sb_wide/out_1_1_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.149 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.180
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[10] ^ |                       | 0.043 |        |   0.152 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.044 |  0.003 |   0.154 |    0.078 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_2 ^ -> ZN_2 v     | nem_ohmux_invd1_4i_8b | 0.045 |  0.036 |   0.191 |    0.114 | 
     | sb_wide/out_1_1_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.049 | -0.011 |   0.180 |    0.103 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.046 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.059 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.062 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.149 | 
     | sb_wide/out_1_1_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.150 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_1_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[1]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.179
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                          |                  |                                 |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------------------------------+-------+-------+---------+----------| 
     |                                          | config_data[1] v |                                 | 0.071 |       |   0.155 |    0.078 | 
     | test_pe                                  | cfg_d[1] v       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.179 |    0.102 | 
     | test_pe/test_debug_data/debug_val_reg_1_ |                  | DFCNQD1BWP40                    | 0.085 | 0.024 |   0.179 |    0.102 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.065 |       |  -0.124 |   -0.047 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.065 | 0.001 |  -0.123 |   -0.046 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.013 | 0.043 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                                   |             | CKBD12BWP40                     | 0.013 | 0.000 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                                   | I ^ -> Z ^  | CKBD12BWP40                     | 0.079 | 0.062 |  -0.018 |    0.059 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.012 |    0.065 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40                    | 0.079 | 0.006 |  -0.012 |    0.065 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.073 | 0.086 |   0.074 |    0.151 | 
     | ch                                                 |             |                                 |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_1_           |             | DFCNQD1BWP40                    | 0.073 | 0.000 |   0.074 |    0.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.180
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[8] ^ |                       | 0.045 |        |   0.151 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                     | nem_ohmux_invd1_4i_8b | 0.045 |  0.003 |   0.154 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd1_4i_8b | 0.045 |  0.038 |   0.191 |    0.114 | 
     | sb_wide/out_1_1_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.050 | -0.011 |   0.180 |    0.103 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.046 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.059 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.063 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.149 | 
     | sb_wide/out_1_1_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.150 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.072
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.179
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[8] ^ |                       | 0.045 |        |   0.151 |    0.073 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                     | nem_ohmux_invd1_4i_8b | 0.045 |  0.002 |   0.153 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd1_4i_8b | 0.043 |  0.037 |   0.190 |    0.113 | 
     | sb_wide/out_2_1_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.048 | -0.011 |   0.179 |    0.102 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.046 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.059 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.003 |  -0.015 |    0.063 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.086 |   0.071 |    0.149 | 
     | sb_wide/out_2_1_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.073 | 0.000 |   0.072 |    0.149 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.104
  Arrival Time                  0.182
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] ^ |                       | 0.040 |        |   0.150 |    0.073 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.040 |  0.002 |   0.152 |    0.075 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_6 ^ -> ZN_6 v    | nem_ohmux_invd1_4i_8b | 0.045 |  0.041 |   0.193 |    0.115 | 
     | sb_wide/out_0_1_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.050 | -0.011 |   0.182 |    0.104 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.046 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.059 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.063 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.151 | 
     | sb_wide/out_0_1_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.151 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.073
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.102
  Arrival Time                  0.179
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[12] ^ |                       | 0.041 |        |   0.150 |    0.073 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd1_4i_8b | 0.041 |  0.003 |   0.153 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_4 ^ -> ZN_4 v     | nem_ohmux_invd1_4i_8b | 0.049 |  0.036 |   0.190 |    0.112 | 
     | sb_wide/out_1_1_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.053 | -0.011 |   0.179 |    0.102 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.045 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.059 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.015 |    0.063 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.087 |   0.072 |    0.150 | 
     | sb_wide/out_1_1_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.074 | 0.001 |   0.073 |    0.150 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.074
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.103
  Arrival Time                  0.181
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[7] ^ |                       | 0.043 |        |   0.152 |    0.074 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b | 0.043 |  0.002 |   0.154 |    0.076 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd1_4i_8b | 0.048 |  0.038 |   0.192 |    0.114 | 
     | sb_wide/out_0_1_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.053 | -0.011 |   0.181 |    0.103 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     + Source Insertion Delay            -0.157
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.065 |       |  -0.124 |   -0.047 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.065 | 0.001 |  -0.123 |   -0.045 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.013 | 0.043 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           |             | CKBD12BWP40  | 0.013 | 0.000 |  -0.080 |   -0.003 | 
     | FE_USKC460_CTS_3                           | I ^ -> Z ^  | CKBD12BWP40  | 0.079 | 0.062 |  -0.018 |    0.059 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.079 | 0.004 |  -0.014 |    0.063 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.087 |   0.073 |    0.151 | 
     | sb_wide/out_0_1_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.075 | 0.001 |   0.074 |    0.152 | 
     +--------------------------------------------------------------------------------------------------------------+ 

