New Method Cuts Chip Design Time by  Factor