Warning (16735): Verilog HDL warning at altera_avalon_st_jtag_interface.v(93): actual bit length 1 differs from formal bit length 3 for port "ir_out" File: /home/ebots/EBOTS/FPGA/Projects/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER/00_FPGA_Design/Arria10_PCIeGen3x8_DMA_19_2_project/platform/ip/top_hw/top_emif_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v Line: 93
Warning (13469): Verilog HDL assignment warning at top_emif_0_channel_adapter_191_uc27kqq.sv(91): truncated value with size 8 to match size of target (1) File: /home/ebots/EBOTS/FPGA/Projects/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER/00_FPGA_Design/Arria10_PCIeGen3x8_DMA_19_2_project/platform/ip/top_hw/top_emif_0/channel_adapter_191/synth/top_emif_0_channel_adapter_191_uc27kqq.sv Line: 91
Warning (16753): Verilog HDL warning at top_hw_altera_merlin_demultiplexer_191_uowkhiq.sv(93): right shift count is greater than or equal to the width of the value File: /home/ebots/EBOTS/FPGA/Projects/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER/00_FPGA_Design/Arria10_PCIeGen3x8_DMA_19_2_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_uowkhiq.sv Line: 93
Warning (16753): Verilog HDL warning at top_hw_altera_merlin_demultiplexer_191_uowkhiq.sv(100): right shift count is greater than or equal to the width of the value File: /home/ebots/EBOTS/FPGA/Projects/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER/00_FPGA_Design/Arria10_PCIeGen3x8_DMA_19_2_project/platform/top_hw/altera_merlin_demultiplexer_191/synth/top_hw_altera_merlin_demultiplexer_191_uowkhiq.sv Line: 100
Warning (16788): Net "ir_in_2d[9][6]" does not have a driver at alt_sld_fab_0_altera_sld_jtag_hub_191_hwqi6qi.vhd(517) File: /home/ebots/EBOTS/FPGA/Projects/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER/00_FPGA_Design/Arria10_PCIeGen3x8_DMA_19_2_project/qdb/_compiler/top/_flat/19.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_191/synth/alt_sld_fab_0_altera_sld_jtag_hub_191_hwqi6qi.vhd Line: 517
