/* Generated by Yosys 0.38 (git sha1 d70ee20a8, gcc 11.2.1 -fPIC -Os) */

module fabric_I_DELAY_primitive_inst(dff, \$auto$clkbufmap.cc:298:execute$428 , \$iopadmap$in , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$451 , \$iopadmap$reset , \$auto$rs_design_edit.cc:657:execute$449 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$457 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$456 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$452 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$455 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$454 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$453 , \$auto$rs_design_edit.cc:657:execute$444 , \$auto$rs_design_edit.cc:657:execute$446 , \$auto$rs_design_edit.cc:657:execute$445 , \$auto$rs_design_edit.cc:657:execute$448 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$450 , \$auto$rs_design_edit.cc:657:execute$447 );
  output \$auto$rs_design_edit.cc:657:execute$445 ;
  output \$auto$rs_design_edit.cc:657:execute$444 ;
  input \$auto$clkbufmap.cc:298:execute$428 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$454 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$455 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$456 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$457 ;
  input \$iopadmap$in ;
  input \$iopadmap$reset ;
  output \$auto$rs_design_edit.cc:657:execute$448 ;
  output \$auto$rs_design_edit.cc:657:execute$449 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$450 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$451 ;
  output \$auto$rs_design_edit.cc:657:execute$446 ;
  output \$auto$rs_design_edit.cc:657:execute$447 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/.././rtl/I_DELAY_primitive_inst.v:14.5-14.8" *)
  output dff;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$452 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$453 ;
  wire \$auto$rs_design_edit.cc:657:execute$445 ;
  wire \$auto$rs_design_edit.cc:657:execute$444 ;
  wire \$iopadmap$DLY_TAP_VALUE[4] ;
  wire \$iopadmap$DLY_TAP_VALUE[3] ;
  wire \$iopadmap$DLY_TAP_VALUE[2] ;
  wire \$iopadmap$DLY_TAP_VALUE[1] ;
  wire \$iopadmap$DLY_TAP_VALUE[0] ;
  wire \$abc$192$li0_li0 ;
  wire \$auto$clkbufmap.cc:298:execute$428 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$454 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$455 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$456 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$457 ;
  wire \$iopadmap$DLY_TAP_VALUE[5] ;
  wire \$iopadmap$O ;
  wire \$iopadmap$in ;
  wire \$iopadmap$reset ;
  wire \$auto$rs_design_edit.cc:657:execute$448 ;
  wire \$auto$rs_design_edit.cc:657:execute$449 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$450 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$451 ;
  wire \$auto$rs_design_edit.cc:657:execute$446 ;
  wire \$auto$rs_design_edit.cc:657:execute$447 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/.././rtl/I_DELAY_primitive_inst.v:14.5-14.8" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/.././rtl/I_DELAY_primitive_inst.v:14.5-14.8" *)
  wire dff;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$452 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$453 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$424$auto$blifparse.cc:535:parse_blif$425  (
    .A({ \$iopadmap$in , \$iopadmap$reset  }),
    .Y(\$abc$192$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$192$auto$blifparse.cc:377:parse_blif$193  (
    .C(\$auto$clkbufmap.cc:298:execute$428 ),
    .D(\$abc$192$li0_li0 ),
    .E(1'h1),
    .Q(dff),
    .R(1'h1)
  );
  assign \$auto$rs_design_edit.cc:657:execute$444  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$445  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$446  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$447  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$448  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$449  = 1'h1;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$456  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$457 ;
endmodule
