{"vcs1":{"timestamp_begin":1681300766.685561399, "rt":0.79, "ut":0.22, "st":0.11}}
{"vcselab":{"timestamp_begin":1681300767.512477956, "rt":1.10, "ut":0.19, "st":0.15}}
{"link":{"timestamp_begin":1681300768.641779350, "rt":0.76, "ut":0.06, "st":0.47}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681300766.395485234}
{"VCS_COMP_START_TIME": 1681300766.395485234}
{"VCS_COMP_END_TIME": 1681300769.988498818}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
