###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:44:24 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[2] /Q                (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.365
+ Time Given                   -3.927
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.548
= Slack Time                   -5.360
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.360 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -5.324 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -5.131 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -5.080 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -4.968 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.133 | 0.128 |   0.520 |   -4.840 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7708__L1_I0                | A ^ -> Y v   | INVX8   | 0.112 | 0.056 |   0.576 |   -4.784 | 
     | \tx_core/axi_master /net7708__L2_I1                | A v -> Y ^   | INVX8   | 0.124 | 0.089 |   0.664 |   -4.695 | 
     | \tx_core/axi_master /\haddr1_d_reg[2]              | CLK ^ -> Q ^ | DFFSR   | 0.013 | 0.153 |   0.817 |   -4.542 | 
     | \tx_core/axi_master /U1570                         | A ^ -> Y ^   | BUFX2   | 0.029 | 0.048 |   0.865 |   -4.495 | 
     | \tx_core/axi_master /U822                          | B ^ -> Y v   | XOR2X1  | 0.023 | 0.034 |   0.899 |   -4.461 | 
     | \tx_core/axi_master /U170                          | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.909 |   -4.451 | 
     | \tx_core/axi_master /U171                          | A ^ -> Y v   | NOR2X1  | 0.127 | 0.148 |   1.056 |   -4.304 | 
     | \tx_core/axi_master /U238                          | A v -> Y v   | AND2X2  | 0.036 | 0.065 |   1.121 |   -4.238 | 
     | \tx_core/axi_master /U442                          | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   1.133 |   -4.227 | 
     | \tx_core/axi_master /U443                          | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   1.272 |   -4.088 | 
     | \tx_core/axi_master /U196                          | A v -> Y ^   | NAND2X1 | 0.177 | 0.143 |   1.416 |   -3.944 | 
     | \tx_core/axi_master /U160                          | A ^ -> Y v   | INVX1   | 0.007 | 0.073 |   1.488 |   -3.871 | 
     | \tx_core/axi_master /U498                          | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   1.491 |   -3.869 | 
     | \tx_core/axi_master /U237                          | B ^ -> Y v   | NOR2X1  | 0.292 | 0.139 |   1.630 |   -3.729 | 
     | \tx_core/axi_master /U725                          | A v -> Y ^   | NAND3X1 | 0.364 | 0.318 |   1.948 |   -3.411 | 
     | \tx_core/axi_master /U130                          | A ^ -> Y v   | AOI21X1 | 0.061 | 0.134 |   2.082 |   -3.277 | 
     | \tx_core/axi_master /U485                          | A v -> Y ^   | INVX1   | 0.045 | 0.058 |   2.140 |   -3.219 | 
     | \tx_core/axi_master /U222                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.030 |   2.170 |   -3.189 | 
     | \tx_core/axi_master /U195                          | A v -> Y ^   | NAND3X1 | 0.069 | 0.132 |   2.302 |   -3.057 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v   | INVX1   | 0.007 | 0.032 |   2.334 |   -3.025 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^   | INVX1   | 0.097 | 0.077 |   2.411 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v   | INVX2   | 0.163 | 0.081 |   2.493 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^   | NAND3X1 | 0.153 | 0.084 |   2.577 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^   | BUFX2   | 0.041 | 0.056 |   2.633 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^   | OR2X2   | 0.281 | 0.158 |   2.791 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v   | INVX2   | 0.180 | 0.170 |   2.961 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228                      | B v -> Y v   | AND2X2  | 0.188 | 0.109 |   3.069 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062                     | B v -> Y ^   | NOR3X1  | 0.062 | 0.096 |   3.166 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804          | A ^ -> Y ^   | BUFX4   | 0.038 | 0.037 |   3.203 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60                       | B ^ -> Y ^   | AND2X1  | 0.184 | 0.141 |   3.344 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209                      | A ^ -> Y v   | INVX1   | 0.105 | 0.134 |   3.478 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457                      | B v -> Y v   | OR2X1   | 0.007 | 0.067 |   3.545 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458                      | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   3.548 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.548 |   -1.812 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.085 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    7.148 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.288 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    7.358 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8 | 0.245 | 0.231 |   2.230 |    7.589 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8 | 0.140 | 0.135 |   2.365 |    7.724 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | CLK ^        | LATCH | 0.140 | 0.000 |   2.365 |    7.725 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[2] /Q                (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.249
+ Time Given                   -3.901
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.902
- Arrival Time                  3.367
= Slack Time                   -5.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.269 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -5.233 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -5.040 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -4.989 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -4.877 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.133 | 0.128 |   0.520 |   -4.749 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7708__L1_I0                | A ^ -> Y v   | INVX8   | 0.112 | 0.056 |   0.576 |   -4.693 | 
     | \tx_core/axi_master /net7708__L2_I1                | A v -> Y ^   | INVX8   | 0.124 | 0.089 |   0.664 |   -4.604 | 
     | \tx_core/axi_master /\haddr1_d_reg[2]              | CLK ^ -> Q ^ | DFFSR   | 0.013 | 0.153 |   0.817 |   -4.451 | 
     | \tx_core/axi_master /U1570                         | A ^ -> Y ^   | BUFX2   | 0.029 | 0.048 |   0.865 |   -4.404 | 
     | \tx_core/axi_master /U822                          | B ^ -> Y v   | XOR2X1  | 0.023 | 0.034 |   0.899 |   -4.370 | 
     | \tx_core/axi_master /U170                          | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.909 |   -4.360 | 
     | \tx_core/axi_master /U171                          | A ^ -> Y v   | NOR2X1  | 0.127 | 0.148 |   1.056 |   -4.213 | 
     | \tx_core/axi_master /U238                          | A v -> Y v   | AND2X2  | 0.036 | 0.065 |   1.121 |   -4.147 | 
     | \tx_core/axi_master /U442                          | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   1.133 |   -4.136 | 
     | \tx_core/axi_master /U443                          | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   1.272 |   -3.997 | 
     | \tx_core/axi_master /U196                          | A v -> Y ^   | NAND2X1 | 0.177 | 0.143 |   1.416 |   -3.853 | 
     | \tx_core/axi_master /U160                          | A ^ -> Y v   | INVX1   | 0.007 | 0.073 |   1.488 |   -3.781 | 
     | \tx_core/axi_master /U498                          | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   1.491 |   -3.778 | 
     | \tx_core/axi_master /U237                          | B ^ -> Y v   | NOR2X1  | 0.292 | 0.139 |   1.630 |   -3.638 | 
     | \tx_core/axi_master /U725                          | A v -> Y ^   | NAND3X1 | 0.364 | 0.318 |   1.948 |   -3.321 | 
     | \tx_core/axi_master /U130                          | A ^ -> Y v   | AOI21X1 | 0.061 | 0.134 |   2.082 |   -3.186 | 
     | \tx_core/axi_master /U485                          | A v -> Y ^   | INVX1   | 0.045 | 0.058 |   2.140 |   -3.128 | 
     | \tx_core/axi_master /U222                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.030 |   2.170 |   -3.098 | 
     | \tx_core/axi_master /U195                          | A v -> Y ^   | NAND3X1 | 0.069 | 0.132 |   2.302 |   -2.966 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v   | INVX1   | 0.007 | 0.032 |   2.334 |   -2.934 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^   | INVX1   | 0.097 | 0.077 |   2.411 |   -2.857 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v   | INVX2   | 0.163 | 0.081 |   2.493 |   -2.776 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^   | NAND3X1 | 0.153 | 0.084 |   2.577 |   -2.692 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^   | BUFX2   | 0.041 | 0.056 |   2.633 |   -2.636 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^   | OR2X2   | 0.281 | 0.158 |   2.791 |   -2.478 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v   | INVX2   | 0.180 | 0.170 |   2.961 |   -2.308 | 
     | \tx_core/tx_crc/crcpkt1 /U228                      | B v -> Y v   | AND2X2  | 0.188 | 0.109 |   3.069 |   -2.199 | 
     | \tx_core/tx_crc/crcpkt1 /U5062                     | B v -> Y ^   | NOR3X1  | 0.062 | 0.096 |   3.166 |   -2.103 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804          | A ^ -> Y ^   | BUFX4   | 0.038 | 0.037 |   3.203 |   -2.066 | 
     | \tx_core/tx_crc/crcpkt1 /U59                       | A ^ -> Y ^   | AND2X1  | 0.037 | 0.037 |   3.240 |   -2.029 | 
     | \tx_core/tx_crc/crcpkt1 /U105                      | A ^ -> Y v   | INVX1   | 0.026 | 0.034 |   3.274 |   -1.994 | 
     | \tx_core/tx_crc/crcpkt1 /U459                      | B v -> Y v   | OR2X1   | 0.045 | 0.074 |   3.349 |   -1.920 | 
     | \tx_core/tx_crc/crcpkt1 /U460                      | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   3.366 |   -1.902 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.367 |   -1.902 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.994 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    7.057 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.197 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    7.267 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.223 | 0.158 |   2.157 |    7.425 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.117 | 0.092 |   2.249 |    7.517 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.117 | 0.000 |   2.249 |    7.518 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin48_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[2] /Q                (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.259
+ Time Given                   -3.909
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.900
- Arrival Time                  3.339
= Slack Time                   -5.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.239 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -5.204 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -5.010 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -4.959 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -4.847 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.133 | 0.128 |   0.520 |   -4.719 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7708__L1_I0                | A ^ -> Y v   | INVX8   | 0.112 | 0.056 |   0.576 |   -4.663 | 
     | \tx_core/axi_master /net7708__L2_I1                | A v -> Y ^   | INVX8   | 0.124 | 0.089 |   0.664 |   -4.575 | 
     | \tx_core/axi_master /\haddr1_d_reg[2]              | CLK ^ -> Q ^ | DFFSR   | 0.013 | 0.153 |   0.817 |   -4.422 | 
     | \tx_core/axi_master /U1570                         | A ^ -> Y ^   | BUFX2   | 0.029 | 0.048 |   0.865 |   -4.374 | 
     | \tx_core/axi_master /U822                          | B ^ -> Y v   | XOR2X1  | 0.023 | 0.034 |   0.899 |   -4.340 | 
     | \tx_core/axi_master /U170                          | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.909 |   -4.330 | 
     | \tx_core/axi_master /U171                          | A ^ -> Y v   | NOR2X1  | 0.127 | 0.148 |   1.056 |   -4.183 | 
     | \tx_core/axi_master /U238                          | A v -> Y v   | AND2X2  | 0.036 | 0.065 |   1.121 |   -4.118 | 
     | \tx_core/axi_master /U442                          | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   1.133 |   -4.106 | 
     | \tx_core/axi_master /U443                          | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   1.272 |   -3.967 | 
     | \tx_core/axi_master /U196                          | A v -> Y ^   | NAND2X1 | 0.177 | 0.143 |   1.416 |   -3.823 | 
     | \tx_core/axi_master /U160                          | A ^ -> Y v   | INVX1   | 0.007 | 0.073 |   1.488 |   -3.751 | 
     | \tx_core/axi_master /U498                          | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   1.491 |   -3.748 | 
     | \tx_core/axi_master /U237                          | B ^ -> Y v   | NOR2X1  | 0.292 | 0.139 |   1.630 |   -3.609 | 
     | \tx_core/axi_master /U725                          | A v -> Y ^   | NAND3X1 | 0.364 | 0.318 |   1.948 |   -3.291 | 
     | \tx_core/axi_master /U130                          | A ^ -> Y v   | AOI21X1 | 0.061 | 0.134 |   2.082 |   -3.157 | 
     | \tx_core/axi_master /U485                          | A v -> Y ^   | INVX1   | 0.045 | 0.058 |   2.140 |   -3.099 | 
     | \tx_core/axi_master /U222                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.030 |   2.170 |   -3.069 | 
     | \tx_core/axi_master /U195                          | A v -> Y ^   | NAND3X1 | 0.069 | 0.132 |   2.302 |   -2.936 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v   | INVX1   | 0.007 | 0.032 |   2.334 |   -2.905 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^   | INVX1   | 0.097 | 0.077 |   2.411 |   -2.828 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v   | INVX2   | 0.163 | 0.081 |   2.493 |   -2.746 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^   | NAND3X1 | 0.153 | 0.084 |   2.577 |   -2.662 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^   | BUFX2   | 0.041 | 0.056 |   2.633 |   -2.606 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^   | OR2X2   | 0.281 | 0.158 |   2.791 |   -2.448 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v   | INVX2   | 0.180 | 0.170 |   2.961 |   -2.278 | 
     | \tx_core/tx_crc/crcpkt1 /U228                      | B v -> Y v   | AND2X2  | 0.188 | 0.109 |   3.069 |   -2.169 | 
     | \tx_core/tx_crc/crcpkt1 /U5062                     | B v -> Y ^   | NOR3X1  | 0.062 | 0.096 |   3.166 |   -2.073 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804          | A ^ -> Y ^   | BUFX4   | 0.038 | 0.037 |   3.203 |   -2.036 | 
     | \tx_core/tx_crc/crcpkt1 /U59                       | A ^ -> Y ^   | AND2X1  | 0.037 | 0.037 |   3.240 |   -1.999 | 
     | \tx_core/tx_crc/crcpkt1 /U105                      | A ^ -> Y v   | INVX1   | 0.026 | 0.034 |   3.274 |   -1.965 | 
     | \tx_core/tx_crc/crcpkt1 /U455                      | A v -> Y v   | OR2X1   | 0.030 | 0.057 |   3.331 |   -1.908 | 
     | \tx_core/tx_crc/crcpkt1 /U456                      | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   3.339 |   -1.900 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.339 |   -1.900 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.964 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    7.028 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.167 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    7.237 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.223 | 0.158 |   2.157 |    7.396 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8 | 0.124 | 0.102 |   2.259 |    7.498 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | CLK ^        | LATCH | 0.124 | 0.000 |   2.259 |    7.498 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr0_d_reg[7] /Q                (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.463
+ Time Given                   -3.942
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.729
- Arrival Time                  3.457
= Slack Time                   -5.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.187 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -5.151 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.958 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -4.907 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -4.795 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.140 | 0.125 |   0.517 |   -4.670 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7703__L1_I0                | A ^ -> Y v   | INVX8   | 0.108 | 0.053 |   0.570 |   -4.617 | 
     | \tx_core/axi_master /net7703__L2_I1                | A v -> Y ^   | INVX8   | 0.187 | 0.141 |   0.711 |   -4.476 | 
     | \tx_core/axi_master /\haddr0_d_reg[7]              | CLK ^ -> Q v | DFFSR   | 0.015 | 0.173 |   0.884 |   -4.303 | 
     | \tx_core/axi_master /U1655                         | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   0.929 |   -4.258 | 
     | \tx_core/axi_master /U188                          | B v -> Y v   | OR2X2   | 0.016 | 0.049 |   0.978 |   -4.209 | 
     | \tx_core/axi_master /U468                          | A v -> Y ^   | INVX1   | 0.478 | 0.005 |   0.982 |   -4.204 | 
     | \tx_core/axi_master /U843                          | C ^ -> Y v   | AOI21X1 | 0.195 | 0.194 |   1.177 |   -4.010 | 
     | \tx_core/axi_master /U348                          | B v -> Y v   | AND2X2  | 0.050 | 0.092 |   1.269 |   -3.918 | 
     | \tx_core/axi_master /U349                          | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.287 |   -3.900 | 
     | \tx_core/axi_master /U821                          | C ^ -> Y v   | AOI21X1 | 0.129 | 0.146 |   1.433 |   -3.754 | 
     | \tx_core/axi_master /U775                          | B v -> Y v   | AND2X2  | 0.050 | 0.090 |   1.523 |   -3.664 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^   | INVX1   | 0.044 | 0.056 |   1.579 |   -3.607 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.034 |   1.614 |   -3.573 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^   | NAND3X1 | 0.267 | 0.240 |   1.854 |   -3.333 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v   | INVX1   | 0.007 | 0.095 |   1.949 |   -3.238 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^   | INVX1   | 0.377 | 0.245 |   2.194 |   -2.993 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v   | AOI21X1 | 0.161 | 0.169 |   2.363 |   -2.824 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^   | INVX1   | 0.026 | 0.078 |   2.441 |   -2.746 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v   | NOR3X1  | 0.067 | 0.059 |   2.500 |   -2.687 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^   | NAND2X1 | 0.113 | 0.087 |   2.587 |   -2.600 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v   | INVX1   | 0.009 | 0.049 |   2.636 |   -2.551 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^   | NAND3X1 | 0.116 | 0.082 |   2.718 |   -2.469 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v   | INVX1   | 0.017 | 0.055 |   2.773 |   -2.414 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   2.775 |   -2.411 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^   | BUFX2   | 0.208 | 0.069 |   2.845 |   -2.342 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^   | OR2X2   | 0.101 | 0.099 |   2.944 |   -2.242 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v   | INVX1   | 0.165 | 0.147 |   3.091 |   -2.096 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v   | AND2X1  | 0.157 | 0.123 |   3.214 |   -1.973 | 
     | \tx_core/tx_crc/crcpkt0 /U5079                     | C v -> Y ^   | NOR3X1  | 0.119 | 0.107 |   3.321 |   -1.866 | 
     | \tx_core/tx_crc/crcpkt0 /U149                      | A ^ -> Y ^   | AND2X1  | 0.037 | 0.033 |   3.354 |   -1.833 | 
     | \tx_core/tx_crc/crcpkt0 /U236                      | A ^ -> Y v   | INVX1   | 0.022 | 0.032 |   3.386 |   -1.801 | 
     | \tx_core/tx_crc/crcpkt0 /U471                      | B v -> Y v   | OR2X1   | 0.029 | 0.062 |   3.448 |   -1.738 | 
     | \tx_core/tx_crc/crcpkt0 /U472                      | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   3.457 |   -1.730 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.457 |   -1.729 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.912 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.975 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.115 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.022 |    7.209 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8 | 0.269 | 0.305 |   2.327 |    7.514 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.151 | 0.134 |   2.462 |    7.649 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.151 | 0.001 |   2.463 |    7.649 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin24_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr0_d_reg[7] /Q                (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.491
+ Time Given                   -3.945
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.704
- Arrival Time                  3.483
= Slack Time                   -5.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.187 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -5.151 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.958 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -4.907 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -4.795 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.140 | 0.125 |   0.517 |   -4.670 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7703__L1_I0                | A ^ -> Y v   | INVX8   | 0.108 | 0.053 |   0.570 |   -4.617 | 
     | \tx_core/axi_master /net7703__L2_I1                | A v -> Y ^   | INVX8   | 0.187 | 0.141 |   0.711 |   -4.476 | 
     | \tx_core/axi_master /\haddr0_d_reg[7]              | CLK ^ -> Q v | DFFSR   | 0.015 | 0.173 |   0.884 |   -4.303 | 
     | \tx_core/axi_master /U1655                         | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   0.929 |   -4.258 | 
     | \tx_core/axi_master /U188                          | B v -> Y v   | OR2X2   | 0.016 | 0.049 |   0.978 |   -4.209 | 
     | \tx_core/axi_master /U468                          | A v -> Y ^   | INVX1   | 0.478 | 0.005 |   0.982 |   -4.204 | 
     | \tx_core/axi_master /U843                          | C ^ -> Y v   | AOI21X1 | 0.195 | 0.194 |   1.177 |   -4.010 | 
     | \tx_core/axi_master /U348                          | B v -> Y v   | AND2X2  | 0.050 | 0.092 |   1.269 |   -3.918 | 
     | \tx_core/axi_master /U349                          | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.287 |   -3.900 | 
     | \tx_core/axi_master /U821                          | C ^ -> Y v   | AOI21X1 | 0.129 | 0.146 |   1.433 |   -3.754 | 
     | \tx_core/axi_master /U775                          | B v -> Y v   | AND2X2  | 0.050 | 0.090 |   1.523 |   -3.664 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^   | INVX1   | 0.044 | 0.056 |   1.579 |   -3.607 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.034 |   1.614 |   -3.573 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^   | NAND3X1 | 0.267 | 0.240 |   1.854 |   -3.333 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v   | INVX1   | 0.007 | 0.095 |   1.949 |   -3.238 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^   | INVX1   | 0.377 | 0.245 |   2.194 |   -2.993 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v   | AOI21X1 | 0.161 | 0.169 |   2.363 |   -2.824 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^   | INVX1   | 0.026 | 0.078 |   2.441 |   -2.746 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v   | NOR3X1  | 0.067 | 0.059 |   2.500 |   -2.687 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^   | NAND2X1 | 0.113 | 0.087 |   2.587 |   -2.600 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v   | INVX1   | 0.009 | 0.049 |   2.636 |   -2.551 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^   | NAND3X1 | 0.116 | 0.082 |   2.718 |   -2.469 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v   | INVX1   | 0.017 | 0.055 |   2.773 |   -2.414 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   2.775 |   -2.411 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^   | BUFX2   | 0.208 | 0.069 |   2.845 |   -2.342 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^   | OR2X2   | 0.101 | 0.099 |   2.944 |   -2.242 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v   | INVX1   | 0.165 | 0.147 |   3.091 |   -2.096 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v   | AND2X1  | 0.157 | 0.123 |   3.214 |   -1.973 | 
     | \tx_core/tx_crc/crcpkt0 /U5079                     | C v -> Y ^   | NOR3X1  | 0.119 | 0.107 |   3.321 |   -1.866 | 
     | \tx_core/tx_crc/crcpkt0 /U152                      | B ^ -> Y ^   | AND2X1  | 0.037 | 0.046 |   3.367 |   -1.820 | 
     | \tx_core/tx_crc/crcpkt0 /U238                      | A ^ -> Y v   | INVX1   | 0.021 | 0.031 |   3.398 |   -1.789 | 
     | \tx_core/tx_crc/crcpkt0 /U465                      | B v -> Y v   | OR2X1   | 0.054 | 0.068 |   3.465 |   -1.721 | 
     | \tx_core/tx_crc/crcpkt0 /U466                      | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   3.483 |   -1.704 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.483 |   -1.704 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.912 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.975 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.115 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    7.209 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.281 | 0.330 |   2.352 |    7.539 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8 | 0.161 | 0.139 |   2.491 |    7.677 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | CLK ^        | LATCH | 0.161 | 0.000 |   2.491 |    7.678 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin48_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr0_d_reg[7] /Q                (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.462
+ Time Given                   -3.942
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.731
- Arrival Time                  3.448
= Slack Time                   -5.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.179 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -5.143 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.950 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -4.899 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -4.787 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.140 | 0.125 |   0.517 |   -4.662 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7703__L1_I0                | A ^ -> Y v   | INVX8   | 0.108 | 0.053 |   0.570 |   -4.609 | 
     | \tx_core/axi_master /net7703__L2_I1                | A v -> Y ^   | INVX8   | 0.187 | 0.141 |   0.711 |   -4.468 | 
     | \tx_core/axi_master /\haddr0_d_reg[7]              | CLK ^ -> Q v | DFFSR   | 0.015 | 0.173 |   0.884 |   -4.295 | 
     | \tx_core/axi_master /U1655                         | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   0.929 |   -4.250 | 
     | \tx_core/axi_master /U188                          | B v -> Y v   | OR2X2   | 0.016 | 0.049 |   0.978 |   -4.201 | 
     | \tx_core/axi_master /U468                          | A v -> Y ^   | INVX1   | 0.478 | 0.005 |   0.982 |   -4.196 | 
     | \tx_core/axi_master /U843                          | C ^ -> Y v   | AOI21X1 | 0.195 | 0.194 |   1.177 |   -4.002 | 
     | \tx_core/axi_master /U348                          | B v -> Y v   | AND2X2  | 0.050 | 0.092 |   1.269 |   -3.910 | 
     | \tx_core/axi_master /U349                          | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.287 |   -3.892 | 
     | \tx_core/axi_master /U821                          | C ^ -> Y v   | AOI21X1 | 0.129 | 0.146 |   1.433 |   -3.746 | 
     | \tx_core/axi_master /U775                          | B v -> Y v   | AND2X2  | 0.050 | 0.090 |   1.523 |   -3.656 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^   | INVX1   | 0.044 | 0.056 |   1.579 |   -3.599 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.034 |   1.614 |   -3.565 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^   | NAND3X1 | 0.267 | 0.240 |   1.854 |   -3.325 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v   | INVX1   | 0.007 | 0.095 |   1.949 |   -3.230 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^   | INVX1   | 0.377 | 0.245 |   2.194 |   -2.984 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v   | AOI21X1 | 0.161 | 0.169 |   2.363 |   -2.816 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^   | INVX1   | 0.026 | 0.078 |   2.441 |   -2.738 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v   | NOR3X1  | 0.067 | 0.059 |   2.500 |   -2.679 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^   | NAND2X1 | 0.113 | 0.087 |   2.587 |   -2.592 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v   | INVX1   | 0.009 | 0.049 |   2.636 |   -2.543 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^   | NAND3X1 | 0.116 | 0.082 |   2.718 |   -2.461 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v   | INVX1   | 0.017 | 0.055 |   2.773 |   -2.406 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   2.775 |   -2.403 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^   | BUFX2   | 0.208 | 0.069 |   2.845 |   -2.334 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^   | OR2X2   | 0.101 | 0.099 |   2.944 |   -2.234 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v   | INVX1   | 0.165 | 0.147 |   3.091 |   -2.088 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v   | AND2X1  | 0.157 | 0.123 |   3.214 |   -1.965 | 
     | \tx_core/tx_crc/crcpkt0 /U5079                     | C v -> Y ^   | NOR3X1  | 0.119 | 0.107 |   3.321 |   -1.858 | 
     | \tx_core/tx_crc/crcpkt0 /U149                      | A ^ -> Y ^   | AND2X1  | 0.037 | 0.033 |   3.354 |   -1.824 | 
     | \tx_core/tx_crc/crcpkt0 /U236                      | A ^ -> Y v   | INVX1   | 0.022 | 0.032 |   3.386 |   -1.793 | 
     | \tx_core/tx_crc/crcpkt0 /U1737                     | B v -> Y v   | OR2X1   | 0.029 | 0.049 |   3.435 |   -1.743 | 
     | \tx_core/tx_crc/crcpkt0 /U1738                     | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   3.448 |   -1.731 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.448 |   -1.731 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.904 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.967 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.107 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.022 |    7.201 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8 | 0.269 | 0.305 |   2.327 |    7.506 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8 | 0.151 | 0.133 |   2.461 |    7.639 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | CLK ^        | LATCH | 0.151 | 0.001 |   2.462 |    7.640 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr0_d_reg[7] /Q                (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.484
+ Time Given                   -3.944
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.710
- Arrival Time                  3.455
= Slack Time                   -5.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.165 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -5.129 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.936 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -4.885 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -4.773 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.140 | 0.125 |   0.517 |   -4.648 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7703__L1_I0                | A ^ -> Y v   | INVX8   | 0.108 | 0.053 |   0.570 |   -4.595 | 
     | \tx_core/axi_master /net7703__L2_I1                | A v -> Y ^   | INVX8   | 0.187 | 0.141 |   0.711 |   -4.454 | 
     | \tx_core/axi_master /\haddr0_d_reg[7]              | CLK ^ -> Q v | DFFSR   | 0.015 | 0.173 |   0.884 |   -4.281 | 
     | \tx_core/axi_master /U1655                         | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   0.929 |   -4.236 | 
     | \tx_core/axi_master /U188                          | B v -> Y v   | OR2X2   | 0.016 | 0.049 |   0.978 |   -4.187 | 
     | \tx_core/axi_master /U468                          | A v -> Y ^   | INVX1   | 0.478 | 0.005 |   0.982 |   -4.183 | 
     | \tx_core/axi_master /U843                          | C ^ -> Y v   | AOI21X1 | 0.195 | 0.194 |   1.177 |   -3.988 | 
     | \tx_core/axi_master /U348                          | B v -> Y v   | AND2X2  | 0.050 | 0.092 |   1.269 |   -3.896 | 
     | \tx_core/axi_master /U349                          | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.287 |   -3.878 | 
     | \tx_core/axi_master /U821                          | C ^ -> Y v   | AOI21X1 | 0.129 | 0.146 |   1.433 |   -3.732 | 
     | \tx_core/axi_master /U775                          | B v -> Y v   | AND2X2  | 0.050 | 0.090 |   1.523 |   -3.642 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^   | INVX1   | 0.044 | 0.056 |   1.579 |   -3.586 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.034 |   1.614 |   -3.551 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^   | NAND3X1 | 0.267 | 0.240 |   1.854 |   -3.311 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v   | INVX1   | 0.007 | 0.095 |   1.949 |   -3.216 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^   | INVX1   | 0.377 | 0.245 |   2.194 |   -2.971 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v   | AOI21X1 | 0.161 | 0.169 |   2.363 |   -2.802 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^   | INVX1   | 0.026 | 0.078 |   2.441 |   -2.724 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v   | NOR3X1  | 0.067 | 0.059 |   2.500 |   -2.665 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^   | NAND2X1 | 0.113 | 0.087 |   2.587 |   -2.578 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v   | INVX1   | 0.009 | 0.049 |   2.636 |   -2.529 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^   | NAND3X1 | 0.116 | 0.082 |   2.718 |   -2.447 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v   | INVX1   | 0.017 | 0.055 |   2.773 |   -2.392 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   2.775 |   -2.389 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^   | BUFX2   | 0.208 | 0.069 |   2.845 |   -2.320 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^   | OR2X2   | 0.101 | 0.099 |   2.944 |   -2.221 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v   | INVX1   | 0.165 | 0.147 |   3.091 |   -2.074 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v   | AND2X1  | 0.157 | 0.123 |   3.214 |   -1.951 | 
     | \tx_core/tx_crc/crcpkt0 /U5079                     | C v -> Y ^   | NOR3X1  | 0.119 | 0.107 |   3.321 |   -1.844 | 
     | \tx_core/tx_crc/crcpkt0 /U152                      | B ^ -> Y ^   | AND2X1  | 0.037 | 0.046 |   3.367 |   -1.798 | 
     | \tx_core/tx_crc/crcpkt0 /U238                      | A ^ -> Y v   | INVX1   | 0.021 | 0.031 |   3.398 |   -1.767 | 
     | \tx_core/tx_crc/crcpkt0 /U469                      | B v -> Y v   | OR2X1   | 0.028 | 0.050 |   3.447 |   -1.717 | 
     | \tx_core/tx_crc/crcpkt0 /U470                      | A v -> Y ^   | INVX1   | 0.478 | 0.007 |   3.455 |   -1.710 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.455 |   -1.710 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.890 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.954 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    7.093 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    7.187 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.281 | 0.330 |   2.352 |    7.517 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8 | 0.161 | 0.131 |   2.483 |    7.648 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | CLK ^        | LATCH | 0.161 | 0.000 |   2.484 |    7.648 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.393
+ Time Given                   -3.962
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.819
- Arrival Time                  3.250
= Slack Time                   -5.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.069 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -5.034 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.840 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.777 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y ^   | INVX8   | 0.343 | 0.342 |   0.635 |   -4.435 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4]  | CLK ^ -> Q v | DFFSR   | 0.282 | 0.206 |   0.840 |   -4.229 | 
     | \tx_core/axi_master /U1922                         | A v -> Y ^   | INVX1   | 0.157 | 0.182 |   1.022 |   -4.047 | 
     | \tx_core/axi_master /U1923                         | A ^ -> Y v   | INVX1   | 0.006 | 0.062 |   1.084 |   -3.985 | 
     | \tx_core/axi_master /U1019                         | A v -> Y v   | OR2X1   | 0.013 | 0.041 |   1.126 |   -3.944 | 
     | \tx_core/axi_master /U964                          | A v -> Y v   | OR2X1   | 0.021 | 0.046 |   1.172 |   -3.897 | 
     | \tx_core/axi_master /U569                          | B v -> Y v   | OR2X1   | 0.023 | 0.058 |   1.230 |   -3.839 | 
     | \tx_core/axi_master /U1023                         | B v -> Y v   | OR2X2   | 0.071 | 0.084 |   1.314 |   -3.755 | 
     | \tx_core/axi_master /U140                          | A v -> Y ^   | NOR2X1  | 0.028 | 0.060 |   1.373 |   -3.696 | 
     | \tx_core/axi_master /U104                          | B ^ -> Y v   | NAND2X1 | 0.053 | 0.042 |   1.415 |   -3.654 | 
     | \tx_core/axi_master /U233                          | B v -> Y ^   | NAND2X1 | 0.043 | 0.035 |   1.450 |   -3.619 | 
     | \tx_core/axi_master /U126                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.030 |   1.480 |   -3.589 | 
     | \tx_core/axi_master /U125                          | B v -> Y v   | AND2X2  | 0.225 | 0.173 |   1.653 |   -3.416 | 
     | \tx_core/axi_master /U788                          | A v -> Y ^   | INVX8   | 0.211 | 0.166 |   1.819 |   -3.250 | 
     | \tx_core/axi_master /U505                          | A ^ -> Y v   | INVX1   | 0.294 | 0.094 |   1.913 |   -3.156 | 
     | \tx_core/axi_master /U287                          | A v -> Y v   | AND2X2  | 0.122 | 0.091 |   2.004 |   -3.065 | 
     | \tx_core/axi_master /U288                          | A v -> Y ^   | INVX1   | 0.012 | 0.040 |   2.044 |   -3.025 | 
     | \tx_core/axi_master /U533                          | A ^ -> Y v   | INVX1   | 0.014 | 0.018 |   2.062 |   -3.008 | 
     | \tx_core/axi_master /U224                          | C v -> Y ^   | AOI21X1 | 0.036 | 0.022 |   2.084 |   -2.985 | 
     | \tx_core/axi_master /U528                          | A ^ -> Y v   | INVX1   | 0.035 | 0.040 |   2.124 |   -2.945 | 
     | \tx_core/axi_master /U502                          | C v -> Y ^   | AOI21X1 | 0.035 | 0.030 |   2.155 |   -2.914 | 
     | \tx_core/axi_master /U195                          | C ^ -> Y v   | NAND3X1 | 0.024 | 0.022 |   2.177 |   -2.892 | 
     | \tx_core/axi_master /U88                           | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   2.183 |   -2.886 | 
     | \tx_core/axi_master /U499                          | A ^ -> Y v   | INVX1   | 0.165 | 0.185 |   2.368 |   -2.701 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A v -> Y ^   | INVX2   | 0.212 | 0.150 |   2.517 |   -2.552 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C ^ -> Y v   | NAND3X1 | 0.097 | 0.071 |   2.588 |   -2.481 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A v -> Y v   | BUFX2   | 0.028 | 0.059 |   2.647 |   -2.422 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A v -> Y v   | OR2X2   | 0.165 | 0.106 |   2.754 |   -2.315 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A v -> Y ^   | INVX2   | 0.188 | 0.209 |   2.963 |   -2.106 | 
     | \tx_core/tx_crc/crcpkt1 /U230                      | A ^ -> Y ^   | AND2X1  | 0.009 | 0.032 |   2.995 |   -2.075 | 
     | \tx_core/tx_crc/crcpkt1 /U1882                     | A ^ -> Y v   | INVX1   | 0.039 | 0.034 |   3.028 |   -2.041 | 
     | \tx_core/tx_crc/crcpkt1 /U5060                     | C v -> Y ^   | NOR3X1  | 0.072 | 0.045 |   3.074 |   -1.996 | 
     | \tx_core/tx_crc/crcpkt1 /U218                      | A ^ -> Y ^   | AND2X1  | 0.029 | 0.033 |   3.106 |   -1.963 | 
     | \tx_core/tx_crc/crcpkt1 /U737                      | A ^ -> Y v   | INVX1   | 0.081 | 0.065 |   3.171 |   -1.898 | 
     | \tx_core/tx_crc/crcpkt1 /U453                      | B v -> Y v   | OR2X1   | 0.021 | 0.071 |   3.242 |   -1.827 | 
     | \tx_core/tx_crc/crcpkt1 /U454                      | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   3.250 |   -1.819 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.250 |   -1.819 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.794 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.858 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.997 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    7.068 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.223 | 0.158 |   2.157 |    7.226 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.177 | 0.236 |   2.392 |    7.462 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.177 | 0.000 |   2.393 |    7.462 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.382
+ Time Given                   -3.926
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.793
- Arrival Time                  3.267
= Slack Time                   -5.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.060 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -5.025 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.831 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.768 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y ^   | INVX8   | 0.343 | 0.342 |   0.635 |   -4.426 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4]  | CLK ^ -> Q v | DFFSR   | 0.282 | 0.206 |   0.840 |   -4.220 | 
     | \tx_core/axi_master /U1922                         | A v -> Y ^   | INVX1   | 0.157 | 0.182 |   1.022 |   -4.038 | 
     | \tx_core/axi_master /U1923                         | A ^ -> Y v   | INVX1   | 0.006 | 0.062 |   1.084 |   -3.976 | 
     | \tx_core/axi_master /U1019                         | A v -> Y v   | OR2X1   | 0.013 | 0.041 |   1.126 |   -3.935 | 
     | \tx_core/axi_master /U964                          | A v -> Y v   | OR2X1   | 0.021 | 0.046 |   1.172 |   -3.888 | 
     | \tx_core/axi_master /U569                          | B v -> Y v   | OR2X1   | 0.023 | 0.058 |   1.230 |   -3.830 | 
     | \tx_core/axi_master /U1023                         | B v -> Y v   | OR2X2   | 0.071 | 0.084 |   1.314 |   -3.746 | 
     | \tx_core/axi_master /U140                          | A v -> Y ^   | NOR2X1  | 0.028 | 0.060 |   1.373 |   -3.687 | 
     | \tx_core/axi_master /U104                          | B ^ -> Y v   | NAND2X1 | 0.053 | 0.042 |   1.415 |   -3.645 | 
     | \tx_core/axi_master /U233                          | B v -> Y ^   | NAND2X1 | 0.043 | 0.035 |   1.450 |   -3.610 | 
     | \tx_core/axi_master /U126                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.030 |   1.480 |   -3.580 | 
     | \tx_core/axi_master /U125                          | B v -> Y v   | AND2X2  | 0.225 | 0.173 |   1.653 |   -3.407 | 
     | \tx_core/axi_master /U788                          | A v -> Y ^   | INVX8   | 0.211 | 0.166 |   1.819 |   -3.241 | 
     | \tx_core/axi_master /U505                          | A ^ -> Y v   | INVX1   | 0.294 | 0.094 |   1.913 |   -3.147 | 
     | \tx_core/axi_master /U287                          | A v -> Y v   | AND2X2  | 0.122 | 0.091 |   2.004 |   -3.056 | 
     | \tx_core/axi_master /U288                          | A v -> Y ^   | INVX1   | 0.012 | 0.040 |   2.044 |   -3.016 | 
     | \tx_core/axi_master /U533                          | A ^ -> Y v   | INVX1   | 0.014 | 0.018 |   2.062 |   -2.998 | 
     | \tx_core/axi_master /U224                          | C v -> Y ^   | AOI21X1 | 0.036 | 0.022 |   2.084 |   -2.976 | 
     | \tx_core/axi_master /U528                          | A ^ -> Y v   | INVX1   | 0.035 | 0.040 |   2.124 |   -2.936 | 
     | \tx_core/axi_master /U502                          | C v -> Y ^   | AOI21X1 | 0.035 | 0.030 |   2.155 |   -2.905 | 
     | \tx_core/axi_master /U195                          | C ^ -> Y v   | NAND3X1 | 0.024 | 0.022 |   2.177 |   -2.883 | 
     | \tx_core/axi_master /U88                           | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   2.183 |   -2.877 | 
     | \tx_core/axi_master /U499                          | A ^ -> Y v   | INVX1   | 0.165 | 0.185 |   2.368 |   -2.692 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A v -> Y ^   | INVX2   | 0.212 | 0.150 |   2.517 |   -2.543 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C ^ -> Y v   | NAND3X1 | 0.097 | 0.071 |   2.588 |   -2.472 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A v -> Y v   | BUFX2   | 0.028 | 0.059 |   2.647 |   -2.413 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A v -> Y v   | OR2X2   | 0.165 | 0.106 |   2.754 |   -2.306 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A v -> Y ^   | INVX2   | 0.188 | 0.209 |   2.963 |   -2.097 | 
     | \tx_core/tx_crc/crcpkt1 /U230                      | A ^ -> Y ^   | AND2X1  | 0.009 | 0.032 |   2.995 |   -2.065 | 
     | \tx_core/tx_crc/crcpkt1 /U1882                     | A ^ -> Y v   | INVX1   | 0.039 | 0.034 |   3.028 |   -2.032 | 
     | \tx_core/tx_crc/crcpkt1 /U5060                     | C v -> Y ^   | NOR3X1  | 0.072 | 0.045 |   3.074 |   -1.986 | 
     | \tx_core/tx_crc/crcpkt1 /U218                      | A ^ -> Y ^   | AND2X1  | 0.029 | 0.033 |   3.106 |   -1.954 | 
     | \tx_core/tx_crc/crcpkt1 /U737                      | A ^ -> Y v   | INVX1   | 0.081 | 0.065 |   3.171 |   -1.889 | 
     | \tx_core/tx_crc/crcpkt1 /U449                      | B v -> Y v   | OR2X1   | 0.034 | 0.080 |   3.251 |   -1.809 | 
     | \tx_core/tx_crc/crcpkt1 /U450                      | A v -> Y ^   | INVX1   | 0.478 | 0.016 |   3.267 |   -1.793 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.267 |   -1.793 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.785 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.849 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.988 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    7.058 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8 | 0.245 | 0.231 |   2.229 |    7.290 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.139 | 0.153 |   2.382 |    7.442 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.139 | 0.000 |   2.382 |    7.442 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr0_d_reg[7] /Q                (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.483
+ Time Given                   -3.944
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.710
- Arrival Time                  3.281
= Slack Time                   -4.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.991 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.956 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.762 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -4.712 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -4.599 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.140 | 0.125 |   0.517 |   -4.474 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7703__L1_I0                | A ^ -> Y v   | INVX8   | 0.108 | 0.053 |   0.570 |   -4.421 | 
     | \tx_core/axi_master /net7703__L2_I1                | A v -> Y ^   | INVX8   | 0.187 | 0.141 |   0.711 |   -4.280 | 
     | \tx_core/axi_master /\haddr0_d_reg[7]              | CLK ^ -> Q v | DFFSR   | 0.015 | 0.173 |   0.884 |   -4.107 | 
     | \tx_core/axi_master /U1655                         | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   0.929 |   -4.062 | 
     | \tx_core/axi_master /U188                          | B v -> Y v   | OR2X2   | 0.016 | 0.049 |   0.978 |   -4.014 | 
     | \tx_core/axi_master /U468                          | A v -> Y ^   | INVX1   | 0.478 | 0.005 |   0.982 |   -4.009 | 
     | \tx_core/axi_master /U843                          | C ^ -> Y v   | AOI21X1 | 0.195 | 0.194 |   1.177 |   -3.815 | 
     | \tx_core/axi_master /U348                          | B v -> Y v   | AND2X2  | 0.050 | 0.092 |   1.269 |   -3.722 | 
     | \tx_core/axi_master /U349                          | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.287 |   -3.704 | 
     | \tx_core/axi_master /U821                          | C ^ -> Y v   | AOI21X1 | 0.129 | 0.146 |   1.433 |   -3.558 | 
     | \tx_core/axi_master /U775                          | B v -> Y v   | AND2X2  | 0.050 | 0.090 |   1.523 |   -3.468 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^   | INVX1   | 0.044 | 0.056 |   1.579 |   -3.412 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v   | NOR2X1  | 0.292 | 0.034 |   1.614 |   -3.378 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^   | NAND3X1 | 0.267 | 0.240 |   1.854 |   -3.137 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v   | INVX1   | 0.007 | 0.095 |   1.949 |   -3.043 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^   | INVX1   | 0.377 | 0.245 |   2.194 |   -2.797 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v   | AOI21X1 | 0.161 | 0.169 |   2.363 |   -2.628 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^   | INVX1   | 0.026 | 0.078 |   2.441 |   -2.550 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v   | NOR3X1  | 0.067 | 0.059 |   2.500 |   -2.491 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^   | NAND2X1 | 0.113 | 0.087 |   2.587 |   -2.404 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v   | INVX1   | 0.009 | 0.049 |   2.636 |   -2.356 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^   | NAND3X1 | 0.116 | 0.082 |   2.718 |   -2.273 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v   | INVX1   | 0.017 | 0.055 |   2.773 |   -2.219 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   2.776 |   -2.216 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^   | BUFX2   | 0.208 | 0.069 |   2.845 |   -2.146 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^   | OR2X2   | 0.101 | 0.099 |   2.944 |   -2.047 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v   | INVX1   | 0.165 | 0.147 |   3.091 |   -1.900 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v   | AND2X1  | 0.157 | 0.123 |   3.214 |   -1.777 | 
     | \tx_core/tx_crc/crcpkt0 /U467                      | A v -> Y v   | OR2X1   | 0.023 | 0.062 |   3.276 |   -1.716 | 
     | \tx_core/tx_crc/crcpkt0 /U468                      | A v -> Y ^   | INVX1   | 0.478 | 0.005 |   3.281 |   -1.710 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.281 |   -1.710 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.716 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.780 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.919 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    7.014 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.281 | 0.330 |   2.352 |    7.343 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.161 | 0.131 |   2.483 |    7.474 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.161 | 0.000 |   2.483 |    7.475 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.485
+ Time Given                   -3.944
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.709
- Arrival Time                  3.267
= Slack Time                   -4.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.976 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.941 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.747 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.684 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y ^   | INVX8   | 0.343 | 0.342 |   0.634 |   -4.342 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4]  | CLK ^ -> Q v | DFFSR   | 0.282 | 0.206 |   0.840 |   -4.136 | 
     | \tx_core/axi_master /U1922                         | A v -> Y ^   | INVX1   | 0.157 | 0.182 |   1.022 |   -3.954 | 
     | \tx_core/axi_master /U1923                         | A ^ -> Y v   | INVX1   | 0.006 | 0.062 |   1.084 |   -3.892 | 
     | \tx_core/axi_master /U1019                         | A v -> Y v   | OR2X1   | 0.013 | 0.041 |   1.125 |   -3.851 | 
     | \tx_core/axi_master /U964                          | A v -> Y v   | OR2X1   | 0.021 | 0.046 |   1.172 |   -3.804 | 
     | \tx_core/axi_master /U569                          | B v -> Y v   | OR2X1   | 0.023 | 0.058 |   1.230 |   -3.747 | 
     | \tx_core/axi_master /U1023                         | B v -> Y v   | OR2X2   | 0.071 | 0.084 |   1.314 |   -3.663 | 
     | \tx_core/axi_master /U140                          | A v -> Y ^   | NOR2X1  | 0.028 | 0.060 |   1.373 |   -3.603 | 
     | \tx_core/axi_master /U104                          | B ^ -> Y v   | NAND2X1 | 0.053 | 0.042 |   1.415 |   -3.561 | 
     | \tx_core/axi_master /U103                          | B v -> Y ^   | NAND3X1 | 0.041 | 0.050 |   1.465 |   -3.511 | 
     | \tx_core/axi_master /U182                          | A ^ -> Y ^   | OR2X2   | 0.019 | 0.045 |   1.510 |   -3.466 | 
     | \tx_core/axi_master /U74                           | A ^ -> Y v   | INVX1   | 0.013 | 0.020 |   1.530 |   -3.446 | 
     | \tx_core/axi_master /U75                           | A v -> Y v   | AND2X2  | 0.148 | 0.080 |   1.610 |   -3.366 | 
     | \tx_core/axi_master /U36                           | A v -> Y ^   | INVX1   | 0.375 | 0.319 |   1.930 |   -3.047 | 
     | \tx_core/axi_master /U178                          | B ^ -> Y v   | NOR2X1  | 0.142 | 0.136 |   2.065 |   -2.911 | 
     | \tx_core/axi_master /U181                          | A v -> Y v   | OR2X2   | 0.033 | 0.062 |   2.128 |   -2.848 | 
     | \tx_core/axi_master /U179                          | B v -> Y ^   | NOR2X1  | 0.042 | 0.045 |   2.173 |   -2.804 | 
     | \tx_core/axi_master /U187                          | A ^ -> Y v   | NAND2X1 | 0.088 | 0.069 |   2.242 |   -2.734 | 
     | \tx_core/axi_master /U845                          | B v -> Y ^   | NOR3X1  | 0.110 | 0.106 |   2.348 |   -2.628 | 
     | \tx_core/axi_master /U94                           | A ^ -> Y v   | NAND2X1 | 0.055 | 0.066 |   2.414 |   -2.562 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A v -> Y ^   | INVX1   | 0.478 | 0.024 |   2.438 |   -2.538 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B ^ -> Y v   | NAND3X1 | 0.129 | 0.148 |   2.586 |   -2.390 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A v -> Y ^   | INVX1   | 0.015 | 0.058 |   2.644 |   -2.332 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A ^ -> Y v   | INVX1   | 0.011 | 0.017 |   2.661 |   -2.316 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A v -> Y v   | BUFX2   | 0.110 | 0.077 |   2.738 |   -2.239 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A v -> Y v   | OR2X2   | 0.060 | 0.095 |   2.832 |   -2.144 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A v -> Y ^   | INVX1   | 0.252 | 0.187 |   3.019 |   -1.957 | 
     | \tx_core/tx_crc/crcpkt0 /U241                      | A ^ -> Y ^   | AND2X1  | 0.008 | 0.029 |   3.048 |   -1.929 | 
     | \tx_core/tx_crc/crcpkt0 /U1917                     | A ^ -> Y v   | INVX1   | 0.044 | 0.037 |   3.085 |   -1.891 | 
     | \tx_core/tx_crc/crcpkt0 /U5077                     | C v -> Y ^   | NOR3X1  | 0.087 | 0.056 |   3.141 |   -1.835 | 
     | \tx_core/tx_crc/crcpkt0 /U237                      | A ^ -> Y ^   | AND2X1  | 0.014 | 0.032 |   3.172 |   -1.804 | 
     | \tx_core/tx_crc/crcpkt0 /U758                      | A ^ -> Y v   | INVX1   | 0.041 | 0.038 |   3.210 |   -1.766 | 
     | \tx_core/tx_crc/crcpkt0 /U463                      | B v -> Y v   | OR2X1   | 0.011 | 0.053 |   3.263 |   -1.713 | 
     | \tx_core/tx_crc/crcpkt0 /U464                      | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   3.267 |   -1.709 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.267 |   -1.709 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.701 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.765 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.904 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    6.999 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.281 | 0.330 |   2.352 |    7.328 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.160 | 0.132 |   2.484 |    7.460 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.160 | 0.001 |   2.484 |    7.461 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.399
+ Time Given                   -3.907
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.758
- Arrival Time                  3.059
= Slack Time                   -4.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.817 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.781 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.588 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.525 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y ^   | INVX8   | 0.343 | 0.342 |   0.634 |   -4.182 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4]  | CLK ^ -> Q v | DFFSR   | 0.282 | 0.206 |   0.840 |   -3.976 | 
     | \tx_core/axi_master /U1922                         | A v -> Y ^   | INVX1   | 0.157 | 0.182 |   1.022 |   -3.795 | 
     | \tx_core/axi_master /U1923                         | A ^ -> Y v   | INVX1   | 0.006 | 0.062 |   1.084 |   -3.733 | 
     | \tx_core/axi_master /U1019                         | A v -> Y v   | OR2X1   | 0.013 | 0.041 |   1.125 |   -3.691 | 
     | \tx_core/axi_master /U964                          | A v -> Y v   | OR2X1   | 0.021 | 0.046 |   1.172 |   -3.645 | 
     | \tx_core/axi_master /U569                          | B v -> Y v   | OR2X1   | 0.023 | 0.058 |   1.230 |   -3.587 | 
     | \tx_core/axi_master /U1023                         | B v -> Y v   | OR2X2   | 0.071 | 0.084 |   1.314 |   -3.503 | 
     | \tx_core/axi_master /U140                          | A v -> Y ^   | NOR2X1  | 0.028 | 0.060 |   1.373 |   -3.444 | 
     | \tx_core/axi_master /U104                          | B ^ -> Y v   | NAND2X1 | 0.053 | 0.042 |   1.415 |   -3.402 | 
     | \tx_core/axi_master /U205                          | A v -> Y ^   | NAND2X1 | 0.050 | 0.051 |   1.466 |   -3.351 | 
     | \tx_core/axi_master /U204                          | B ^ -> Y v   | AOI21X1 | 0.135 | 0.043 |   1.510 |   -3.307 | 
     | \tx_core/axi_master /U86                           | A v -> Y v   | AND2X2  | 0.142 | 0.114 |   1.624 |   -3.193 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^   | INVX8   | 0.091 | 0.103 |   1.727 |   -3.089 | 
     | \tx_core/axi_master /U109                          | B ^ -> Y v   | NAND2X1 | 0.250 | 0.038 |   1.765 |   -3.051 | 
     | \tx_core/axi_master /U108                          | C v -> Y ^   | OAI21X1 | 0.111 | 0.144 |   1.909 |   -2.907 | 
     | \tx_core/tx_crc/crcpkt2 /U17                       | A ^ -> Y v   | INVX1   | 0.024 | 0.057 |   1.966 |   -2.851 | 
     | \tx_core/tx_crc/crcpkt2 /U48                       | A v -> Y v   | AND2X2  | 0.019 | 0.049 |   2.015 |   -2.802 | 
     | \tx_core/tx_crc/crcpkt2 /U102                      | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.019 |   -2.798 | 
     | \tx_core/tx_crc/crcpkt2 /U470                      | A ^ -> Y v   | INVX1   | 0.114 | 0.148 |   2.167 |   -2.650 | 
     | \tx_core/tx_crc/crcpkt2 /U499                      | B v -> Y v   | AND2X1  | 0.016 | 0.060 |   2.226 |   -2.590 | 
     | \tx_core/tx_crc/crcpkt2 /U835                      | B v -> Y v   | AND2X2  | 0.219 | 0.105 |   2.331 |   -2.486 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                     | A v -> Y ^   | INVX2   | 0.490 | 0.358 |   2.689 |   -2.128 | 
     | \tx_core/tx_crc/crcpkt2 /U303                      | A ^ -> Y ^   | OR2X1   | 0.017 | 0.092 |   2.781 |   -2.036 | 
     | \tx_core/tx_crc/crcpkt2 /U640                      | A ^ -> Y v   | INVX1   | 0.036 | 0.034 |   2.816 |   -2.001 | 
     | \tx_core/tx_crc/crcpkt2 /U2184                     | A v -> Y ^   | INVX1   | 0.004 | 0.026 |   2.841 |   -1.976 | 
     | \tx_core/tx_crc/crcpkt2 /U119                      | B ^ -> Y ^   | AND2X1  | 0.034 | 0.043 |   2.885 |   -1.932 | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A ^ -> Y v   | INVX1   | 0.038 | 0.042 |   2.926 |   -1.891 | 
     | \tx_core/tx_crc/crcpkt2 /U5211                     | C v -> Y ^   | NOR3X1  | 0.061 | 0.040 |   2.966 |   -1.850 | 
     | \tx_core/tx_crc/crcpkt2 /U5212                     | C ^ -> Y v   | OAI21X1 | 0.017 | 0.035 |   3.001 |   -1.816 | 
     | \tx_core/tx_crc/crcpkt2 /U519                      | B v -> Y v   | OR2X1   | 0.019 | 0.054 |   3.055 |   -1.762 | 
     | \tx_core/tx_crc/crcpkt2 /U520                      | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   3.059 |   -1.758 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.059 |   -1.758 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.542 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.606 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.745 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.815 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.243 | 0.300 |   2.298 |    7.115 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.132 | 0.100 |   2.398 |    7.215 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.132 | 0.000 |   2.399 |    7.216 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.408
+ Time Given                   -3.909
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.751
- Arrival Time                  2.986
= Slack Time                   -4.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.737 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.701 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.508 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.444 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y ^   | INVX8   | 0.343 | 0.342 |   0.634 |   -4.102 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4]  | CLK ^ -> Q v | DFFSR   | 0.282 | 0.206 |   0.840 |   -3.896 | 
     | \tx_core/axi_master /U1922                         | A v -> Y ^   | INVX1   | 0.157 | 0.182 |   1.022 |   -3.714 | 
     | \tx_core/axi_master /U1923                         | A ^ -> Y v   | INVX1   | 0.006 | 0.062 |   1.084 |   -3.652 | 
     | \tx_core/axi_master /U1019                         | A v -> Y v   | OR2X1   | 0.013 | 0.041 |   1.125 |   -3.611 | 
     | \tx_core/axi_master /U964                          | A v -> Y v   | OR2X1   | 0.021 | 0.046 |   1.172 |   -3.565 | 
     | \tx_core/axi_master /U569                          | B v -> Y v   | OR2X1   | 0.023 | 0.058 |   1.230 |   -3.507 | 
     | \tx_core/axi_master /U1023                         | B v -> Y v   | OR2X2   | 0.071 | 0.084 |   1.314 |   -3.423 | 
     | \tx_core/axi_master /U140                          | A v -> Y ^   | NOR2X1  | 0.028 | 0.060 |   1.373 |   -3.363 | 
     | \tx_core/axi_master /U104                          | B ^ -> Y v   | NAND2X1 | 0.053 | 0.042 |   1.415 |   -3.321 | 
     | \tx_core/axi_master /U205                          | A v -> Y ^   | NAND2X1 | 0.050 | 0.051 |   1.466 |   -3.270 | 
     | \tx_core/axi_master /U204                          | B ^ -> Y v   | AOI21X1 | 0.135 | 0.043 |   1.510 |   -3.227 | 
     | \tx_core/axi_master /U86                           | A v -> Y v   | AND2X2  | 0.142 | 0.114 |   1.624 |   -3.113 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^   | INVX8   | 0.091 | 0.103 |   1.727 |   -3.009 | 
     | \tx_core/axi_master /U109                          | B ^ -> Y v   | NAND2X1 | 0.250 | 0.038 |   1.765 |   -2.971 | 
     | \tx_core/axi_master /U108                          | C v -> Y ^   | OAI21X1 | 0.111 | 0.144 |   1.909 |   -2.827 | 
     | \tx_core/tx_crc/crcpkt2 /U17                       | A ^ -> Y v   | INVX1   | 0.024 | 0.057 |   1.966 |   -2.770 | 
     | \tx_core/tx_crc/crcpkt2 /U48                       | A v -> Y v   | AND2X2  | 0.019 | 0.049 |   2.015 |   -2.722 | 
     | \tx_core/tx_crc/crcpkt2 /U102                      | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.019 |   -2.718 | 
     | \tx_core/tx_crc/crcpkt2 /U470                      | A ^ -> Y v   | INVX1   | 0.114 | 0.148 |   2.167 |   -2.570 | 
     | \tx_core/tx_crc/crcpkt2 /U499                      | B v -> Y v   | AND2X1  | 0.016 | 0.060 |   2.226 |   -2.510 | 
     | \tx_core/tx_crc/crcpkt2 /U835                      | B v -> Y v   | AND2X2  | 0.219 | 0.105 |   2.331 |   -2.406 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                     | A v -> Y ^   | INVX2   | 0.490 | 0.358 |   2.689 |   -2.048 | 
     | \tx_core/tx_crc/crcpkt2 /U303                      | A ^ -> Y ^   | OR2X1   | 0.017 | 0.092 |   2.781 |   -1.955 | 
     | \tx_core/tx_crc/crcpkt2 /U640                      | A ^ -> Y v   | INVX1   | 0.036 | 0.034 |   2.816 |   -1.921 | 
     | \tx_core/tx_crc/crcpkt2 /U2184                     | A v -> Y ^   | INVX1   | 0.004 | 0.026 |   2.841 |   -1.895 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | B ^ -> Y ^   | AND2X1  | 0.047 | 0.052 |   2.893 |   -1.844 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v   | INVX1   | 0.023 | 0.036 |   2.929 |   -1.808 | 
     | \tx_core/tx_crc/crcpkt2 /U513                      | B v -> Y v   | OR2X1   | 0.016 | 0.052 |   2.981 |   -1.755 | 
     | \tx_core/tx_crc/crcpkt2 /U514                      | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.986 |   -1.751 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   2.986 |   -1.751 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.462 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.525 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.665 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.735 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.243 | 0.300 |   2.298 |    7.035 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.134 | 0.110 |   2.408 |    7.145 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.134 | 0.000 |   2.408 |    7.145 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.415
+ Time Given                   -3.910
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.745
- Arrival Time                  2.986
= Slack Time                   -4.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.731 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.695 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.502 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.439 | 
     | FECTS_clks_clk___L4_I6                             | A v -> Y ^   | INVX8   | 0.343 | 0.342 |   0.634 |   -4.096 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4]  | CLK ^ -> Q v | DFFSR   | 0.282 | 0.206 |   0.840 |   -3.890 | 
     | \tx_core/axi_master /U1922                         | A v -> Y ^   | INVX1   | 0.157 | 0.182 |   1.022 |   -3.709 | 
     | \tx_core/axi_master /U1923                         | A ^ -> Y v   | INVX1   | 0.006 | 0.062 |   1.084 |   -3.647 | 
     | \tx_core/axi_master /U1019                         | A v -> Y v   | OR2X1   | 0.013 | 0.041 |   1.125 |   -3.605 | 
     | \tx_core/axi_master /U964                          | A v -> Y v   | OR2X1   | 0.021 | 0.046 |   1.172 |   -3.559 | 
     | \tx_core/axi_master /U569                          | B v -> Y v   | OR2X1   | 0.023 | 0.058 |   1.230 |   -3.501 | 
     | \tx_core/axi_master /U1023                         | B v -> Y v   | OR2X2   | 0.071 | 0.084 |   1.314 |   -3.417 | 
     | \tx_core/axi_master /U140                          | A v -> Y ^   | NOR2X1  | 0.028 | 0.060 |   1.373 |   -3.358 | 
     | \tx_core/axi_master /U104                          | B ^ -> Y v   | NAND2X1 | 0.053 | 0.042 |   1.415 |   -3.315 | 
     | \tx_core/axi_master /U205                          | A v -> Y ^   | NAND2X1 | 0.050 | 0.051 |   1.466 |   -3.265 | 
     | \tx_core/axi_master /U204                          | B ^ -> Y v   | AOI21X1 | 0.135 | 0.043 |   1.510 |   -3.221 | 
     | \tx_core/axi_master /U86                           | A v -> Y v   | AND2X2  | 0.142 | 0.114 |   1.624 |   -3.107 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^   | INVX8   | 0.091 | 0.103 |   1.727 |   -3.003 | 
     | \tx_core/axi_master /U109                          | B ^ -> Y v   | NAND2X1 | 0.250 | 0.038 |   1.765 |   -2.965 | 
     | \tx_core/axi_master /U108                          | C v -> Y ^   | OAI21X1 | 0.111 | 0.144 |   1.909 |   -2.821 | 
     | \tx_core/tx_crc/crcpkt2 /U17                       | A ^ -> Y v   | INVX1   | 0.024 | 0.057 |   1.966 |   -2.765 | 
     | \tx_core/tx_crc/crcpkt2 /U48                       | A v -> Y v   | AND2X2  | 0.019 | 0.049 |   2.015 |   -2.716 | 
     | \tx_core/tx_crc/crcpkt2 /U102                      | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.019 |   -2.712 | 
     | \tx_core/tx_crc/crcpkt2 /U470                      | A ^ -> Y v   | INVX1   | 0.114 | 0.148 |   2.167 |   -2.564 | 
     | \tx_core/tx_crc/crcpkt2 /U499                      | B v -> Y v   | AND2X1  | 0.016 | 0.060 |   2.226 |   -2.504 | 
     | \tx_core/tx_crc/crcpkt2 /U835                      | B v -> Y v   | AND2X2  | 0.219 | 0.105 |   2.331 |   -2.400 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                     | A v -> Y ^   | INVX2   | 0.490 | 0.358 |   2.689 |   -2.042 | 
     | \tx_core/tx_crc/crcpkt2 /U303                      | A ^ -> Y ^   | OR2X1   | 0.017 | 0.092 |   2.781 |   -1.950 | 
     | \tx_core/tx_crc/crcpkt2 /U640                      | A ^ -> Y v   | INVX1   | 0.036 | 0.034 |   2.816 |   -1.915 | 
     | \tx_core/tx_crc/crcpkt2 /U2184                     | A v -> Y ^   | INVX1   | 0.004 | 0.026 |   2.841 |   -1.890 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | B ^ -> Y ^   | AND2X1  | 0.047 | 0.052 |   2.893 |   -1.838 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v   | INVX1   | 0.023 | 0.036 |   2.929 |   -1.802 | 
     | \tx_core/tx_crc/crcpkt2 /U515                      | B v -> Y v   | OR2X1   | 0.017 | 0.053 |   2.982 |   -1.748 | 
     | \tx_core/tx_crc/crcpkt2 /U516                      | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   2.986 |   -1.745 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   2.986 |   -1.745 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.456 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.520 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.659 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.729 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.243 | 0.300 |   2.298 |    7.029 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.135 | 0.116 |   2.414 |    7.145 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.135 | 0.000 |   2.415 |    7.146 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.326
+ Time Given                   -3.906
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.830
- Arrival Time                  2.720
= Slack Time                   -4.550
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.550 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.515 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.321 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.258 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.320 | 0.297 |   0.589 |   -3.961 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q v | DFFSR   | 0.001 | 0.186 |   0.775 |   -3.775 | 
     | U3542                                              | A v -> Y v   | BUFX2   | 0.051 | 0.059 |   0.835 |   -3.716 | 
     | U3622                                              | A v -> Y ^   | INVX1   | 0.478 | 0.025 |   0.860 |   -3.690 | 
     | U1441                                              | A ^ -> Y ^   | AND2X1  | 0.034 | 0.277 |   1.137 |   -3.413 | 
     | U1453                                              | A ^ -> Y v   | INVX1   | 0.028 | 0.034 |   1.172 |   -3.378 | 
     | U1617                                              | B v -> Y v   | OR2X1   | 0.044 | 0.074 |   1.245 |   -3.305 | 
     | U3638                                              | A v -> Y ^   | INVX1   | 0.000 | 0.026 |   1.271 |   -3.279 | 
     | U1639                                              | B ^ -> Y ^   | OR2X1   | 0.013 | 0.051 |   1.322 |   -3.228 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.357 |   -3.193 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.429 |   -3.121 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.658 |   -2.892 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.718 |   -2.832 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.774 |   -2.777 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.788 |   -2.762 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.066 |   -2.485 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.088 |   -2.462 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.118 |   -2.432 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.261 |   -2.289 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.406 |   -2.144 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.469 |   -2.081 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.493 |   -2.057 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.093 | 0.082 |   2.574 |   -1.976 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.064 | 0.079 |   2.653 |   -1.897 | 
     | \tx_core/dma_reg_tx /U148                          | B v -> Y v   | OR2X1   | 0.017 | 0.062 |   2.716 |   -1.834 | 
     | \tx_core/dma_reg_tx /U149                          | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.720 |   -1.830 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.720 |   -1.830 | 
     | ][3][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.275 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.339 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.478 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.548 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.785 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.120 | 0.091 |   2.326 |    6.876 | 
     | ][3][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.120 | 0.000 |   2.326 |    6.876 | 
     | ][3][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][5][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.326
+ Time Given                   -3.906
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.830
- Arrival Time                  2.718
= Slack Time                   -4.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.548 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.512 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.319 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.256 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.320 | 0.297 |   0.589 |   -3.959 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q v | DFFSR   | 0.001 | 0.186 |   0.775 |   -3.772 | 
     | U3542                                              | A v -> Y v   | BUFX2   | 0.051 | 0.059 |   0.835 |   -3.713 | 
     | U3622                                              | A v -> Y ^   | INVX1   | 0.478 | 0.025 |   0.860 |   -3.688 | 
     | U1441                                              | A ^ -> Y ^   | AND2X1  | 0.034 | 0.277 |   1.137 |   -3.410 | 
     | U1453                                              | A ^ -> Y v   | INVX1   | 0.028 | 0.034 |   1.172 |   -3.376 | 
     | U1617                                              | B v -> Y v   | OR2X1   | 0.044 | 0.074 |   1.245 |   -3.302 | 
     | U3638                                              | A v -> Y ^   | INVX1   | 0.000 | 0.026 |   1.271 |   -3.276 | 
     | U1639                                              | B ^ -> Y ^   | OR2X1   | 0.013 | 0.051 |   1.322 |   -3.225 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.357 |   -3.191 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.429 |   -3.118 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.658 |   -2.890 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.718 |   -2.829 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.774 |   -2.774 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.788 |   -2.760 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.066 |   -2.482 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.088 |   -2.460 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.118 |   -2.429 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.261 |   -2.286 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.406 |   -2.141 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.469 |   -2.079 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.493 |   -2.055 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.093 | 0.082 |   2.574 |   -1.973 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.064 | 0.079 |   2.653 |   -1.894 | 
     | \tx_core/dma_reg_tx /U144                          | B v -> Y v   | OR2X1   | 0.014 | 0.060 |   2.714 |   -1.834 | 
     | \tx_core/dma_reg_tx /U145                          | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.718 |   -1.830 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.718 |   -1.830 | 
     | ][5][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.273 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.337 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.476 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.546 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.782 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.120 | 0.092 |   2.326 |    6.874 | 
     | ][5][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.120 | 0.000 |   2.326 |    6.874 | 
     | ][5][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.334
+ Time Given                   -3.907
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.823
- Arrival Time                  2.719
= Slack Time                   -4.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.542 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.507 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.313 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.250 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.320 | 0.297 |   0.589 |   -3.953 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q v | DFFSR   | 0.001 | 0.186 |   0.775 |   -3.767 | 
     | U3542                                              | A v -> Y v   | BUFX2   | 0.051 | 0.059 |   0.835 |   -3.708 | 
     | U3622                                              | A v -> Y ^   | INVX1   | 0.478 | 0.025 |   0.860 |   -3.683 | 
     | U1441                                              | A ^ -> Y ^   | AND2X1  | 0.034 | 0.277 |   1.137 |   -3.405 | 
     | U1453                                              | A ^ -> Y v   | INVX1   | 0.028 | 0.034 |   1.172 |   -3.371 | 
     | U1617                                              | B v -> Y v   | OR2X1   | 0.044 | 0.074 |   1.245 |   -3.297 | 
     | U3638                                              | A v -> Y ^   | INVX1   | 0.000 | 0.026 |   1.271 |   -3.271 | 
     | U1639                                              | B ^ -> Y ^   | OR2X1   | 0.013 | 0.051 |   1.322 |   -3.220 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.357 |   -3.185 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.429 |   -3.113 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.658 |   -2.884 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.718 |   -2.824 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.774 |   -2.769 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.788 |   -2.755 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.066 |   -2.477 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.088 |   -2.454 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.118 |   -2.424 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.261 |   -2.281 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.406 |   -2.136 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.469 |   -2.073 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.493 |   -2.050 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.093 | 0.082 |   2.574 |   -1.968 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.064 | 0.079 |   2.653 |   -1.889 | 
     | \tx_core/dma_reg_tx /U142                          | B v -> Y v   | OR2X1   | 0.017 | 0.061 |   2.715 |   -1.828 | 
     | \tx_core/dma_reg_tx /U143                          | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.719 |   -1.823 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.719 |   -1.823 | 
     | ][6][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.267 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.331 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.470 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.541 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.777 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.122 | 0.099 |   2.333 |    6.876 | 
     | ][6][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.122 | 0.000 |   2.334 |    6.876 | 
     | ][6][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][2][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.334
+ Time Given                   -3.907
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.823
- Arrival Time                  2.718
= Slack Time                   -4.541
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.541 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.505 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.312 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.249 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.320 | 0.297 |   0.589 |   -3.952 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q v | DFFSR   | 0.001 | 0.186 |   0.775 |   -3.765 | 
     | U3542                                              | A v -> Y v   | BUFX2   | 0.051 | 0.059 |   0.835 |   -3.706 | 
     | U3622                                              | A v -> Y ^   | INVX1   | 0.478 | 0.025 |   0.860 |   -3.681 | 
     | U1441                                              | A ^ -> Y ^   | AND2X1  | 0.034 | 0.277 |   1.137 |   -3.403 | 
     | U1453                                              | A ^ -> Y v   | INVX1   | 0.028 | 0.034 |   1.172 |   -3.369 | 
     | U1617                                              | B v -> Y v   | OR2X1   | 0.044 | 0.074 |   1.245 |   -3.295 | 
     | U3638                                              | A v -> Y ^   | INVX1   | 0.000 | 0.026 |   1.271 |   -3.269 | 
     | U1639                                              | B ^ -> Y ^   | OR2X1   | 0.013 | 0.051 |   1.322 |   -3.218 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.357 |   -3.184 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.429 |   -3.111 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.658 |   -2.883 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.718 |   -2.822 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.773 |   -2.767 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.788 |   -2.753 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.065 |   -2.475 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.088 |   -2.453 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.118 |   -2.422 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.261 |   -2.279 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.406 |   -2.134 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.469 |   -2.072 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.493 |   -2.048 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.114 | 0.095 |   2.588 |   -1.953 | 
     | \tx_core/dma_reg_tx /U1054                         | A ^ -> Y v   | INVX1   | 0.035 | 0.067 |   2.654 |   -1.886 | 
     | \tx_core/dma_reg_tx /U150                          | B v -> Y v   | OR2X1   | 0.019 | 0.057 |   2.711 |   -1.830 | 
     | \tx_core/dma_reg_tx /U151                          | A v -> Y ^   | INVX1   | 0.478 | 0.007 |   2.717 |   -1.823 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.718 |   -1.823 | 
     | ][2][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.266 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.329 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.469 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.539 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.775 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.122 | 0.099 |   2.334 |    6.874 | 
     | ][2][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.122 | 0.000 |   2.334 |    6.875 | 
     | ][2][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.326
+ Time Given                   -3.906
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.830
- Arrival Time                  2.700
= Slack Time                   -4.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.529 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -4.494 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -4.300 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.212 | 0.063 |   0.292 |   -4.237 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.320 | 0.297 |   0.589 |   -3.940 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q v | DFFSR   | 0.001 | 0.186 |   0.775 |   -3.754 | 
     | U3542                                              | A v -> Y v   | BUFX2   | 0.051 | 0.059 |   0.835 |   -3.695 | 
     | U3622                                              | A v -> Y ^   | INVX1   | 0.478 | 0.025 |   0.860 |   -3.670 | 
     | U1441                                              | A ^ -> Y ^   | AND2X1  | 0.034 | 0.277 |   1.137 |   -3.392 | 
     | U1453                                              | A ^ -> Y v   | INVX1   | 0.028 | 0.034 |   1.172 |   -3.358 | 
     | U1617                                              | B v -> Y v   | OR2X1   | 0.044 | 0.074 |   1.245 |   -3.284 | 
     | U3638                                              | A v -> Y ^   | INVX1   | 0.000 | 0.026 |   1.271 |   -3.258 | 
     | U1639                                              | B ^ -> Y ^   | OR2X1   | 0.013 | 0.051 |   1.322 |   -3.207 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.038 | 0.035 |   1.357 |   -3.172 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.188 | 0.072 |   1.429 |   -3.100 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.138 | 0.229 |   1.658 |   -2.871 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.011 | 0.060 |   1.718 |   -2.811 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   1.774 |   -2.756 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   1.788 |   -2.742 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.022 | 0.278 |   2.066 |   -2.464 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.023 |   2.088 |   -2.441 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.058 | 0.030 |   2.118 |   -2.411 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.227 | 0.143 |   2.261 |   -2.268 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.096 | 0.145 |   2.406 |   -2.123 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.009 | 0.063 |   2.469 |   -2.060 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.012 | 0.024 |   2.493 |   -2.037 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.114 | 0.095 |   2.588 |   -1.942 | 
     | \tx_core/dma_reg_tx /U7                            | A ^ -> Y v   | INVX1   | 0.022 | 0.058 |   2.646 |   -1.884 | 
     | \tx_core/dma_reg_tx /U152                          | B v -> Y v   | OR2X1   | 0.014 | 0.051 |   2.697 |   -1.833 | 
     | \tx_core/dma_reg_tx /U153                          | A v -> Y ^   | INVX1   | 0.478 | 0.003 |   2.700 |   -1.830 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.700 |   -1.830 | 
     | ][1][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.254 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    6.318 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    6.457 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.156 | 0.070 |   1.998 |    6.528 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.232 | 0.236 |   2.234 |    6.764 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.120 | 0.092 |   2.326 |    6.855 | 
     | ][1][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.120 | 0.000 |   2.326 |    6.856 | 
     | ][1][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr2_d_reg[24] /Q                           
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.333
+ Time Given                   -3.926
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.843
- Arrival Time                  2.178
= Slack Time                   -4.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.021 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -3.986 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -3.792 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -3.741 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -3.629 | 
     | \tx_core/axi_master /\clk_gate_ctrl_hdr2_d_reg[las | B ^ -> Y ^   | AND2X2  | 0.151 | 0.128 |   0.521 |   -3.500 | 
     | t_bvalid] /main_gate                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7698__L1_I0                | A ^ -> Y v   | INVX8   | 0.116 | 0.064 |   0.584 |   -3.437 | 
     | \tx_core/axi_master /net7698__L2_I1                | A v -> Y ^   | INVX8   | 0.124 | 0.098 |   0.683 |   -3.338 | 
     | \tx_core/axi_master /\haddr2_d_reg[24]             | CLK ^ -> Q v | DFFSR   | 0.023 | 0.171 |   0.853 |   -3.168 | 
     | \tx_core/axi_master /U1802                         | A v -> Y v   | BUFX2   | 0.013 | 0.042 |   0.896 |   -3.125 | 
     | \tx_core/axi_master /U1800                         | A v -> Y ^   | INVX1   | 0.478 | 0.002 |   0.898 |   -3.123 | 
     | \tx_core/axi_master /U1801                         | A ^ -> Y v   | INVX1   | 0.135 | 0.163 |   1.061 |   -2.960 | 
     | \tx_core/axi_master /U2549                         | A v -> Y ^   | OAI21X1 | 0.084 | 0.107 |   1.168 |   -2.853 | 
     | \tx_core/axi_master /U194                          | B ^ -> Y v   | NOR2X1  | 0.292 | 0.039 |   1.207 |   -2.814 | 
     | \tx_core/axi_master /U215                          | A v -> Y ^   | NAND2X1 | 0.085 | 0.144 |   1.351 |   -2.670 | 
     | \tx_core/axi_master /U193                          | B ^ -> Y v   | NOR2X1  | 0.038 | 0.038 |   1.389 |   -2.632 | 
     | \tx_core/axi_master /U214                          | B v -> Y ^   | NAND2X1 | 0.225 | 0.145 |   1.534 |   -2.487 | 
     | \tx_core/axi_master /U19                           | A ^ -> Y v   | INVX1   | 0.000 | 0.085 |   1.619 |   -2.402 | 
     | \tx_core/axi_master /U1150                         | A v -> Y ^   | NAND3X1 | 0.098 | 0.074 |   1.693 |   -2.328 | 
     | \tx_core/axi_master /U2551                         | A ^ -> Y v   | INVX1   | 0.098 | 0.099 |   1.792 |   -2.229 | 
     | \tx_core/axi_master /U551                          | B v -> Y v   | OR2X1   | 0.007 | 0.061 |   1.853 |   -2.168 | 
     | \tx_core/axi_master /U1548                         | A v -> Y ^   | INVX1   | 0.009 | 0.021 |   1.874 |   -2.147 | 
     | \tx_core/axi_master /U3294                         | C ^ -> Y v   | NAND3X1 | 0.013 | 0.009 |   1.883 |   -2.138 | 
     | \tx_core/axi_master /U1181                         | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   1.922 |   -2.099 | 
     | \tx_core/axi_master /U536                          | B v -> Y v   | AND2X1  | 0.018 | 0.044 |   1.967 |   -2.054 | 
     | \tx_core/axi_master /U1176                         | A v -> Y ^   | INVX1   | 0.006 | 0.022 |   1.989 |   -2.032 | 
     | \tx_core/axi_master /U522                          | B ^ -> Y ^   | AND2X1  | 0.035 | 0.044 |   2.033 |   -1.988 | 
     | \tx_core/axi_master /U1183                         | A ^ -> Y v   | INVX1   | 0.095 | 0.076 |   2.109 |   -1.912 | 
     | \tx_core/axi_master /U1164                         | B v -> Y v   | OR2X1   | 0.007 | 0.063 |   2.172 |   -1.849 | 
     | \tx_core/axi_master /U1165                         | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   2.178 |   -1.843 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D ^          | LATCH   | 0.478 | 0.000 |   2.178 |   -1.843 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.746 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    5.810 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    5.949 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    6.044 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8 | 0.243 | 0.207 |   2.230 |    6.251 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.132 | 0.103 |   2.333 |    6.354 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^        | LATCH | 0.132 | 0.000 |   2.333 |    6.355 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[0] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[0] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr2_d_reg[24] /Q                           
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.335
+ Time Given                   -3.926
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.841
- Arrival Time                  2.177
= Slack Time                   -4.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.018 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.074 | 0.035 |   0.035 |   -3.983 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.137 | 0.194 |   0.229 |   -3.789 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.088 | 0.051 |   0.280 |   -3.738 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.138 | 0.112 |   0.392 |   -3.626 | 
     | \tx_core/axi_master /\clk_gate_ctrl_hdr2_d_reg[las | B ^ -> Y ^   | AND2X2  | 0.151 | 0.128 |   0.521 |   -3.497 | 
     | t_bvalid] /main_gate                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7698__L1_I0                | A ^ -> Y v   | INVX8   | 0.116 | 0.064 |   0.584 |   -3.434 | 
     | \tx_core/axi_master /net7698__L2_I1                | A v -> Y ^   | INVX8   | 0.124 | 0.098 |   0.683 |   -3.335 | 
     | \tx_core/axi_master /\haddr2_d_reg[24]             | CLK ^ -> Q v | DFFSR   | 0.023 | 0.171 |   0.853 |   -3.165 | 
     | \tx_core/axi_master /U1802                         | A v -> Y v   | BUFX2   | 0.013 | 0.042 |   0.896 |   -3.122 | 
     | \tx_core/axi_master /U1800                         | A v -> Y ^   | INVX1   | 0.478 | 0.002 |   0.898 |   -3.120 | 
     | \tx_core/axi_master /U1801                         | A ^ -> Y v   | INVX1   | 0.135 | 0.163 |   1.061 |   -2.957 | 
     | \tx_core/axi_master /U2549                         | A v -> Y ^   | OAI21X1 | 0.084 | 0.107 |   1.168 |   -2.850 | 
     | \tx_core/axi_master /U194                          | B ^ -> Y v   | NOR2X1  | 0.292 | 0.039 |   1.207 |   -2.811 | 
     | \tx_core/axi_master /U215                          | A v -> Y ^   | NAND2X1 | 0.085 | 0.144 |   1.351 |   -2.667 | 
     | \tx_core/axi_master /U193                          | B ^ -> Y v   | NOR2X1  | 0.038 | 0.038 |   1.389 |   -2.629 | 
     | \tx_core/axi_master /U214                          | B v -> Y ^   | NAND2X1 | 0.225 | 0.145 |   1.534 |   -2.484 | 
     | \tx_core/axi_master /U19                           | A ^ -> Y v   | INVX1   | 0.000 | 0.085 |   1.619 |   -2.399 | 
     | \tx_core/axi_master /U1150                         | A v -> Y ^   | NAND3X1 | 0.098 | 0.074 |   1.693 |   -2.325 | 
     | \tx_core/axi_master /U2551                         | A ^ -> Y v   | INVX1   | 0.098 | 0.099 |   1.792 |   -2.226 | 
     | \tx_core/axi_master /U551                          | B v -> Y v   | OR2X1   | 0.007 | 0.061 |   1.853 |   -2.165 | 
     | \tx_core/axi_master /U1548                         | A v -> Y ^   | INVX1   | 0.009 | 0.021 |   1.874 |   -2.144 | 
     | \tx_core/axi_master /U3294                         | C ^ -> Y v   | NAND3X1 | 0.013 | 0.009 |   1.883 |   -2.135 | 
     | \tx_core/axi_master /U1181                         | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   1.922 |   -2.096 | 
     | \tx_core/axi_master /U536                          | B v -> Y v   | AND2X1  | 0.018 | 0.044 |   1.967 |   -2.051 | 
     | \tx_core/axi_master /U1176                         | A v -> Y ^   | INVX1   | 0.006 | 0.022 |   1.989 |   -2.029 | 
     | \tx_core/axi_master /U522                          | B ^ -> Y ^   | AND2X1  | 0.035 | 0.044 |   2.033 |   -1.985 | 
     | \tx_core/axi_master /U1183                         | A ^ -> Y v   | INVX1   | 0.095 | 0.076 |   2.109 |   -1.909 | 
     | \tx_core/axi_master /U1162                         | B v -> Y v   | OR2X1   | 0.009 | 0.064 |   2.173 |   -1.845 | 
     | \tx_core/axi_master /U1163                         | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   2.177 |   -1.842 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D ^          | LATCH   | 0.478 | 0.000 |   2.177 |   -1.841 | 
     | ta_mem_reg[0] /latch                               |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.743 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.098 | 0.064 |   1.789 |    5.807 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.116 | 0.139 |   1.928 |    5.946 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.280 | 0.094 |   2.023 |    6.041 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8 | 0.243 | 0.207 |   2.230 |    6.248 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.132 | 0.104 |   2.334 |    6.352 | 
     | ta_mem_reg[0] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^        | LATCH | 0.132 | 0.000 |   2.335 |    6.353 | 
     | ta_mem_reg[0] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][23] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                 (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.692
- Setup                         5.208
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.316
- Arrival Time                  1.593
= Slack Time                   -2.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.909 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.874 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -2.680 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -2.617 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.304 | 0.296 |   0.588 |   -2.321 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR    | 0.016 | 0.184 |   0.772 |   -2.137 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1    | 0.056 | 0.048 |   0.820 |   -2.089 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1   | 0.049 | 0.057 |   0.877 |   -2.032 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2    | 0.219 | 0.137 |   1.014 |   -1.895 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1  | 0.034 | 0.102 |   1.116 |   -1.793 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^   | INVX1    | 0.018 | 0.034 |   1.150 |   -1.759 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^   | AND2X2   | 0.064 | 0.068 |   1.218 |   -1.691 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v   | INVX4    | 0.107 | 0.056 |   1.274 |   -1.635 | 
     | \tx_core/axi_master /U246                          | A v -> Y ^   | INVX4    | 0.282 | 0.164 |   1.438 |   -1.471 | 
     | \tx_core/axi_master /U830                          | S ^ -> Y v   | MUX2X1   | 0.037 | 0.133 |   1.572 |   -1.337 | 
     | \tx_core/axi_master /U2676                         | A v -> Y ^   | INVX1    | 0.001 | 0.021 |   1.593 |   -1.316 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.001 | 0.000 |   1.593 |   -1.316 | 
     | g[1][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.909 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.944 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    3.138 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    3.189 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    3.301 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    3.413 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    3.466 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    3.544 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.212 | 0.057 |   0.692 |    3.601 | 
     | g[1][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                 (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.688
- Setup                         5.113
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.225
- Arrival Time                  1.609
= Slack Time                   -2.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.834 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.798 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -2.605 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -2.542 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.304 | 0.296 |   0.588 |   -2.246 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR    | 0.016 | 0.184 |   0.772 |   -2.062 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1    | 0.056 | 0.048 |   0.820 |   -2.014 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1   | 0.049 | 0.057 |   0.877 |   -1.957 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2    | 0.219 | 0.137 |   1.014 |   -1.820 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1  | 0.034 | 0.102 |   1.116 |   -1.718 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^   | INVX1    | 0.018 | 0.034 |   1.150 |   -1.684 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^   | AND2X2   | 0.064 | 0.068 |   1.218 |   -1.616 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v   | INVX4    | 0.107 | 0.056 |   1.274 |   -1.560 | 
     | \tx_core/axi_master /U246                          | A v -> Y ^   | INVX4    | 0.282 | 0.164 |   1.438 |   -1.395 | 
     | \tx_core/axi_master /U2714                         | S ^ -> Y v   | MUX2X1   | 0.048 | 0.142 |   1.580 |   -1.254 | 
     | \tx_core/axi_master /U2715                         | A v -> Y ^   | INVX1    | 0.004 | 0.029 |   1.609 |   -1.225 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.004 | 0.000 |   1.609 |   -1.225 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.834 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.869 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    3.063 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    3.113 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    3.226 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    3.337 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    3.391 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    3.469 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.211 | 0.053 |   0.688 |    3.522 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                 (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.694
- Setup                         5.037
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.144
- Arrival Time                  1.644
= Slack Time                   -2.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.788 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.753 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -2.559 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -2.496 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.304 | 0.296 |   0.588 |   -2.200 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR    | 0.016 | 0.184 |   0.772 |   -2.016 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1    | 0.056 | 0.048 |   0.820 |   -1.969 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1   | 0.049 | 0.057 |   0.877 |   -1.911 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2    | 0.219 | 0.137 |   1.014 |   -1.774 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1  | 0.034 | 0.102 |   1.116 |   -1.672 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^   | INVX1    | 0.018 | 0.034 |   1.150 |   -1.638 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^   | AND2X2   | 0.064 | 0.068 |   1.218 |   -1.570 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v   | INVX4    | 0.107 | 0.056 |   1.274 |   -1.514 | 
     | \tx_core/axi_master /U310                          | A v -> Y ^   | INVX8    | 0.220 | 0.113 |   1.387 |   -1.401 | 
     | \tx_core/axi_master /U761                          | S ^ -> Y v   | MUX2X1   | 0.053 | 0.224 |   1.611 |   -1.177 | 
     | \tx_core/axi_master /U2648                         | A v -> Y ^   | INVX1    | 0.009 | 0.033 |   1.644 |   -1.144 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.009 | 0.000 |   1.644 |   -1.144 | 
     | g[1][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.788 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.824 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    3.017 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    3.068 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    3.180 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    3.292 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    3.345 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    3.423 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.212 | 0.059 |   0.694 |    3.482 | 
     | g[1][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                 (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.689
- Setup                         4.996
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.107
- Arrival Time                  1.641
= Slack Time                   -2.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.748 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.712 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -2.519 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -2.456 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.304 | 0.296 |   0.588 |   -2.160 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR    | 0.016 | 0.184 |   0.772 |   -1.976 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1    | 0.056 | 0.048 |   0.820 |   -1.928 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1   | 0.049 | 0.057 |   0.877 |   -1.871 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2    | 0.219 | 0.137 |   1.014 |   -1.734 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1  | 0.034 | 0.102 |   1.116 |   -1.632 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^   | INVX1    | 0.018 | 0.034 |   1.150 |   -1.598 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^   | AND2X2   | 0.064 | 0.068 |   1.218 |   -1.530 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v   | INVX4    | 0.107 | 0.056 |   1.274 |   -1.474 | 
     | \tx_core/axi_master /U310                          | A v -> Y ^   | INVX8    | 0.220 | 0.113 |   1.387 |   -1.361 | 
     | \tx_core/axi_master /U1149                         | B ^ -> Y v   | OAI21X1  | 0.047 | 0.221 |   1.608 |   -1.140 | 
     | \tx_core/axi_master /U2622                         | A v -> Y ^   | INVX1    | 0.010 | 0.033 |   1.640 |   -1.108 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.010 | 0.000 |   1.641 |   -1.107 | 
     | g[1][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.748 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.783 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.977 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    3.027 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    3.140 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    3.252 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    3.305 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    3.383 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.212 | 0.054 |   0.689 |    3.436 | 
     | g[1][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][29] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                 (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.688
- Setup                         4.781
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -0.893
- Arrival Time                  1.610
= Slack Time                   -2.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.503 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.468 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -2.274 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -2.211 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.304 | 0.296 |   0.588 |   -1.915 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR    | 0.016 | 0.184 |   0.772 |   -1.732 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1    | 0.056 | 0.048 |   0.820 |   -1.684 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1   | 0.049 | 0.057 |   0.877 |   -1.627 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2    | 0.219 | 0.137 |   1.014 |   -1.490 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1  | 0.034 | 0.102 |   1.116 |   -1.388 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^   | INVX1    | 0.018 | 0.034 |   1.150 |   -1.354 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^   | AND2X2   | 0.064 | 0.068 |   1.218 |   -1.286 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v   | INVX4    | 0.107 | 0.056 |   1.274 |   -1.229 | 
     | \tx_core/axi_master /U246                          | A v -> Y ^   | INVX4    | 0.282 | 0.164 |   1.438 |   -1.065 | 
     | \tx_core/axi_master /U2702                         | S ^ -> Y v   | MUX2X1   | 0.040 | 0.135 |   1.573 |   -0.930 | 
     | \tx_core/axi_master /U2703                         | A v -> Y ^   | INVX1    | 0.020 | 0.037 |   1.610 |   -0.894 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.020 | 0.000 |   1.610 |   -0.893 | 
     | g[1][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.503 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.539 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.732 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.783 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    2.895 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    3.007 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    3.060 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    3.138 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.211 | 0.053 |   0.688 |    3.191 | 
     | g[1][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.676
- Setup                         1.924
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.952
- Arrival Time                  4.233
= Slack Time                   -2.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.281 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.245 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -2.052 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.989 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.646 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.440 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -1.259 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -1.197 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -1.155 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -1.109 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -1.051 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.967 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.908 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.865 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.816 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.771 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.751 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.670 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.556 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.520 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.353 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |   -0.250 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.021 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.100 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.128 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.240 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.342 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.462 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    0.914 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.094 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.171 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.244 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.322 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.466 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.644 | 
     | \tx_core/tx_crc/crcpkt0 /U2591                    | C ^ -> Y v   | AOI22X1  | 0.140 | 0.258 |   4.182 |    1.902 | 
     | \tx_core/tx_crc/crcpkt0 /U2592                    | A v -> Y ^   | INVX1    | 0.002 | 0.050 |   4.233 |    1.952 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]         | D ^          | DFFPOSX1 | 0.002 | 0.000 |   4.233 |    1.952 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.281 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.316 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.510 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.554 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.731 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.841 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.882 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.940 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.115 | 0.016 |   0.676 |    2.957 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.678
- Setup                         1.784
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.094
- Arrival Time                  4.371
= Slack Time                   -2.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.277 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.242 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -2.048 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.985 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.643 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.437 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -1.255 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -1.193 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -1.152 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -1.105 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -1.047 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.963 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.904 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.862 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.812 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.767 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.747 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.667 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.552 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.516 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.349 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |   -0.246 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.025 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.103 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.132 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.244 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.346 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.465 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    0.918 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.098 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.174 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.248 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.469 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.648 | 
     | \tx_core/tx_crc/crcpkt0 /U223                     | A ^ -> Y ^   | AND2X1   | 0.031 | 0.404 |   4.328 |    2.051 | 
     | \tx_core/tx_crc/crcpkt0 /U765                     | A ^ -> Y v   | INVX1    | 0.012 | 0.023 |   4.351 |    2.074 | 
     | \tx_core/tx_crc/crcpkt0 /U2777                    | C v -> Y ^   | OAI21X1  | 0.025 | 0.020 |   4.371 |    2.094 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2]         | D ^          | DFFPOSX1 | 0.025 | 0.000 |   4.371 |    2.094 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.277 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.313 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.506 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.550 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.728 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.837 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.878 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.937 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2]          | CLK ^        | DFFPOSX1 | 0.116 | 0.019 |   0.678 |    2.955 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.674
- Setup                         1.685
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.189
- Arrival Time                  4.383
= Slack Time                   -2.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.193 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.158 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.964 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.901 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.559 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.353 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -1.171 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -1.109 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -1.068 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -1.021 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.964 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.880 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.820 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.778 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.728 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.683 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.663 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.583 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.468 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.433 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.266 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |   -0.162 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.109 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.187 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.215 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.328 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.429 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.549 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.002 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.182 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.258 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.332 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.409 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.553 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.731 | 
     | \tx_core/tx_crc/crcpkt0 /U232                     | A ^ -> Y ^   | AND2X1   | 0.034 | 0.410 |   4.334 |    2.141 | 
     | \tx_core/tx_crc/crcpkt0 /U566                     | A ^ -> Y v   | INVX1    | 0.014 | 0.025 |   4.359 |    2.166 | 
     | \tx_core/tx_crc/crcpkt0 /U2925                    | C v -> Y ^   | OAI21X1  | 0.029 | 0.024 |   4.383 |    2.189 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3]         | D ^          | DFFPOSX1 | 0.029 | 0.000 |   4.383 |    2.189 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.193 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.229 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.422 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.467 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.644 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.753 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.794 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.853 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.114 | 0.014 |   0.674 |    2.867 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.677
- Setup                         1.852
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.025
- Arrival Time                  4.217
= Slack Time                   -2.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.193 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.157 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.964 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.901 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.558 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.352 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -1.171 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -1.109 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -1.067 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -1.021 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.963 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.879 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.819 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.777 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.727 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.682 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.662 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.582 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.468 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.432 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.265 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |   -0.161 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.109 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.188 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.216 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.328 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.430 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.550 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.003 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.182 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.259 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.332 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.410 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.554 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.732 | 
     | \tx_core/tx_crc/crcpkt0 /U4378                    | C ^ -> Y v   | AOI22X1  | 0.102 | 0.258 |   4.183 |    1.990 | 
     | \tx_core/tx_crc/crcpkt0 /U4379                    | A v -> Y ^   | INVX1    | 0.014 | 0.035 |   4.217 |    2.025 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23]        | D ^          | DFFPOSX1 | 0.014 | 0.000 |   4.217 |    2.025 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.193 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.228 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.422 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.466 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.643 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.753 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.794 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.852 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.116 | 0.018 |   0.677 |    2.870 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.673
- Setup                         1.650
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.223
- Arrival Time                  4.381
= Slack Time                   -2.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.158 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.122 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.929 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.866 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.523 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.317 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -1.136 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -1.074 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -1.032 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.986 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.928 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.844 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.785 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.743 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.693 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.648 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.628 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.547 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.433 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.397 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.230 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |   -0.127 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.144 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.223 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.251 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.363 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.465 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.585 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.037 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.217 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.294 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.367 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.445 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.589 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.767 | 
     | \tx_core/tx_crc/crcpkt0 /U222                     | A ^ -> Y ^   | AND2X1   | 0.032 | 0.410 |   4.334 |    2.177 | 
     | \tx_core/tx_crc/crcpkt0 /U574                     | A ^ -> Y v   | INVX1    | 0.011 | 0.022 |   4.357 |    2.199 | 
     | \tx_core/tx_crc/crcpkt0 /U4566                    | C v -> Y ^   | OAI21X1  | 0.032 | 0.024 |   4.381 |    2.223 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27]        | D ^          | DFFPOSX1 | 0.032 | 0.000 |   4.381 |    2.223 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.158 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.193 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.387 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.431 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.608 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.718 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.759 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.659 |    2.817 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27]         | CLK ^        | DFFPOSX1 | 0.113 | 0.014 |   0.673 |    2.831 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.667
- Setup                         1.540
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.327
- Arrival Time                  4.381
= Slack Time                   -2.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.054 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.019 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.825 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.762 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.419 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.214 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -1.032 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.970 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.928 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.882 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.824 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.740 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.681 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.639 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.589 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.544 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.524 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.443 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.329 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.293 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.126 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |   -0.023 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.248 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.326 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.355 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.467 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.569 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.689 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.141 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.321 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.398 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.471 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.549 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.693 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.871 | 
     | \tx_core/tx_crc/crcpkt0 /U221                     | A ^ -> Y ^   | AND2X1   | 0.032 | 0.409 |   4.334 |    2.280 | 
     | \tx_core/tx_crc/crcpkt0 /U767                     | A ^ -> Y v   | INVX1    | 0.011 | 0.023 |   4.357 |    2.303 | 
     | \tx_core/tx_crc/crcpkt0 /U3721                    | C v -> Y ^   | OAI21X1  | 0.031 | 0.024 |   4.381 |    2.327 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]        | D ^          | DFFPOSX1 | 0.031 | 0.000 |   4.381 |    2.327 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.054 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.089 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.283 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.327 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.505 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.614 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.655 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.105 | 0.058 |   0.660 |    2.713 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]         | CLK ^        | DFFPOSX1 | 0.109 | 0.008 |   0.667 |    2.721 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.678
- Setup                         1.536
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.342
- Arrival Time                  4.395
= Slack Time                   -2.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.053 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -2.018 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.824 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.761 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.418 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.213 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -1.031 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.969 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.927 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.881 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.823 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.739 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.680 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.638 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.588 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.543 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.523 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.442 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.328 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.292 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.125 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |   -0.022 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.249 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.327 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.356 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.468 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.570 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.690 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.142 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.322 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.399 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.472 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.550 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.694 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.872 | 
     | \tx_core/tx_crc/crcpkt0 /U229                     | A ^ -> Y ^   | AND2X1   | 0.032 | 0.424 |   4.349 |    2.296 | 
     | \tx_core/tx_crc/crcpkt0 /U768                     | A ^ -> Y v   | INVX1    | 0.013 | 0.023 |   4.373 |    2.320 | 
     | \tx_core/tx_crc/crcpkt0 /U3792                    | C v -> Y ^   | OAI21X1  | 0.028 | 0.022 |   4.395 |    2.342 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]        | D ^          | DFFPOSX1 | 0.028 | 0.000 |   4.395 |    2.342 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.053 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.088 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.282 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.326 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.504 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.613 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.654 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.716 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.108 | 0.015 |   0.678 |    2.731 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.676
- Setup                         1.514
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.362
- Arrival Time                  4.386
= Slack Time                   -2.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.024 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.988 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.795 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.732 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.389 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.183 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -1.002 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.940 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.898 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.852 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.794 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.710 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.650 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.608 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.558 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.513 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.493 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.413 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.299 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.263 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.096 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |    0.008 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.278 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.357 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.385 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.497 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.599 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.719 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.172 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.351 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.428 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.501 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.579 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.723 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.901 | 
     | \tx_core/tx_crc/crcpkt0 /U233                     | A ^ -> Y ^   | AND2X1   | 0.029 | 0.419 |   4.343 |    2.320 | 
     | \tx_core/tx_crc/crcpkt0 /U841                     | A ^ -> Y v   | INVX1    | 0.012 | 0.022 |   4.365 |    2.342 | 
     | \tx_core/tx_crc/crcpkt0 /U3172                    | C v -> Y ^   | OAI21X1  | 0.025 | 0.021 |   4.386 |    2.362 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5]         | D ^          | DFFPOSX1 | 0.025 | 0.000 |   4.386 |    2.362 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.059 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.253 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.297 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.474 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.583 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.625 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.686 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.107 | 0.014 |   0.676 |    2.700 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.659
- Setup                         4.297
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -0.438
- Arrival Time                  1.584
= Slack Time                   -2.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.022 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.986 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.793 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.730 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.304 | 0.296 |   0.588 |   -1.434 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR    | 0.016 | 0.184 |   0.772 |   -1.250 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1    | 0.056 | 0.048 |   0.820 |   -1.202 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1   | 0.049 | 0.057 |   0.877 |   -1.145 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2    | 0.219 | 0.137 |   1.014 |   -1.008 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1  | 0.034 | 0.102 |   1.116 |   -0.906 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^   | INVX1    | 0.018 | 0.034 |   1.150 |   -0.872 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^   | AND2X2   | 0.064 | 0.068 |   1.218 |   -0.804 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v   | INVX4    | 0.107 | 0.056 |   1.274 |   -0.748 | 
     | \tx_core/axi_master /U246                          | A v -> Y ^   | INVX4    | 0.282 | 0.164 |   1.438 |   -0.584 | 
     | \tx_core/axi_master /U2608                         | S ^ -> Y v   | MUX2X1   | 0.035 | 0.122 |   1.561 |   -0.461 | 
     | \tx_core/axi_master /U2609                         | A v -> Y ^   | INVX1    | 0.001 | 0.023 |   1.584 |   -0.438 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.001 | 0.000 |   1.584 |   -0.438 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.022 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.057 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.251 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.301 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    2.414 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    2.526 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    2.579 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    2.657 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.185 | 0.024 |   0.659 |    2.681 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.677
- Setup                         1.495
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.383
- Arrival Time                  4.398
= Slack Time                   -2.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.015 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.979 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.786 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.723 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.380 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.174 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.993 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.931 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.889 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.843 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.785 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.701 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.641 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.599 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.549 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.504 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.484 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.404 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.290 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.254 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.087 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |    0.017 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.287 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.366 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.394 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.506 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.608 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.728 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.181 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.360 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.437 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.510 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.588 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.732 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.910 | 
     | \tx_core/tx_crc/crcpkt0 /U234                     | A ^ -> Y ^   | AND2X1   | 0.034 | 0.424 |   4.349 |    2.335 | 
     | \tx_core/tx_crc/crcpkt0 /U571                     | A ^ -> Y v   | INVX1    | 0.012 | 0.023 |   4.372 |    2.358 | 
     | \tx_core/tx_crc/crcpkt0 /U4231                    | C v -> Y ^   | OAI21X1  | 0.032 | 0.025 |   4.397 |    2.383 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20]        | D ^          | DFFPOSX1 | 0.032 | 0.000 |   4.398 |    2.383 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.015 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.050 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.244 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.288 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.465 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.574 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.616 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.677 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20]         | CLK ^        | DFFPOSX1 | 0.108 | 0.015 |   0.677 |    2.692 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                 (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.658
- Setup                         4.219
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -0.360
- Arrival Time                  1.642
= Slack Time                   -2.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -2.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.966 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.773 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.710 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.304 | 0.296 |   0.588 |   -1.414 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR    | 0.016 | 0.184 |   0.772 |   -1.230 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1    | 0.056 | 0.048 |   0.820 |   -1.182 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1   | 0.049 | 0.057 |   0.877 |   -1.125 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2    | 0.219 | 0.137 |   1.014 |   -0.988 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1  | 0.034 | 0.102 |   1.116 |   -0.886 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^   | INVX1    | 0.018 | 0.034 |   1.150 |   -0.852 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^   | AND2X2   | 0.064 | 0.068 |   1.218 |   -0.784 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v   | INVX4    | 0.107 | 0.056 |   1.274 |   -0.728 | 
     | \tx_core/axi_master /U310                          | A v -> Y ^   | INVX8    | 0.220 | 0.113 |   1.387 |   -0.615 | 
     | \tx_core/axi_master /U2638                         | S ^ -> Y v   | MUX2X1   | 0.068 | 0.219 |   1.606 |   -0.395 | 
     | \tx_core/axi_master /U2639                         | A v -> Y ^   | INVX1    | 0.006 | 0.035 |   1.641 |   -0.360 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.006 | 0.000 |   1.642 |   -0.360 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    2.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.037 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.231 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.281 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    2.394 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    2.505 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    2.559 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    2.637 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.185 | 0.023 |   0.658 |    2.660 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[14] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.677
- Setup                         1.478
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.399
- Arrival Time                  4.396
= Slack Time                   -1.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.996 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.961 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.767 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.704 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.362 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.156 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.974 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.912 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.871 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.824 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.766 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.682 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.623 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.581 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.531 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.486 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.466 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.386 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.271 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.235 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.068 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |    0.035 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.306 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.384 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.413 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.525 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.627 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.746 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.199 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.379 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.455 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.529 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.750 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.929 | 
     | \tx_core/tx_crc/crcpkt0 /U220                     | A ^ -> Y ^   | AND2X1   | 0.030 | 0.419 |   4.344 |    2.347 | 
     | \tx_core/tx_crc/crcpkt0 /U569                     | A ^ -> Y v   | INVX1    | 0.016 | 0.025 |   4.369 |    2.372 | 
     | \tx_core/tx_crc/crcpkt0 /U3867                    | C v -> Y ^   | OAI21X1  | 0.033 | 0.027 |   4.396 |    2.399 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[14]        | D ^          | DFFPOSX1 | 0.033 | 0.000 |   4.396 |    2.399 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.996 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.032 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.225 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.269 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.447 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.556 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.597 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.659 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.108 | 0.014 |   0.677 |    2.673 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.674
- Setup                         1.478
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.396
- Arrival Time                  4.392
= Slack Time                   -1.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.996 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.960 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.767 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.704 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.361 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.155 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.974 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.912 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.870 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.824 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.766 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.682 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.622 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.580 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.530 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.485 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.465 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.385 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.271 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.235 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.068 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |    0.036 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.306 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.385 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.413 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.525 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.627 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.747 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.200 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.379 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.456 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.529 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.607 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.929 | 
     | \tx_core/tx_crc/crcpkt0 /U231                     | A ^ -> Y ^   | AND2X1   | 0.030 | 0.422 |   4.347 |    2.351 | 
     | \tx_core/tx_crc/crcpkt0 /U570                     | A ^ -> Y v   | INVX1    | 0.013 | 0.023 |   4.369 |    2.374 | 
     | \tx_core/tx_crc/crcpkt0 /U3937                    | C v -> Y ^   | OAI21X1  | 0.028 | 0.023 |   4.392 |    2.396 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15]        | D ^          | DFFPOSX1 | 0.028 | 0.000 |   4.392 |    2.396 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.996 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.031 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.225 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.269 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.446 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.555 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.597 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.658 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.106 | 0.012 |   0.674 |    2.670 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[8] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.600
- Setup                         1.998
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.801
- Arrival Time                  3.786
= Slack Time                   -1.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.984 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.949 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.755 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.692 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.350 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.144 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.962 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.900 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.859 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.812 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.755 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.671 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.611 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.569 | 
     | \tx_core/axi_master /U205                         | A v -> Y ^   | NAND2X1  | 0.050 | 0.051 |   1.466 |   -0.518 | 
     | \tx_core/axi_master /U204                         | B ^ -> Y v   | AOI21X1  | 0.135 | 0.043 |   1.510 |   -0.475 | 
     | \tx_core/axi_master /U86                          | A v -> Y v   | AND2X2   | 0.142 | 0.114 |   1.624 |   -0.360 | 
     | \tx_core/axi_master /U817                         | A v -> Y ^   | INVX8    | 0.091 | 0.103 |   1.727 |   -0.257 | 
     | \tx_core/axi_master /U109                         | B ^ -> Y v   | NAND2X1  | 0.250 | 0.038 |   1.765 |   -0.219 | 
     | \tx_core/axi_master /U108                         | C v -> Y ^   | OAI21X1  | 0.111 | 0.144 |   1.909 |   -0.075 | 
     | \tx_core/tx_crc/crcpkt2 /U17                      | A ^ -> Y v   | INVX1    | 0.024 | 0.057 |   1.966 |   -0.018 | 
     | \tx_core/tx_crc/crcpkt2 /U48                      | A v -> Y v   | AND2X2   | 0.019 | 0.049 |   2.015 |    0.031 | 
     | \tx_core/tx_crc/crcpkt2 /U102                     | A v -> Y ^   | INVX1    | 0.478 | 0.004 |   2.019 |    0.035 | 
     | \tx_core/tx_crc/crcpkt2 /U470                     | A ^ -> Y v   | INVX1    | 0.114 | 0.148 |   2.167 |    0.183 | 
     | \tx_core/tx_crc/crcpkt2 /U499                     | B v -> Y v   | AND2X1   | 0.016 | 0.060 |   2.226 |    0.242 | 
     | \tx_core/tx_crc/crcpkt2 /U835                     | B v -> Y v   | AND2X2   | 0.219 | 0.105 |   2.331 |    0.347 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                    | A v -> Y ^   | INVX2    | 0.490 | 0.358 |   2.689 |    0.704 | 
     | \tx_core/tx_crc/crcpkt2 /U2186                    | A ^ -> Y v   | NAND3X1  | 0.117 | 0.117 |   2.805 |    0.821 | 
     | \tx_core/tx_crc/crcpkt2 /U1397                    | A v -> Y ^   | INVX1    | 0.014 | 0.040 |   2.845 |    0.861 | 
     | \tx_core/tx_crc/crcpkt2 /U1398                    | A ^ -> Y v   | INVX1    | 0.084 | 0.067 |   2.912 |    0.928 | 
     | \tx_core/tx_crc/crcpkt2 /U2508                    | C v -> Y ^   | NOR3X1   | 0.051 | 0.048 |   2.960 |    0.976 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1_n3549            | A ^ -> Y ^   | BUFX4    | 0.256 | 0.113 |   3.074 |    1.089 | 
     | \tx_core/tx_crc/crcpkt2 /U281                     | A ^ -> Y v   | INVX2    | 0.308 | 0.278 |   3.352 |    1.367 | 
     | \tx_core/tx_crc/crcpkt2 /U918                     | A v -> Y ^   | INVX8    | 0.454 | 0.212 |   3.563 |    1.579 | 
     | \tx_core/tx_crc/crcpkt2 /U3586                    | C ^ -> Y v   | AOI22X1  | 0.115 | 0.183 |   3.747 |    1.762 | 
     | \tx_core/tx_crc/crcpkt2 /U3587                    | A v -> Y ^   | INVX1    | 0.014 | 0.039 |   3.786 |    1.801 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[8]         | D ^          | DFFPOSX1 | 0.014 | 0.000 |   3.786 |    1.801 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.984 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.020 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.213 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.273 |    2.258 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8    | 0.113 | 0.094 |   0.368 |    2.352 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.099 | 0.097 |   0.465 |    2.449 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.070 | 0.041 |   0.506 |    2.490 | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.107 | 0.073 |   0.579 |    2.563 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.120 | 0.021 |   0.600 |    2.584 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.672
- Setup                         1.497
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.376
- Arrival Time                  4.359
= Slack Time                   -1.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.983 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.948 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.754 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.691 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.349 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.143 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.961 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.899 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.858 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.811 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.754 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.670 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.610 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.568 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.518 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.473 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.453 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.373 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.258 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.223 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.056 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |    0.048 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.319 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.397 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.425 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.538 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.639 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.759 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.212 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.392 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.468 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.542 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.619 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.763 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.941 | 
     | \tx_core/tx_crc/crcpkt0 /U228                     | A ^ -> Y ^   | AND2X1   | 0.030 | 0.389 |   4.314 |    2.330 | 
     | \tx_core/tx_crc/crcpkt0 /U567                     | A ^ -> Y v   | INVX1    | 0.014 | 0.024 |   4.338 |    2.354 | 
     | \tx_core/tx_crc/crcpkt0 /U3367                    | C v -> Y ^   | OAI21X1  | 0.025 | 0.021 |   4.359 |    2.376 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]         | D ^          | DFFPOSX1 | 0.025 | 0.000 |   4.359 |    2.376 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.983 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    2.019 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.212 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.257 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.434 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.543 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.584 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.104 | 0.067 |   0.668 |    2.651 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.106 | 0.005 |   0.672 |    2.656 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.671
- Setup                         1.426
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.445
- Arrival Time                  4.384
= Slack Time                   -1.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.939 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.904 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.710 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.647 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.305 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.099 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.917 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.855 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.814 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.768 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.710 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.626 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.566 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.524 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.474 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.429 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.409 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.329 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.214 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.179 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |   -0.012 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |    0.092 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.363 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.441 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.469 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.581 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.683 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.803 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.256 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.436 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.512 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.586 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.663 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.807 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    1.985 | 
     | \tx_core/tx_crc/crcpkt0 /U224                     | A ^ -> Y ^   | AND2X1   | 0.027 | 0.413 |   4.338 |    2.398 | 
     | \tx_core/tx_crc/crcpkt0 /U766                     | A ^ -> Y v   | INVX1    | 0.012 | 0.021 |   4.359 |    2.420 | 
     | \tx_core/tx_crc/crcpkt0 /U3597                    | C v -> Y ^   | OAI21X1  | 0.032 | 0.025 |   4.384 |    2.445 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10]        | D ^          | DFFPOSX1 | 0.032 | 0.000 |   4.384 |    2.445 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.939 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.975 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.168 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.213 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.390 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.499 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.540 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.102 | 0.062 |   0.663 |    2.602 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.106 | 0.008 |   0.671 |    2.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.594
- Setup                         1.976
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.818
- Arrival Time                  3.752
= Slack Time                   -1.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.934 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.899 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.705 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.642 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.300 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.094 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.912 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.850 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.809 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.762 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.704 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.620 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.561 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.519 | 
     | \tx_core/axi_master /U205                         | A v -> Y ^   | NAND2X1  | 0.050 | 0.051 |   1.466 |   -0.468 | 
     | \tx_core/axi_master /U204                         | B ^ -> Y v   | AOI21X1  | 0.135 | 0.043 |   1.510 |   -0.425 | 
     | \tx_core/axi_master /U86                          | A v -> Y v   | AND2X2   | 0.142 | 0.114 |   1.624 |   -0.310 | 
     | \tx_core/axi_master /U817                         | A v -> Y ^   | INVX8    | 0.091 | 0.103 |   1.727 |   -0.207 | 
     | \tx_core/axi_master /U109                         | B ^ -> Y v   | NAND2X1  | 0.250 | 0.038 |   1.765 |   -0.169 | 
     | \tx_core/axi_master /U108                         | C v -> Y ^   | OAI21X1  | 0.111 | 0.144 |   1.909 |   -0.025 | 
     | \tx_core/tx_crc/crcpkt2 /U17                      | A ^ -> Y v   | INVX1    | 0.024 | 0.057 |   1.966 |    0.032 | 
     | \tx_core/tx_crc/crcpkt2 /U48                      | A v -> Y v   | AND2X2   | 0.019 | 0.049 |   2.015 |    0.081 | 
     | \tx_core/tx_crc/crcpkt2 /U102                     | A v -> Y ^   | INVX1    | 0.478 | 0.004 |   2.019 |    0.085 | 
     | \tx_core/tx_crc/crcpkt2 /U470                     | A ^ -> Y v   | INVX1    | 0.114 | 0.148 |   2.167 |    0.233 | 
     | \tx_core/tx_crc/crcpkt2 /U499                     | B v -> Y v   | AND2X1   | 0.016 | 0.060 |   2.226 |    0.292 | 
     | \tx_core/tx_crc/crcpkt2 /U835                     | B v -> Y v   | AND2X2   | 0.219 | 0.105 |   2.331 |    0.397 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                    | A v -> Y ^   | INVX2    | 0.490 | 0.358 |   2.689 |    0.754 | 
     | \tx_core/tx_crc/crcpkt2 /U2186                    | A ^ -> Y v   | NAND3X1  | 0.117 | 0.117 |   2.805 |    0.871 | 
     | \tx_core/tx_crc/crcpkt2 /U1397                    | A v -> Y ^   | INVX1    | 0.014 | 0.040 |   2.845 |    0.911 | 
     | \tx_core/tx_crc/crcpkt2 /U1398                    | A ^ -> Y v   | INVX1    | 0.084 | 0.067 |   2.912 |    0.978 | 
     | \tx_core/tx_crc/crcpkt2 /U2508                    | C v -> Y ^   | NOR3X1   | 0.051 | 0.048 |   2.960 |    1.026 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1_n3549            | A ^ -> Y ^   | BUFX4    | 0.256 | 0.113 |   3.074 |    1.140 | 
     | \tx_core/tx_crc/crcpkt2 /U281                     | A ^ -> Y v   | INVX2    | 0.308 | 0.278 |   3.352 |    1.417 | 
     | \tx_core/tx_crc/crcpkt2 /U111                     | A v -> Y ^   | INVX4    | 0.386 | 0.250 |   3.602 |    1.667 | 
     | \tx_core/tx_crc/crcpkt2 /U4922                    | C ^ -> Y v   | AOI22X1  | 0.066 | 0.129 |   3.730 |    1.796 | 
     | \tx_core/tx_crc/crcpkt2 /U4923                    | A v -> Y ^   | INVX1    | 0.014 | 0.022 |   3.752 |    1.818 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31]        | D ^          | DFFPOSX1 | 0.014 | 0.000 |   3.752 |    1.818 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.934 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.970 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.163 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.273 |    2.208 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8    | 0.113 | 0.094 |   0.368 |    2.302 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.099 | 0.097 |   0.465 |    2.399 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.070 | 0.041 |   0.506 |    2.440 | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.107 | 0.073 |   0.579 |    2.513 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31]         | CLK ^        | DFFPOSX1 | 0.119 | 0.015 |   0.594 |    2.528 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[23] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.589
- Setup                         1.909
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.880
- Arrival Time                  3.770
= Slack Time                   -1.891
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.891 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.855 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.662 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.598 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.256 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.050 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.868 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.806 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.765 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.719 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.661 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.577 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.517 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.475 | 
     | \tx_core/axi_master /U205                         | A v -> Y ^   | NAND2X1  | 0.050 | 0.051 |   1.466 |   -0.424 | 
     | \tx_core/axi_master /U204                         | B ^ -> Y v   | AOI21X1  | 0.135 | 0.043 |   1.510 |   -0.381 | 
     | \tx_core/axi_master /U86                          | A v -> Y v   | AND2X2   | 0.142 | 0.114 |   1.624 |   -0.267 | 
     | \tx_core/axi_master /U817                         | A v -> Y ^   | INVX8    | 0.091 | 0.103 |   1.727 |   -0.163 | 
     | \tx_core/axi_master /U109                         | B ^ -> Y v   | NAND2X1  | 0.250 | 0.038 |   1.765 |   -0.125 | 
     | \tx_core/axi_master /U108                         | C v -> Y ^   | OAI21X1  | 0.111 | 0.144 |   1.909 |    0.019 | 
     | \tx_core/tx_crc/crcpkt2 /U17                      | A ^ -> Y v   | INVX1    | 0.024 | 0.057 |   1.966 |    0.076 | 
     | \tx_core/tx_crc/crcpkt2 /U48                      | A v -> Y v   | AND2X2   | 0.019 | 0.049 |   2.015 |    0.124 | 
     | \tx_core/tx_crc/crcpkt2 /U102                     | A v -> Y ^   | INVX1    | 0.478 | 0.004 |   2.019 |    0.128 | 
     | \tx_core/tx_crc/crcpkt2 /U470                     | A ^ -> Y v   | INVX1    | 0.114 | 0.148 |   2.167 |    0.276 | 
     | \tx_core/tx_crc/crcpkt2 /U499                     | B v -> Y v   | AND2X1   | 0.016 | 0.060 |   2.226 |    0.336 | 
     | \tx_core/tx_crc/crcpkt2 /U835                     | B v -> Y v   | AND2X2   | 0.219 | 0.105 |   2.331 |    0.440 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                    | A v -> Y ^   | INVX2    | 0.490 | 0.358 |   2.689 |    0.798 | 
     | \tx_core/tx_crc/crcpkt2 /U2186                    | A ^ -> Y v   | NAND3X1  | 0.117 | 0.117 |   2.805 |    0.915 | 
     | \tx_core/tx_crc/crcpkt2 /U1397                    | A v -> Y ^   | INVX1    | 0.014 | 0.040 |   2.845 |    0.955 | 
     | \tx_core/tx_crc/crcpkt2 /U1398                    | A ^ -> Y v   | INVX1    | 0.084 | 0.067 |   2.912 |    1.021 | 
     | \tx_core/tx_crc/crcpkt2 /U2508                    | C v -> Y ^   | NOR3X1   | 0.051 | 0.048 |   2.960 |    1.070 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1_n3549            | A ^ -> Y ^   | BUFX4    | 0.256 | 0.113 |   3.074 |    1.183 | 
     | \tx_core/tx_crc/crcpkt2 /U281                     | A ^ -> Y v   | INVX2    | 0.308 | 0.278 |   3.352 |    1.461 | 
     | \tx_core/tx_crc/crcpkt2 /U111                     | A v -> Y ^   | INVX4    | 0.386 | 0.250 |   3.602 |    1.711 | 
     | \tx_core/tx_crc/crcpkt2 /U4534                    | C ^ -> Y v   | AOI22X1  | 0.124 | 0.126 |   3.728 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /U4535                    | A v -> Y ^   | INVX1    | 0.015 | 0.042 |   3.770 |    1.880 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[23]        | D ^          | DFFPOSX1 | 0.015 | 0.000 |   3.770 |    1.880 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.891 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.926 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.120 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.273 |    2.164 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8    | 0.113 | 0.094 |   0.368 |    2.258 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.099 | 0.097 |   0.465 |    2.355 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.070 | 0.041 |   0.506 |    2.397 | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.107 | 0.073 |   0.579 |    2.469 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.117 | 0.010 |   0.589 |    2.479 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.671
- Setup                         1.525
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  4.227
= Slack Time                   -1.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.881 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.846 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.652 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.589 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.247 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.041 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.859 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.797 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.756 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.709 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.652 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.568 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.508 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.466 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.416 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.371 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.351 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.271 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.156 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.120 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |    0.047 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |    0.150 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.421 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.499 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.527 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.640 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.741 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.861 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.314 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.494 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.570 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.644 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.721 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.865 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    2.043 | 
     | \tx_core/tx_crc/crcpkt0 /U3440                    | C ^ -> Y v   | AOI22X1  | 0.137 | 0.255 |   4.180 |    2.298 | 
     | \tx_core/tx_crc/crcpkt0 /U3441                    | A v -> Y ^   | INVX1    | 0.015 | 0.047 |   4.227 |    2.345 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]         | D ^          | DFFPOSX1 | 0.015 | 0.000 |   4.227 |    2.346 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.881 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.917 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.110 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.155 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.332 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.441 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.482 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.104 | 0.067 |   0.668 |    2.549 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.105 | 0.003 |   0.671 |    2.552 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][0] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.651
- Setup                         4.108
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -0.257
- Arrival Time                  1.620
= Slack Time                   -1.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.877 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.842 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.648 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.585 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.304 | 0.296 |   0.588 |   -1.289 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR    | 0.016 | 0.184 |   0.772 |   -1.106 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1    | 0.056 | 0.048 |   0.820 |   -1.058 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1   | 0.049 | 0.057 |   0.877 |   -1.001 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2    | 0.219 | 0.137 |   1.014 |   -0.864 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1  | 0.034 | 0.102 |   1.116 |   -0.762 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^   | INVX1    | 0.018 | 0.034 |   1.150 |   -0.728 | 
     | \tx_core/axi_master /U228                          | A ^ -> Y ^   | AND2X2   | 0.064 | 0.068 |   1.218 |   -0.660 | 
     | \tx_core/axi_master /U87                           | A ^ -> Y v   | INVX4    | 0.107 | 0.056 |   1.274 |   -0.603 | 
     | \tx_core/axi_master /U310                          | A v -> Y ^   | INVX8    | 0.220 | 0.113 |   1.387 |   -0.491 | 
     | \tx_core/axi_master /U1090                         | S ^ -> Y v   | MUX2X1   | 0.047 | 0.208 |   1.595 |   -0.283 | 
     | \tx_core/axi_master /U2573                         | A v -> Y ^   | INVX1    | 0.002 | 0.026 |   1.620 |   -0.257 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.002 | 0.000 |   1.620 |   -0.257 | 
     | g[1][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.877 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.913 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.106 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8    | 0.088 | 0.051 |   0.280 |    2.157 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8    | 0.138 | 0.112 |   0.392 |    2.270 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B ^ -> Y ^   | AND2X2   | 0.111 | 0.112 |   0.504 |    2.381 | 
     | ta_mem_reg[1] /main_gate                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A ^ -> Y v   | INVX8    | 0.100 | 0.053 |   0.557 |    2.434 | 
     | 8___L1_I0                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FECTS_link_addr_0_fifo_net772 | A v -> Y ^   | INVX8    | 0.144 | 0.078 |   0.635 |    2.512 | 
     | 8___L2_I2                                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.180 | 0.016 |   0.651 |    2.529 | 
     | g[1][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[24] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[24] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.585
- Setup                         1.562
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.222
- Arrival Time                  4.100
= Slack Time                   -1.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.877 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.842 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.648 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.585 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.243 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.037 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.855 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.793 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.752 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.705 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.648 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.564 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.504 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.462 | 
     | \tx_core/axi_master /U205                         | A v -> Y ^   | NAND2X1  | 0.050 | 0.051 |   1.466 |   -0.411 | 
     | \tx_core/axi_master /U204                         | B ^ -> Y v   | AOI21X1  | 0.135 | 0.043 |   1.510 |   -0.368 | 
     | \tx_core/axi_master /U86                          | A v -> Y v   | AND2X2   | 0.142 | 0.114 |   1.624 |   -0.253 | 
     | \tx_core/axi_master /U817                         | A v -> Y ^   | INVX8    | 0.091 | 0.103 |   1.727 |   -0.150 | 
     | \tx_core/axi_master /U109                         | B ^ -> Y v   | NAND2X1  | 0.250 | 0.038 |   1.765 |   -0.112 | 
     | \tx_core/axi_master /U108                         | C v -> Y ^   | OAI21X1  | 0.111 | 0.144 |   1.909 |    0.032 | 
     | \tx_core/tx_crc/crcpkt2 /U17                      | A ^ -> Y v   | INVX1    | 0.024 | 0.057 |   1.966 |    0.089 | 
     | \tx_core/tx_crc/crcpkt2 /U48                      | A v -> Y v   | AND2X2   | 0.019 | 0.049 |   2.015 |    0.138 | 
     | \tx_core/tx_crc/crcpkt2 /U102                     | A v -> Y ^   | INVX1    | 0.478 | 0.004 |   2.019 |    0.141 | 
     | \tx_core/tx_crc/crcpkt2 /U470                     | A ^ -> Y v   | INVX1    | 0.114 | 0.148 |   2.167 |    0.289 | 
     | \tx_core/tx_crc/crcpkt2 /U499                     | B v -> Y v   | AND2X1   | 0.016 | 0.060 |   2.226 |    0.349 | 
     | \tx_core/tx_crc/crcpkt2 /U835                     | B v -> Y v   | AND2X2   | 0.219 | 0.105 |   2.331 |    0.454 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                    | A v -> Y ^   | INVX2    | 0.490 | 0.358 |   2.689 |    0.811 | 
     | \tx_core/tx_crc/crcpkt2 /U2186                    | A ^ -> Y v   | NAND3X1  | 0.117 | 0.117 |   2.805 |    0.928 | 
     | \tx_core/tx_crc/crcpkt2 /U1397                    | A v -> Y ^   | INVX1    | 0.014 | 0.040 |   2.845 |    0.968 | 
     | \tx_core/tx_crc/crcpkt2 /U1398                    | A ^ -> Y v   | INVX1    | 0.084 | 0.067 |   2.912 |    1.035 | 
     | \tx_core/tx_crc/crcpkt2 /U2508                    | C v -> Y ^   | NOR3X1   | 0.051 | 0.048 |   2.960 |    1.083 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1_n3549            | A ^ -> Y ^   | BUFX4    | 0.256 | 0.113 |   3.074 |    1.196 | 
     | \tx_core/tx_crc/crcpkt2 /U281                     | A ^ -> Y v   | INVX2    | 0.308 | 0.278 |   3.352 |    1.474 | 
     | \tx_core/tx_crc/crcpkt2 /U87                      | A v -> Y ^   | INVX2    | 0.603 | 0.396 |   3.747 |    1.870 | 
     | \tx_core/tx_crc/crcpkt2 /U216                     | A ^ -> Y ^   | AND2X1   | 0.028 | 0.304 |   4.051 |    2.174 | 
     | \tx_core/tx_crc/crcpkt2 /U916                     | A ^ -> Y v   | INVX1    | 0.016 | 0.025 |   4.076 |    2.199 | 
     | \tx_core/tx_crc/crcpkt2 /U4580                    | C v -> Y ^   | OAI21X1  | 0.049 | 0.023 |   4.100 |    2.222 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[24]        | D ^          | DFFPOSX1 | 0.049 | 0.000 |   4.100 |    2.222 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.877 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.913 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.106 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.273 |    2.151 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8    | 0.113 | 0.094 |   0.368 |    2.245 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.099 | 0.097 |   0.465 |    2.342 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.070 | 0.041 |   0.506 |    2.383 | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.107 | 0.073 |   0.579 |    2.456 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[24]         | CLK ^        | DFFPOSX1 | 0.115 | 0.006 |   0.585 |    2.462 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.670
- Setup                         1.537
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.332
- Arrival Time                  4.207
= Slack Time                   -1.875
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.875 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.840 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.646 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.583 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.241 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.035 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.853 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.791 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.750 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.703 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.645 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.561 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.502 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.460 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.410 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.365 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.345 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.265 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.150 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.114 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |    0.053 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |    0.156 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.427 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.505 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.533 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.646 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.747 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.867 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.320 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.500 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.576 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.650 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.727 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.871 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    2.049 | 
     | \tx_core/tx_crc/crcpkt0 /U4172                    | C ^ -> Y v   | AOI22X1  | 0.101 | 0.250 |   4.174 |    2.299 | 
     | \tx_core/tx_crc/crcpkt0 /U4173                    | A v -> Y ^   | INVX1    | 0.013 | 0.033 |   4.207 |    2.332 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19]        | D ^          | DFFPOSX1 | 0.013 | 0.000 |   4.207 |    2.332 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.875 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.911 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.104 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.148 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.326 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.435 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.476 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.104 | 0.067 |   0.667 |    2.543 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19]         | CLK ^        | DFFPOSX1 | 0.105 | 0.002 |   0.670 |    2.545 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[28] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.587
- Setup                         1.559
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.229
- Arrival Time                  4.101
= Slack Time                   -1.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.872 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.837 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.643 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.580 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.237 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.032 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.850 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.788 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.746 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.700 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.642 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.558 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.499 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.457 | 
     | \tx_core/axi_master /U205                         | A v -> Y ^   | NAND2X1  | 0.050 | 0.051 |   1.466 |   -0.406 | 
     | \tx_core/axi_master /U204                         | B ^ -> Y v   | AOI21X1  | 0.135 | 0.043 |   1.510 |   -0.362 | 
     | \tx_core/axi_master /U86                          | A v -> Y v   | AND2X2   | 0.142 | 0.114 |   1.624 |   -0.248 | 
     | \tx_core/axi_master /U817                         | A v -> Y ^   | INVX8    | 0.091 | 0.103 |   1.727 |   -0.145 | 
     | \tx_core/axi_master /U109                         | B ^ -> Y v   | NAND2X1  | 0.250 | 0.038 |   1.765 |   -0.107 | 
     | \tx_core/axi_master /U108                         | C v -> Y ^   | OAI21X1  | 0.111 | 0.144 |   1.909 |    0.037 | 
     | \tx_core/tx_crc/crcpkt2 /U17                      | A ^ -> Y v   | INVX1    | 0.024 | 0.057 |   1.966 |    0.094 | 
     | \tx_core/tx_crc/crcpkt2 /U48                      | A v -> Y v   | AND2X2   | 0.019 | 0.049 |   2.015 |    0.143 | 
     | \tx_core/tx_crc/crcpkt2 /U102                     | A v -> Y ^   | INVX1    | 0.478 | 0.004 |   2.019 |    0.147 | 
     | \tx_core/tx_crc/crcpkt2 /U470                     | A ^ -> Y v   | INVX1    | 0.114 | 0.148 |   2.167 |    0.295 | 
     | \tx_core/tx_crc/crcpkt2 /U499                     | B v -> Y v   | AND2X1   | 0.016 | 0.060 |   2.226 |    0.354 | 
     | \tx_core/tx_crc/crcpkt2 /U835                     | B v -> Y v   | AND2X2   | 0.219 | 0.105 |   2.331 |    0.459 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                    | A v -> Y ^   | INVX2    | 0.490 | 0.358 |   2.689 |    0.817 | 
     | \tx_core/tx_crc/crcpkt2 /U2186                    | A ^ -> Y v   | NAND3X1  | 0.117 | 0.117 |   2.805 |    0.933 | 
     | \tx_core/tx_crc/crcpkt2 /U1397                    | A v -> Y ^   | INVX1    | 0.014 | 0.040 |   2.845 |    0.973 | 
     | \tx_core/tx_crc/crcpkt2 /U1398                    | A ^ -> Y v   | INVX1    | 0.084 | 0.067 |   2.912 |    1.040 | 
     | \tx_core/tx_crc/crcpkt2 /U2508                    | C v -> Y ^   | NOR3X1   | 0.051 | 0.048 |   2.960 |    1.088 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1_n3549            | A ^ -> Y ^   | BUFX4    | 0.256 | 0.113 |   3.074 |    1.202 | 
     | \tx_core/tx_crc/crcpkt2 /U281                     | A ^ -> Y v   | INVX2    | 0.308 | 0.278 |   3.352 |    1.480 | 
     | \tx_core/tx_crc/crcpkt2 /U87                      | A v -> Y ^   | INVX2    | 0.603 | 0.396 |   3.747 |    1.876 | 
     | \tx_core/tx_crc/crcpkt2 /U198                     | A ^ -> Y ^   | AND2X1   | 0.029 | 0.306 |   4.053 |    2.181 | 
     | \tx_core/tx_crc/crcpkt2 /U920                     | A ^ -> Y v   | INVX1    | 0.011 | 0.021 |   4.074 |    2.202 | 
     | \tx_core/tx_crc/crcpkt2 /U4778                    | C v -> Y ^   | OAI21X1  | 0.057 | 0.026 |   4.101 |    2.229 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[28]        | D ^          | DFFPOSX1 | 0.057 | 0.000 |   4.101 |    2.229 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.872 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.907 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.101 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8    | 0.078 | 0.045 |   0.273 |    2.145 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8    | 0.113 | 0.094 |   0.368 |    2.240 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.099 | 0.097 |   0.465 |    2.337 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.070 | 0.041 |   0.506 |    2.378 | 
     | \tx_core/tx_crc/crcpkt2 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.107 | 0.073 |   0.579 |    2.451 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[28]         | CLK ^        | DFFPOSX1 | 0.117 | 0.009 |   0.587 |    2.459 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.677
- Setup                         1.604
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.273
- Arrival Time                  4.145
= Slack Time                   -1.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -1.871 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |   -1.836 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |   -1.642 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.212 | 0.063 |   0.292 |   -1.579 | 
     | FECTS_clks_clk___L4_I6                            | A v -> Y ^   | INVX8    | 0.343 | 0.342 |   0.635 |   -1.237 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR    | 0.282 | 0.206 |   0.840 |   -1.031 | 
     | \tx_core/axi_master /U1922                        | A v -> Y ^   | INVX1    | 0.157 | 0.182 |   1.022 |   -0.849 | 
     | \tx_core/axi_master /U1923                        | A ^ -> Y v   | INVX1    | 0.006 | 0.062 |   1.084 |   -0.787 | 
     | \tx_core/axi_master /U1019                        | A v -> Y v   | OR2X1    | 0.013 | 0.041 |   1.126 |   -0.746 | 
     | \tx_core/axi_master /U964                         | A v -> Y v   | OR2X1    | 0.021 | 0.046 |   1.172 |   -0.700 | 
     | \tx_core/axi_master /U569                         | B v -> Y v   | OR2X1    | 0.023 | 0.058 |   1.230 |   -0.642 | 
     | \tx_core/axi_master /U1023                        | B v -> Y v   | OR2X2    | 0.071 | 0.084 |   1.314 |   -0.558 | 
     | \tx_core/axi_master /U140                         | A v -> Y ^   | NOR2X1   | 0.028 | 0.060 |   1.373 |   -0.498 | 
     | \tx_core/axi_master /U104                         | B ^ -> Y v   | NAND2X1  | 0.053 | 0.042 |   1.415 |   -0.456 | 
     | \tx_core/axi_master /U103                         | B v -> Y ^   | NAND3X1  | 0.041 | 0.050 |   1.465 |   -0.406 | 
     | \tx_core/axi_master /U182                         | A ^ -> Y ^   | OR2X2    | 0.019 | 0.045 |   1.510 |   -0.361 | 
     | \tx_core/axi_master /U74                          | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.530 |   -0.341 | 
     | \tx_core/axi_master /U75                          | A v -> Y v   | AND2X2   | 0.148 | 0.080 |   1.611 |   -0.261 | 
     | \tx_core/axi_master /U385                         | A v -> Y ^   | INVX4    | 0.093 | 0.114 |   1.725 |   -0.146 | 
     | \tx_core/axi_master /U900                         | A ^ -> Y v   | INVX8    | 0.089 | 0.036 |   1.761 |   -0.111 | 
     | \tx_core/axi_master /U2932                        | S v -> Y v   | MUX2X1   | 0.027 | 0.167 |   1.928 |    0.056 | 
     | \tx_core/axi_master /FE_OFC45_n2676               | A v -> Y v   | BUFX2    | 0.256 | 0.104 |   2.031 |    0.160 | 
     | \tx_core/axi_master /U25                          | A v -> Y ^   | INVX1    | 0.161 | 0.271 |   2.302 |    0.431 | 
     | \tx_core/tx_crc/crcpkt0 /U61                      | B ^ -> Y ^   | OR2X2    | 0.045 | 0.078 |   2.380 |    0.509 | 
     | \tx_core/tx_crc/crcpkt0 /U62                      | A ^ -> Y v   | INVX1    | 0.013 | 0.028 |   2.409 |    0.537 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | B v -> Y ^   | NAND3X1  | 0.161 | 0.112 |   2.521 |    0.649 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.058 | 0.102 |   2.623 |    0.751 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.375 | 0.120 |   2.743 |    0.871 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.506 | 0.453 |   3.195 |    1.324 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.105 | 0.180 |   3.375 |    1.504 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.046 | 0.076 |   3.452 |    1.580 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.057 | 0.073 |   3.525 |    1.653 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.160 | 0.078 |   3.603 |    1.731 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.180 | 0.144 |   3.747 |    1.875 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.419 | 0.178 |   3.925 |    2.053 | 
     | \tx_core/tx_crc/crcpkt0 /U2370                    | C ^ -> Y v   | AOI22X1  | 0.092 | 0.191 |   4.115 |    2.244 | 
     | \tx_core/tx_crc/crcpkt0 /U2371                    | A v -> Y ^   | INVX1    | 0.012 | 0.029 |   4.145 |    2.273 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0]         | D ^          | DFFPOSX1 | 0.012 | 0.000 |   4.145 |    2.273 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    1.872 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.074 | 0.035 |   0.035 |    1.907 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.137 | 0.194 |   0.229 |    2.101 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.086 | 0.044 |   0.273 |    2.145 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.170 | 0.177 |   0.451 |    2.322 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.090 | 0.109 |   0.560 |    2.431 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.054 | 0.041 |   0.601 |    2.472 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.104 | 0.067 |   0.668 |    2.539 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0]          | CLK ^        | DFFPOSX1 | 0.107 | 0.010 |   0.678 |    2.549 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

