{"Source Block": ["hdl/library/axi_dmac/data_mover.v@72:82@HdlIdDef", "reg [C_ID_WIDTH-1:0] id = 'h00;\nreg [C_ID_WIDTH-1:0] id_next;\nreg [3:0] beat_counter = 'h00;\nwire [3:0] beat_counter_next;\nwire last;\nreg pending_burst;\n\nassign response_id = id;\n\nassign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@71:81", "reg [3:0] last_burst_length;\nreg [C_ID_WIDTH-1:0] id = 'h00;\nreg [C_ID_WIDTH-1:0] id_next;\nreg [3:0] beat_counter = 'h00;\nwire [3:0] beat_counter_next;\nwire last;\nreg pending_burst;\n\nassign response_id = id;\n\nassign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\n"], ["hdl/library/axi_dmac/data_mover.v@74:84", "reg [3:0] beat_counter = 'h00;\nwire [3:0] beat_counter_next;\nwire last;\nreg pending_burst;\n\nassign response_id = id;\n\nassign beat_counter_next = s_axi_ready && s_axi_valid ? beat_counter + 1'b1 : beat_counter;\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n\nassign s_axi_ready = m_axi_ready & pending_burst & ~req_ready;\n"]], "Diff Content": {"Delete": [], "Add": [[77, "reg active;\n"]]}}