LIBRARY IEEE;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
-------------------------------------------------------------
ENTITY comparador IS
   GENERIC ( MAX_WIDHT    :   INTEGER := 128);
	PORT(	    x	           :	IN		STD_LOGIC_VECTOR(MAX_WIDHT-1 DOWNTO 0);
			    y	           :	IN 	STD_LOGIC_VECTOR(MAX_WIDHT-1 DOWNTO 0);
				 eq           :   OUT   STD_LOGIC;
				 lg           :   OUT   STD_LOGIC;
				 ls           :   OUT   STD_LOGIC);
END ENTITY comparador;
-------------------------------------------------------------
ARCHITECTURE gateLevel OF comparador IS
   SIGNAL   eqs  :  STD_LOGIC_VECTOR(MAX_WIDHT-1 DOWNTO 0);
BEGIN
	
   eq <= '1' WHEN (x = y AND sel = '0') ELSE p0;
	lg <= '1' WHEN (x > y AND sel = '0') ELSE p1;
	ls <= '1' WHEN (x < y AND sel = '0') ELSE p2;
				  
END ARCHITECTURE gateLevel;