Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 24 19:47:45 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.378      -20.579                    189                 4868        0.050        0.000                      0                 4868        4.500        0.000                       0                  2095  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.378      -20.579                    189                 4868        0.050        0.000                      0                 4868        4.500        0.000                       0                  2095  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          189  Failing Endpoints,  Worst Slack       -0.378ns,  Total Violation      -20.579ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.378ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[15][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 2.925ns (28.415%)  route 7.369ns (71.585%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.058    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.172 r  inst_LogicUnit/registers_reg[3][23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.172    inst_LogicUnit/registers_reg[3][23]_i_26_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.411 r  inst_LogicUnit/registers_reg[3][23]_i_18/O[2]
                         net (fo=1, routed)           0.563    10.973    inst_LogicUnit/registers[1]0[22]
    SLICE_X22Y46         LUT4 (Prop_lut4_I3_O)        0.302    11.275 r  inst_LogicUnit/registers[3][22]_i_20/O
                         net (fo=1, routed)           0.549    11.824    inst_LogicUnit/registers[3][22]_i_20_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.948 f  inst_LogicUnit/registers[3][22]_i_8/O
                         net (fo=1, routed)           0.885    12.833    inst_LogicUnit/registers[3][22]_i_8_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.957 r  inst_LogicUnit/registers[3][22]_i_3/O
                         net (fo=1, routed)           0.564    13.521    inst_LogicUnit/registers[3][22]_i_3_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.645 r  inst_LogicUnit/registers[3][22]_i_1/O
                         net (fo=31, routed)          1.151    14.797    inst_LogicUnit/registers[3][22]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  inst_LogicUnit/registers_reg[15][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.517    14.307    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  inst_LogicUnit/registers_reg[15][22]/C
                         clock pessimism              0.228    14.535    
                         clock uncertainty           -0.035    14.499    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)       -0.081    14.418    inst_LogicUnit/registers_reg[15][22]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                 -0.378    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[9][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 2.925ns (28.924%)  route 7.188ns (71.076%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.058    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.172 r  inst_LogicUnit/registers_reg[3][23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.172    inst_LogicUnit/registers_reg[3][23]_i_26_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.411 r  inst_LogicUnit/registers_reg[3][23]_i_18/O[2]
                         net (fo=1, routed)           0.563    10.973    inst_LogicUnit/registers[1]0[22]
    SLICE_X22Y46         LUT4 (Prop_lut4_I3_O)        0.302    11.275 r  inst_LogicUnit/registers[3][22]_i_20/O
                         net (fo=1, routed)           0.549    11.824    inst_LogicUnit/registers[3][22]_i_20_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.948 f  inst_LogicUnit/registers[3][22]_i_8/O
                         net (fo=1, routed)           0.885    12.833    inst_LogicUnit/registers[3][22]_i_8_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.957 r  inst_LogicUnit/registers[3][22]_i_3/O
                         net (fo=1, routed)           0.564    13.521    inst_LogicUnit/registers[3][22]_i_3_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.645 r  inst_LogicUnit/registers[3][22]_i_1/O
                         net (fo=31, routed)          0.970    14.615    inst_LogicUnit/registers[3][22]_i_1_n_0
    SLICE_X33Y53         FDRE                                         r  inst_LogicUnit/registers_reg[9][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.434    14.223    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X33Y53         FDRE                                         r  inst_LogicUnit/registers_reg[9][22]/C
                         clock pessimism              0.148    14.371    
                         clock uncertainty           -0.035    14.336    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)       -0.067    14.269    inst_LogicUnit/registers_reg[9][22]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -14.615    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[11][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 3.107ns (30.572%)  route 7.056ns (69.428%))
  Logic Levels:           14  (CARRY4=8 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.058    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.172 r  inst_LogicUnit/registers_reg[3][23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.172    inst_LogicUnit/registers_reg[3][23]_i_26_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.286 r  inst_LogicUnit/registers_reg[3][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.286    inst_LogicUnit/registers_reg[3][23]_i_18_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.400 r  inst_LogicUnit/registers_reg[3][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.400    inst_LogicUnit/registers_reg[3][27]_i_22_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.713 r  inst_LogicUnit/registers_reg[3][31]_i_47/O[3]
                         net (fo=1, routed)           0.625    11.338    inst_LogicUnit/registers[1]0[31]
    SLICE_X17Y46         LUT5 (Prop_lut5_I4_O)        0.306    11.644 r  inst_LogicUnit/registers[3][31]_i_25/O
                         net (fo=1, routed)           0.573    12.217    inst_LogicUnit/registers[3][31]_i_25_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.341 f  inst_LogicUnit/registers[3][31]_i_12/O
                         net (fo=1, routed)           0.685    13.026    inst_LogicUnit/registers[3][31]_i_12_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.150 r  inst_LogicUnit/registers[3][31]_i_2/O
                         net (fo=31, routed)          1.515    14.665    inst_LogicUnit/registers[3][31]_i_2_n_0
    SLICE_X23Y42         FDRE                                         r  inst_LogicUnit/registers_reg[11][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.443    14.233    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y42         FDRE                                         r  inst_LogicUnit/registers_reg[11][31]/C
                         clock pessimism              0.228    14.461    
                         clock uncertainty           -0.035    14.425    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)       -0.105    14.320    inst_LogicUnit/registers_reg[11][31]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.665    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[10][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 2.793ns (27.175%)  route 7.485ns (72.825%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.278 r  inst_LogicUnit/dm_addr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.451    10.729    inst_LogicUnit/registers[1]0[13]
    SLICE_X17Y42         LUT4 (Prop_lut4_I3_O)        0.303    11.032 r  inst_LogicUnit/registers[3][13]_i_18/O
                         net (fo=1, routed)           0.569    11.600    inst_LogicUnit/registers[3][13]_i_18_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.724 f  inst_LogicUnit/registers[3][13]_i_7/O
                         net (fo=1, routed)           0.840    12.565    inst_LogicUnit/registers[3][13]_i_7_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.689 r  inst_LogicUnit/registers[3][13]_i_3/O
                         net (fo=1, routed)           0.832    13.521    inst_LogicUnit/registers[3][13]_i_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.645 r  inst_LogicUnit/registers[3][13]_i_1/O
                         net (fo=31, routed)          1.136    14.780    inst_LogicUnit/registers[3][13]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  inst_LogicUnit/registers_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.516    14.306    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  inst_LogicUnit/registers_reg[10][13]/C
                         clock pessimism              0.228    14.534    
                         clock uncertainty           -0.035    14.498    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)       -0.061    14.437    inst_LogicUnit/registers_reg[10][13]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[29][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.091ns  (logic 2.925ns (28.986%)  route 7.166ns (71.014%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 14.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.058    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.172 r  inst_LogicUnit/registers_reg[3][23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.172    inst_LogicUnit/registers_reg[3][23]_i_26_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.411 r  inst_LogicUnit/registers_reg[3][23]_i_18/O[2]
                         net (fo=1, routed)           0.563    10.973    inst_LogicUnit/registers[1]0[22]
    SLICE_X22Y46         LUT4 (Prop_lut4_I3_O)        0.302    11.275 r  inst_LogicUnit/registers[3][22]_i_20/O
                         net (fo=1, routed)           0.549    11.824    inst_LogicUnit/registers[3][22]_i_20_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.948 f  inst_LogicUnit/registers[3][22]_i_8/O
                         net (fo=1, routed)           0.885    12.833    inst_LogicUnit/registers[3][22]_i_8_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.957 r  inst_LogicUnit/registers[3][22]_i_3/O
                         net (fo=1, routed)           0.564    13.521    inst_LogicUnit/registers[3][22]_i_3_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.645 r  inst_LogicUnit/registers[3][22]_i_1/O
                         net (fo=31, routed)          0.948    14.594    inst_LogicUnit/registers[3][22]_i_1_n_0
    SLICE_X31Y54         FDRE                                         r  inst_LogicUnit/registers_reg[29][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.434    14.223    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X31Y54         FDRE                                         r  inst_LogicUnit/registers_reg[29][22]/C
                         clock pessimism              0.148    14.371    
                         clock uncertainty           -0.035    14.336    
    SLICE_X31Y54         FDRE (Setup_fdre_C_D)       -0.067    14.269    inst_LogicUnit/registers_reg[29][22]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.202ns  (logic 2.791ns (27.357%)  route 7.411ns (72.643%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 14.235 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.058    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.280 r  inst_LogicUnit/registers_reg[3][23]_i_26/O[0]
                         net (fo=1, routed)           0.450    10.730    inst_LogicUnit/registers[1]0[16]
    SLICE_X18Y42         LUT4 (Prop_lut4_I3_O)        0.299    11.029 r  inst_LogicUnit/registers[3][16]_i_19/O
                         net (fo=1, routed)           0.749    11.777    inst_LogicUnit/registers[3][16]_i_19_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.901 f  inst_LogicUnit/registers[3][16]_i_7/O
                         net (fo=1, routed)           0.731    12.632    inst_LogicUnit/registers[3][16]_i_7_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  inst_LogicUnit/registers[3][16]_i_3/O
                         net (fo=1, routed)           0.720    13.476    inst_LogicUnit/registers[3][16]_i_3_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.600 r  inst_LogicUnit/registers[3][16]_i_1/O
                         net (fo=31, routed)          1.105    14.705    inst_LogicUnit/registers[3][16]_i_1_n_0
    SLICE_X20Y48         FDRE                                         r  inst_LogicUnit/registers_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.445    14.235    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  inst_LogicUnit/registers_reg[5][16]/C
                         clock pessimism              0.228    14.463    
                         clock uncertainty           -0.035    14.427    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.047    14.380    inst_LogicUnit/registers_reg[5][16]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -14.705    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.188ns  (logic 2.793ns (27.414%)  route 7.395ns (72.586%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 14.238 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.278 r  inst_LogicUnit/dm_addr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.451    10.729    inst_LogicUnit/registers[1]0[13]
    SLICE_X17Y42         LUT4 (Prop_lut4_I3_O)        0.303    11.032 r  inst_LogicUnit/registers[3][13]_i_18/O
                         net (fo=1, routed)           0.569    11.600    inst_LogicUnit/registers[3][13]_i_18_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.724 f  inst_LogicUnit/registers[3][13]_i_7/O
                         net (fo=1, routed)           0.840    12.565    inst_LogicUnit/registers[3][13]_i_7_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.689 r  inst_LogicUnit/registers[3][13]_i_3/O
                         net (fo=1, routed)           0.832    13.521    inst_LogicUnit/registers[3][13]_i_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.645 r  inst_LogicUnit/registers[3][13]_i_1/O
                         net (fo=31, routed)          1.046    14.691    inst_LogicUnit/registers[3][13]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  inst_LogicUnit/registers_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.448    14.238    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  inst_LogicUnit/registers_reg[3][13]/C
                         clock pessimism              0.228    14.466    
                         clock uncertainty           -0.035    14.430    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)       -0.040    14.390    inst_LogicUnit/registers_reg[3][13]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[2][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.082ns  (logic 2.925ns (29.011%)  route 7.157ns (70.989%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 14.224 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.058    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.172 r  inst_LogicUnit/registers_reg[3][23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.172    inst_LogicUnit/registers_reg[3][23]_i_26_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.411 r  inst_LogicUnit/registers_reg[3][23]_i_18/O[2]
                         net (fo=1, routed)           0.563    10.973    inst_LogicUnit/registers[1]0[22]
    SLICE_X22Y46         LUT4 (Prop_lut4_I3_O)        0.302    11.275 r  inst_LogicUnit/registers[3][22]_i_20/O
                         net (fo=1, routed)           0.549    11.824    inst_LogicUnit/registers[3][22]_i_20_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.948 f  inst_LogicUnit/registers[3][22]_i_8/O
                         net (fo=1, routed)           0.885    12.833    inst_LogicUnit/registers[3][22]_i_8_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.957 r  inst_LogicUnit/registers[3][22]_i_3/O
                         net (fo=1, routed)           0.564    13.521    inst_LogicUnit/registers[3][22]_i_3_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.645 r  inst_LogicUnit/registers[3][22]_i_1/O
                         net (fo=31, routed)          0.940    14.585    inst_LogicUnit/registers[3][22]_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  inst_LogicUnit/registers_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.435    14.224    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  inst_LogicUnit/registers_reg[2][22]/C
                         clock pessimism              0.148    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)       -0.045    14.292    inst_LogicUnit/registers_reg[2][22]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -14.585    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[18][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.143ns  (logic 2.791ns (27.517%)  route 7.352ns (72.483%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 14.232 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  inst_LogicUnit/dm_addr_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.058    inst_LogicUnit/dm_addr_reg[13]_i_4_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.280 r  inst_LogicUnit/registers_reg[3][23]_i_26/O[0]
                         net (fo=1, routed)           0.450    10.730    inst_LogicUnit/registers[1]0[16]
    SLICE_X18Y42         LUT4 (Prop_lut4_I3_O)        0.299    11.029 r  inst_LogicUnit/registers[3][16]_i_19/O
                         net (fo=1, routed)           0.749    11.777    inst_LogicUnit/registers[3][16]_i_19_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.901 f  inst_LogicUnit/registers[3][16]_i_7/O
                         net (fo=1, routed)           0.731    12.632    inst_LogicUnit/registers[3][16]_i_7_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  inst_LogicUnit/registers[3][16]_i_3/O
                         net (fo=1, routed)           0.720    13.476    inst_LogicUnit/registers[3][16]_i_3_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.600 r  inst_LogicUnit/registers[3][16]_i_1/O
                         net (fo=31, routed)          1.045    14.645    inst_LogicUnit/registers[3][16]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  inst_LogicUnit/registers_reg[18][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.442    14.232    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X19Y42         FDRE                                         r  inst_LogicUnit/registers_reg[18][16]/C
                         clock pessimism              0.228    14.460    
                         clock uncertainty           -0.035    14.424    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)       -0.067    14.357    inst_LogicUnit/registers_reg[18][16]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[16]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[31][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.179ns  (logic 2.677ns (26.300%)  route 7.502ns (73.700%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.565     4.503    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  inst_LogicUnit/current_instruction_reg[16]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.021 r  inst_LogicUnit/current_instruction_reg[16]_rep__1/Q
                         net (fo=70, routed)          1.598     6.618    inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.742 r  inst_LogicUnit/a_sub[2]_i_10/O
                         net (fo=1, routed)           0.000     6.742    inst_LogicUnit/a_sub[2]_i_10_n_0
    SLICE_X25Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     6.959 r  inst_LogicUnit/a_sub_reg[2]_i_4/O
                         net (fo=1, routed)           0.723     7.683    inst_LogicUnit/a_sub_reg[2]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.299     7.982 r  inst_LogicUnit/a_sub[2]_i_2/O
                         net (fo=37, routed)          1.336     9.318    inst_LogicUnit/registers[0]_35[2]
    SLICE_X23Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.716 r  inst_LogicUnit/dm_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.716    inst_LogicUnit/dm_addr_reg[3]_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  inst_LogicUnit/dm_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    inst_LogicUnit/dm_addr_reg[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  inst_LogicUnit/dm_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.944    inst_LogicUnit/dm_addr_reg[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.166 r  inst_LogicUnit/dm_addr_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.596    10.761    inst_LogicUnit/registers[1]0[12]
    SLICE_X19Y42         LUT4 (Prop_lut4_I3_O)        0.299    11.060 r  inst_LogicUnit/registers[3][12]_i_19/O
                         net (fo=1, routed)           0.304    11.364    inst_LogicUnit/registers[3][12]_i_19_n_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.488 f  inst_LogicUnit/registers[3][12]_i_7/O
                         net (fo=1, routed)           0.638    12.126    inst_LogicUnit/registers[3][12]_i_7_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.250 r  inst_LogicUnit/registers[3][12]_i_3/O
                         net (fo=1, routed)           1.172    13.422    inst_LogicUnit/registers[3][12]_i_3_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.546 r  inst_LogicUnit/registers[3][12]_i_1/O
                         net (fo=31, routed)          1.135    14.681    inst_LogicUnit/registers[3][12]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  inst_LogicUnit/registers_reg[31][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.514    14.304    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  inst_LogicUnit/registers_reg[31][12]/C
                         clock pessimism              0.228    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)       -0.081    14.415    inst_LogicUnit/registers_reg[31][12]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                 -0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.736%)  route 0.265ns (65.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.564     1.564    CLK_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  progRam_Data_In_Bytes_reg[4][3]/Q
                         net (fo=2, routed)           0.265     1.970    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.877     1.964    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.624    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.920    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.230%)  route 0.246ns (65.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.559     1.559    CLK_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  progRam_Data_In_Bytes_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.128     1.687 r  progRam_Data_In_Bytes_reg[0][7]/Q
                         net (fo=2, routed)           0.246     1.933    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.867     1.954    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.634    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242     1.876    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/o_DM_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.834%)  route 0.247ns (54.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.561     1.561    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0][3]/Q
                         net (fo=2, routed)           0.247     1.972    inst_LogicUnit/Instructions_Proc.v_dm_write_data_2bytes_reg[0]_12[3]
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.045     2.017 r  inst_LogicUnit/o_DM_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.017    inst_LogicUnit/o_DM_Data[3]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.833     1.920    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[3]/C
                         clock pessimism             -0.086     1.833    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.954    inst_LogicUnit/o_DM_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.480%)  route 0.262ns (61.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.564     1.564    CLK_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     1.728 r  progRam_Data_In_Bytes_reg[4][4]/Q
                         net (fo=2, routed)           0.262     1.990    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.877     1.964    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.624    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.920    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.321%)  route 0.275ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.563     1.563    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.727 r  inst_LogicUnit/o_DM_Data_reg[15]/Q
                         net (fo=5, routed)           0.275     2.003    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.872     1.959    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.620    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.916    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.603%)  route 0.305ns (68.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.564     1.564    CLK_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  progRam_Data_In_Bytes_reg[4][1]/Q
                         net (fo=2, routed)           0.305     2.010    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.877     1.964    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.624    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.920    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.518%)  route 0.298ns (64.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.558     1.558    CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  progRam_Data_In_Bytes_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  progRam_Data_In_Bytes_reg[2][6]/Q
                         net (fo=2, routed)           0.298     2.020    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.865     1.952    <hidden>
    RAMB36_X2Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.632    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.928    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.003%)  route 0.314ns (68.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.559     1.559    CLK_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  progRam_Data_In_Bytes_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.700 r  progRam_Data_In_Bytes_reg[7][4]/Q
                         net (fo=2, routed)           0.314     2.014    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.869     1.956    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.617    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.913    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.672%)  route 0.319ns (69.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.562     1.562    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  inst_LogicUnit/o_DM_Data_reg[9]/Q
                         net (fo=5, routed)           0.319     2.022    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.872     1.959    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.339     1.620    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.916    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.431%)  route 0.338ns (70.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.559     1.559    CLK_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  progRam_Data_In_Bytes_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  progRam_Data_In_Bytes_reg[0][1]/Q
                         net (fo=2, routed)           0.338     2.038    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.868     1.955    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.635    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.931    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y18  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56   LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 4.068ns (48.880%)  route 4.254ns (51.120%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.553     4.491    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X24Y20         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.456     4.947 f  Inst_UART_TX_CTRL/o_TX_Active_reg/Q
                         net (fo=6, routed)           1.361     6.307    Inst_UART_TX_CTRL/uart_TX_Active
    SLICE_X19Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.431 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.894     9.325    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    12.813 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.813    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 4.040ns (66.160%)  route 2.067ns (33.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.072 r  LED_reg[0]/Q
                         net (fo=1, routed)           2.067     7.139    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.661 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.661    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 4.038ns (66.204%)  route 2.061ns (33.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.072 r  LED_reg[1]/Q
                         net (fo=1, routed)           2.061     7.133    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    10.653 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.653    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.038ns (66.293%)  route 2.053ns (33.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.072 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.053     7.125    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    10.646 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.646    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 3.965ns (65.686%)  route 2.071ns (34.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.613     4.550    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.006 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           2.071     7.078    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.587 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.587    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 4.036ns (67.983%)  route 1.901ns (32.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.617     4.554    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.518     5.072 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.901     6.973    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    10.490 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.490    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.959ns (67.947%)  route 1.868ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.868     6.870    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.373 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.373    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.985ns (68.668%)  route 1.818ns (31.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.818     6.820    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.349 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.349    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 3.989ns (69.818%)  route 1.724ns (30.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.724     6.727    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.259 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.259    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 3.960ns (69.840%)  route 1.710ns (30.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.710     6.712    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.216 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.216    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.367ns (80.706%)  route 0.327ns (19.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.327     2.051    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.277 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.277    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.346ns (79.266%)  route 0.352ns (20.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.352     2.077    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.282 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.282    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.375ns (79.460%)  route 0.355ns (20.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.355     2.080    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.314 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.314    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.371ns (78.284%)  route 0.380ns (21.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.380     2.105    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.334 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.334    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.345ns (76.223%)  route 0.420ns (23.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.420     2.144    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.348 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.348    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.383ns (76.380%)  route 0.428ns (23.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.752 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.428     2.180    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.399 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.399    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.351ns (73.293%)  route 0.492ns (26.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.585     1.585    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.492     2.219    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.429 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.429    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.385ns (74.414%)  route 0.476ns (25.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.752 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.476     2.229    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.450 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.450    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.387ns (73.916%)  route 0.490ns (26.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.752 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.490     2.242    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.465 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.465    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.385ns (73.233%)  route 0.506ns (26.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.588     1.588    CLK_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.752 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.506     2.258    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.479 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.479    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.315ns  (logic 1.709ns (27.062%)  route 4.606ns (72.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.628     6.315    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.446     4.236    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.315ns  (logic 1.709ns (27.062%)  route 4.606ns (72.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.628     6.315    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.446     4.236    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X28Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.709ns (27.668%)  route 4.468ns (72.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.028     5.563    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.176    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.447     4.237    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.438     4.228    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.438     4.228    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        1.438     4.228    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.274ns (19.869%)  route 1.105ns (80.131%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.105     1.334    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.379 r  Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.379    Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.833     1.920    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.274ns (19.840%)  route 1.107ns (80.160%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.107     1.336    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.381 r  Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.381    Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.833     1.920    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.274ns (18.896%)  route 1.176ns (81.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.176     1.405    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.450 r  Inst_UART_RX_CTRL/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.450    Inst_UART_RX_CTRL/r_SM_Main[1]_i_1_n_0
    SLICE_X28Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.833     1.920    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.274ns (18.728%)  route 1.189ns (81.272%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.189     1.418    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.463 r  Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.463    Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.833     1.920    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.817     1.904    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.274ns (18.394%)  route 1.215ns (81.606%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.215     1.444    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.489 r  Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.489    Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1_n_0
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.832     1.919    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.274ns (18.369%)  route 1.217ns (81.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.217     1.446    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.491 r  Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.491    Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1_n_0
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2094, routed)        0.832     1.919    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/C





