vendor_name = ModelSim
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_cache_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_cache_memory.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/db/RV32IM_pipeline.cbx.xml
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/db/altsyncram_trd1.tdf
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, e:/software/altera/12.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/db/mult_7dt.tdf
source_file = 1, C:/Users/Dinindu/Desktop/RV32IM_pipeline_FPGA/
design_name = cpu
instance = comp, \PR_IMMEDIATE_SELECT_OUT[26]\, PR_IMMEDIATE_SELECT_OUT[26], cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[24]\, PR_IMMEDIATE_SELECT_OUT[24], cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[23]\, PR_IMMEDIATE_SELECT_OUT[23], cpu, 1
instance = comp, \myAlu|LessThan0~1\, myAlu|LessThan0~1, cpu, 1
instance = comp, \myAlu|LessThan0~3\, myAlu|LessThan0~3, cpu, 1
instance = comp, \myAlu|LessThan0~5\, myAlu|LessThan0~5, cpu, 1
instance = comp, \myAlu|LessThan0~7\, myAlu|LessThan0~7, cpu, 1
instance = comp, \myAlu|LessThan0~9\, myAlu|LessThan0~9, cpu, 1
instance = comp, \myAlu|LessThan0~11\, myAlu|LessThan0~11, cpu, 1
instance = comp, \myAlu|LessThan0~13\, myAlu|LessThan0~13, cpu, 1
instance = comp, \myAlu|LessThan0~15\, myAlu|LessThan0~15, cpu, 1
instance = comp, \myAlu|LessThan0~17\, myAlu|LessThan0~17, cpu, 1
instance = comp, \myAlu|LessThan0~19\, myAlu|LessThan0~19, cpu, 1
instance = comp, \myAlu|LessThan0~21\, myAlu|LessThan0~21, cpu, 1
instance = comp, \myAlu|LessThan0~23\, myAlu|LessThan0~23, cpu, 1
instance = comp, \myAlu|LessThan0~25\, myAlu|LessThan0~25, cpu, 1
instance = comp, \myAlu|LessThan0~27\, myAlu|LessThan0~27, cpu, 1
instance = comp, \myAlu|LessThan0~29\, myAlu|LessThan0~29, cpu, 1
instance = comp, \myAlu|LessThan0~31\, myAlu|LessThan0~31, cpu, 1
instance = comp, \myAlu|LessThan0~33\, myAlu|LessThan0~33, cpu, 1
instance = comp, \myAlu|LessThan0~35\, myAlu|LessThan0~35, cpu, 1
instance = comp, \myAlu|LessThan0~37\, myAlu|LessThan0~37, cpu, 1
instance = comp, \myAlu|LessThan0~39\, myAlu|LessThan0~39, cpu, 1
instance = comp, \myAlu|LessThan0~41\, myAlu|LessThan0~41, cpu, 1
instance = comp, \myAlu|LessThan0~43\, myAlu|LessThan0~43, cpu, 1
instance = comp, \myAlu|LessThan0~45\, myAlu|LessThan0~45, cpu, 1
instance = comp, \myAlu|LessThan0~47\, myAlu|LessThan0~47, cpu, 1
instance = comp, \myAlu|LessThan0~49\, myAlu|LessThan0~49, cpu, 1
instance = comp, \myAlu|LessThan0~51\, myAlu|LessThan0~51, cpu, 1
instance = comp, \myAlu|LessThan0~53\, myAlu|LessThan0~53, cpu, 1
instance = comp, \myAlu|LessThan0~55\, myAlu|LessThan0~55, cpu, 1
instance = comp, \myAlu|LessThan0~57\, myAlu|LessThan0~57, cpu, 1
instance = comp, \myAlu|LessThan0~59\, myAlu|LessThan0~59, cpu, 1
instance = comp, \myAlu|LessThan0~61\, myAlu|LessThan0~61, cpu, 1
instance = comp, \myAlu|LessThan0~62\, myAlu|LessThan0~62, cpu, 1
instance = comp, \myAlu|Add0~8\, myAlu|Add0~8, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|mac_out2\, myAlu|Mult0|auto_generated|mac_out2, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|mac_out2\, myAlu|Mult1|auto_generated|mac_out2, cpu, 1
instance = comp, \myAlu|Add0~17\, myAlu|Add0~17, cpu, 1
instance = comp, \PC_PLUS_4[2]~1\, PC_PLUS_4[2]~1, cpu, 1
instance = comp, \PC_PLUS_4[3]~3\, PC_PLUS_4[3]~3, cpu, 1
instance = comp, \PC_PLUS_4[4]~5\, PC_PLUS_4[4]~5, cpu, 1
instance = comp, \myAlu|Add0~35\, myAlu|Add0~35, cpu, 1
instance = comp, \myAlu|Add0~41\, myAlu|Add0~41, cpu, 1
instance = comp, \myAlu|Add0~53\, myAlu|Add0~53, cpu, 1
instance = comp, \PC_PLUS_4[15]~27\, PC_PLUS_4[15]~27, cpu, 1
instance = comp, \myAlu|Add0~59\, myAlu|Add0~59, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|mac_out4\, myAlu|Mult1|auto_generated|mac_out4, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|mac_out6\, myAlu|Mult1|auto_generated|mac_out6, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~0\, myAlu|Mult1|auto_generated|op_2~0, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|mac_out4\, myAlu|Mult0|auto_generated|mac_out4, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|mac_out6\, myAlu|Mult0|auto_generated|mac_out6, cpu, 1
instance = comp, \myAlu|Add0~65\, myAlu|Add0~65, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~2\, myAlu|Mult1|auto_generated|op_2~2, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~2\, myAlu|Mult0|auto_generated|op_2~2, cpu, 1
instance = comp, \myAlu|Add0~68\, myAlu|Add0~68, cpu, 1
instance = comp, \myAlu|Add0~71\, myAlu|Add0~71, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~6\, myAlu|Mult1|auto_generated|op_1~6, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~8\, myAlu|Mult1|auto_generated|op_2~8, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~10\, myAlu|Mult1|auto_generated|op_2~10, cpu, 1
instance = comp, \myAlu|Add0~80\, myAlu|Add0~80, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~12\, myAlu|Mult1|auto_generated|op_2~12, cpu, 1
instance = comp, \myAlu|Add0~83\, myAlu|Add0~83, cpu, 1
instance = comp, \PC_PLUS_4[24]~45\, PC_PLUS_4[24]~45, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~14\, myAlu|Mult1|auto_generated|op_2~14, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~16\, myAlu|Mult0|auto_generated|op_2~16, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~16\, myAlu|Mult0|auto_generated|op_1~16, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~16\, myAlu|Mult1|auto_generated|op_2~16, cpu, 1
instance = comp, \PC_PLUS_4[28]~53\, PC_PLUS_4[28]~53, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~24\, myAlu|Mult1|auto_generated|op_2~24, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~24\, myAlu|Mult0|auto_generated|op_2~24, cpu, 1
instance = comp, \myAlu|Add0~101\, myAlu|Add0~101, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~26\, myAlu|Mult1|auto_generated|op_2~26, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~26\, myAlu|Mult0|auto_generated|op_2~26, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[26]~7\, PR_IMMEDIATE_SELECT_OUT[26]~7, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[24]~5\, PR_IMMEDIATE_SELECT_OUT[24]~5, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[23]~4\, PR_IMMEDIATE_SELECT_OUT[23]~4, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0\, myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0\, myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0, cpu, 1
instance = comp, \PR_MEM_READ_S4[3]\, PR_MEM_READ_S4[3], cpu, 1
instance = comp, \REG_READ_ADDR2_S3[4]\, REG_READ_ADDR2_S3[4], cpu, 1
instance = comp, \stage4_forward_unit|MUX_OUT~2\, stage4_forward_unit|MUX_OUT~2, cpu, 1
instance = comp, \REG_READ_ADDR1_S2[0]\, REG_READ_ADDR1_S2[0], cpu, 1
instance = comp, \myStage3Fowarding|always0~2\, myStage3Fowarding|always0~2, cpu, 1
instance = comp, \myStage3Fowarding|OP1_MUX_OUT[0]~0\, myStage3Fowarding|OP1_MUX_OUT[0]~0, cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S5[1]\, PR_REGISTER_WRITE_ADDR_S5[1], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S5[0]\, PR_REGISTER_WRITE_ADDR_S5[0], cpu, 1
instance = comp, \myStage3Fowarding|OP1_MUX_OUT[1]~4\, myStage3Fowarding|OP1_MUX_OUT[1]~4, cpu, 1
instance = comp, \PR_DATA_1_S2[31]\, PR_DATA_1_S2[31], cpu, 1
instance = comp, \myStage3Fowarding|always0~5\, myStage3Fowarding|always0~5, cpu, 1
instance = comp, \myStage3Fowarding|OP2_MUX_OUT[0]~1\, myStage3Fowarding|OP2_MUX_OUT[0]~1, cpu, 1
instance = comp, \myStage3Fowarding|OP2_MUX_OUT[0]~4\, myStage3Fowarding|OP2_MUX_OUT[0]~4, cpu, 1
instance = comp, \PR_DATA_2_S2[31]\, PR_DATA_2_S2[31], cpu, 1
instance = comp, \PR_DATA_1_S2[30]\, PR_DATA_1_S2[30], cpu, 1
instance = comp, \PR_DATA_2_S2[30]\, PR_DATA_2_S2[30], cpu, 1
instance = comp, \PR_ALU_OUT_S4[29]\, PR_ALU_OUT_S4[29], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[29]~4\, regWriteSelMUX|RESULT[29]~4, cpu, 1
instance = comp, \PR_DATA_1_S2[29]\, PR_DATA_1_S2[29], cpu, 1
instance = comp, \PR_DATA_2_S2[29]\, PR_DATA_2_S2[29], cpu, 1
instance = comp, \PR_DATA_1_S2[28]\, PR_DATA_1_S2[28], cpu, 1
instance = comp, \PR_DATA_2_S2[28]\, PR_DATA_2_S2[28], cpu, 1
instance = comp, \PR_DATA_1_S2[27]\, PR_DATA_1_S2[27], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[27]~8\, oparand1_mux_haz|RESULT[27]~8, cpu, 1
instance = comp, \PR_DATA_2_S2[24]\, PR_DATA_2_S2[24], cpu, 1
instance = comp, \PR_DATA_2_S2[22]\, PR_DATA_2_S2[22], cpu, 1
instance = comp, \PR_ALU_OUT_S4[20]\, PR_ALU_OUT_S4[20], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[20]~22\, regWriteSelMUX|RESULT[20]~22, cpu, 1
instance = comp, \PR_DATA_1_S2[20]\, PR_DATA_1_S2[20], cpu, 1
instance = comp, \PR_DATA_2_S2[20]\, PR_DATA_2_S2[20], cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[19]\, PR_IMMEDIATE_SELECT_OUT[19], cpu, 1
instance = comp, \PR_DATA_2_S2[18]\, PR_DATA_2_S2[18], cpu, 1
instance = comp, \PR_DATA_1_S2[16]\, PR_DATA_1_S2[16], cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[14]\, PR_IMMEDIATE_SELECT_OUT[14], cpu, 1
instance = comp, \PR_DATA_2_S2[14]\, PR_DATA_2_S2[14], cpu, 1
instance = comp, \PR_DATA_1_S2[13]\, PR_DATA_1_S2[13], cpu, 1
instance = comp, \PR_DATA_1_S2[12]\, PR_DATA_1_S2[12], cpu, 1
instance = comp, \PR_DATA_2_S2[11]\, PR_DATA_2_S2[11], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[11]~40\, oparand2_mux_haz|RESULT[11]~40, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[10]\, PR_IMMEDIATE_SELECT_OUT[10], cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[9]\, PR_IMMEDIATE_SELECT_OUT[9], cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[8]\, PR_IMMEDIATE_SELECT_OUT[8], cpu, 1
instance = comp, \PR_DATA_1_S2[7]\, PR_DATA_1_S2[7], cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[6]\, PR_IMMEDIATE_SELECT_OUT[6], cpu, 1
instance = comp, \PR_DATA_1_S2[5]\, PR_DATA_1_S2[5], cpu, 1
instance = comp, \PR_DATA_1_S2[4]\, PR_DATA_1_S2[4], cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[4]\, PR_IMMEDIATE_SELECT_OUT[4], cpu, 1
instance = comp, \PR_ALU_OUT_S4[3]\, PR_ALU_OUT_S4[3], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[3]~56\, regWriteSelMUX|RESULT[3]~56, cpu, 1
instance = comp, \PR_DATA_1_S2[3]\, PR_DATA_1_S2[3], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[3]\, REG_WRITE_DATA_S5[3], cpu, 1
instance = comp, \PR_DATA_1_S2[1]\, PR_DATA_1_S2[1], cpu, 1
instance = comp, \PR_DATA_2_S2[1]\, PR_DATA_2_S2[1], cpu, 1
instance = comp, \PR_DATA_1_S2[0]\, PR_DATA_1_S2[0], cpu, 1
instance = comp, \myAlu|ShiftLeft0~13\, myAlu|ShiftLeft0~13, cpu, 1
instance = comp, \myAlu|Mux31~0\, myAlu|Mux31~0, cpu, 1
instance = comp, \myAlu|Add0~4\, myAlu|Add0~4, cpu, 1
instance = comp, \myAlu|Add0~10\, myAlu|Add0~10, cpu, 1
instance = comp, \myAlu|Mux31~3\, myAlu|Mux31~3, cpu, 1
instance = comp, \myAlu|Mux31~4\, myAlu|Mux31~4, cpu, 1
instance = comp, \myAlu|Mux31~5\, myAlu|Mux31~5, cpu, 1
instance = comp, \myBranchSelect|Equal0~3\, myBranchSelect|Equal0~3, cpu, 1
instance = comp, \myBranchSelect|Equal0~7\, myBranchSelect|Equal0~7, cpu, 1
instance = comp, \myBranchSelect|Equal0~12\, myBranchSelect|Equal0~12, cpu, 1
instance = comp, \myBranchSelect|Equal0~13\, myBranchSelect|Equal0~13, cpu, 1
instance = comp, \myBranchSelect|Equal0~14\, myBranchSelect|Equal0~14, cpu, 1
instance = comp, \myBranchSelect|Equal0~15\, myBranchSelect|Equal0~15, cpu, 1
instance = comp, \PR_BRANCH_SELECT_S2[1]\, PR_BRANCH_SELECT_S2[1], cpu, 1
instance = comp, \PR_BRANCH_SELECT_S2[0]\, PR_BRANCH_SELECT_S2[0], cpu, 1
instance = comp, \myAlu|Mux30~0\, myAlu|Mux30~0, cpu, 1
instance = comp, \myAlu|Mux30~1\, myAlu|Mux30~1, cpu, 1
instance = comp, \myAlu|ShiftRight0~44\, myAlu|ShiftRight0~44, cpu, 1
instance = comp, \myAlu|Mux29~5\, myAlu|Mux29~5, cpu, 1
instance = comp, \myAlu|ShiftRight0~64\, myAlu|ShiftRight0~64, cpu, 1
instance = comp, \myAlu|Mux29~9\, myAlu|Mux29~9, cpu, 1
instance = comp, \myAlu|ShiftRight0~71\, myAlu|ShiftRight0~71, cpu, 1
instance = comp, \myAlu|ShiftRight0~72\, myAlu|ShiftRight0~72, cpu, 1
instance = comp, \myAlu|Mux29~10\, myAlu|Mux29~10, cpu, 1
instance = comp, \myAlu|Mux29~11\, myAlu|Mux29~11, cpu, 1
instance = comp, \myAlu|Add0~16\, myAlu|Add0~16, cpu, 1
instance = comp, \myAlu|ShiftRight0~77\, myAlu|ShiftRight0~77, cpu, 1
instance = comp, \myAlu|Add0~22\, myAlu|Add0~22, cpu, 1
instance = comp, \myAlu|Add0~25\, myAlu|Add0~25, cpu, 1
instance = comp, \myAlu|ShiftRight0~96\, myAlu|ShiftRight0~96, cpu, 1
instance = comp, \myAlu|Add0~31\, myAlu|Add0~31, cpu, 1
instance = comp, \myAlu|ShiftRight0~98\, myAlu|ShiftRight0~98, cpu, 1
instance = comp, \myAlu|Add0~34\, myAlu|Add0~34, cpu, 1
instance = comp, \myAlu|Add0~37\, myAlu|Add0~37, cpu, 1
instance = comp, \myAlu|Add0~46\, myAlu|Add0~46, cpu, 1
instance = comp, \myAlu|ShiftRight0~102\, myAlu|ShiftRight0~102, cpu, 1
instance = comp, \myAlu|Add0~49\, myAlu|Add0~49, cpu, 1
instance = comp, \myAlu|Mux15~14\, myAlu|Mux15~14, cpu, 1
instance = comp, \myAlu|Mux14~0\, myAlu|Mux14~0, cpu, 1
instance = comp, \myAlu|Mux14~1\, myAlu|Mux14~1, cpu, 1
instance = comp, \myAlu|Mux14~2\, myAlu|Mux14~2, cpu, 1
instance = comp, \myAlu|Mux14~3\, myAlu|Mux14~3, cpu, 1
instance = comp, \myAlu|Add0~61\, myAlu|Add0~61, cpu, 1
instance = comp, \myAlu|Add0~64\, myAlu|Add0~64, cpu, 1
instance = comp, \myAlu|Mux13~4\, myAlu|Mux13~4, cpu, 1
instance = comp, \myAlu|Add0~67\, myAlu|Add0~67, cpu, 1
instance = comp, \myAlu|Mux12~4\, myAlu|Mux12~4, cpu, 1
instance = comp, \myAlu|Add0~70\, myAlu|Add0~70, cpu, 1
instance = comp, \myAlu|Mux11~4\, myAlu|Mux11~4, cpu, 1
instance = comp, \myAlu|Mux10~0\, myAlu|Mux10~0, cpu, 1
instance = comp, \myAlu|Mux10~1\, myAlu|Mux10~1, cpu, 1
instance = comp, \myAlu|Add0~73\, myAlu|Add0~73, cpu, 1
instance = comp, \myAlu|Mux8~0\, myAlu|Mux8~0, cpu, 1
instance = comp, \myAlu|Mux8~4\, myAlu|Mux8~4, cpu, 1
instance = comp, \myAlu|Mux7~3\, myAlu|Mux7~3, cpu, 1
instance = comp, \myAlu|Mux7~4\, myAlu|Mux7~4, cpu, 1
instance = comp, \myAlu|Mux7~5\, myAlu|Mux7~5, cpu, 1
instance = comp, \myAlu|Mux7~6\, myAlu|Mux7~6, cpu, 1
instance = comp, \myAlu|Add0~82\, myAlu|Add0~82, cpu, 1
instance = comp, \myAlu|Mux7~7\, myAlu|Mux7~7, cpu, 1
instance = comp, \myAlu|Add0~85\, myAlu|Add0~85, cpu, 1
instance = comp, \myAlu|Add0~97\, myAlu|Add0~97, cpu, 1
instance = comp, \myAlu|Mux1~2\, myAlu|Mux1~2, cpu, 1
instance = comp, \myAlu|Mux1~3\, myAlu|Mux1~3, cpu, 1
instance = comp, \myAlu|Mux0~1\, myAlu|Mux0~1, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[42]\, myreg|REGISTERS_rtl_0_bypass[42], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[3]\, myreg|REGISTERS_rtl_0_bypass[3], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[5]\, myreg|REGISTERS_rtl_0_bypass[5], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[7]\, myreg|REGISTERS_rtl_0_bypass[7], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[8]\, myreg|REGISTERS_rtl_0_bypass[8], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[6]\, myreg|REGISTERS_rtl_0_bypass[6], cpu, 1
instance = comp, \myreg|REGISTERS~1\, myreg|REGISTERS~1, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[0]\, myreg|REGISTERS_rtl_0_bypass[0], cpu, 1
instance = comp, \myreg|REGISTERS~4\, myreg|REGISTERS~4, cpu, 1
instance = comp, \myControl|Equal9~0\, myControl|Equal9~0, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[42]\, myreg|REGISTERS_rtl_1_bypass[42], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[2]\, myreg|REGISTERS_rtl_1_bypass[2], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[7]\, myreg|REGISTERS_rtl_1_bypass[7], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[0]\, myreg|REGISTERS_rtl_1_bypass[0], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[9]\, myreg|REGISTERS_rtl_1_bypass[9], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[10]\, myreg|REGISTERS_rtl_1_bypass[10], cpu, 1
instance = comp, \myreg|REGISTERS~7\, myreg|REGISTERS~7, cpu, 1
instance = comp, \myreg|REGISTERS~9\, myreg|REGISTERS~9, cpu, 1
instance = comp, \myControl|oparand_2_select~3\, myControl|oparand_2_select~3, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[41]\, myreg|REGISTERS_rtl_0_bypass[41], cpu, 1
instance = comp, \myreg|REGISTERS~10\, myreg|REGISTERS~10, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[41]\, myreg|REGISTERS_rtl_1_bypass[41], cpu, 1
instance = comp, \myreg|REGISTERS~11\, myreg|REGISTERS~11, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[40]\, myreg|REGISTERS_rtl_0_bypass[40], cpu, 1
instance = comp, \myreg|REGISTERS~12\, myreg|REGISTERS~12, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[40]\, myreg|REGISTERS_rtl_1_bypass[40], cpu, 1
instance = comp, \myreg|REGISTERS~13\, myreg|REGISTERS~13, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[39]\, myreg|REGISTERS_rtl_0_bypass[39], cpu, 1
instance = comp, \myreg|REGISTERS~14\, myreg|REGISTERS~14, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[39]\, myreg|REGISTERS_rtl_1_bypass[39], cpu, 1
instance = comp, \myreg|REGISTERS~15\, myreg|REGISTERS~15, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[38]\, myreg|REGISTERS_rtl_0_bypass[38], cpu, 1
instance = comp, \myreg|REGISTERS~16\, myreg|REGISTERS~16, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[35]\, myreg|REGISTERS_rtl_1_bypass[35], cpu, 1
instance = comp, \myreg|REGISTERS~23\, myreg|REGISTERS~23, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[34]\, myreg|REGISTERS_rtl_0_bypass[34], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[34]\, myreg|REGISTERS_rtl_1_bypass[34], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[33]\, myreg|REGISTERS_rtl_0_bypass[33], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[33]\, myreg|REGISTERS_rtl_1_bypass[33], cpu, 1
instance = comp, \myreg|REGISTERS~27\, myreg|REGISTERS~27, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[32]\, myreg|REGISTERS_rtl_1_bypass[32], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[31]\, myreg|REGISTERS_rtl_0_bypass[31], cpu, 1
instance = comp, \myreg|REGISTERS~30\, myreg|REGISTERS~30, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[31]\, myreg|REGISTERS_rtl_1_bypass[31], cpu, 1
instance = comp, \myreg|REGISTERS~31\, myreg|REGISTERS~31, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[30]\, myreg|REGISTERS_rtl_0_bypass[30], cpu, 1
instance = comp, \myImmediate|Mux19~0\, myImmediate|Mux19~0, cpu, 1
instance = comp, \myImmediate|Mux19~1\, myImmediate|Mux19~1, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[29]\, myreg|REGISTERS_rtl_1_bypass[29], cpu, 1
instance = comp, \myreg|REGISTERS~35\, myreg|REGISTERS~35, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[27]\, myreg|REGISTERS_rtl_0_bypass[27], cpu, 1
instance = comp, \myreg|REGISTERS~38\, myreg|REGISTERS~38, cpu, 1
instance = comp, \myImmediate|Mux14~0\, myImmediate|Mux14~0, cpu, 1
instance = comp, \myImmediate|Mux14~1\, myImmediate|Mux14~1, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[25]\, myreg|REGISTERS_rtl_1_bypass[25], cpu, 1
instance = comp, \myreg|REGISTERS~43\, myreg|REGISTERS~43, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[24]\, myreg|REGISTERS_rtl_0_bypass[24], cpu, 1
instance = comp, \myreg|REGISTERS~44\, myreg|REGISTERS~44, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[23]\, myreg|REGISTERS_rtl_0_bypass[23], cpu, 1
instance = comp, \myreg|REGISTERS~46\, myreg|REGISTERS~46, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[22]\, myreg|REGISTERS_rtl_1_bypass[22], cpu, 1
instance = comp, \myreg|REGISTERS~49\, myreg|REGISTERS~49, cpu, 1
instance = comp, \myImmediate|Mux10~0\, myImmediate|Mux10~0, cpu, 1
instance = comp, \myImmediate|Mux9~1\, myImmediate|Mux9~1, cpu, 1
instance = comp, \myImmediate|Mux8~0\, myImmediate|Mux8~0, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[18]\, myreg|REGISTERS_rtl_0_bypass[18], cpu, 1
instance = comp, \myreg|REGISTERS~56\, myreg|REGISTERS~56, cpu, 1
instance = comp, \myImmediate|Mux6~0\, myImmediate|Mux6~0, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[16]\, myreg|REGISTERS_rtl_0_bypass[16], cpu, 1
instance = comp, \myreg|REGISTERS~60\, myreg|REGISTERS~60, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[15]\, myreg|REGISTERS_rtl_0_bypass[15], cpu, 1
instance = comp, \myreg|REGISTERS~62\, myreg|REGISTERS~62, cpu, 1
instance = comp, \myImmediate|Mux4~0\, myImmediate|Mux4~0, cpu, 1
instance = comp, \myImmediate|Mux4~1\, myImmediate|Mux4~1, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[14]\, myreg|REGISTERS_rtl_0_bypass[14], cpu, 1
instance = comp, \myreg|REGISTERS~64\, myreg|REGISTERS~64, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[12]\, myreg|REGISTERS_rtl_0_bypass[12], cpu, 1
instance = comp, \myreg|REGISTERS~68\, myreg|REGISTERS~68, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[12]\, myreg|REGISTERS_rtl_1_bypass[12], cpu, 1
instance = comp, \myreg|REGISTERS~69\, myreg|REGISTERS~69, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[11]\, myreg|REGISTERS_rtl_0_bypass[11], cpu, 1
instance = comp, \myreg|REGISTERS~70\, myreg|REGISTERS~70, cpu, 1
instance = comp, \myImmediate|Mux2~3\, myImmediate|Mux2~3, cpu, 1
instance = comp, \myControl|alu_signal[4]~1\, myControl|alu_signal[4]~1, cpu, 1
instance = comp, \myControl|branch_control[1]~0\, myControl|branch_control[1]~0, cpu, 1
instance = comp, \myControl|branch_control[0]~2\, myControl|branch_control[0]~2, cpu, 1
instance = comp, \myAlu|INTER_XOR[1]\, myAlu|INTER_XOR[1], cpu, 1
instance = comp, \myAlu|INTER_XOR[2]\, myAlu|INTER_XOR[2], cpu, 1
instance = comp, \myAlu|INTER_XOR[5]\, myAlu|INTER_XOR[5], cpu, 1
instance = comp, \myAlu|INTER_XOR[8]\, myAlu|INTER_XOR[8], cpu, 1
instance = comp, \myAlu|INTER_XOR[11]\, myAlu|INTER_XOR[11], cpu, 1
instance = comp, \myAlu|INTER_XOR[12]\, myAlu|INTER_XOR[12], cpu, 1
instance = comp, \myAlu|INTER_XOR[13]\, myAlu|INTER_XOR[13], cpu, 1
instance = comp, \myAlu|INTER_XOR[16]\, myAlu|INTER_XOR[16], cpu, 1
instance = comp, \myAlu|INTER_XOR[17]\, myAlu|INTER_XOR[17], cpu, 1
instance = comp, \myAlu|INTER_XOR[19]\, myAlu|INTER_XOR[19], cpu, 1
instance = comp, \myAlu|INTER_XOR[20]\, myAlu|INTER_XOR[20], cpu, 1
instance = comp, \myAlu|INTER_XOR[21]\, myAlu|INTER_XOR[21], cpu, 1
instance = comp, \myAlu|INTER_XOR[23]\, myAlu|INTER_XOR[23], cpu, 1
instance = comp, \myAlu|INTER_XOR[24]\, myAlu|INTER_XOR[24], cpu, 1
instance = comp, \myAlu|INTER_XOR[25]\, myAlu|INTER_XOR[25], cpu, 1
instance = comp, \myAlu|INTER_XOR[26]\, myAlu|INTER_XOR[26], cpu, 1
instance = comp, \myAlu|Mux3~16\, myAlu|Mux3~16, cpu, 1
instance = comp, \myAlu|INTER_XOR[30]\, myAlu|INTER_XOR[30], cpu, 1
instance = comp, \myAlu|Mux31~8\, myAlu|Mux31~8, cpu, 1
instance = comp, \myAlu|Mux31~9\, myAlu|Mux31~9, cpu, 1
instance = comp, \INSTRUCTION[0]~input\, INSTRUCTION[0]~input, cpu, 1
instance = comp, \INSTRUCTION[13]~input\, INSTRUCTION[13]~input, cpu, 1
instance = comp, \INSTRUCTION[30]~input\, INSTRUCTION[30]~input, cpu, 1
instance = comp, \INSTRUCTION[29]~input\, INSTRUCTION[29]~input, cpu, 1
instance = comp, \INSTRUCTION[27]~input\, INSTRUCTION[27]~input, cpu, 1
instance = comp, \INSTRUCTION[23]~input\, INSTRUCTION[23]~input, cpu, 1
instance = comp, \INSTRUCTION[24]~input\, INSTRUCTION[24]~input, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[3]~feeder\, myreg|REGISTERS_rtl_0_bypass[3]~feeder, cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S5[0]~feeder\, PR_REGISTER_WRITE_ADDR_S5[0]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[7]~feeder\, myreg|REGISTERS_rtl_1_bypass[7]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[7]~feeder\, myreg|REGISTERS_rtl_0_bypass[7]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[0]~feeder\, myreg|REGISTERS_rtl_0_bypass[0]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[42]~feeder\, myreg|REGISTERS_rtl_0_bypass[42]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[42]~feeder\, myreg|REGISTERS_rtl_1_bypass[42]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[40]~feeder\, myreg|REGISTERS_rtl_0_bypass[40]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[40]~feeder\, myreg|REGISTERS_rtl_1_bypass[40]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[35]~feeder\, myreg|REGISTERS_rtl_1_bypass[35]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[34]~feeder\, myreg|REGISTERS_rtl_0_bypass[34]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[34]~feeder\, myreg|REGISTERS_rtl_1_bypass[34]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[33]~feeder\, myreg|REGISTERS_rtl_1_bypass[33]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[33]~feeder\, myreg|REGISTERS_rtl_0_bypass[33]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[31]~feeder\, myreg|REGISTERS_rtl_0_bypass[31]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[31]~feeder\, myreg|REGISTERS_rtl_1_bypass[31]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[30]~feeder\, myreg|REGISTERS_rtl_0_bypass[30]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[24]~feeder\, myreg|REGISTERS_rtl_0_bypass[24]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[23]~feeder\, myreg|REGISTERS_rtl_0_bypass[23]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[18]~feeder\, myreg|REGISTERS_rtl_0_bypass[18]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[15]~feeder\, myreg|REGISTERS_rtl_0_bypass[15]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[12]~feeder\, myreg|REGISTERS_rtl_0_bypass[12]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[12]~feeder\, myreg|REGISTERS_rtl_1_bypass[12]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[2]~feeder\, myreg|REGISTERS_rtl_1_bypass[2]~feeder, cpu, 1
instance = comp, \PC[0]~output\, PC[0]~output, cpu, 1
instance = comp, \PC[1]~output\, PC[1]~output, cpu, 1
instance = comp, \PC[2]~output\, PC[2]~output, cpu, 1
instance = comp, \PC[3]~output\, PC[3]~output, cpu, 1
instance = comp, \PC[4]~output\, PC[4]~output, cpu, 1
instance = comp, \PC[5]~output\, PC[5]~output, cpu, 1
instance = comp, \PC[6]~output\, PC[6]~output, cpu, 1
instance = comp, \PC[7]~output\, PC[7]~output, cpu, 1
instance = comp, \PC[8]~output\, PC[8]~output, cpu, 1
instance = comp, \PC[9]~output\, PC[9]~output, cpu, 1
instance = comp, \PC[10]~output\, PC[10]~output, cpu, 1
instance = comp, \PC[11]~output\, PC[11]~output, cpu, 1
instance = comp, \PC[12]~output\, PC[12]~output, cpu, 1
instance = comp, \PC[13]~output\, PC[13]~output, cpu, 1
instance = comp, \PC[14]~output\, PC[14]~output, cpu, 1
instance = comp, \PC[15]~output\, PC[15]~output, cpu, 1
instance = comp, \PC[16]~output\, PC[16]~output, cpu, 1
instance = comp, \PC[17]~output\, PC[17]~output, cpu, 1
instance = comp, \PC[18]~output\, PC[18]~output, cpu, 1
instance = comp, \PC[19]~output\, PC[19]~output, cpu, 1
instance = comp, \PC[20]~output\, PC[20]~output, cpu, 1
instance = comp, \PC[21]~output\, PC[21]~output, cpu, 1
instance = comp, \PC[22]~output\, PC[22]~output, cpu, 1
instance = comp, \PC[23]~output\, PC[23]~output, cpu, 1
instance = comp, \PC[24]~output\, PC[24]~output, cpu, 1
instance = comp, \PC[25]~output\, PC[25]~output, cpu, 1
instance = comp, \PC[26]~output\, PC[26]~output, cpu, 1
instance = comp, \PC[27]~output\, PC[27]~output, cpu, 1
instance = comp, \PC[28]~output\, PC[28]~output, cpu, 1
instance = comp, \PC[29]~output\, PC[29]~output, cpu, 1
instance = comp, \PC[30]~output\, PC[30]~output, cpu, 1
instance = comp, \PC[31]~output\, PC[31]~output, cpu, 1
instance = comp, \memReadEn[0]~output\, memReadEn[0]~output, cpu, 1
instance = comp, \memReadEn[1]~output\, memReadEn[1]~output, cpu, 1
instance = comp, \memReadEn[2]~output\, memReadEn[2]~output, cpu, 1
instance = comp, \memReadEn[3]~output\, memReadEn[3]~output, cpu, 1
instance = comp, \memWriteEn[0]~output\, memWriteEn[0]~output, cpu, 1
instance = comp, \memWriteEn[1]~output\, memWriteEn[1]~output, cpu, 1
instance = comp, \memWriteEn[2]~output\, memWriteEn[2]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[0]~output\, DATA_CACHE_ADDR[0]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[1]~output\, DATA_CACHE_ADDR[1]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[2]~output\, DATA_CACHE_ADDR[2]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[3]~output\, DATA_CACHE_ADDR[3]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[4]~output\, DATA_CACHE_ADDR[4]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[5]~output\, DATA_CACHE_ADDR[5]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[6]~output\, DATA_CACHE_ADDR[6]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[7]~output\, DATA_CACHE_ADDR[7]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[8]~output\, DATA_CACHE_ADDR[8]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[9]~output\, DATA_CACHE_ADDR[9]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[10]~output\, DATA_CACHE_ADDR[10]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[11]~output\, DATA_CACHE_ADDR[11]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[12]~output\, DATA_CACHE_ADDR[12]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[13]~output\, DATA_CACHE_ADDR[13]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[14]~output\, DATA_CACHE_ADDR[14]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[15]~output\, DATA_CACHE_ADDR[15]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[16]~output\, DATA_CACHE_ADDR[16]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[17]~output\, DATA_CACHE_ADDR[17]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[18]~output\, DATA_CACHE_ADDR[18]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[19]~output\, DATA_CACHE_ADDR[19]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[20]~output\, DATA_CACHE_ADDR[20]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[21]~output\, DATA_CACHE_ADDR[21]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[22]~output\, DATA_CACHE_ADDR[22]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[23]~output\, DATA_CACHE_ADDR[23]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[24]~output\, DATA_CACHE_ADDR[24]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[25]~output\, DATA_CACHE_ADDR[25]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[26]~output\, DATA_CACHE_ADDR[26]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[27]~output\, DATA_CACHE_ADDR[27]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[28]~output\, DATA_CACHE_ADDR[28]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[29]~output\, DATA_CACHE_ADDR[29]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[30]~output\, DATA_CACHE_ADDR[30]~output, cpu, 1
instance = comp, \DATA_CACHE_ADDR[31]~output\, DATA_CACHE_ADDR[31]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[0]~output\, DATA_CACHE_DATA[0]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[1]~output\, DATA_CACHE_DATA[1]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[2]~output\, DATA_CACHE_DATA[2]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[3]~output\, DATA_CACHE_DATA[3]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[4]~output\, DATA_CACHE_DATA[4]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[5]~output\, DATA_CACHE_DATA[5]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[6]~output\, DATA_CACHE_DATA[6]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[7]~output\, DATA_CACHE_DATA[7]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[8]~output\, DATA_CACHE_DATA[8]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[9]~output\, DATA_CACHE_DATA[9]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[10]~output\, DATA_CACHE_DATA[10]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[11]~output\, DATA_CACHE_DATA[11]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[12]~output\, DATA_CACHE_DATA[12]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[13]~output\, DATA_CACHE_DATA[13]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[14]~output\, DATA_CACHE_DATA[14]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[15]~output\, DATA_CACHE_DATA[15]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[16]~output\, DATA_CACHE_DATA[16]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[17]~output\, DATA_CACHE_DATA[17]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[18]~output\, DATA_CACHE_DATA[18]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[19]~output\, DATA_CACHE_DATA[19]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[20]~output\, DATA_CACHE_DATA[20]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[21]~output\, DATA_CACHE_DATA[21]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[22]~output\, DATA_CACHE_DATA[22]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[23]~output\, DATA_CACHE_DATA[23]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[24]~output\, DATA_CACHE_DATA[24]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[25]~output\, DATA_CACHE_DATA[25]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[26]~output\, DATA_CACHE_DATA[26]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[27]~output\, DATA_CACHE_DATA[27]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[28]~output\, DATA_CACHE_DATA[28]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[29]~output\, DATA_CACHE_DATA[29]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[30]~output\, DATA_CACHE_DATA[30]~output, cpu, 1
instance = comp, \DATA_CACHE_DATA[31]~output\, DATA_CACHE_DATA[31]~output, cpu, 1
instance = comp, \insReadEn~output\, insReadEn~output, cpu, 1
instance = comp, \CLK~input\, CLK~input, cpu, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, cpu, 1
instance = comp, \INSTRUCTION[5]~input\, INSTRUCTION[5]~input, cpu, 1
instance = comp, \INSTRUCTION[2]~input\, INSTRUCTION[2]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~11\, PR_INSTRUCTION~11, cpu, 1
instance = comp, \INS_CACHE_BUSY_WAIT~input\, INS_CACHE_BUSY_WAIT~input, cpu, 1
instance = comp, \DATA_CACHE_BUSY_WAIT~input\, DATA_CACHE_BUSY_WAIT~input, cpu, 1
instance = comp, \always1~0\, always1~0, cpu, 1
instance = comp, \PR_INSTRUCTION[2]\, PR_INSTRUCTION[2], cpu, 1
instance = comp, \INSTRUCTION[6]~input\, INSTRUCTION[6]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~7\, PR_INSTRUCTION~7, cpu, 1
instance = comp, \PR_INSTRUCTION[6]\, PR_INSTRUCTION[6], cpu, 1
instance = comp, \INSTRUCTION[3]~input\, INSTRUCTION[3]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~10\, PR_INSTRUCTION~10, cpu, 1
instance = comp, \PR_INSTRUCTION[3]\, PR_INSTRUCTION[3], cpu, 1
instance = comp, \myControl|branch_control[3]\, myControl|branch_control[3], cpu, 1
instance = comp, \PR_BRANCH_SELECT_S2[3]\, PR_BRANCH_SELECT_S2[3], cpu, 1
instance = comp, \INSTRUCTION[1]~input\, INSTRUCTION[1]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~5\, PR_INSTRUCTION~5, cpu, 1
instance = comp, \PR_INSTRUCTION[1]\, PR_INSTRUCTION[1], cpu, 1
instance = comp, \PR_INSTRUCTION~6\, PR_INSTRUCTION~6, cpu, 1
instance = comp, \PR_INSTRUCTION[0]\, PR_INSTRUCTION[0], cpu, 1
instance = comp, \myControl|Equal0~0\, myControl|Equal0~0, cpu, 1
instance = comp, \INSTRUCTION[4]~input\, INSTRUCTION[4]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~9\, PR_INSTRUCTION~9, cpu, 1
instance = comp, \PR_INSTRUCTION[4]\, PR_INSTRUCTION[4], cpu, 1
instance = comp, \myControl|Equal15~0\, myControl|Equal15~0, cpu, 1
instance = comp, \myControl|branch_control[2]~1\, myControl|branch_control[2]~1, cpu, 1
instance = comp, \PR_BRANCH_SELECT_S2[2]\, PR_BRANCH_SELECT_S2[2], cpu, 1
instance = comp, \myControl|immediate_select[3]~2\, myControl|immediate_select[3]~2, cpu, 1
instance = comp, \myControl|Equal3~0\, myControl|Equal3~0, cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S2[0]~feeder\, PR_REG_WRITE_SELECT_S2[0]~feeder, cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S2[0]\, PR_REG_WRITE_SELECT_S2[0], cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S3[0]~feeder\, PR_REG_WRITE_SELECT_S3[0]~feeder, cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S3[0]\, PR_REG_WRITE_SELECT_S3[0], cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S4[0]~feeder\, PR_REG_WRITE_SELECT_S4[0]~feeder, cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S4[0]\, PR_REG_WRITE_SELECT_S4[0], cpu, 1
instance = comp, \myControl|Equal15~1\, myControl|Equal15~1, cpu, 1
instance = comp, \INSTRUCTION[14]~input\, INSTRUCTION[14]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~14\, PR_INSTRUCTION~14, cpu, 1
instance = comp, \PR_INSTRUCTION[14]\, PR_INSTRUCTION[14], cpu, 1
instance = comp, \myControl|funct3_mux|RESULT[2]~2\, myControl|funct3_mux|RESULT[2]~2, cpu, 1
instance = comp, \PR_ALU_SELECT[2]\, PR_ALU_SELECT[2], cpu, 1
instance = comp, \myAlu|Mux29~4\, myAlu|Mux29~4, cpu, 1
instance = comp, \INSTRUCTION[22]~input\, INSTRUCTION[22]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~25\, PR_INSTRUCTION~25, cpu, 1
instance = comp, \PR_INSTRUCTION[22]\, PR_INSTRUCTION[22], cpu, 1
instance = comp, \myControl|Equal2~0\, myControl|Equal2~0, cpu, 1
instance = comp, \myControl|immediate_select~7\, myControl|immediate_select~7, cpu, 1
instance = comp, \myImmediate|Mux31~3\, myImmediate|Mux31~3, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[22]~3\, PR_IMMEDIATE_SELECT_OUT[22]~3, cpu, 1
instance = comp, \myControl|immediate_select~6\, myControl|immediate_select~6, cpu, 1
instance = comp, \PR_INSTRUCTION~13\, PR_INSTRUCTION~13, cpu, 1
instance = comp, \PR_INSTRUCTION[13]\, PR_INSTRUCTION[13], cpu, 1
instance = comp, \PR_INSTRUCTION~18\, PR_INSTRUCTION~18, cpu, 1
instance = comp, \PR_INSTRUCTION[30]\, PR_INSTRUCTION[30], cpu, 1
instance = comp, \PR_INSTRUCTION~19\, PR_INSTRUCTION~19, cpu, 1
instance = comp, \PR_INSTRUCTION[29]\, PR_INSTRUCTION[29], cpu, 1
instance = comp, \INSTRUCTION[31]~input\, INSTRUCTION[31]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~12\, PR_INSTRUCTION~12, cpu, 1
instance = comp, \PR_INSTRUCTION[31]\, PR_INSTRUCTION[31], cpu, 1
instance = comp, \PR_INSTRUCTION~21\, PR_INSTRUCTION~21, cpu, 1
instance = comp, \PR_INSTRUCTION[27]\, PR_INSTRUCTION[27], cpu, 1
instance = comp, \myControl|Equal9~1\, myControl|Equal9~1, cpu, 1
instance = comp, \myControl|immediate_select[3]~4\, myControl|immediate_select[3]~4, cpu, 1
instance = comp, \myControl|immediate_select[3]~1\, myControl|immediate_select[3]~1, cpu, 1
instance = comp, \INSTRUCTION[12]~input\, INSTRUCTION[12]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~15\, PR_INSTRUCTION~15, cpu, 1
instance = comp, \PR_INSTRUCTION[12]\, PR_INSTRUCTION[12], cpu, 1
instance = comp, \myControl|immediate_select[3]~0\, myControl|immediate_select[3]~0, cpu, 1
instance = comp, \myControl|immediate_select[3]~3\, myControl|immediate_select[3]~3, cpu, 1
instance = comp, \myControl|immediate_select[3]~5\, myControl|immediate_select[3]~5, cpu, 1
instance = comp, \myImmediate|Mux2~0\, myImmediate|Mux2~0, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[22]\, PR_IMMEDIATE_SELECT_OUT[22], cpu, 1
instance = comp, \myBranchSelect|MUX_OUT~0\, myBranchSelect|MUX_OUT~0, cpu, 1
instance = comp, \myControl|Equal11~0\, myControl|Equal11~0, cpu, 1
instance = comp, \myControl|oparand_2_select~2\, myControl|oparand_2_select~2, cpu, 1
instance = comp, \myControl|funct3_mux|RESULT[0]~1\, myControl|funct3_mux|RESULT[0]~1, cpu, 1
instance = comp, \PR_ALU_SELECT[0]\, PR_ALU_SELECT[0], cpu, 1
instance = comp, \myAlu|Mux15~11\, myAlu|Mux15~11, cpu, 1
instance = comp, \myControl|Equal8~0\, myControl|Equal8~0, cpu, 1
instance = comp, \myControl|Equal0~1\, myControl|Equal0~1, cpu, 1
instance = comp, \myControl|oparand_1_select\, myControl|oparand_1_select, cpu, 1
instance = comp, \PR_PC_S1[0]~feeder\, PR_PC_S1[0]~feeder, cpu, 1
instance = comp, \PR_PC_S1[0]\, PR_PC_S1[0], cpu, 1
instance = comp, \PR_PC_S2[0]\, PR_PC_S2[0], cpu, 1
instance = comp, \PR_PC_S3[0]\, PR_PC_S3[0], cpu, 1
instance = comp, \PR_PC_S4[0]\, PR_PC_S4[0], cpu, 1
instance = comp, \INSTRUCTION[20]~input\, INSTRUCTION[20]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~23\, PR_INSTRUCTION~23, cpu, 1
instance = comp, \PR_INSTRUCTION[20]\, PR_INSTRUCTION[20], cpu, 1
instance = comp, \myImmediate|Mux2~4\, myImmediate|Mux2~4, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[0]\, PR_IMMEDIATE_SELECT_OUT[0], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[0]\, REG_WRITE_DATA_S5[0], cpu, 1
instance = comp, \INSTRUCTION[8]~input\, INSTRUCTION[8]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~31\, PR_INSTRUCTION~31, cpu, 1
instance = comp, \PR_INSTRUCTION[8]\, PR_INSTRUCTION[8], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S2[1]\, PR_REGISTER_WRITE_ADDR_S2[1], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S3[1]\, PR_REGISTER_WRITE_ADDR_S3[1], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S4[1]\, PR_REGISTER_WRITE_ADDR_S4[1], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[3]~feeder\, myreg|REGISTERS_rtl_1_bypass[3]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[3]\, myreg|REGISTERS_rtl_1_bypass[3], cpu, 1
instance = comp, \INSTRUCTION[21]~input\, INSTRUCTION[21]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~22\, PR_INSTRUCTION~22, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[4]\, myreg|REGISTERS_rtl_1_bypass[4], cpu, 1
instance = comp, \INSTRUCTION[7]~input\, INSTRUCTION[7]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~27\, PR_INSTRUCTION~27, cpu, 1
instance = comp, \PR_INSTRUCTION[7]\, PR_INSTRUCTION[7], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S2[0]\, PR_REGISTER_WRITE_ADDR_S2[0], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S3[0]\, PR_REGISTER_WRITE_ADDR_S3[0], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S4[0]\, PR_REGISTER_WRITE_ADDR_S4[0], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[1]~feeder\, myreg|REGISTERS_rtl_1_bypass[1]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[1]\, myreg|REGISTERS_rtl_1_bypass[1], cpu, 1
instance = comp, \myreg|REGISTERS~5\, myreg|REGISTERS~5, cpu, 1
instance = comp, \PR_INSTRUCTION~24\, PR_INSTRUCTION~24, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[8]~feeder\, myreg|REGISTERS_rtl_1_bypass[8]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[8]\, myreg|REGISTERS_rtl_1_bypass[8], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[6]\, myreg|REGISTERS_rtl_1_bypass[6], cpu, 1
instance = comp, \INSTRUCTION[9]~input\, INSTRUCTION[9]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~30\, PR_INSTRUCTION~30, cpu, 1
instance = comp, \PR_INSTRUCTION[9]\, PR_INSTRUCTION[9], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S2[2]\, PR_REGISTER_WRITE_ADDR_S2[2], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S3[2]\, PR_REGISTER_WRITE_ADDR_S3[2], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S4[2]\, PR_REGISTER_WRITE_ADDR_S4[2], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[5]~feeder\, myreg|REGISTERS_rtl_1_bypass[5]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[5]\, myreg|REGISTERS_rtl_1_bypass[5], cpu, 1
instance = comp, \myreg|REGISTERS~6\, myreg|REGISTERS~6, cpu, 1
instance = comp, \myreg|REGISTERS~8\, myreg|REGISTERS~8, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[11]\, myreg|REGISTERS_rtl_1_bypass[11], cpu, 1
instance = comp, \INSTRUCTION[10]~input\, INSTRUCTION[10]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~29\, PR_INSTRUCTION~29, cpu, 1
instance = comp, \PR_INSTRUCTION[10]\, PR_INSTRUCTION[10], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S2[3]\, PR_REGISTER_WRITE_ADDR_S2[3], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S3[3]\, PR_REGISTER_WRITE_ADDR_S3[3], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S4[3]\, PR_REGISTER_WRITE_ADDR_S4[3], cpu, 1
instance = comp, \INSTRUCTION[11]~input\, INSTRUCTION[11]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~28\, PR_INSTRUCTION~28, cpu, 1
instance = comp, \PR_INSTRUCTION[11]\, PR_INSTRUCTION[11], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S2[4]\, PR_REGISTER_WRITE_ADDR_S2[4], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S3[4]\, PR_REGISTER_WRITE_ADDR_S3[4], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S4[4]~feeder\, PR_REGISTER_WRITE_ADDR_S4[4]~feeder, cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S4[4]\, PR_REGISTER_WRITE_ADDR_S4[4], cpu, 1
instance = comp, \PR_INSTRUCTION~26\, PR_INSTRUCTION~26, cpu, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, cpu, 1
instance = comp, \myControl|reg_write_select[1]\, myControl|reg_write_select[1], cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S2[1]\, PR_REG_WRITE_SELECT_S2[1], cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S3[1]\, PR_REG_WRITE_SELECT_S3[1], cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S4[1]~feeder\, PR_REG_WRITE_SELECT_S4[1]~feeder, cpu, 1
instance = comp, \PR_REG_WRITE_SELECT_S4[1]\, PR_REG_WRITE_SELECT_S4[1], cpu, 1
instance = comp, \RESET~input\, RESET~input, cpu, 1
instance = comp, \myControl|funct3_mux|RESULT[1]~0\, myControl|funct3_mux|RESULT[1]~0, cpu, 1
instance = comp, \PR_ALU_SELECT[1]\, PR_ALU_SELECT[1], cpu, 1
instance = comp, \myControl|oparand_2_select\, myControl|oparand_2_select, cpu, 1
instance = comp, \oparand2_mux|RESULT[4]~27\, oparand2_mux|RESULT[4]~27, cpu, 1
instance = comp, \PR_INSTRUCTION[23]\, PR_INSTRUCTION[23], cpu, 1
instance = comp, \myImmediate|Mux3~6\, myImmediate|Mux3~6, cpu, 1
instance = comp, \myImmediate|Mux3~3\, myImmediate|Mux3~3, cpu, 1
instance = comp, \myImmediate|Mux3~4\, myImmediate|Mux3~4, cpu, 1
instance = comp, \myImmediate|Mux3~2\, myImmediate|Mux3~2, cpu, 1
instance = comp, \myImmediate|Mux3~5\, myImmediate|Mux3~5, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[3]\, PR_IMMEDIATE_SELECT_OUT[3], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S5[4]\, PR_REGISTER_WRITE_ADDR_S5[4], cpu, 1
instance = comp, \myControl|Equal12~0\, myControl|Equal12~0, cpu, 1
instance = comp, \myControl|Equal12~1\, myControl|Equal12~1, cpu, 1
instance = comp, \PR_REG_WRITE_EN_S2~0\, PR_REG_WRITE_EN_S2~0, cpu, 1
instance = comp, \PR_REG_WRITE_EN_S3~feeder\, PR_REG_WRITE_EN_S3~feeder, cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S5[3]\, PR_REGISTER_WRITE_ADDR_S5[3], cpu, 1
instance = comp, \REG_READ_ADDR2_S2[2]\, REG_READ_ADDR2_S2[2], cpu, 1
instance = comp, \PR_REGISTER_WRITE_ADDR_S5[2]\, PR_REGISTER_WRITE_ADDR_S5[2], cpu, 1
instance = comp, \myStage3Fowarding|OP2_MUX_OUT[0]~5\, myStage3Fowarding|OP2_MUX_OUT[0]~5, cpu, 1
instance = comp, \myStage3Fowarding|OP2_MUX_OUT[0]~6\, myStage3Fowarding|OP2_MUX_OUT[0]~6, cpu, 1
instance = comp, \myStage3Fowarding|always0~6\, myStage3Fowarding|always0~6, cpu, 1
instance = comp, \PR_INSTRUCTION[21]\, PR_INSTRUCTION[21], cpu, 1
instance = comp, \REG_READ_ADDR2_S2[1]\, REG_READ_ADDR2_S2[1], cpu, 1
instance = comp, \REG_READ_ADDR2_S2[0]\, REG_READ_ADDR2_S2[0], cpu, 1
instance = comp, \myStage3Fowarding|always0~4\, myStage3Fowarding|always0~4, cpu, 1
instance = comp, \myStage3Fowarding|always0~7\, myStage3Fowarding|always0~7, cpu, 1
instance = comp, \myStage3Fowarding|OP2_MUX_OUT[0]~0\, myStage3Fowarding|OP2_MUX_OUT[0]~0, cpu, 1
instance = comp, \PR_INSTRUCTION[24]~feeder\, PR_INSTRUCTION[24]~feeder, cpu, 1
instance = comp, \PR_INSTRUCTION[24]\, PR_INSTRUCTION[24], cpu, 1
instance = comp, \REG_READ_ADDR2_S2[4]\, REG_READ_ADDR2_S2[4], cpu, 1
instance = comp, \myStage3Fowarding|OP2_MUX_OUT[0]~2\, myStage3Fowarding|OP2_MUX_OUT[0]~2, cpu, 1
instance = comp, \myStage3Fowarding|OP2_MUX_OUT[0]~3\, myStage3Fowarding|OP2_MUX_OUT[0]~3, cpu, 1
instance = comp, \myStage3Fowarding|OP2_MUX_OUT[1]~8\, myStage3Fowarding|OP2_MUX_OUT[1]~8, cpu, 1
instance = comp, \PC_PLUS_4[5]~7\, PC_PLUS_4[5]~7, cpu, 1
instance = comp, \PC_PLUS_4[6]~9\, PC_PLUS_4[6]~9, cpu, 1
instance = comp, \PC_PLUS_4[7]~11\, PC_PLUS_4[7]~11, cpu, 1
instance = comp, \PC_PLUS_4[8]~13\, PC_PLUS_4[8]~13, cpu, 1
instance = comp, \PC_PLUS_4[9]~15\, PC_PLUS_4[9]~15, cpu, 1
instance = comp, \myImmediate|Mux1~0\, myImmediate|Mux1~0, cpu, 1
instance = comp, \myImmediate|Mux1~1\, myImmediate|Mux1~1, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[1]\, PR_IMMEDIATE_SELECT_OUT[1], cpu, 1
instance = comp, \myStage3Fowarding|OP2_MUX_OUT[0]~7\, myStage3Fowarding|OP2_MUX_OUT[0]~7, cpu, 1
instance = comp, \PR_ALU_OUT_S3[1]\, PR_ALU_OUT_S3[1], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[1]~60\, oparand2_mux_haz|RESULT[1]~60, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[1]~61\, oparand2_mux_haz|RESULT[1]~61, cpu, 1
instance = comp, \oparand2_mux|RESULT[1]~30\, oparand2_mux|RESULT[1]~30, cpu, 1
instance = comp, \PR_PC_S1[19]~feeder\, PR_PC_S1[19]~feeder, cpu, 1
instance = comp, \PR_PC_S1[19]\, PR_PC_S1[19], cpu, 1
instance = comp, \PR_PC_S2[19]\, PR_PC_S2[19], cpu, 1
instance = comp, \INSTRUCTION[19]~input\, INSTRUCTION[19]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~4\, PR_INSTRUCTION~4, cpu, 1
instance = comp, \PR_INSTRUCTION[19]~feeder\, PR_INSTRUCTION[19]~feeder, cpu, 1
instance = comp, \PR_INSTRUCTION[19]\, PR_INSTRUCTION[19], cpu, 1
instance = comp, \REG_READ_ADDR1_S2[4]\, REG_READ_ADDR1_S2[4], cpu, 1
instance = comp, \INSTRUCTION[17]~input\, INSTRUCTION[17]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~2\, PR_INSTRUCTION~2, cpu, 1
instance = comp, \PR_INSTRUCTION[17]~feeder\, PR_INSTRUCTION[17]~feeder, cpu, 1
instance = comp, \PR_INSTRUCTION[17]\, PR_INSTRUCTION[17], cpu, 1
instance = comp, \REG_READ_ADDR1_S2[2]\, REG_READ_ADDR1_S2[2], cpu, 1
instance = comp, \myStage3Fowarding|OP1_MUX_OUT[1]~5\, myStage3Fowarding|OP1_MUX_OUT[1]~5, cpu, 1
instance = comp, \myStage3Fowarding|OP1_MUX_OUT[1]~6\, myStage3Fowarding|OP1_MUX_OUT[1]~6, cpu, 1
instance = comp, \INSTRUCTION[18]~input\, INSTRUCTION[18]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~3\, PR_INSTRUCTION~3, cpu, 1
instance = comp, \PR_INSTRUCTION[18]~feeder\, PR_INSTRUCTION[18]~feeder, cpu, 1
instance = comp, \PR_INSTRUCTION[18]\, PR_INSTRUCTION[18], cpu, 1
instance = comp, \REG_READ_ADDR1_S2[3]\, REG_READ_ADDR1_S2[3], cpu, 1
instance = comp, \myStage3Fowarding|OP1_MUX_OUT[0]~1\, myStage3Fowarding|OP1_MUX_OUT[0]~1, cpu, 1
instance = comp, \myStage3Fowarding|OP1_MUX_OUT[0]~2\, myStage3Fowarding|OP1_MUX_OUT[0]~2, cpu, 1
instance = comp, \myStage3Fowarding|OP1_MUX_OUT[0]~3\, myStage3Fowarding|OP1_MUX_OUT[0]~3, cpu, 1
instance = comp, \INSTRUCTION[16]~input\, INSTRUCTION[16]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~1\, PR_INSTRUCTION~1, cpu, 1
instance = comp, \PR_INSTRUCTION[16]\, PR_INSTRUCTION[16], cpu, 1
instance = comp, \REG_READ_ADDR1_S2[1]\, REG_READ_ADDR1_S2[1], cpu, 1
instance = comp, \myStage3Fowarding|always0~0\, myStage3Fowarding|always0~0, cpu, 1
instance = comp, \myStage3Fowarding|always0~1\, myStage3Fowarding|always0~1, cpu, 1
instance = comp, \myStage3Fowarding|always0~3\, myStage3Fowarding|always0~3, cpu, 1
instance = comp, \myStage3Fowarding|OP1_MUX_OUT[0]~7\, myStage3Fowarding|OP1_MUX_OUT[0]~7, cpu, 1
instance = comp, \PR_PC_S3[19]~feeder\, PR_PC_S3[19]~feeder, cpu, 1
instance = comp, \PR_PC_S3[19]\, PR_PC_S3[19], cpu, 1
instance = comp, \PR_PC_S4[19]\, PR_PC_S4[19], cpu, 1
instance = comp, \myAlu|Mux15~18\, myAlu|Mux15~18, cpu, 1
instance = comp, \myAlu|Mux12~6\, myAlu|Mux12~6, cpu, 1
instance = comp, \PR_ALU_OUT_S3[19]\, PR_ALU_OUT_S3[19], cpu, 1
instance = comp, \PR_ALU_OUT_S4[19]\, PR_ALU_OUT_S4[19], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[19]~24\, regWriteSelMUX|RESULT[19]~24, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[19]~25\, regWriteSelMUX|RESULT[19]~25, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[19]\, REG_WRITE_DATA_S5[19], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[1]~feeder\, myreg|REGISTERS_rtl_0_bypass[1]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[1]\, myreg|REGISTERS_rtl_0_bypass[1], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[4]\, myreg|REGISTERS_rtl_0_bypass[4], cpu, 1
instance = comp, \INSTRUCTION[15]~input\, INSTRUCTION[15]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~0\, PR_INSTRUCTION~0, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[2]~feeder\, myreg|REGISTERS_rtl_0_bypass[2]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[2]\, myreg|REGISTERS_rtl_0_bypass[2], cpu, 1
instance = comp, \myreg|REGISTERS~0\, myreg|REGISTERS~0, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[9]\, myreg|REGISTERS_rtl_0_bypass[9], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[10]\, myreg|REGISTERS_rtl_0_bypass[10], cpu, 1
instance = comp, \myreg|REGISTERS~2\, myreg|REGISTERS~2, cpu, 1
instance = comp, \myreg|REGISTERS~3\, myreg|REGISTERS~3, cpu, 1
instance = comp, \myAlu|Mux29~6\, myAlu|Mux29~6, cpu, 1
instance = comp, \INSTRUCTION[26]~input\, INSTRUCTION[26]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~17\, PR_INSTRUCTION~17, cpu, 1
instance = comp, \PR_INSTRUCTION[26]\, PR_INSTRUCTION[26], cpu, 1
instance = comp, \myControl|Equal9~2\, myControl|Equal9~2, cpu, 1
instance = comp, \myControl|alu_signal[3]\, myControl|alu_signal[3], cpu, 1
instance = comp, \PR_ALU_SELECT[3]\, PR_ALU_SELECT[3], cpu, 1
instance = comp, \myAlu|Mux29~2\, myAlu|Mux29~2, cpu, 1
instance = comp, \myAlu|Mux29~16\, myAlu|Mux29~16, cpu, 1
instance = comp, \myAlu|Mux29~17\, myAlu|Mux29~17, cpu, 1
instance = comp, \myAlu|Mux29~3\, myAlu|Mux29~3, cpu, 1
instance = comp, \Add0~50\, Add0~50, cpu, 1
instance = comp, \PC[2]~reg0feeder\, PC[2]~reg0feeder, cpu, 1
instance = comp, \PC[10]~4\, PC[10]~4, cpu, 1
instance = comp, \PC[2]~reg0\, PC[2]~reg0, cpu, 1
instance = comp, \PR_PC_S1[2]~feeder\, PR_PC_S1[2]~feeder, cpu, 1
instance = comp, \PR_PC_S1[2]\, PR_PC_S1[2], cpu, 1
instance = comp, \PR_PC_S2[2]\, PR_PC_S2[2], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[2]\, REG_WRITE_DATA_S5[2], cpu, 1
instance = comp, \PR_PC_S3[5]\, PR_PC_S3[5], cpu, 1
instance = comp, \PR_PC_S4[5]\, PR_PC_S4[5], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[5]~input\, DATA_CACHE_READ_DATA[5]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[5]\, PR_DATA_CACHE_OUT[5], cpu, 1
instance = comp, \PR_ALU_OUT_S3[5]\, PR_ALU_OUT_S3[5], cpu, 1
instance = comp, \PR_ALU_OUT_S4[5]\, PR_ALU_OUT_S4[5], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[5]~52\, regWriteSelMUX|RESULT[5]~52, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[5]~53\, regWriteSelMUX|RESULT[5]~53, cpu, 1
instance = comp, \PR_PC_S1[21]~feeder\, PR_PC_S1[21]~feeder, cpu, 1
instance = comp, \PR_PC_S1[21]\, PR_PC_S1[21], cpu, 1
instance = comp, \PR_PC_S2[21]\, PR_PC_S2[21], cpu, 1
instance = comp, \myImmediate|Mux31~2\, myImmediate|Mux31~2, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[31]\, PR_IMMEDIATE_SELECT_OUT[31], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[13]\, myreg|REGISTERS_rtl_1_bypass[13], cpu, 1
instance = comp, \myreg|REGISTERS~67\, myreg|REGISTERS~67, cpu, 1
instance = comp, \PR_DATA_2_S2[2]\, PR_DATA_2_S2[2], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[2]~58\, oparand2_mux_haz|RESULT[2]~58, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[2]~59\, oparand2_mux_haz|RESULT[2]~59, cpu, 1
instance = comp, \myAlu|ShiftLeft0~114\, myAlu|ShiftLeft0~114, cpu, 1
instance = comp, \myStage3Fowarding|OP1_MUX_OUT[1]~8\, myStage3Fowarding|OP1_MUX_OUT[1]~8, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[4]\, REG_WRITE_DATA_S5[4], cpu, 1
instance = comp, \PR_ALU_OUT_S3[4]\, PR_ALU_OUT_S3[4], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[4]~54\, oparand1_mux_haz|RESULT[4]~54, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[4]~55\, oparand1_mux_haz|RESULT[4]~55, cpu, 1
instance = comp, \oparand1_mux|RESULT[4]~27\, oparand1_mux|RESULT[4]~27, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[6]\, REG_WRITE_DATA_S5[6], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[17]\, myreg|REGISTERS_rtl_0_bypass[17], cpu, 1
instance = comp, \myreg|REGISTERS~58\, myreg|REGISTERS~58, cpu, 1
instance = comp, \PR_DATA_1_S2[6]\, PR_DATA_1_S2[6], cpu, 1
instance = comp, \PR_ALU_OUT_S3[6]\, PR_ALU_OUT_S3[6], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[6]~50\, oparand1_mux_haz|RESULT[6]~50, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[6]~51\, oparand1_mux_haz|RESULT[6]~51, cpu, 1
instance = comp, \oparand1_mux|RESULT[6]~25\, oparand1_mux|RESULT[6]~25, cpu, 1
instance = comp, \myImmediate|Mux0~0\, myImmediate|Mux0~0, cpu, 1
instance = comp, \myImmediate|Mux0~1\, myImmediate|Mux0~1, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[2]\, PR_IMMEDIATE_SELECT_OUT[2], cpu, 1
instance = comp, \oparand2_mux|RESULT[2]~29\, oparand2_mux|RESULT[2]~29, cpu, 1
instance = comp, \myAlu|ShiftRight0~95\, myAlu|ShiftRight0~95, cpu, 1
instance = comp, \myAlu|ShiftRight0~97\, myAlu|ShiftRight0~97, cpu, 1
instance = comp, \PC_PLUS_4[10]~17\, PC_PLUS_4[10]~17, cpu, 1
instance = comp, \myAlu|Mux7~11\, myAlu|Mux7~11, cpu, 1
instance = comp, \myAlu|Mux7~9\, myAlu|Mux7~9, cpu, 1
instance = comp, \myAlu|ShiftRight0~16\, myAlu|ShiftRight0~16, cpu, 1
instance = comp, \PR_PC_S1[28]~feeder\, PR_PC_S1[28]~feeder, cpu, 1
instance = comp, \PR_PC_S1[28]\, PR_PC_S1[28], cpu, 1
instance = comp, \PR_PC_S2[28]\, PR_PC_S2[28], cpu, 1
instance = comp, \PR_PC_S3[28]\, PR_PC_S3[28], cpu, 1
instance = comp, \PR_PC_S4[28]\, PR_PC_S4[28], cpu, 1
instance = comp, \PR_ALU_OUT_S3[28]\, PR_ALU_OUT_S3[28], cpu, 1
instance = comp, \PR_ALU_OUT_S4[28]\, PR_ALU_OUT_S4[28], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[28]~6\, regWriteSelMUX|RESULT[28]~6, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[28]~7\, regWriteSelMUX|RESULT[28]~7, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[28]\, REG_WRITE_DATA_S5[28], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[28]~6\, oparand1_mux_haz|RESULT[28]~6, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[28]~7\, oparand1_mux_haz|RESULT[28]~7, cpu, 1
instance = comp, \oparand1_mux|RESULT[28]~3\, oparand1_mux|RESULT[28]~3, cpu, 1
instance = comp, \INSTRUCTION[25]~input\, INSTRUCTION[25]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~16\, PR_INSTRUCTION~16, cpu, 1
instance = comp, \PR_INSTRUCTION[25]\, PR_INSTRUCTION[25], cpu, 1
instance = comp, \myImmediate|Mux5~0\, myImmediate|Mux5~0, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[5]\, PR_IMMEDIATE_SELECT_OUT[5], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[5]\, REG_WRITE_DATA_S5[5], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[16]\, myreg|REGISTERS_rtl_1_bypass[16], cpu, 1
instance = comp, \PR_PC_S3[7]\, PR_PC_S3[7], cpu, 1
instance = comp, \PR_PC_S4[7]\, PR_PC_S4[7], cpu, 1
instance = comp, \PR_ALU_OUT_S3[7]\, PR_ALU_OUT_S3[7], cpu, 1
instance = comp, \PR_ALU_OUT_S4[7]\, PR_ALU_OUT_S4[7], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[7]~48\, regWriteSelMUX|RESULT[7]~48, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[7]~49\, regWriteSelMUX|RESULT[7]~49, cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[8]~input\, DATA_CACHE_READ_DATA[8]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[8]\, PR_DATA_CACHE_OUT[8], cpu, 1
instance = comp, \Add0~56\, Add0~56, cpu, 1
instance = comp, \PC[8]~reg0feeder\, PC[8]~reg0feeder, cpu, 1
instance = comp, \PC[8]~reg0\, PC[8]~reg0, cpu, 1
instance = comp, \PR_PC_S1[8]\, PR_PC_S1[8], cpu, 1
instance = comp, \PR_PC_S2[8]\, PR_PC_S2[8], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[8]\, REG_WRITE_DATA_S5[8], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[19]\, myreg|REGISTERS_rtl_0_bypass[19], cpu, 1
instance = comp, \PR_PC_S3[9]\, PR_PC_S3[9], cpu, 1
instance = comp, \PR_PC_S4[9]\, PR_PC_S4[9], cpu, 1
instance = comp, \PR_ALU_OUT_S3[9]\, PR_ALU_OUT_S3[9], cpu, 1
instance = comp, \PR_ALU_OUT_S4[9]\, PR_ALU_OUT_S4[9], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[9]~input\, DATA_CACHE_READ_DATA[9]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[9]\, PR_DATA_CACHE_OUT[9], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[9]~44\, regWriteSelMUX|RESULT[9]~44, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[9]~45\, regWriteSelMUX|RESULT[9]~45, cpu, 1
instance = comp, \PR_PC_S1[10]~feeder\, PR_PC_S1[10]~feeder, cpu, 1
instance = comp, \PR_PC_S1[10]\, PR_PC_S1[10], cpu, 1
instance = comp, \PR_PC_S2[10]~feeder\, PR_PC_S2[10]~feeder, cpu, 1
instance = comp, \PR_PC_S2[10]\, PR_PC_S2[10], cpu, 1
instance = comp, \PR_PC_S3[10]\, PR_PC_S3[10], cpu, 1
instance = comp, \PR_PC_S4[10]\, PR_PC_S4[10], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[10]~input\, DATA_CACHE_READ_DATA[10]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[10]\, PR_DATA_CACHE_OUT[10], cpu, 1
instance = comp, \PR_ALU_OUT_S3[10]\, PR_ALU_OUT_S3[10], cpu, 1
instance = comp, \PR_ALU_OUT_S4[10]\, PR_ALU_OUT_S4[10], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[10]~42\, regWriteSelMUX|RESULT[10]~42, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[10]~43\, regWriteSelMUX|RESULT[10]~43, cpu, 1
instance = comp, \PC_PLUS_4[11]~19\, PC_PLUS_4[11]~19, cpu, 1
instance = comp, \myAlu|Mux7~2\, myAlu|Mux7~2, cpu, 1
instance = comp, \PR_PC_S1[20]~feeder\, PR_PC_S1[20]~feeder, cpu, 1
instance = comp, \PR_PC_S1[20]\, PR_PC_S1[20], cpu, 1
instance = comp, \PR_PC_S2[20]\, PR_PC_S2[20], cpu, 1
instance = comp, \PR_PC_S3[20]~feeder\, PR_PC_S3[20]~feeder, cpu, 1
instance = comp, \PR_PC_S3[20]\, PR_PC_S3[20], cpu, 1
instance = comp, \PR_PC_S4[20]\, PR_PC_S4[20], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[20]~23\, regWriteSelMUX|RESULT[20]~23, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[20]\, REG_WRITE_DATA_S5[20], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[10]\, REG_WRITE_DATA_S5[10], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[21]\, myreg|REGISTERS_rtl_0_bypass[21], cpu, 1
instance = comp, \PR_PC_S3[12]\, PR_PC_S3[12], cpu, 1
instance = comp, \PR_PC_S4[12]\, PR_PC_S4[12], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[12]~input\, DATA_CACHE_READ_DATA[12]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[12]\, PR_DATA_CACHE_OUT[12], cpu, 1
instance = comp, \Add0~63\, Add0~63, cpu, 1
instance = comp, \PC[15]~reg0feeder\, PC[15]~reg0feeder, cpu, 1
instance = comp, \PC[15]~reg0\, PC[15]~reg0, cpu, 1
instance = comp, \PC_PLUS_4[12]~21\, PC_PLUS_4[12]~21, cpu, 1
instance = comp, \PC_PLUS_4[13]~23\, PC_PLUS_4[13]~23, cpu, 1
instance = comp, \myAlu|ShiftRight0~49\, myAlu|ShiftRight0~49, cpu, 1
instance = comp, \PC_PLUS_4[22]~41\, PC_PLUS_4[22]~41, cpu, 1
instance = comp, \PC_PLUS_4[23]~43\, PC_PLUS_4[23]~43, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[1]\, REG_WRITE_DATA_S5[1], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[1]~60\, oparand1_mux_haz|RESULT[1]~60, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[1]~61\, oparand1_mux_haz|RESULT[1]~61, cpu, 1
instance = comp, \oparand1_mux|RESULT[1]~30\, oparand1_mux|RESULT[1]~30, cpu, 1
instance = comp, \PR_ALU_OUT_S3[3]\, PR_ALU_OUT_S3[3], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[3]~56\, oparand1_mux_haz|RESULT[3]~56, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[3]~57\, oparand1_mux_haz|RESULT[3]~57, cpu, 1
instance = comp, \oparand1_mux|RESULT[3]~28\, oparand1_mux|RESULT[3]~28, cpu, 1
instance = comp, \PR_ALU_OUT_S3[11]\, PR_ALU_OUT_S3[11], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[11]\, REG_WRITE_DATA_S5[11], cpu, 1
instance = comp, \PR_PC_S1[13]~feeder\, PR_PC_S1[13]~feeder, cpu, 1
instance = comp, \PR_PC_S1[13]\, PR_PC_S1[13], cpu, 1
instance = comp, \PR_PC_S2[13]\, PR_PC_S2[13], cpu, 1
instance = comp, \PR_PC_S3[13]\, PR_PC_S3[13], cpu, 1
instance = comp, \PR_PC_S4[13]\, PR_PC_S4[13], cpu, 1
instance = comp, \PR_ALU_OUT_S3[13]\, PR_ALU_OUT_S3[13], cpu, 1
instance = comp, \PR_ALU_OUT_S4[13]\, PR_ALU_OUT_S4[13], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[13]~input\, DATA_CACHE_READ_DATA[13]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[13]~feeder\, PR_DATA_CACHE_OUT[13]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[13]\, PR_DATA_CACHE_OUT[13], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[13]~36\, regWriteSelMUX|RESULT[13]~36, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[13]~37\, regWriteSelMUX|RESULT[13]~37, cpu, 1
instance = comp, \PC_PLUS_4[14]~25\, PC_PLUS_4[14]~25, cpu, 1
instance = comp, \myAlu|Mux19~2\, myAlu|Mux19~2, cpu, 1
instance = comp, \myAlu|Mux19~3\, myAlu|Mux19~3, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[13]\, REG_WRITE_DATA_S5[13], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[13]~36\, oparand1_mux_haz|RESULT[13]~36, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[13]~37\, oparand1_mux_haz|RESULT[13]~37, cpu, 1
instance = comp, \oparand1_mux|RESULT[13]~18\, oparand1_mux|RESULT[13]~18, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[14]\, REG_WRITE_DATA_S5[14], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[25]\, myreg|REGISTERS_rtl_0_bypass[25], cpu, 1
instance = comp, \PR_PC_S1[15]~feeder\, PR_PC_S1[15]~feeder, cpu, 1
instance = comp, \PR_PC_S1[15]\, PR_PC_S1[15], cpu, 1
instance = comp, \PR_PC_S2[15]\, PR_PC_S2[15], cpu, 1
instance = comp, \PR_PC_S3[15]~feeder\, PR_PC_S3[15]~feeder, cpu, 1
instance = comp, \PR_PC_S3[15]\, PR_PC_S3[15], cpu, 1
instance = comp, \PR_PC_S4[15]\, PR_PC_S4[15], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[15]~input\, DATA_CACHE_READ_DATA[15]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[15]\, PR_DATA_CACHE_OUT[15], cpu, 1
instance = comp, \PR_ALU_OUT_S4[15]\, PR_ALU_OUT_S4[15], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[15]~32\, regWriteSelMUX|RESULT[15]~32, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[15]~33\, regWriteSelMUX|RESULT[15]~33, cpu, 1
instance = comp, \PC_PLUS_4[16]~29\, PC_PLUS_4[16]~29, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[16]~feeder\, REG_WRITE_DATA_S5[16]~feeder, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[16]\, REG_WRITE_DATA_S5[16], cpu, 1
instance = comp, \myAlu|Mux15~16\, myAlu|Mux15~16, cpu, 1
instance = comp, \PR_ALU_OUT_S3[16]\, PR_ALU_OUT_S3[16], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[16]~30\, oparand1_mux_haz|RESULT[16]~30, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[16]~31\, oparand1_mux_haz|RESULT[16]~31, cpu, 1
instance = comp, \oparand1_mux|RESULT[16]~15\, oparand1_mux|RESULT[16]~15, cpu, 1
instance = comp, \PR_PC_S1[17]~feeder\, PR_PC_S1[17]~feeder, cpu, 1
instance = comp, \PR_PC_S1[17]\, PR_PC_S1[17], cpu, 1
instance = comp, \PR_PC_S2[17]\, PR_PC_S2[17], cpu, 1
instance = comp, \PC_PLUS_4[25]~47\, PC_PLUS_4[25]~47, cpu, 1
instance = comp, \PC_PLUS_4[26]~49\, PC_PLUS_4[26]~49, cpu, 1
instance = comp, \myAlu|ShiftRight0~56\, myAlu|ShiftRight0~56, cpu, 1
instance = comp, \myAlu|ShiftRight0~57\, myAlu|ShiftRight0~57, cpu, 1
instance = comp, \myAlu|ShiftRight0~58\, myAlu|ShiftRight0~58, cpu, 1
instance = comp, \myAlu|Mux15~17\, myAlu|Mux15~17, cpu, 1
instance = comp, \myAlu|Mux29~13\, myAlu|Mux29~13, cpu, 1
instance = comp, \myAlu|Mux26~12\, myAlu|Mux26~12, cpu, 1
instance = comp, \myAlu|Mux26~4\, myAlu|Mux26~4, cpu, 1
instance = comp, \myAlu|ShiftLeft0~93\, myAlu|ShiftLeft0~93, cpu, 1
instance = comp, \myAlu|ShiftLeft0~96\, myAlu|ShiftLeft0~96, cpu, 1
instance = comp, \myAlu|ShiftLeft0~97\, myAlu|ShiftLeft0~97, cpu, 1
instance = comp, \myAlu|ShiftLeft0~106\, myAlu|ShiftLeft0~106, cpu, 1
instance = comp, \myAlu|ShiftLeft0~107\, myAlu|ShiftLeft0~107, cpu, 1
instance = comp, \myAlu|ShiftLeft0~108\, myAlu|ShiftLeft0~108, cpu, 1
instance = comp, \myAlu|Mux5~0\, myAlu|Mux5~0, cpu, 1
instance = comp, \myAlu|ShiftLeft0~64\, myAlu|ShiftLeft0~64, cpu, 1
instance = comp, \myAlu|ShiftLeft0~69\, myAlu|ShiftLeft0~69, cpu, 1
instance = comp, \myAlu|ShiftLeft0~70\, myAlu|ShiftLeft0~70, cpu, 1
instance = comp, \myAlu|ShiftLeft0~84\, myAlu|ShiftLeft0~84, cpu, 1
instance = comp, \myAlu|ShiftLeft0~81\, myAlu|ShiftLeft0~81, cpu, 1
instance = comp, \myAlu|ShiftLeft0~85\, myAlu|ShiftLeft0~85, cpu, 1
instance = comp, \myAlu|ShiftLeft0~86\, myAlu|ShiftLeft0~86, cpu, 1
instance = comp, \myAlu|Mux5~1\, myAlu|Mux5~1, cpu, 1
instance = comp, \myAlu|Mux5~2\, myAlu|Mux5~2, cpu, 1
instance = comp, \myAlu|Mux5~3\, myAlu|Mux5~3, cpu, 1
instance = comp, \PR_PC_S3[26]\, PR_PC_S3[26], cpu, 1
instance = comp, \PR_PC_S4[26]\, PR_PC_S4[26], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[26]~input\, DATA_CACHE_READ_DATA[26]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[26]\, PR_DATA_CACHE_OUT[26], cpu, 1
instance = comp, \PR_ALU_OUT_S3[26]\, PR_ALU_OUT_S3[26], cpu, 1
instance = comp, \PR_ALU_OUT_S4[26]\, PR_ALU_OUT_S4[26], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[26]~10\, regWriteSelMUX|RESULT[26]~10, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[26]~11\, regWriteSelMUX|RESULT[26]~11, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[26]\, REG_WRITE_DATA_S5[26], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[37]\, myreg|REGISTERS_rtl_1_bypass[37], cpu, 1
instance = comp, \PR_PC_S3[17]~feeder\, PR_PC_S3[17]~feeder, cpu, 1
instance = comp, \PR_PC_S3[17]\, PR_PC_S3[17], cpu, 1
instance = comp, \PR_PC_S4[17]\, PR_PC_S4[17], cpu, 1
instance = comp, \PR_ALU_OUT_S4[17]\, PR_ALU_OUT_S4[17], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[17]~input\, DATA_CACHE_READ_DATA[17]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[17]~feeder\, PR_DATA_CACHE_OUT[17]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[17]\, PR_DATA_CACHE_OUT[17], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[17]~28\, regWriteSelMUX|RESULT[17]~28, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[17]~29\, regWriteSelMUX|RESULT[17]~29, cpu, 1
instance = comp, \PR_PC_S3[18]\, PR_PC_S3[18], cpu, 1
instance = comp, \PR_PC_S4[18]\, PR_PC_S4[18], cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|mac_mult1\, myAlu|Mult1|auto_generated|mac_mult1, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~0\, myAlu|Mult1|auto_generated|op_1~0, cpu, 1
instance = comp, \myAlu|Mux15~4\, myAlu|Mux15~4, cpu, 1
instance = comp, \myAlu|Mux15~7\, myAlu|Mux15~7, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[29]~feeder\, myreg|REGISTERS_rtl_0_bypass[29]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[29]\, myreg|REGISTERS_rtl_0_bypass[29], cpu, 1
instance = comp, \PR_PC_S3[21]~feeder\, PR_PC_S3[21]~feeder, cpu, 1
instance = comp, \PR_PC_S3[21]\, PR_PC_S3[21], cpu, 1
instance = comp, \PR_PC_S4[21]\, PR_PC_S4[21], cpu, 1
instance = comp, \PR_ALU_OUT_S4[21]\, PR_ALU_OUT_S4[21], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[21]~20\, regWriteSelMUX|RESULT[21]~20, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[21]~21\, regWriteSelMUX|RESULT[21]~21, cpu, 1
instance = comp, \PR_PC_S3[23]~feeder\, PR_PC_S3[23]~feeder, cpu, 1
instance = comp, \PR_PC_S3[23]\, PR_PC_S3[23], cpu, 1
instance = comp, \PR_PC_S4[23]\, PR_PC_S4[23], cpu, 1
instance = comp, \myAlu|Mux8~6\, myAlu|Mux8~6, cpu, 1
instance = comp, \PR_ALU_OUT_S3[23]\, PR_ALU_OUT_S3[23], cpu, 1
instance = comp, \PR_ALU_OUT_S4[23]\, PR_ALU_OUT_S4[23], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[23]~input\, DATA_CACHE_READ_DATA[23]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[23]~feeder\, PR_DATA_CACHE_OUT[23]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[23]\, PR_DATA_CACHE_OUT[23], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[23]~16\, regWriteSelMUX|RESULT[23]~16, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[23]~17\, regWriteSelMUX|RESULT[23]~17, cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[24]~input\, DATA_CACHE_READ_DATA[24]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[24]~feeder\, PR_DATA_CACHE_OUT[24]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[24]\, PR_DATA_CACHE_OUT[24], cpu, 1
instance = comp, \PR_ALU_OUT_S3[24]\, PR_ALU_OUT_S3[24], cpu, 1
instance = comp, \PR_ALU_OUT_S4[24]\, PR_ALU_OUT_S4[24], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[24]~14\, regWriteSelMUX|RESULT[24]~14, cpu, 1
instance = comp, \PR_PC_S3[24]\, PR_PC_S3[24], cpu, 1
instance = comp, \PR_PC_S4[24]\, PR_PC_S4[24], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[24]~15\, regWriteSelMUX|RESULT[24]~15, cpu, 1
instance = comp, \Add0~65\, Add0~65, cpu, 1
instance = comp, \PC[25]~reg0feeder\, PC[25]~reg0feeder, cpu, 1
instance = comp, \PC[25]~reg0\, PC[25]~reg0, cpu, 1
instance = comp, \PR_PC_S1[25]~feeder\, PR_PC_S1[25]~feeder, cpu, 1
instance = comp, \PR_PC_S1[25]\, PR_PC_S1[25], cpu, 1
instance = comp, \PR_PC_S2[25]~feeder\, PR_PC_S2[25]~feeder, cpu, 1
instance = comp, \PR_PC_S2[25]\, PR_PC_S2[25], cpu, 1
instance = comp, \PR_PC_S3[25]\, PR_PC_S3[25], cpu, 1
instance = comp, \PR_PC_S4[25]\, PR_PC_S4[25], cpu, 1
instance = comp, \PR_ALU_OUT_S4[25]\, PR_ALU_OUT_S4[25], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[25]~input\, DATA_CACHE_READ_DATA[25]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[25]\, PR_DATA_CACHE_OUT[25], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[25]~12\, regWriteSelMUX|RESULT[25]~12, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[25]~13\, regWriteSelMUX|RESULT[25]~13, cpu, 1
instance = comp, \PC_PLUS_4[27]~51\, PC_PLUS_4[27]~51, cpu, 1
instance = comp, \myAlu|ShiftRight0~74\, myAlu|ShiftRight0~74, cpu, 1
instance = comp, \myAlu|ShiftRight0~75\, myAlu|ShiftRight0~75, cpu, 1
instance = comp, \myAlu|ShiftRight0~73\, myAlu|ShiftRight0~73, cpu, 1
instance = comp, \myAlu|ShiftRight0~76\, myAlu|ShiftRight0~76, cpu, 1
instance = comp, \myImmediate|OUT~0\, myImmediate|OUT~0, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[27]~8\, PR_IMMEDIATE_SELECT_OUT[27]~8, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[27]\, PR_IMMEDIATE_SELECT_OUT[27], cpu, 1
instance = comp, \PR_ALU_OUT_S3[27]\, PR_ALU_OUT_S3[27], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[38]\, myreg|REGISTERS_rtl_1_bypass[38], cpu, 1
instance = comp, \PR_PC_S3[29]\, PR_PC_S3[29], cpu, 1
instance = comp, \PR_PC_S4[29]\, PR_PC_S4[29], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[29]~5\, regWriteSelMUX|RESULT[29]~5, cpu, 1
instance = comp, \PC_PLUS_4[30]~57\, PC_PLUS_4[30]~57, cpu, 1
instance = comp, \myAlu|Mux3~2\, myAlu|Mux3~2, cpu, 1
instance = comp, \myAlu|Mux15~12\, myAlu|Mux15~12, cpu, 1
instance = comp, \myAlu|ShiftRight0~103\, myAlu|ShiftRight0~103, cpu, 1
instance = comp, \myAlu|Mux1~6\, myAlu|Mux1~6, cpu, 1
instance = comp, \myAlu|Mux0~0\, myAlu|Mux0~0, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[30]\, REG_WRITE_DATA_S5[30], cpu, 1
instance = comp, \myAlu|Mux1~8\, myAlu|Mux1~8, cpu, 1
instance = comp, \PR_ALU_OUT_S3[30]\, PR_ALU_OUT_S3[30], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[30]~2\, oparand1_mux_haz|RESULT[30]~2, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[30]~3\, oparand1_mux_haz|RESULT[30]~3, cpu, 1
instance = comp, \oparand1_mux|RESULT[30]~1\, oparand1_mux|RESULT[30]~1, cpu, 1
instance = comp, \myAlu|Mux1~0\, myAlu|Mux1~0, cpu, 1
instance = comp, \myAlu|Mux1~1\, myAlu|Mux1~1, cpu, 1
instance = comp, \myAlu|Mux15~8\, myAlu|Mux15~8, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[17]\, myreg|REGISTERS_rtl_1_bypass[17], cpu, 1
instance = comp, \myreg|REGISTERS~59\, myreg|REGISTERS~59, cpu, 1
instance = comp, \PR_DATA_2_S2[6]\, PR_DATA_2_S2[6], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[6]~50\, oparand2_mux_haz|RESULT[6]~50, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[6]~51\, oparand2_mux_haz|RESULT[6]~51, cpu, 1
instance = comp, \oparand2_mux|RESULT[6]~25\, oparand2_mux|RESULT[6]~25, cpu, 1
instance = comp, \myImmediate|Mux16~2\, myImmediate|Mux16~2, cpu, 1
instance = comp, \myImmediate|Mux9~0\, myImmediate|Mux9~0, cpu, 1
instance = comp, \myImmediate|Mux7~0\, myImmediate|Mux7~0, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[7]\, PR_IMMEDIATE_SELECT_OUT[7], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[7]\, REG_WRITE_DATA_S5[7], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[18]\, myreg|REGISTERS_rtl_1_bypass[18], cpu, 1
instance = comp, \PR_PC_S3[31]~feeder\, PR_PC_S3[31]~feeder, cpu, 1
instance = comp, \PR_PC_S3[31]\, PR_PC_S3[31], cpu, 1
instance = comp, \PR_PC_S4[31]\, PR_PC_S4[31], cpu, 1
instance = comp, \PR_ALU_OUT_S4[31]\, PR_ALU_OUT_S4[31], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[31]~input\, DATA_CACHE_READ_DATA[31]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[31]~feeder\, PR_DATA_CACHE_OUT[31]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[31]\, PR_DATA_CACHE_OUT[31], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[31]~0\, regWriteSelMUX|RESULT[31]~0, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[31]~1\, regWriteSelMUX|RESULT[31]~1, cpu, 1
instance = comp, \myreg|REGISTERS~57\, myreg|REGISTERS~57, cpu, 1
instance = comp, \PR_DATA_2_S2[7]\, PR_DATA_2_S2[7], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[7]~48\, oparand2_mux_haz|RESULT[7]~48, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[7]~49\, oparand2_mux_haz|RESULT[7]~49, cpu, 1
instance = comp, \oparand2_mux|RESULT[7]~24\, oparand2_mux|RESULT[7]~24, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[19]\, myreg|REGISTERS_rtl_1_bypass[19], cpu, 1
instance = comp, \myreg|REGISTERS~55\, myreg|REGISTERS~55, cpu, 1
instance = comp, \PR_DATA_2_S2[8]\, PR_DATA_2_S2[8], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[8]~46\, oparand2_mux_haz|RESULT[8]~46, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[8]~47\, oparand2_mux_haz|RESULT[8]~47, cpu, 1
instance = comp, \oparand2_mux|RESULT[8]~23\, oparand2_mux|RESULT[8]~23, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[20]\, myreg|REGISTERS_rtl_1_bypass[20], cpu, 1
instance = comp, \myreg|REGISTERS~53\, myreg|REGISTERS~53, cpu, 1
instance = comp, \PR_DATA_2_S2[9]\, PR_DATA_2_S2[9], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[9]~44\, oparand2_mux_haz|RESULT[9]~44, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[9]~45\, oparand2_mux_haz|RESULT[9]~45, cpu, 1
instance = comp, \oparand2_mux|RESULT[9]~22\, oparand2_mux|RESULT[9]~22, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[21]\, myreg|REGISTERS_rtl_1_bypass[21], cpu, 1
instance = comp, \myreg|REGISTERS~51\, myreg|REGISTERS~51, cpu, 1
instance = comp, \PR_DATA_2_S2[10]\, PR_DATA_2_S2[10], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[10]~42\, oparand2_mux_haz|RESULT[10]~42, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[10]~43\, oparand2_mux_haz|RESULT[10]~43, cpu, 1
instance = comp, \oparand2_mux|RESULT[10]~21\, oparand2_mux|RESULT[10]~21, cpu, 1
instance = comp, \myImmediate|Mux11~0\, myImmediate|Mux11~0, cpu, 1
instance = comp, \myImmediate|Mux11~1\, myImmediate|Mux11~1, cpu, 1
instance = comp, \myImmediate|Mux11~2\, myImmediate|Mux11~2, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[11]\, PR_IMMEDIATE_SELECT_OUT[11], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[11]~41\, oparand2_mux_haz|RESULT[11]~41, cpu, 1
instance = comp, \oparand2_mux|RESULT[11]~20\, oparand2_mux|RESULT[11]~20, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[12]~0\, PR_IMMEDIATE_SELECT_OUT[12]~0, cpu, 1
instance = comp, \myImmediate|Mux2~2\, myImmediate|Mux2~2, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[12]\, PR_IMMEDIATE_SELECT_OUT[12], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[12]\, REG_WRITE_DATA_S5[12], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[23]\, myreg|REGISTERS_rtl_1_bypass[23], cpu, 1
instance = comp, \myreg|REGISTERS~47\, myreg|REGISTERS~47, cpu, 1
instance = comp, \PR_DATA_2_S2[12]\, PR_DATA_2_S2[12], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[12]~38\, oparand2_mux_haz|RESULT[12]~38, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[12]~39\, oparand2_mux_haz|RESULT[12]~39, cpu, 1
instance = comp, \oparand2_mux|RESULT[12]~19\, oparand2_mux|RESULT[12]~19, cpu, 1
instance = comp, \myImmediate|Mux16~5\, myImmediate|Mux16~5, cpu, 1
instance = comp, \myImmediate|Mux13~0\, myImmediate|Mux13~0, cpu, 1
instance = comp, \myImmediate|Mux13~1\, myImmediate|Mux13~1, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[13]\, PR_IMMEDIATE_SELECT_OUT[13], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[24]\, myreg|REGISTERS_rtl_1_bypass[24], cpu, 1
instance = comp, \myreg|REGISTERS~45\, myreg|REGISTERS~45, cpu, 1
instance = comp, \PR_DATA_2_S2[13]\, PR_DATA_2_S2[13], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[13]~36\, oparand2_mux_haz|RESULT[13]~36, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[13]~37\, oparand2_mux_haz|RESULT[13]~37, cpu, 1
instance = comp, \oparand2_mux|RESULT[13]~18\, oparand2_mux|RESULT[13]~18, cpu, 1
instance = comp, \PR_ALU_OUT_S3[14]\, PR_ALU_OUT_S3[14], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[14]~34\, oparand2_mux_haz|RESULT[14]~34, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[14]~35\, oparand2_mux_haz|RESULT[14]~35, cpu, 1
instance = comp, \oparand2_mux|RESULT[14]~17\, oparand2_mux|RESULT[14]~17, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[26]\, myreg|REGISTERS_rtl_1_bypass[26], cpu, 1
instance = comp, \myreg|REGISTERS~41\, myreg|REGISTERS~41, cpu, 1
instance = comp, \PR_DATA_2_S2[15]\, PR_DATA_2_S2[15], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[15]~32\, oparand2_mux_haz|RESULT[15]~32, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[15]~33\, oparand2_mux_haz|RESULT[15]~33, cpu, 1
instance = comp, \oparand2_mux|RESULT[15]~16\, oparand2_mux|RESULT[15]~16, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[27]\, myreg|REGISTERS_rtl_1_bypass[27], cpu, 1
instance = comp, \myreg|REGISTERS~39\, myreg|REGISTERS~39, cpu, 1
instance = comp, \PR_DATA_2_S2[16]\, PR_DATA_2_S2[16], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[16]~30\, oparand2_mux_haz|RESULT[16]~30, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[16]~31\, oparand2_mux_haz|RESULT[16]~31, cpu, 1
instance = comp, \oparand2_mux|RESULT[16]~15\, oparand2_mux|RESULT[16]~15, cpu, 1
instance = comp, \INSTRUCTION[28]~input\, INSTRUCTION[28]~input, cpu, 1
instance = comp, \PR_INSTRUCTION~20\, PR_INSTRUCTION~20, cpu, 1
instance = comp, \PR_INSTRUCTION[28]\, PR_INSTRUCTION[28], cpu, 1
instance = comp, \myImmediate|Mux17~0\, myImmediate|Mux17~0, cpu, 1
instance = comp, \myImmediate|Mux17~1\, myImmediate|Mux17~1, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[17]\, PR_IMMEDIATE_SELECT_OUT[17], cpu, 1
instance = comp, \oparand2_mux|RESULT[17]~14\, oparand2_mux|RESULT[17]~14, cpu, 1
instance = comp, \myreg|REGISTERS~26\, myreg|REGISTERS~26, cpu, 1
instance = comp, \PR_DATA_1_S2[22]\, PR_DATA_1_S2[22], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[22]~18\, oparand1_mux_haz|RESULT[22]~18, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[22]~19\, oparand1_mux_haz|RESULT[22]~19, cpu, 1
instance = comp, \oparand1_mux|RESULT[22]~9\, oparand1_mux|RESULT[22]~9, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[27]\, REG_WRITE_DATA_S5[27], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[27]~9\, oparand1_mux_haz|RESULT[27]~9, cpu, 1
instance = comp, \oparand1_mux|RESULT[27]~4\, oparand1_mux|RESULT[27]~4, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|mac_mult5\, myAlu|Mult0|auto_generated|mac_mult5, cpu, 1
instance = comp, \myImmediate|Mux18~0\, myImmediate|Mux18~0, cpu, 1
instance = comp, \myImmediate|Mux18~1\, myImmediate|Mux18~1, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[18]\, PR_IMMEDIATE_SELECT_OUT[18], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[18]\, REG_WRITE_DATA_S5[18], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[18]~26\, oparand2_mux_haz|RESULT[18]~26, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[18]~27\, oparand2_mux_haz|RESULT[18]~27, cpu, 1
instance = comp, \oparand2_mux|RESULT[18]~13\, oparand2_mux|RESULT[18]~13, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[30]~feeder\, myreg|REGISTERS_rtl_1_bypass[30]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[30]\, myreg|REGISTERS_rtl_1_bypass[30], cpu, 1
instance = comp, \myreg|REGISTERS~33\, myreg|REGISTERS~33, cpu, 1
instance = comp, \PR_DATA_2_S2[19]\, PR_DATA_2_S2[19], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[19]~24\, oparand2_mux_haz|RESULT[19]~24, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[19]~25\, oparand2_mux_haz|RESULT[19]~25, cpu, 1
instance = comp, \oparand2_mux|RESULT[19]~12\, oparand2_mux|RESULT[19]~12, cpu, 1
instance = comp, \myImmediate|Mux2~1\, myImmediate|Mux2~1, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[20]~1\, PR_IMMEDIATE_SELECT_OUT[20]~1, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[20]\, PR_IMMEDIATE_SELECT_OUT[20], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[20]~22\, oparand2_mux_haz|RESULT[20]~22, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[20]~23\, oparand2_mux_haz|RESULT[20]~23, cpu, 1
instance = comp, \oparand2_mux|RESULT[20]~11\, oparand2_mux|RESULT[20]~11, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[21]~2\, PR_IMMEDIATE_SELECT_OUT[21]~2, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[21]\, PR_IMMEDIATE_SELECT_OUT[21], cpu, 1
instance = comp, \myreg|REGISTERS~29\, myreg|REGISTERS~29, cpu, 1
instance = comp, \PR_DATA_2_S2[21]\, PR_DATA_2_S2[21], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[21]~20\, oparand2_mux_haz|RESULT[21]~20, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[21]~21\, oparand2_mux_haz|RESULT[21]~21, cpu, 1
instance = comp, \oparand2_mux|RESULT[21]~10\, oparand2_mux|RESULT[21]~10, cpu, 1
instance = comp, \myreg|REGISTERS~25\, myreg|REGISTERS~25, cpu, 1
instance = comp, \PR_DATA_2_S2[23]\, PR_DATA_2_S2[23], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[23]~16\, oparand2_mux_haz|RESULT[23]~16, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[23]~17\, oparand2_mux_haz|RESULT[23]~17, cpu, 1
instance = comp, \oparand2_mux|RESULT[23]~8\, oparand2_mux|RESULT[23]~8, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[24]\, REG_WRITE_DATA_S5[24], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[24]~14\, oparand2_mux_haz|RESULT[24]~14, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[24]~15\, oparand2_mux_haz|RESULT[24]~15, cpu, 1
instance = comp, \oparand2_mux|RESULT[24]~7\, oparand2_mux|RESULT[24]~7, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[25]~6\, PR_IMMEDIATE_SELECT_OUT[25]~6, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[25]\, PR_IMMEDIATE_SELECT_OUT[25], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[36]\, myreg|REGISTERS_rtl_1_bypass[36], cpu, 1
instance = comp, \myreg|REGISTERS~21\, myreg|REGISTERS~21, cpu, 1
instance = comp, \PR_DATA_2_S2[25]\, PR_DATA_2_S2[25], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[25]~12\, oparand2_mux_haz|RESULT[25]~12, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[25]~13\, oparand2_mux_haz|RESULT[25]~13, cpu, 1
instance = comp, \oparand2_mux|RESULT[25]~6\, oparand2_mux|RESULT[25]~6, cpu, 1
instance = comp, \oparand2_mux|RESULT[26]~5\, oparand2_mux|RESULT[26]~5, cpu, 1
instance = comp, \oparand2_mux|RESULT[27]~4\, oparand2_mux|RESULT[27]~4, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[28]~9\, PR_IMMEDIATE_SELECT_OUT[28]~9, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[28]\, PR_IMMEDIATE_SELECT_OUT[28], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[28]~6\, oparand2_mux_haz|RESULT[28]~6, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[28]~7\, oparand2_mux_haz|RESULT[28]~7, cpu, 1
instance = comp, \oparand2_mux|RESULT[28]~3\, oparand2_mux|RESULT[28]~3, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[29]~10\, PR_IMMEDIATE_SELECT_OUT[29]~10, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[29]\, PR_IMMEDIATE_SELECT_OUT[29], cpu, 1
instance = comp, \PR_ALU_OUT_S3[29]\, PR_ALU_OUT_S3[29], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[29]~4\, oparand2_mux_haz|RESULT[29]~4, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[29]~5\, oparand2_mux_haz|RESULT[29]~5, cpu, 1
instance = comp, \oparand2_mux|RESULT[29]~2\, oparand2_mux|RESULT[29]~2, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[30]~11\, PR_IMMEDIATE_SELECT_OUT[30]~11, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[30]\, PR_IMMEDIATE_SELECT_OUT[30], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[30]~2\, oparand2_mux_haz|RESULT[30]~2, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[30]~3\, oparand2_mux_haz|RESULT[30]~3, cpu, 1
instance = comp, \oparand2_mux|RESULT[30]~1\, oparand2_mux|RESULT[30]~1, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|mac_mult3\, myAlu|Mult0|auto_generated|mac_mult3, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~0\, myAlu|Mult0|auto_generated|op_2~0, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~4\, myAlu|Mult0|auto_generated|op_2~4, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~6\, myAlu|Mult0|auto_generated|op_2~6, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~8\, myAlu|Mult0|auto_generated|op_2~8, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~10\, myAlu|Mult0|auto_generated|op_2~10, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~12\, myAlu|Mult0|auto_generated|op_2~12, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~14\, myAlu|Mult0|auto_generated|op_2~14, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~18\, myAlu|Mult0|auto_generated|op_2~18, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~20\, myAlu|Mult0|auto_generated|op_2~20, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_2~22\, myAlu|Mult0|auto_generated|op_2~22, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|mac_mult1\, myAlu|Mult0|auto_generated|mac_mult1, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~0\, myAlu|Mult0|auto_generated|op_1~0, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~2\, myAlu|Mult0|auto_generated|op_1~2, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~4\, myAlu|Mult0|auto_generated|op_1~4, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~6\, myAlu|Mult0|auto_generated|op_1~6, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~8\, myAlu|Mult0|auto_generated|op_1~8, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~10\, myAlu|Mult0|auto_generated|op_1~10, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~12\, myAlu|Mult0|auto_generated|op_1~12, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~14\, myAlu|Mult0|auto_generated|op_1~14, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~18\, myAlu|Mult0|auto_generated|op_1~18, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~20\, myAlu|Mult0|auto_generated|op_1~20, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~22\, myAlu|Mult0|auto_generated|op_1~22, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~24\, myAlu|Mult0|auto_generated|op_1~24, cpu, 1
instance = comp, \myAlu|Mux1~4\, myAlu|Mux1~4, cpu, 1
instance = comp, \myAlu|Mux1~5\, myAlu|Mux1~5, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|mac_mult3\, myAlu|Mult1|auto_generated|mac_mult3, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|mac_mult5\, myAlu|Mult1|auto_generated|mac_mult5, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~4\, myAlu|Mult1|auto_generated|op_2~4, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~6\, myAlu|Mult1|auto_generated|op_2~6, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~18\, myAlu|Mult1|auto_generated|op_2~18, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~20\, myAlu|Mult1|auto_generated|op_2~20, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_2~22\, myAlu|Mult1|auto_generated|op_2~22, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~2\, myAlu|Mult1|auto_generated|op_1~2, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~4\, myAlu|Mult1|auto_generated|op_1~4, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~8\, myAlu|Mult1|auto_generated|op_1~8, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~10\, myAlu|Mult1|auto_generated|op_1~10, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~12\, myAlu|Mult1|auto_generated|op_1~12, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~14\, myAlu|Mult1|auto_generated|op_1~14, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~16\, myAlu|Mult1|auto_generated|op_1~16, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~18\, myAlu|Mult1|auto_generated|op_1~18, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~20\, myAlu|Mult1|auto_generated|op_1~20, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~22\, myAlu|Mult1|auto_generated|op_1~22, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~24\, myAlu|Mult1|auto_generated|op_1~24, cpu, 1
instance = comp, \myAlu|Mux1~7\, myAlu|Mux1~7, cpu, 1
instance = comp, \Add0~48\, Add0~48, cpu, 1
instance = comp, \PC[30]~reg0feeder\, PC[30]~reg0feeder, cpu, 1
instance = comp, \PC[30]~reg0\, PC[30]~reg0, cpu, 1
instance = comp, \PR_PC_S1[30]~feeder\, PR_PC_S1[30]~feeder, cpu, 1
instance = comp, \PR_PC_S1[30]\, PR_PC_S1[30], cpu, 1
instance = comp, \PR_PC_S2[30]\, PR_PC_S2[30], cpu, 1
instance = comp, \PR_PC_S3[30]\, PR_PC_S3[30], cpu, 1
instance = comp, \PR_PC_S4[30]\, PR_PC_S4[30], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[30]~input\, DATA_CACHE_READ_DATA[30]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[30]~feeder\, PR_DATA_CACHE_OUT[30]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[30]\, PR_DATA_CACHE_OUT[30], cpu, 1
instance = comp, \PR_ALU_OUT_S4[30]\, PR_ALU_OUT_S4[30], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[30]~2\, regWriteSelMUX|RESULT[30]~2, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[30]~3\, regWriteSelMUX|RESULT[30]~3, cpu, 1
instance = comp, \myreg|REGISTERS~17\, myreg|REGISTERS~17, cpu, 1
instance = comp, \PR_DATA_2_S2[27]\, PR_DATA_2_S2[27], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[27]~8\, oparand2_mux_haz|RESULT[27]~8, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[27]~9\, oparand2_mux_haz|RESULT[27]~9, cpu, 1
instance = comp, \myAlu|Add0~91\, myAlu|Add0~91, cpu, 1
instance = comp, \myAlu|Add0~86\, myAlu|Add0~86, cpu, 1
instance = comp, \myAlu|Add0~89\, myAlu|Add0~89, cpu, 1
instance = comp, \myAlu|Add0~92\, myAlu|Add0~92, cpu, 1
instance = comp, \myAlu|INTER_XOR[27]\, myAlu|INTER_XOR[27], cpu, 1
instance = comp, \myAlu|ShiftLeft0~109\, myAlu|ShiftLeft0~109, cpu, 1
instance = comp, \myAlu|ShiftLeft0~110\, myAlu|ShiftLeft0~110, cpu, 1
instance = comp, \myAlu|ShiftLeft0~111\, myAlu|ShiftLeft0~111, cpu, 1
instance = comp, \myAlu|ShiftLeft0~74\, myAlu|ShiftLeft0~74, cpu, 1
instance = comp, \myAlu|ShiftLeft0~75\, myAlu|ShiftLeft0~75, cpu, 1
instance = comp, \myAlu|ShiftLeft0~87\, myAlu|ShiftLeft0~87, cpu, 1
instance = comp, \myAlu|ShiftLeft0~88\, myAlu|ShiftLeft0~88, cpu, 1
instance = comp, \myAlu|ShiftLeft0~89\, myAlu|ShiftLeft0~89, cpu, 1
instance = comp, \myAlu|Mux4~0\, myAlu|Mux4~0, cpu, 1
instance = comp, \myAlu|ShiftLeft0~26\, myAlu|ShiftLeft0~26, cpu, 1
instance = comp, \myAlu|ShiftLeft0~20\, myAlu|ShiftLeft0~20, cpu, 1
instance = comp, \myAlu|ShiftLeft0~39\, myAlu|ShiftLeft0~39, cpu, 1
instance = comp, \myAlu|ShiftLeft0~51\, myAlu|ShiftLeft0~51, cpu, 1
instance = comp, \myAlu|ShiftLeft0~55\, myAlu|ShiftLeft0~55, cpu, 1
instance = comp, \myAlu|ShiftLeft0~56\, myAlu|ShiftLeft0~56, cpu, 1
instance = comp, \myAlu|ShiftLeft0~36\, myAlu|ShiftLeft0~36, cpu, 1
instance = comp, \myAlu|ShiftLeft0~40\, myAlu|ShiftLeft0~40, cpu, 1
instance = comp, \myAlu|ShiftLeft0~41\, myAlu|ShiftLeft0~41, cpu, 1
instance = comp, \myAlu|ShiftLeft0~57\, myAlu|ShiftLeft0~57, cpu, 1
instance = comp, \myAlu|ShiftLeft0~58\, myAlu|ShiftLeft0~58, cpu, 1
instance = comp, \myAlu|Mux4~1\, myAlu|Mux4~1, cpu, 1
instance = comp, \myAlu|Mux4~2\, myAlu|Mux4~2, cpu, 1
instance = comp, \myAlu|Mux4~3\, myAlu|Mux4~3, cpu, 1
instance = comp, \myAlu|Mux4~4\, myAlu|Mux4~4, cpu, 1
instance = comp, \myAlu|Mux4~5\, myAlu|Mux4~5, cpu, 1
instance = comp, \myAlu|Mux4~6\, myAlu|Mux4~6, cpu, 1
instance = comp, \Add0~67\, Add0~67, cpu, 1
instance = comp, \PC[27]~reg0feeder\, PC[27]~reg0feeder, cpu, 1
instance = comp, \PC[27]~reg0\, PC[27]~reg0, cpu, 1
instance = comp, \PR_PC_S1[27]~feeder\, PR_PC_S1[27]~feeder, cpu, 1
instance = comp, \PR_PC_S1[27]\, PR_PC_S1[27], cpu, 1
instance = comp, \PR_PC_S2[27]\, PR_PC_S2[27], cpu, 1
instance = comp, \PR_PC_S3[27]\, PR_PC_S3[27], cpu, 1
instance = comp, \PR_PC_S4[27]\, PR_PC_S4[27], cpu, 1
instance = comp, \PR_ALU_OUT_S4[27]\, PR_ALU_OUT_S4[27], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[27]~8\, regWriteSelMUX|RESULT[27]~8, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[27]~9\, regWriteSelMUX|RESULT[27]~9, cpu, 1
instance = comp, \myreg|REGISTERS~34\, myreg|REGISTERS~34, cpu, 1
instance = comp, \PR_DATA_1_S2[18]\, PR_DATA_1_S2[18], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[18]~26\, oparand1_mux_haz|RESULT[18]~26, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[18]~27\, oparand1_mux_haz|RESULT[18]~27, cpu, 1
instance = comp, \myAlu|INTER_XOR[18]\, myAlu|INTER_XOR[18], cpu, 1
instance = comp, \myAlu|ShiftLeft0~23\, myAlu|ShiftLeft0~23, cpu, 1
instance = comp, \myAlu|ShiftLeft0~24\, myAlu|ShiftLeft0~24, cpu, 1
instance = comp, \myAlu|ShiftLeft0~115\, myAlu|ShiftLeft0~115, cpu, 1
instance = comp, \myAlu|ShiftLeft0~25\, myAlu|ShiftLeft0~25, cpu, 1
instance = comp, \myAlu|Mux13~0\, myAlu|Mux13~0, cpu, 1
instance = comp, \myAlu|Mux13~1\, myAlu|Mux13~1, cpu, 1
instance = comp, \myAlu|Mux13~2\, myAlu|Mux13~2, cpu, 1
instance = comp, \myAlu|Mux13~3\, myAlu|Mux13~3, cpu, 1
instance = comp, \myAlu|Mux13~5\, myAlu|Mux13~5, cpu, 1
instance = comp, \myAlu|Mux13~6\, myAlu|Mux13~6, cpu, 1
instance = comp, \PR_ALU_OUT_S3[18]\, PR_ALU_OUT_S3[18], cpu, 1
instance = comp, \PR_ALU_OUT_S4[18]\, PR_ALU_OUT_S4[18], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[18]~26\, regWriteSelMUX|RESULT[18]~26, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[18]~27\, regWriteSelMUX|RESULT[18]~27, cpu, 1
instance = comp, \myreg|REGISTERS~19\, myreg|REGISTERS~19, cpu, 1
instance = comp, \PR_DATA_2_S2[26]\, PR_DATA_2_S2[26], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[26]~10\, oparand2_mux_haz|RESULT[26]~10, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[26]~11\, oparand2_mux_haz|RESULT[26]~11, cpu, 1
instance = comp, \myAlu|Add0~88\, myAlu|Add0~88, cpu, 1
instance = comp, \myAlu|Mux5~4\, myAlu|Mux5~4, cpu, 1
instance = comp, \myAlu|Mux5~5\, myAlu|Mux5~5, cpu, 1
instance = comp, \myAlu|Mux5~6\, myAlu|Mux5~6, cpu, 1
instance = comp, \Add0~66\, Add0~66, cpu, 1
instance = comp, \PC[26]~reg0feeder\, PC[26]~reg0feeder, cpu, 1
instance = comp, \PC[26]~reg0\, PC[26]~reg0, cpu, 1
instance = comp, \PR_PC_S1[26]\, PR_PC_S1[26], cpu, 1
instance = comp, \PR_PC_S2[26]~feeder\, PR_PC_S2[26]~feeder, cpu, 1
instance = comp, \PR_PC_S2[26]\, PR_PC_S2[26], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[37]\, myreg|REGISTERS_rtl_0_bypass[37], cpu, 1
instance = comp, \myreg|REGISTERS~18\, myreg|REGISTERS~18, cpu, 1
instance = comp, \PR_DATA_1_S2[26]\, PR_DATA_1_S2[26], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[26]~10\, oparand1_mux_haz|RESULT[26]~10, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[26]~11\, oparand1_mux_haz|RESULT[26]~11, cpu, 1
instance = comp, \oparand1_mux|RESULT[26]~5\, oparand1_mux|RESULT[26]~5, cpu, 1
instance = comp, \myAlu|ShiftRight0~46\, myAlu|ShiftRight0~46, cpu, 1
instance = comp, \myAlu|ShiftRight0~18\, myAlu|ShiftRight0~18, cpu, 1
instance = comp, \myAlu|ShiftRight0~47\, myAlu|ShiftRight0~47, cpu, 1
instance = comp, \myAlu|ShiftRight0~45\, myAlu|ShiftRight0~45, cpu, 1
instance = comp, \myAlu|ShiftRight0~48\, myAlu|ShiftRight0~48, cpu, 1
instance = comp, \myAlu|ShiftRight0~54\, myAlu|ShiftRight0~54, cpu, 1
instance = comp, \myImmediate|Mux16~3\, myImmediate|Mux16~3, cpu, 1
instance = comp, \myImmediate|Mux16~4\, myImmediate|Mux16~4, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[16]\, PR_IMMEDIATE_SELECT_OUT[16], cpu, 1
instance = comp, \myAlu|Add0~58\, myAlu|Add0~58, cpu, 1
instance = comp, \PR_INSTRUCTION[15]\, PR_INSTRUCTION[15], cpu, 1
instance = comp, \myImmediate|Mux15~0\, myImmediate|Mux15~0, cpu, 1
instance = comp, \myImmediate|Mux15~1\, myImmediate|Mux15~1, cpu, 1
instance = comp, \PR_IMMEDIATE_SELECT_OUT[15]\, PR_IMMEDIATE_SELECT_OUT[15], cpu, 1
instance = comp, \myAlu|Add0~55\, myAlu|Add0~55, cpu, 1
instance = comp, \myAlu|Add0~52\, myAlu|Add0~52, cpu, 1
instance = comp, \myAlu|Add0~43\, myAlu|Add0~43, cpu, 1
instance = comp, \myAlu|Add0~40\, myAlu|Add0~40, cpu, 1
instance = comp, \myAlu|Add0~28\, myAlu|Add0~28, cpu, 1
instance = comp, \myAlu|Add0~19\, myAlu|Add0~19, cpu, 1
instance = comp, \myAlu|Add0~13\, myAlu|Add0~13, cpu, 1
instance = comp, \myAlu|Add0~5\, myAlu|Add0~5, cpu, 1
instance = comp, \myAlu|Add0~7\, myAlu|Add0~7, cpu, 1
instance = comp, \myAlu|Add0~14\, myAlu|Add0~14, cpu, 1
instance = comp, \myAlu|Add0~20\, myAlu|Add0~20, cpu, 1
instance = comp, \myAlu|Add0~23\, myAlu|Add0~23, cpu, 1
instance = comp, \myAlu|Add0~26\, myAlu|Add0~26, cpu, 1
instance = comp, \myAlu|Add0~29\, myAlu|Add0~29, cpu, 1
instance = comp, \myAlu|Add0~32\, myAlu|Add0~32, cpu, 1
instance = comp, \myAlu|Add0~38\, myAlu|Add0~38, cpu, 1
instance = comp, \myAlu|Add0~44\, myAlu|Add0~44, cpu, 1
instance = comp, \myAlu|Add0~47\, myAlu|Add0~47, cpu, 1
instance = comp, \myAlu|Add0~50\, myAlu|Add0~50, cpu, 1
instance = comp, \myAlu|Add0~56\, myAlu|Add0~56, cpu, 1
instance = comp, \myAlu|Add0~62\, myAlu|Add0~62, cpu, 1
instance = comp, \myAlu|Mux14~4\, myAlu|Mux14~4, cpu, 1
instance = comp, \myAlu|Mux14~5\, myAlu|Mux14~5, cpu, 1
instance = comp, \myAlu|Mux14~6\, myAlu|Mux14~6, cpu, 1
instance = comp, \PR_ALU_OUT_S3[17]\, PR_ALU_OUT_S3[17], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[17]\, REG_WRITE_DATA_S5[17], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[28]\, myreg|REGISTERS_rtl_0_bypass[28], cpu, 1
instance = comp, \myreg|REGISTERS~36\, myreg|REGISTERS~36, cpu, 1
instance = comp, \PR_DATA_1_S2[17]\, PR_DATA_1_S2[17], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[17]~28\, oparand1_mux_haz|RESULT[17]~28, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[17]~29\, oparand1_mux_haz|RESULT[17]~29, cpu, 1
instance = comp, \oparand1_mux|RESULT[17]~14\, oparand1_mux|RESULT[17]~14, cpu, 1
instance = comp, \myAlu|ShiftLeft0~78\, myAlu|ShiftLeft0~78, cpu, 1
instance = comp, \myAlu|ShiftLeft0~79\, myAlu|ShiftLeft0~79, cpu, 1
instance = comp, \myAlu|ShiftLeft0~60\, myAlu|ShiftLeft0~60, cpu, 1
instance = comp, \myAlu|ShiftLeft0~61\, myAlu|ShiftLeft0~61, cpu, 1
instance = comp, \myAlu|ShiftLeft0~80\, myAlu|ShiftLeft0~80, cpu, 1
instance = comp, \myAlu|ShiftLeft0~10\, myAlu|ShiftLeft0~10, cpu, 1
instance = comp, \myAlu|Mux15~5\, myAlu|Mux15~5, cpu, 1
instance = comp, \myAlu|Mux15~6\, myAlu|Mux15~6, cpu, 1
instance = comp, \myAlu|Mux15~9\, myAlu|Mux15~9, cpu, 1
instance = comp, \myAlu|Mux15~10\, myAlu|Mux15~10, cpu, 1
instance = comp, \myAlu|Mux15~15\, myAlu|Mux15~15, cpu, 1
instance = comp, \Add0~40\, Add0~40, cpu, 1
instance = comp, \PC[16]~reg0feeder\, PC[16]~reg0feeder, cpu, 1
instance = comp, \PC[16]~reg0\, PC[16]~reg0, cpu, 1
instance = comp, \PR_PC_S1[16]\, PR_PC_S1[16], cpu, 1
instance = comp, \PR_PC_S2[16]\, PR_PC_S2[16], cpu, 1
instance = comp, \PR_PC_S3[16]\, PR_PC_S3[16], cpu, 1
instance = comp, \PR_PC_S4[16]\, PR_PC_S4[16], cpu, 1
instance = comp, \PR_ALU_OUT_S4[16]\, PR_ALU_OUT_S4[16], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[16]~30\, regWriteSelMUX|RESULT[16]~30, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[16]~31\, regWriteSelMUX|RESULT[16]~31, cpu, 1
instance = comp, \myreg|REGISTERS~42\, myreg|REGISTERS~42, cpu, 1
instance = comp, \PR_DATA_1_S2[14]\, PR_DATA_1_S2[14], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[14]~34\, oparand1_mux_haz|RESULT[14]~34, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[14]~35\, oparand1_mux_haz|RESULT[14]~35, cpu, 1
instance = comp, \oparand1_mux|RESULT[14]~17\, oparand1_mux|RESULT[14]~17, cpu, 1
instance = comp, \myAlu|Mux29~21\, myAlu|Mux29~21, cpu, 1
instance = comp, \myAlu|INTER_XOR[14]\, myAlu|INTER_XOR[14], cpu, 1
instance = comp, \myAlu|Mux29~12\, myAlu|Mux29~12, cpu, 1
instance = comp, \myAlu|ShiftLeft0~33\, myAlu|ShiftLeft0~33, cpu, 1
instance = comp, \myAlu|ShiftLeft0~37\, myAlu|ShiftLeft0~37, cpu, 1
instance = comp, \myAlu|ShiftLeft0~68\, myAlu|ShiftLeft0~68, cpu, 1
instance = comp, \myAlu|ShiftLeft0~47\, myAlu|ShiftLeft0~47, cpu, 1
instance = comp, \myAlu|ShiftLeft0~52\, myAlu|ShiftLeft0~52, cpu, 1
instance = comp, \myAlu|ShiftLeft0~71\, myAlu|ShiftLeft0~71, cpu, 1
instance = comp, \myAlu|ShiftLeft0~72\, myAlu|ShiftLeft0~72, cpu, 1
instance = comp, \myAlu|Mux17~2\, myAlu|Mux17~2, cpu, 1
instance = comp, \myAlu|Mux17~3\, myAlu|Mux17~3, cpu, 1
instance = comp, \myAlu|Mux17~4\, myAlu|Mux17~4, cpu, 1
instance = comp, \myAlu|Mux17~5\, myAlu|Mux17~5, cpu, 1
instance = comp, \myAlu|Mux17~7\, myAlu|Mux17~7, cpu, 1
instance = comp, \myAlu|Mux17~6\, myAlu|Mux17~6, cpu, 1
instance = comp, \myAlu|Mux17\, myAlu|Mux17, cpu, 1
instance = comp, \Add0~62\, Add0~62, cpu, 1
instance = comp, \PC[14]~reg0feeder\, PC[14]~reg0feeder, cpu, 1
instance = comp, \PC[14]~reg0\, PC[14]~reg0, cpu, 1
instance = comp, \PR_PC_S1[14]~feeder\, PR_PC_S1[14]~feeder, cpu, 1
instance = comp, \PR_PC_S1[14]\, PR_PC_S1[14], cpu, 1
instance = comp, \PR_PC_S2[14]\, PR_PC_S2[14], cpu, 1
instance = comp, \PR_PC_S3[14]\, PR_PC_S3[14], cpu, 1
instance = comp, \PR_PC_S4[14]\, PR_PC_S4[14], cpu, 1
instance = comp, \PR_ALU_OUT_S4[14]\, PR_ALU_OUT_S4[14], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[14]~34\, regWriteSelMUX|RESULT[14]~34, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[14]~35\, regWriteSelMUX|RESULT[14]~35, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[22]\, myreg|REGISTERS_rtl_0_bypass[22], cpu, 1
instance = comp, \myreg|REGISTERS~48\, myreg|REGISTERS~48, cpu, 1
instance = comp, \PR_DATA_1_S2[11]\, PR_DATA_1_S2[11], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[11]~40\, oparand1_mux_haz|RESULT[11]~40, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[11]~41\, oparand1_mux_haz|RESULT[11]~41, cpu, 1
instance = comp, \oparand1_mux|RESULT[11]~20\, oparand1_mux|RESULT[11]~20, cpu, 1
instance = comp, \myAlu|ShiftLeft0~76\, myAlu|ShiftLeft0~76, cpu, 1
instance = comp, \myAlu|ShiftLeft0~99\, myAlu|ShiftLeft0~99, cpu, 1
instance = comp, \myAlu|ShiftLeft0~100\, myAlu|ShiftLeft0~100, cpu, 1
instance = comp, \myAlu|ShiftLeft0~101\, myAlu|ShiftLeft0~101, cpu, 1
instance = comp, \myAlu|Mux8~1\, myAlu|Mux8~1, cpu, 1
instance = comp, \myAlu|Mux8~2\, myAlu|Mux8~2, cpu, 1
instance = comp, \myAlu|Mux8~3\, myAlu|Mux8~3, cpu, 1
instance = comp, \myAlu|Mux8~5\, myAlu|Mux8~5, cpu, 1
instance = comp, \Add0~47\, Add0~47, cpu, 1
instance = comp, \PC[23]~reg0feeder\, PC[23]~reg0feeder, cpu, 1
instance = comp, \PC[23]~reg0\, PC[23]~reg0, cpu, 1
instance = comp, \PR_PC_S1[23]~feeder\, PR_PC_S1[23]~feeder, cpu, 1
instance = comp, \PR_PC_S1[23]\, PR_PC_S1[23], cpu, 1
instance = comp, \PR_PC_S2[23]\, PR_PC_S2[23], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[23]\, REG_WRITE_DATA_S5[23], cpu, 1
instance = comp, \myreg|REGISTERS~24\, myreg|REGISTERS~24, cpu, 1
instance = comp, \PR_DATA_1_S2[23]\, PR_DATA_1_S2[23], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[23]~16\, oparand1_mux_haz|RESULT[23]~16, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[23]~17\, oparand1_mux_haz|RESULT[23]~17, cpu, 1
instance = comp, \oparand1_mux|RESULT[23]~8\, oparand1_mux|RESULT[23]~8, cpu, 1
instance = comp, \myAlu|ShiftRight0~22\, myAlu|ShiftRight0~22, cpu, 1
instance = comp, \myAlu|ShiftRight0~50\, myAlu|ShiftRight0~50, cpu, 1
instance = comp, \myAlu|ShiftRight0~89\, myAlu|ShiftRight0~89, cpu, 1
instance = comp, \myAlu|ShiftRight0~88\, myAlu|ShiftRight0~88, cpu, 1
instance = comp, \myAlu|ShiftLeft0~30\, myAlu|ShiftLeft0~30, cpu, 1
instance = comp, \myAlu|ShiftLeft0~34\, myAlu|ShiftLeft0~34, cpu, 1
instance = comp, \myAlu|ShiftLeft0~35\, myAlu|ShiftLeft0~35, cpu, 1
instance = comp, \myAlu|ShiftLeft0~65\, myAlu|ShiftLeft0~65, cpu, 1
instance = comp, \myAlu|ShiftLeft0~43\, myAlu|ShiftLeft0~43, cpu, 1
instance = comp, \myAlu|ShiftLeft0~48\, myAlu|ShiftLeft0~48, cpu, 1
instance = comp, \myAlu|ShiftLeft0~66\, myAlu|ShiftLeft0~66, cpu, 1
instance = comp, \myAlu|ShiftLeft0~67\, myAlu|ShiftLeft0~67, cpu, 1
instance = comp, \myAlu|Mux18~2\, myAlu|Mux18~2, cpu, 1
instance = comp, \myAlu|Mux18~3\, myAlu|Mux18~3, cpu, 1
instance = comp, \myAlu|Mux18~4\, myAlu|Mux18~4, cpu, 1
instance = comp, \myAlu|Mux18~5\, myAlu|Mux18~5, cpu, 1
instance = comp, \myAlu|Mux18~7\, myAlu|Mux18~7, cpu, 1
instance = comp, \myAlu|Mux18~6\, myAlu|Mux18~6, cpu, 1
instance = comp, \myAlu|Mux18\, myAlu|Mux18, cpu, 1
instance = comp, \Add0~61\, Add0~61, cpu, 1
instance = comp, \PC[13]~reg0feeder\, PC[13]~reg0feeder, cpu, 1
instance = comp, \PC[13]~reg0\, PC[13]~reg0, cpu, 1
instance = comp, \PC_PLUS_4[17]~31\, PC_PLUS_4[17]~31, cpu, 1
instance = comp, \Add0~41\, Add0~41, cpu, 1
instance = comp, \PC[17]~reg0feeder\, PC[17]~reg0feeder, cpu, 1
instance = comp, \PC[17]~reg0\, PC[17]~reg0, cpu, 1
instance = comp, \PC_PLUS_4[18]~33\, PC_PLUS_4[18]~33, cpu, 1
instance = comp, \Add0~42\, Add0~42, cpu, 1
instance = comp, \PC[18]~reg0feeder\, PC[18]~reg0feeder, cpu, 1
instance = comp, \PC[18]~reg0\, PC[18]~reg0, cpu, 1
instance = comp, \PR_PC_S1[18]\, PR_PC_S1[18], cpu, 1
instance = comp, \PR_PC_S2[18]\, PR_PC_S2[18], cpu, 1
instance = comp, \oparand1_mux|RESULT[18]~13\, oparand1_mux|RESULT[18]~13, cpu, 1
instance = comp, \myAlu|ShiftRight0~26\, myAlu|ShiftRight0~26, cpu, 1
instance = comp, \myAlu|ShiftRight0~68\, myAlu|ShiftRight0~68, cpu, 1
instance = comp, \myAlu|ShiftRight0~82\, myAlu|ShiftRight0~82, cpu, 1
instance = comp, \myAlu|ShiftRight0~94\, myAlu|ShiftRight0~94, cpu, 1
instance = comp, \myAlu|INTER_XOR[15]\, myAlu|INTER_XOR[15], cpu, 1
instance = comp, \myAlu|ShiftLeft0~73\, myAlu|ShiftLeft0~73, cpu, 1
instance = comp, \myAlu|ShiftLeft0~77\, myAlu|ShiftLeft0~77, cpu, 1
instance = comp, \myAlu|Mux16~2\, myAlu|Mux16~2, cpu, 1
instance = comp, \myAlu|Mux16~3\, myAlu|Mux16~3, cpu, 1
instance = comp, \myAlu|Mux16~4\, myAlu|Mux16~4, cpu, 1
instance = comp, \myAlu|Mux16~5\, myAlu|Mux16~5, cpu, 1
instance = comp, \myAlu|Mux16~7\, myAlu|Mux16~7, cpu, 1
instance = comp, \myAlu|Mux16~6\, myAlu|Mux16~6, cpu, 1
instance = comp, \myAlu|Mux16\, myAlu|Mux16, cpu, 1
instance = comp, \PR_ALU_OUT_S3[15]\, PR_ALU_OUT_S3[15], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[15]\, REG_WRITE_DATA_S5[15], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[26]~feeder\, myreg|REGISTERS_rtl_0_bypass[26]~feeder, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[26]\, myreg|REGISTERS_rtl_0_bypass[26], cpu, 1
instance = comp, \myreg|REGISTERS~40\, myreg|REGISTERS~40, cpu, 1
instance = comp, \PR_DATA_1_S2[15]\, PR_DATA_1_S2[15], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[15]~32\, oparand1_mux_haz|RESULT[15]~32, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[15]~33\, oparand1_mux_haz|RESULT[15]~33, cpu, 1
instance = comp, \oparand1_mux|RESULT[15]~16\, oparand1_mux|RESULT[15]~16, cpu, 1
instance = comp, \myAlu|ShiftRight0~7\, myAlu|ShiftRight0~7, cpu, 1
instance = comp, \myAlu|ShiftRight0~9\, myAlu|ShiftRight0~9, cpu, 1
instance = comp, \myAlu|ShiftRight0~27\, myAlu|ShiftRight0~27, cpu, 1
instance = comp, \myAlu|ShiftRight0~85\, myAlu|ShiftRight0~85, cpu, 1
instance = comp, \myAlu|ShiftRight0~101\, myAlu|ShiftRight0~101, cpu, 1
instance = comp, \myAlu|ShiftLeft0~44\, myAlu|ShiftLeft0~44, cpu, 1
instance = comp, \myAlu|ShiftLeft0~62\, myAlu|ShiftLeft0~62, cpu, 1
instance = comp, \myAlu|ShiftLeft0~28\, myAlu|ShiftLeft0~28, cpu, 1
instance = comp, \myAlu|ShiftLeft0~29\, myAlu|ShiftLeft0~29, cpu, 1
instance = comp, \myAlu|ShiftLeft0~31\, myAlu|ShiftLeft0~31, cpu, 1
instance = comp, \myAlu|ShiftLeft0~59\, myAlu|ShiftLeft0~59, cpu, 1
instance = comp, \myAlu|ShiftLeft0~63\, myAlu|ShiftLeft0~63, cpu, 1
instance = comp, \myAlu|Mux19~4\, myAlu|Mux19~4, cpu, 1
instance = comp, \myAlu|Mux19~5\, myAlu|Mux19~5, cpu, 1
instance = comp, \myAlu|Mux19~6\, myAlu|Mux19~6, cpu, 1
instance = comp, \myAlu|Mux19~7\, myAlu|Mux19~7, cpu, 1
instance = comp, \myAlu|Mux19~9\, myAlu|Mux19~9, cpu, 1
instance = comp, \myAlu|Mux19~8\, myAlu|Mux19~8, cpu, 1
instance = comp, \myAlu|Mux19\, myAlu|Mux19, cpu, 1
instance = comp, \PR_ALU_OUT_S3[12]\, PR_ALU_OUT_S3[12], cpu, 1
instance = comp, \PR_ALU_OUT_S4[12]\, PR_ALU_OUT_S4[12], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[12]~38\, regWriteSelMUX|RESULT[12]~38, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[12]~39\, regWriteSelMUX|RESULT[12]~39, cpu, 1
instance = comp, \myreg|REGISTERS~50\, myreg|REGISTERS~50, cpu, 1
instance = comp, \PR_DATA_1_S2[10]\, PR_DATA_1_S2[10], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[10]~42\, oparand1_mux_haz|RESULT[10]~42, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[10]~43\, oparand1_mux_haz|RESULT[10]~43, cpu, 1
instance = comp, \oparand1_mux|RESULT[10]~21\, oparand1_mux|RESULT[10]~21, cpu, 1
instance = comp, \myAlu|ShiftLeft0~90\, myAlu|ShiftLeft0~90, cpu, 1
instance = comp, \myAlu|ShiftLeft0~91\, myAlu|ShiftLeft0~91, cpu, 1
instance = comp, \myAlu|ShiftLeft0~92\, myAlu|ShiftLeft0~92, cpu, 1
instance = comp, \myAlu|ShiftLeft0~32\, myAlu|ShiftLeft0~32, cpu, 1
instance = comp, \myAlu|Mux11~0\, myAlu|Mux11~0, cpu, 1
instance = comp, \myAlu|Mux11~1\, myAlu|Mux11~1, cpu, 1
instance = comp, \myAlu|Mux11~2\, myAlu|Mux11~2, cpu, 1
instance = comp, \myAlu|Mux11~3\, myAlu|Mux11~3, cpu, 1
instance = comp, \myAlu|Mux11~5\, myAlu|Mux11~5, cpu, 1
instance = comp, \myAlu|Mux11~6\, myAlu|Mux11~6, cpu, 1
instance = comp, \PR_ALU_OUT_S3[20]\, PR_ALU_OUT_S3[20], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[20]~22\, oparand1_mux_haz|RESULT[20]~22, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[20]~23\, oparand1_mux_haz|RESULT[20]~23, cpu, 1
instance = comp, \oparand1_mux|RESULT[20]~11\, oparand1_mux|RESULT[20]~11, cpu, 1
instance = comp, \myAlu|ShiftRight0~23\, myAlu|ShiftRight0~23, cpu, 1
instance = comp, \myAlu|ShiftRight0~78\, myAlu|ShiftRight0~78, cpu, 1
instance = comp, \myAlu|ShiftRight0~79\, myAlu|ShiftRight0~79, cpu, 1
instance = comp, \myAlu|ShiftRight0~100\, myAlu|ShiftRight0~100, cpu, 1
instance = comp, \myAlu|Mux20~2\, myAlu|Mux20~2, cpu, 1
instance = comp, \myAlu|Mux20~3\, myAlu|Mux20~3, cpu, 1
instance = comp, \myAlu|Mux20~4\, myAlu|Mux20~4, cpu, 1
instance = comp, \myAlu|Mux20~5\, myAlu|Mux20~5, cpu, 1
instance = comp, \myAlu|Mux20~7\, myAlu|Mux20~7, cpu, 1
instance = comp, \myAlu|Mux20~6\, myAlu|Mux20~6, cpu, 1
instance = comp, \myAlu|Mux20\, myAlu|Mux20, cpu, 1
instance = comp, \Add0~59\, Add0~59, cpu, 1
instance = comp, \PC[11]~reg0feeder\, PC[11]~reg0feeder, cpu, 1
instance = comp, \PC[11]~reg0\, PC[11]~reg0, cpu, 1
instance = comp, \PR_PC_S1[11]~feeder\, PR_PC_S1[11]~feeder, cpu, 1
instance = comp, \PR_PC_S1[11]\, PR_PC_S1[11], cpu, 1
instance = comp, \PR_PC_S2[11]\, PR_PC_S2[11], cpu, 1
instance = comp, \PR_PC_S3[11]\, PR_PC_S3[11], cpu, 1
instance = comp, \PR_PC_S4[11]\, PR_PC_S4[11], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[11]~input\, DATA_CACHE_READ_DATA[11]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[11]\, PR_DATA_CACHE_OUT[11], cpu, 1
instance = comp, \PR_ALU_OUT_S4[11]\, PR_ALU_OUT_S4[11], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[11]~40\, regWriteSelMUX|RESULT[11]~40, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[11]~41\, regWriteSelMUX|RESULT[11]~41, cpu, 1
instance = comp, \myreg|REGISTERS~54\, myreg|REGISTERS~54, cpu, 1
instance = comp, \PR_DATA_1_S2[8]\, PR_DATA_1_S2[8], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[8]~46\, oparand1_mux_haz|RESULT[8]~46, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[8]~47\, oparand1_mux_haz|RESULT[8]~47, cpu, 1
instance = comp, \oparand1_mux|RESULT[8]~23\, oparand1_mux|RESULT[8]~23, cpu, 1
instance = comp, \myAlu|ShiftRight0~11\, myAlu|ShiftRight0~11, cpu, 1
instance = comp, \myAlu|ShiftRight0~12\, myAlu|ShiftRight0~12, cpu, 1
instance = comp, \myAlu|ShiftRight0~13\, myAlu|ShiftRight0~13, cpu, 1
instance = comp, \myAlu|ShiftLeft0~45\, myAlu|ShiftLeft0~45, cpu, 1
instance = comp, \myAlu|ShiftLeft0~46\, myAlu|ShiftLeft0~46, cpu, 1
instance = comp, \myAlu|Mux23~2\, myAlu|Mux23~2, cpu, 1
instance = comp, \myAlu|Mux23~3\, myAlu|Mux23~3, cpu, 1
instance = comp, \myAlu|Mux23~4\, myAlu|Mux23~4, cpu, 1
instance = comp, \myAlu|Mux23~5\, myAlu|Mux23~5, cpu, 1
instance = comp, \myAlu|Mux23~7\, myAlu|Mux23~7, cpu, 1
instance = comp, \myAlu|Mux23~6\, myAlu|Mux23~6, cpu, 1
instance = comp, \myAlu|Mux23\, myAlu|Mux23, cpu, 1
instance = comp, \PR_ALU_OUT_S3[8]\, PR_ALU_OUT_S3[8], cpu, 1
instance = comp, \PR_ALU_OUT_S4[8]\, PR_ALU_OUT_S4[8], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[8]~46\, regWriteSelMUX|RESULT[8]~46, cpu, 1
instance = comp, \PR_PC_S3[8]\, PR_PC_S3[8], cpu, 1
instance = comp, \PR_PC_S4[8]\, PR_PC_S4[8], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[8]~47\, regWriteSelMUX|RESULT[8]~47, cpu, 1
instance = comp, \myreg|REGISTERS~61\, myreg|REGISTERS~61, cpu, 1
instance = comp, \PR_DATA_2_S2[5]\, PR_DATA_2_S2[5], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[5]~52\, oparand2_mux_haz|RESULT[5]~52, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[5]~53\, oparand2_mux_haz|RESULT[5]~53, cpu, 1
instance = comp, \oparand2_mux|RESULT[5]~26\, oparand2_mux|RESULT[5]~26, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[29]\, REG_WRITE_DATA_S5[29], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[29]~4\, oparand1_mux_haz|RESULT[29]~4, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[29]~5\, oparand1_mux_haz|RESULT[29]~5, cpu, 1
instance = comp, \myAlu|INTER_XOR[29]\, myAlu|INTER_XOR[29], cpu, 1
instance = comp, \myAlu|Mux29~8\, myAlu|Mux29~8, cpu, 1
instance = comp, \myAlu|ShiftLeft0~113\, myAlu|ShiftLeft0~113, cpu, 1
instance = comp, \myAlu|ShiftLeft0~104\, myAlu|ShiftLeft0~104, cpu, 1
instance = comp, \myAlu|ShiftLeft0~102\, myAlu|ShiftLeft0~102, cpu, 1
instance = comp, \myAlu|ShiftLeft0~105\, myAlu|ShiftLeft0~105, cpu, 1
instance = comp, \myAlu|Mux2~0\, myAlu|Mux2~0, cpu, 1
instance = comp, \myAlu|Mux2~1\, myAlu|Mux2~1, cpu, 1
instance = comp, \myAlu|Mux2~2\, myAlu|Mux2~2, cpu, 1
instance = comp, \myAlu|Mux2~3\, myAlu|Mux2~3, cpu, 1
instance = comp, \myAlu|Mux3~4\, myAlu|Mux3~4, cpu, 1
instance = comp, \myAlu|Mux3~5\, myAlu|Mux3~5, cpu, 1
instance = comp, \myAlu|Mux2~4\, myAlu|Mux2~4, cpu, 1
instance = comp, \myAlu|Add0~94\, myAlu|Add0~94, cpu, 1
instance = comp, \myAlu|Add0~95\, myAlu|Add0~95, cpu, 1
instance = comp, \myAlu|Add0~98\, myAlu|Add0~98, cpu, 1
instance = comp, \myAlu|Mux2~5\, myAlu|Mux2~5, cpu, 1
instance = comp, \myAlu|Mux2~6\, myAlu|Mux2~6, cpu, 1
instance = comp, \myAlu|Mux2~7\, myAlu|Mux2~7, cpu, 1
instance = comp, \myAlu|Mux2~8\, myAlu|Mux2~8, cpu, 1
instance = comp, \myAlu|Mux2~9\, myAlu|Mux2~9, cpu, 1
instance = comp, \PC_PLUS_4[29]~55\, PC_PLUS_4[29]~55, cpu, 1
instance = comp, \Add0~69\, Add0~69, cpu, 1
instance = comp, \PC[29]~reg0feeder\, PC[29]~reg0feeder, cpu, 1
instance = comp, \PC[29]~reg0\, PC[29]~reg0, cpu, 1
instance = comp, \PR_PC_S1[29]~feeder\, PR_PC_S1[29]~feeder, cpu, 1
instance = comp, \PR_PC_S1[29]\, PR_PC_S1[29], cpu, 1
instance = comp, \PR_PC_S2[29]\, PR_PC_S2[29], cpu, 1
instance = comp, \oparand1_mux|RESULT[29]~2\, oparand1_mux|RESULT[29]~2, cpu, 1
instance = comp, \myAlu|ShiftRight0~15\, myAlu|ShiftRight0~15, cpu, 1
instance = comp, \myAlu|ShiftRight0~17\, myAlu|ShiftRight0~17, cpu, 1
instance = comp, \myAlu|ShiftRight0~19\, myAlu|ShiftRight0~19, cpu, 1
instance = comp, \myAlu|ShiftRight0~20\, myAlu|ShiftRight0~20, cpu, 1
instance = comp, \myAlu|ShiftRight0~21\, myAlu|ShiftRight0~21, cpu, 1
instance = comp, \myAlu|Mux7~8\, myAlu|Mux7~8, cpu, 1
instance = comp, \myAlu|Mux7~10\, myAlu|Mux7~10, cpu, 1
instance = comp, \Add0~64\, Add0~64, cpu, 1
instance = comp, \PC[24]~reg0feeder\, PC[24]~reg0feeder, cpu, 1
instance = comp, \PC[24]~reg0\, PC[24]~reg0, cpu, 1
instance = comp, \PR_PC_S1[24]~feeder\, PR_PC_S1[24]~feeder, cpu, 1
instance = comp, \PR_PC_S1[24]\, PR_PC_S1[24], cpu, 1
instance = comp, \PR_PC_S2[24]\, PR_PC_S2[24], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[35]\, myreg|REGISTERS_rtl_0_bypass[35], cpu, 1
instance = comp, \myreg|REGISTERS~22\, myreg|REGISTERS~22, cpu, 1
instance = comp, \PR_DATA_1_S2[24]\, PR_DATA_1_S2[24], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[24]~14\, oparand1_mux_haz|RESULT[24]~14, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[24]~15\, oparand1_mux_haz|RESULT[24]~15, cpu, 1
instance = comp, \oparand1_mux|RESULT[24]~7\, oparand1_mux|RESULT[24]~7, cpu, 1
instance = comp, \myAlu|Add0~79\, myAlu|Add0~79, cpu, 1
instance = comp, \myAlu|Add0~76\, myAlu|Add0~76, cpu, 1
instance = comp, \myAlu|Add0~74\, myAlu|Add0~74, cpu, 1
instance = comp, \myAlu|Add0~77\, myAlu|Add0~77, cpu, 1
instance = comp, \myAlu|ShiftLeft0~94\, myAlu|ShiftLeft0~94, cpu, 1
instance = comp, \myAlu|ShiftLeft0~82\, myAlu|ShiftLeft0~82, cpu, 1
instance = comp, \myAlu|ShiftLeft0~83\, myAlu|ShiftLeft0~83, cpu, 1
instance = comp, \myAlu|Mux6~0\, myAlu|Mux6~0, cpu, 1
instance = comp, \myAlu|Mux6~1\, myAlu|Mux6~1, cpu, 1
instance = comp, \myAlu|Mux6~2\, myAlu|Mux6~2, cpu, 1
instance = comp, \myAlu|Mux6~3\, myAlu|Mux6~3, cpu, 1
instance = comp, \myAlu|Mux6~4\, myAlu|Mux6~4, cpu, 1
instance = comp, \myAlu|Mux6~5\, myAlu|Mux6~5, cpu, 1
instance = comp, \myAlu|Mux6~6\, myAlu|Mux6~6, cpu, 1
instance = comp, \PR_ALU_OUT_S3[25]\, PR_ALU_OUT_S3[25], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[25]\, REG_WRITE_DATA_S5[25], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[36]\, myreg|REGISTERS_rtl_0_bypass[36], cpu, 1
instance = comp, \myreg|REGISTERS~20\, myreg|REGISTERS~20, cpu, 1
instance = comp, \PR_DATA_1_S2[25]\, PR_DATA_1_S2[25], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[25]~12\, oparand1_mux_haz|RESULT[25]~12, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[25]~13\, oparand1_mux_haz|RESULT[25]~13, cpu, 1
instance = comp, \oparand1_mux|RESULT[25]~6\, oparand1_mux|RESULT[25]~6, cpu, 1
instance = comp, \myAlu|ShiftRight0~59\, myAlu|ShiftRight0~59, cpu, 1
instance = comp, \myAlu|ShiftRight0~60\, myAlu|ShiftRight0~60, cpu, 1
instance = comp, \myAlu|ShiftRight0~63\, myAlu|ShiftRight0~63, cpu, 1
instance = comp, \myAlu|Mux21~4\, myAlu|Mux21~4, cpu, 1
instance = comp, \myAlu|INTER_XOR[10]\, myAlu|INTER_XOR[10], cpu, 1
instance = comp, \myAlu|ShiftLeft0~53\, myAlu|ShiftLeft0~53, cpu, 1
instance = comp, \myAlu|ShiftLeft0~54\, myAlu|ShiftLeft0~54, cpu, 1
instance = comp, \myAlu|Mux21~0\, myAlu|Mux21~0, cpu, 1
instance = comp, \myAlu|Mux21~1\, myAlu|Mux21~1, cpu, 1
instance = comp, \myAlu|Mux21~2\, myAlu|Mux21~2, cpu, 1
instance = comp, \myAlu|Mux21~3\, myAlu|Mux21~3, cpu, 1
instance = comp, \myAlu|Mux21~5\, myAlu|Mux21~5, cpu, 1
instance = comp, \myAlu|Mux21\, myAlu|Mux21, cpu, 1
instance = comp, \Add0~58\, Add0~58, cpu, 1
instance = comp, \PC[10]~reg0feeder\, PC[10]~reg0feeder, cpu, 1
instance = comp, \PC[10]~reg0\, PC[10]~reg0, cpu, 1
instance = comp, \Add0~60\, Add0~60, cpu, 1
instance = comp, \PC[12]~reg0feeder\, PC[12]~reg0feeder, cpu, 1
instance = comp, \PC[12]~reg0\, PC[12]~reg0, cpu, 1
instance = comp, \PR_PC_S1[12]\, PR_PC_S1[12], cpu, 1
instance = comp, \PR_PC_S2[12]\, PR_PC_S2[12], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[12]~38\, oparand1_mux_haz|RESULT[12]~38, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[12]~39\, oparand1_mux_haz|RESULT[12]~39, cpu, 1
instance = comp, \oparand1_mux|RESULT[12]~19\, oparand1_mux|RESULT[12]~19, cpu, 1
instance = comp, \myAlu|ShiftRight0~8\, myAlu|ShiftRight0~8, cpu, 1
instance = comp, \myAlu|ShiftRight0~70\, myAlu|ShiftRight0~70, cpu, 1
instance = comp, \myAlu|ShiftRight0~83\, myAlu|ShiftRight0~83, cpu, 1
instance = comp, \myAlu|ShiftRight0~66\, myAlu|ShiftRight0~66, cpu, 1
instance = comp, \myAlu|ShiftRight0~81\, myAlu|ShiftRight0~81, cpu, 1
instance = comp, \myAlu|Mux24~0\, myAlu|Mux24~0, cpu, 1
instance = comp, \myAlu|Mux24~1\, myAlu|Mux24~1, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[7]~48\, oparand1_mux_haz|RESULT[7]~48, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[7]~49\, oparand1_mux_haz|RESULT[7]~49, cpu, 1
instance = comp, \myAlu|INTER_XOR[7]\, myAlu|INTER_XOR[7], cpu, 1
instance = comp, \myAlu|ShiftLeft0~42\, myAlu|ShiftLeft0~42, cpu, 1
instance = comp, \myAlu|Mux24~2\, myAlu|Mux24~2, cpu, 1
instance = comp, \myAlu|Mux24~3\, myAlu|Mux24~3, cpu, 1
instance = comp, \myAlu|Mux24~4\, myAlu|Mux24~4, cpu, 1
instance = comp, \myAlu|Mux24~5\, myAlu|Mux24~5, cpu, 1
instance = comp, \myAlu|Mux24~6\, myAlu|Mux24~6, cpu, 1
instance = comp, \Add0~55\, Add0~55, cpu, 1
instance = comp, \PC[7]~reg0feeder\, PC[7]~reg0feeder, cpu, 1
instance = comp, \PC[7]~reg0\, PC[7]~reg0, cpu, 1
instance = comp, \PR_PC_S1[7]~feeder\, PR_PC_S1[7]~feeder, cpu, 1
instance = comp, \PR_PC_S1[7]\, PR_PC_S1[7], cpu, 1
instance = comp, \PR_PC_S2[7]\, PR_PC_S2[7], cpu, 1
instance = comp, \oparand1_mux|RESULT[7]~24\, oparand1_mux|RESULT[7]~24, cpu, 1
instance = comp, \myAlu|INTER_XOR[28]\, myAlu|INTER_XOR[28], cpu, 1
instance = comp, \myAlu|ShiftLeft0~103\, myAlu|ShiftLeft0~103, cpu, 1
instance = comp, \myAlu|ShiftLeft0~112\, myAlu|ShiftLeft0~112, cpu, 1
instance = comp, \myAlu|Mux3~6\, myAlu|Mux3~6, cpu, 1
instance = comp, \myAlu|Mux3~7\, myAlu|Mux3~7, cpu, 1
instance = comp, \myAlu|Mux3~8\, myAlu|Mux3~8, cpu, 1
instance = comp, \myAlu|Mux3~9\, myAlu|Mux3~9, cpu, 1
instance = comp, \myAlu|Mux3~3\, myAlu|Mux3~3, cpu, 1
instance = comp, \myAlu|Mux3~10\, myAlu|Mux3~10, cpu, 1
instance = comp, \myAlu|Mux3~11\, myAlu|Mux3~11, cpu, 1
instance = comp, \myAlu|Mux3~12\, myAlu|Mux3~12, cpu, 1
instance = comp, \myAlu|Mux3~13\, myAlu|Mux3~13, cpu, 1
instance = comp, \myAlu|Mux3~14\, myAlu|Mux3~14, cpu, 1
instance = comp, \myAlu|Mux3~15\, myAlu|Mux3~15, cpu, 1
instance = comp, \Add0~68\, Add0~68, cpu, 1
instance = comp, \PC[28]~reg0feeder\, PC[28]~reg0feeder, cpu, 1
instance = comp, \PC[28]~reg0\, PC[28]~reg0, cpu, 1
instance = comp, \PC_PLUS_4[31]~59\, PC_PLUS_4[31]~59, cpu, 1
instance = comp, \Add0~49\, Add0~49, cpu, 1
instance = comp, \PC[31]~reg0feeder\, PC[31]~reg0feeder, cpu, 1
instance = comp, \PC[31]~reg0\, PC[31]~reg0, cpu, 1
instance = comp, \PR_PC_S1[31]~feeder\, PR_PC_S1[31]~feeder, cpu, 1
instance = comp, \PR_PC_S1[31]\, PR_PC_S1[31], cpu, 1
instance = comp, \PR_PC_S2[31]\, PR_PC_S2[31], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[31]\, REG_WRITE_DATA_S5[31], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[31]~0\, oparand1_mux_haz|RESULT[31]~0, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[31]~1\, oparand1_mux_haz|RESULT[31]~1, cpu, 1
instance = comp, \oparand1_mux|RESULT[31]~0\, oparand1_mux|RESULT[31]~0, cpu, 1
instance = comp, \myAlu|ShiftRight0~104\, myAlu|ShiftRight0~104, cpu, 1
instance = comp, \myAlu|Add0~103\, myAlu|Add0~103, cpu, 1
instance = comp, \myAlu|Add0~100\, myAlu|Add0~100, cpu, 1
instance = comp, \myAlu|Add0~104\, myAlu|Add0~104, cpu, 1
instance = comp, \myAlu|Mux0~7\, myAlu|Mux0~7, cpu, 1
instance = comp, \myAlu|Mux0~2\, myAlu|Mux0~2, cpu, 1
instance = comp, \myAlu|INTER_XOR[31]\, myAlu|INTER_XOR[31], cpu, 1
instance = comp, \myAlu|Mux0~3\, myAlu|Mux0~3, cpu, 1
instance = comp, \myAlu|Mux0~4\, myAlu|Mux0~4, cpu, 1
instance = comp, \myAlu|Mult0|auto_generated|op_1~26\, myAlu|Mult0|auto_generated|op_1~26, cpu, 1
instance = comp, \myAlu|Mux0~5\, myAlu|Mux0~5, cpu, 1
instance = comp, \myAlu|Mux0~6\, myAlu|Mux0~6, cpu, 1
instance = comp, \myAlu|Mult1|auto_generated|op_1~26\, myAlu|Mult1|auto_generated|op_1~26, cpu, 1
instance = comp, \myAlu|Mux0~8\, myAlu|Mux0~8, cpu, 1
instance = comp, \myAlu|Mux0~9\, myAlu|Mux0~9, cpu, 1
instance = comp, \PR_ALU_OUT_S3[31]\, PR_ALU_OUT_S3[31], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[31]~0\, oparand2_mux_haz|RESULT[31]~0, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[31]~1\, oparand2_mux_haz|RESULT[31]~1, cpu, 1
instance = comp, \oparand2_mux|RESULT[31]~0\, oparand2_mux|RESULT[31]~0, cpu, 1
instance = comp, \myAlu|ShiftLeft0~17\, myAlu|ShiftLeft0~17, cpu, 1
instance = comp, \myAlu|ShiftLeft0~18\, myAlu|ShiftLeft0~18, cpu, 1
instance = comp, \myAlu|ShiftLeft0~14\, myAlu|ShiftLeft0~14, cpu, 1
instance = comp, \myAlu|ShiftLeft0~12\, myAlu|ShiftLeft0~12, cpu, 1
instance = comp, \myAlu|ShiftLeft0~11\, myAlu|ShiftLeft0~11, cpu, 1
instance = comp, \myAlu|ShiftLeft0~15\, myAlu|ShiftLeft0~15, cpu, 1
instance = comp, \myAlu|Add0~1\, myAlu|Add0~1, cpu, 1
instance = comp, \myAlu|Mux15~13\, myAlu|Mux15~13, cpu, 1
instance = comp, \myAlu|ShiftRight0~90\, myAlu|ShiftRight0~90, cpu, 1
instance = comp, \myAlu|Mux10~4\, myAlu|Mux10~4, cpu, 1
instance = comp, \myAlu|ShiftLeft0~95\, myAlu|ShiftLeft0~95, cpu, 1
instance = comp, \myAlu|Mux10~2\, myAlu|Mux10~2, cpu, 1
instance = comp, \myAlu|Mux10~3\, myAlu|Mux10~3, cpu, 1
instance = comp, \myAlu|Mux10~5\, myAlu|Mux10~5, cpu, 1
instance = comp, \myAlu|Mux10~6\, myAlu|Mux10~6, cpu, 1
instance = comp, \PR_ALU_OUT_S3[21]\, PR_ALU_OUT_S3[21], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[21]\, REG_WRITE_DATA_S5[21], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[32]\, myreg|REGISTERS_rtl_0_bypass[32], cpu, 1
instance = comp, \myreg|REGISTERS~28\, myreg|REGISTERS~28, cpu, 1
instance = comp, \PR_DATA_1_S2[21]\, PR_DATA_1_S2[21], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[21]~20\, oparand1_mux_haz|RESULT[21]~20, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[21]~21\, oparand1_mux_haz|RESULT[21]~21, cpu, 1
instance = comp, \oparand1_mux|RESULT[21]~10\, oparand1_mux|RESULT[21]~10, cpu, 1
instance = comp, \myAlu|ShiftRight0~61\, myAlu|ShiftRight0~61, cpu, 1
instance = comp, \myAlu|ShiftRight0~51\, myAlu|ShiftRight0~51, cpu, 1
instance = comp, \myAlu|ShiftRight0~62\, myAlu|ShiftRight0~62, cpu, 1
instance = comp, \myAlu|ShiftRight0~38\, myAlu|ShiftRight0~38, cpu, 1
instance = comp, \myAlu|ShiftRight0~69\, myAlu|ShiftRight0~69, cpu, 1
instance = comp, \myAlu|ShiftRight0~91\, myAlu|ShiftRight0~91, cpu, 1
instance = comp, \myAlu|ShiftRight0~65\, myAlu|ShiftRight0~65, cpu, 1
instance = comp, \myAlu|ShiftRight0~67\, myAlu|ShiftRight0~67, cpu, 1
instance = comp, \myAlu|Mux25~0\, myAlu|Mux25~0, cpu, 1
instance = comp, \myAlu|ShiftRight0~92\, myAlu|ShiftRight0~92, cpu, 1
instance = comp, \myAlu|ShiftRight0~93\, myAlu|ShiftRight0~93, cpu, 1
instance = comp, \myAlu|Mux25~1\, myAlu|Mux25~1, cpu, 1
instance = comp, \myAlu|INTER_XOR[6]\, myAlu|INTER_XOR[6], cpu, 1
instance = comp, \myAlu|ShiftLeft0~38\, myAlu|ShiftLeft0~38, cpu, 1
instance = comp, \myAlu|Mux25~2\, myAlu|Mux25~2, cpu, 1
instance = comp, \myAlu|Mux25~3\, myAlu|Mux25~3, cpu, 1
instance = comp, \myAlu|Mux25~4\, myAlu|Mux25~4, cpu, 1
instance = comp, \myAlu|Mux25~5\, myAlu|Mux25~5, cpu, 1
instance = comp, \myAlu|Mux25~6\, myAlu|Mux25~6, cpu, 1
instance = comp, \Add0~54\, Add0~54, cpu, 1
instance = comp, \PC[6]~reg0feeder\, PC[6]~reg0feeder, cpu, 1
instance = comp, \PC[6]~reg0\, PC[6]~reg0, cpu, 1
instance = comp, \PR_PC_S1[6]~feeder\, PR_PC_S1[6]~feeder, cpu, 1
instance = comp, \PR_PC_S1[6]\, PR_PC_S1[6], cpu, 1
instance = comp, \PR_PC_S2[6]~feeder\, PR_PC_S2[6]~feeder, cpu, 1
instance = comp, \PR_PC_S2[6]\, PR_PC_S2[6], cpu, 1
instance = comp, \PR_PC_S3[6]\, PR_PC_S3[6], cpu, 1
instance = comp, \PR_PC_S4[6]\, PR_PC_S4[6], cpu, 1
instance = comp, \PR_ALU_OUT_S4[6]\, PR_ALU_OUT_S4[6], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[6]~input\, DATA_CACHE_READ_DATA[6]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[6]\, PR_DATA_CACHE_OUT[6], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[6]~50\, regWriteSelMUX|RESULT[6]~50, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[6]~51\, regWriteSelMUX|RESULT[6]~51, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[13]\, myreg|REGISTERS_rtl_0_bypass[13], cpu, 1
instance = comp, \myreg|REGISTERS~66\, myreg|REGISTERS~66, cpu, 1
instance = comp, \PR_DATA_1_S2[2]\, PR_DATA_1_S2[2], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[2]~58\, oparand1_mux_haz|RESULT[2]~58, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[2]~59\, oparand1_mux_haz|RESULT[2]~59, cpu, 1
instance = comp, \oparand1_mux|RESULT[2]~29\, oparand1_mux|RESULT[2]~29, cpu, 1
instance = comp, \myAlu|Mux29~14\, myAlu|Mux29~14, cpu, 1
instance = comp, \myAlu|Mux29~15\, myAlu|Mux29~15, cpu, 1
instance = comp, \myAlu|Mux29~18\, myAlu|Mux29~18, cpu, 1
instance = comp, \myAlu|Mux29~19\, myAlu|Mux29~19, cpu, 1
instance = comp, \myAlu|Mux29~20\, myAlu|Mux29~20, cpu, 1
instance = comp, \PR_ALU_OUT_S3[2]\, PR_ALU_OUT_S3[2], cpu, 1
instance = comp, \PR_ALU_OUT_S4[2]\, PR_ALU_OUT_S4[2], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[2]~input\, DATA_CACHE_READ_DATA[2]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[2]\, PR_DATA_CACHE_OUT[2], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[2]~58\, regWriteSelMUX|RESULT[2]~58, cpu, 1
instance = comp, \PR_PC_S3[2]\, PR_PC_S3[2], cpu, 1
instance = comp, \PR_PC_S4[2]\, PR_PC_S4[2], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[2]~59\, regWriteSelMUX|RESULT[2]~59, cpu, 1
instance = comp, \myreg|REGISTERS~32\, myreg|REGISTERS~32, cpu, 1
instance = comp, \PR_DATA_1_S2[19]\, PR_DATA_1_S2[19], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[19]~24\, oparand1_mux_haz|RESULT[19]~24, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[19]~25\, oparand1_mux_haz|RESULT[19]~25, cpu, 1
instance = comp, \oparand1_mux|RESULT[19]~12\, oparand1_mux|RESULT[19]~12, cpu, 1
instance = comp, \myAlu|ShiftRight0~25\, myAlu|ShiftRight0~25, cpu, 1
instance = comp, \myAlu|ShiftRight0~52\, myAlu|ShiftRight0~52, cpu, 1
instance = comp, \myAlu|ShiftRight0~53\, myAlu|ShiftRight0~53, cpu, 1
instance = comp, \myAlu|ShiftRight0~39\, myAlu|ShiftRight0~39, cpu, 1
instance = comp, \myAlu|ShiftRight0~42\, myAlu|ShiftRight0~42, cpu, 1
instance = comp, \myAlu|ShiftRight0~99\, myAlu|ShiftRight0~99, cpu, 1
instance = comp, \myAlu|INTER_XOR[9]\, myAlu|INTER_XOR[9], cpu, 1
instance = comp, \myAlu|ShiftLeft0~49\, myAlu|ShiftLeft0~49, cpu, 1
instance = comp, \myAlu|ShiftLeft0~50\, myAlu|ShiftLeft0~50, cpu, 1
instance = comp, \myAlu|Mux22~2\, myAlu|Mux22~2, cpu, 1
instance = comp, \myAlu|Mux22~3\, myAlu|Mux22~3, cpu, 1
instance = comp, \myAlu|Mux22~4\, myAlu|Mux22~4, cpu, 1
instance = comp, \myAlu|Mux22~5\, myAlu|Mux22~5, cpu, 1
instance = comp, \myAlu|Mux22~7\, myAlu|Mux22~7, cpu, 1
instance = comp, \myAlu|Mux22~6\, myAlu|Mux22~6, cpu, 1
instance = comp, \myAlu|Mux22\, myAlu|Mux22, cpu, 1
instance = comp, \Add0~57\, Add0~57, cpu, 1
instance = comp, \PC[9]~reg0feeder\, PC[9]~reg0feeder, cpu, 1
instance = comp, \PC[9]~reg0\, PC[9]~reg0, cpu, 1
instance = comp, \PR_PC_S1[9]~feeder\, PR_PC_S1[9]~feeder, cpu, 1
instance = comp, \PR_PC_S1[9]\, PR_PC_S1[9], cpu, 1
instance = comp, \PR_PC_S2[9]\, PR_PC_S2[9], cpu, 1
instance = comp, \REG_WRITE_DATA_S5[9]\, REG_WRITE_DATA_S5[9], cpu, 1
instance = comp, \myreg|REGISTERS_rtl_0_bypass[20]\, myreg|REGISTERS_rtl_0_bypass[20], cpu, 1
instance = comp, \myreg|REGISTERS~52\, myreg|REGISTERS~52, cpu, 1
instance = comp, \PR_DATA_1_S2[9]\, PR_DATA_1_S2[9], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[9]~44\, oparand1_mux_haz|RESULT[9]~44, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[9]~45\, oparand1_mux_haz|RESULT[9]~45, cpu, 1
instance = comp, \oparand1_mux|RESULT[9]~22\, oparand1_mux|RESULT[9]~22, cpu, 1
instance = comp, \myAlu|ShiftRight0~10\, myAlu|ShiftRight0~10, cpu, 1
instance = comp, \myAlu|ShiftRight0~40\, myAlu|ShiftRight0~40, cpu, 1
instance = comp, \myAlu|ShiftRight0~41\, myAlu|ShiftRight0~41, cpu, 1
instance = comp, \myAlu|ShiftRight0~34\, myAlu|ShiftRight0~34, cpu, 1
instance = comp, \myAlu|ShiftRight0~36\, myAlu|ShiftRight0~36, cpu, 1
instance = comp, \myAlu|Mux26~5\, myAlu|Mux26~5, cpu, 1
instance = comp, \myAlu|Mux26~6\, myAlu|Mux26~6, cpu, 1
instance = comp, \myAlu|ShiftLeft0~116\, myAlu|ShiftLeft0~116, cpu, 1
instance = comp, \myAlu|Mux26~7\, myAlu|Mux26~7, cpu, 1
instance = comp, \myAlu|Mux26~8\, myAlu|Mux26~8, cpu, 1
instance = comp, \myAlu|Mux26~9\, myAlu|Mux26~9, cpu, 1
instance = comp, \myAlu|Mux26~10\, myAlu|Mux26~10, cpu, 1
instance = comp, \myAlu|Mux26~11\, myAlu|Mux26~11, cpu, 1
instance = comp, \Add0~53\, Add0~53, cpu, 1
instance = comp, \PC[5]~reg0feeder\, PC[5]~reg0feeder, cpu, 1
instance = comp, \PC[5]~reg0\, PC[5]~reg0, cpu, 1
instance = comp, \PR_PC_S1[5]~feeder\, PR_PC_S1[5]~feeder, cpu, 1
instance = comp, \PR_PC_S1[5]\, PR_PC_S1[5], cpu, 1
instance = comp, \PR_PC_S2[5]~feeder\, PR_PC_S2[5]~feeder, cpu, 1
instance = comp, \PR_PC_S2[5]\, PR_PC_S2[5], cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[5]~52\, oparand1_mux_haz|RESULT[5]~52, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[5]~53\, oparand1_mux_haz|RESULT[5]~53, cpu, 1
instance = comp, \oparand1_mux|RESULT[5]~26\, oparand1_mux|RESULT[5]~26, cpu, 1
instance = comp, \myAlu|ShiftRight0~35\, myAlu|ShiftRight0~35, cpu, 1
instance = comp, \myAlu|ShiftRight0~32\, myAlu|ShiftRight0~32, cpu, 1
instance = comp, \myAlu|Mux28~0\, myAlu|Mux28~0, cpu, 1
instance = comp, \myAlu|ShiftRight0~84\, myAlu|ShiftRight0~84, cpu, 1
instance = comp, \myAlu|Mux28~1\, myAlu|Mux28~1, cpu, 1
instance = comp, \myAlu|ShiftRight0~80\, myAlu|ShiftRight0~80, cpu, 1
instance = comp, \myAlu|Mux28~2\, myAlu|Mux28~2, cpu, 1
instance = comp, \myAlu|INTER_XOR[3]\, myAlu|INTER_XOR[3], cpu, 1
instance = comp, \myAlu|ShiftLeft0~27\, myAlu|ShiftLeft0~27, cpu, 1
instance = comp, \myAlu|Mux28~3\, myAlu|Mux28~3, cpu, 1
instance = comp, \myAlu|Mux28~4\, myAlu|Mux28~4, cpu, 1
instance = comp, \myAlu|Mux28~5\, myAlu|Mux28~5, cpu, 1
instance = comp, \myAlu|Mux28~6\, myAlu|Mux28~6, cpu, 1
instance = comp, \myAlu|Mux28~7\, myAlu|Mux28~7, cpu, 1
instance = comp, \Add0~51\, Add0~51, cpu, 1
instance = comp, \PC[3]~reg0feeder\, PC[3]~reg0feeder, cpu, 1
instance = comp, \PC[3]~reg0\, PC[3]~reg0, cpu, 1
instance = comp, \PR_PC_S1[3]~feeder\, PR_PC_S1[3]~feeder, cpu, 1
instance = comp, \PR_PC_S1[3]\, PR_PC_S1[3], cpu, 1
instance = comp, \PR_PC_S2[3]~feeder\, PR_PC_S2[3]~feeder, cpu, 1
instance = comp, \PR_PC_S2[3]\, PR_PC_S2[3], cpu, 1
instance = comp, \PR_PC_S3[3]\, PR_PC_S3[3], cpu, 1
instance = comp, \PR_PC_S4[3]\, PR_PC_S4[3], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[3]~57\, regWriteSelMUX|RESULT[3]~57, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[14]\, myreg|REGISTERS_rtl_1_bypass[14], cpu, 1
instance = comp, \myreg|REGISTERS~65\, myreg|REGISTERS~65, cpu, 1
instance = comp, \PR_DATA_2_S2[3]\, PR_DATA_2_S2[3], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[3]~56\, oparand2_mux_haz|RESULT[3]~56, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[3]~57\, oparand2_mux_haz|RESULT[3]~57, cpu, 1
instance = comp, \oparand2_mux|RESULT[3]~28\, oparand2_mux|RESULT[3]~28, cpu, 1
instance = comp, \myAlu|ShiftLeft0~21\, myAlu|ShiftLeft0~21, cpu, 1
instance = comp, \myAlu|ShiftLeft0~22\, myAlu|ShiftLeft0~22, cpu, 1
instance = comp, \myAlu|ShiftRight0~31\, myAlu|ShiftRight0~31, cpu, 1
instance = comp, \myAlu|ShiftRight0~33\, myAlu|ShiftRight0~33, cpu, 1
instance = comp, \myAlu|ShiftRight0~37\, myAlu|ShiftRight0~37, cpu, 1
instance = comp, \myAlu|ShiftRight0~43\, myAlu|ShiftRight0~43, cpu, 1
instance = comp, \myAlu|ShiftRight0~55\, myAlu|ShiftRight0~55, cpu, 1
instance = comp, \myAlu|Mux30~2\, myAlu|Mux30~2, cpu, 1
instance = comp, \myAlu|Mux30~3\, myAlu|Mux30~3, cpu, 1
instance = comp, \myAlu|Mux30~4\, myAlu|Mux30~4, cpu, 1
instance = comp, \myAlu|Mux30~5\, myAlu|Mux30~5, cpu, 1
instance = comp, \myAlu|Mux30~6\, myAlu|Mux30~6, cpu, 1
instance = comp, \PC~3\, PC~3, cpu, 1
instance = comp, \PC_PLUS_4[0]~0\, PC_PLUS_4[0]~0, cpu, 1
instance = comp, \PC_PLUS_4[1]\, PC_PLUS_4[1], cpu, 1
instance = comp, \PR_PC_S1[1]~feeder\, PR_PC_S1[1]~feeder, cpu, 1
instance = comp, \PR_PC_S1[1]\, PR_PC_S1[1], cpu, 1
instance = comp, \PR_PC_S2[1]\, PR_PC_S2[1], cpu, 1
instance = comp, \PR_PC_S3[1]\, PR_PC_S3[1], cpu, 1
instance = comp, \PR_PC_S4[1]\, PR_PC_S4[1], cpu, 1
instance = comp, \PR_ALU_OUT_S4[1]\, PR_ALU_OUT_S4[1], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[1]~60\, regWriteSelMUX|RESULT[1]~60, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[1]~61\, regWriteSelMUX|RESULT[1]~61, cpu, 1
instance = comp, \myreg|REGISTERS~71\, myreg|REGISTERS~71, cpu, 1
instance = comp, \PR_DATA_2_S2[0]\, PR_DATA_2_S2[0], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[0]~62\, oparand2_mux_haz|RESULT[0]~62, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[0]~63\, oparand2_mux_haz|RESULT[0]~63, cpu, 1
instance = comp, \oparand2_mux|RESULT[0]~31\, oparand2_mux|RESULT[0]~31, cpu, 1
instance = comp, \myAlu|Add0~11\, myAlu|Add0~11, cpu, 1
instance = comp, \myAlu|ShiftRight0~4\, myAlu|ShiftRight0~4, cpu, 1
instance = comp, \myAlu|ShiftRight0~3\, myAlu|ShiftRight0~3, cpu, 1
instance = comp, \myAlu|ShiftRight0~5\, myAlu|ShiftRight0~5, cpu, 1
instance = comp, \myAlu|ShiftRight0~0\, myAlu|ShiftRight0~0, cpu, 1
instance = comp, \myAlu|ShiftRight0~1\, myAlu|ShiftRight0~1, cpu, 1
instance = comp, \myAlu|ShiftRight0~2\, myAlu|ShiftRight0~2, cpu, 1
instance = comp, \myAlu|ShiftRight0~6\, myAlu|ShiftRight0~6, cpu, 1
instance = comp, \myAlu|ShiftRight0~14\, myAlu|ShiftRight0~14, cpu, 1
instance = comp, \myAlu|ShiftRight0~24\, myAlu|ShiftRight0~24, cpu, 1
instance = comp, \myAlu|ShiftRight0~28\, myAlu|ShiftRight0~28, cpu, 1
instance = comp, \myAlu|ShiftRight0~29\, myAlu|ShiftRight0~29, cpu, 1
instance = comp, \myAlu|ShiftRight0~30\, myAlu|ShiftRight0~30, cpu, 1
instance = comp, \myAlu|Add0~12\, myAlu|Add0~12, cpu, 1
instance = comp, \myAlu|LessThan1~1\, myAlu|LessThan1~1, cpu, 1
instance = comp, \myAlu|LessThan1~3\, myAlu|LessThan1~3, cpu, 1
instance = comp, \myAlu|LessThan1~5\, myAlu|LessThan1~5, cpu, 1
instance = comp, \myAlu|LessThan1~7\, myAlu|LessThan1~7, cpu, 1
instance = comp, \myAlu|LessThan1~9\, myAlu|LessThan1~9, cpu, 1
instance = comp, \myAlu|LessThan1~11\, myAlu|LessThan1~11, cpu, 1
instance = comp, \myAlu|LessThan1~13\, myAlu|LessThan1~13, cpu, 1
instance = comp, \myAlu|LessThan1~15\, myAlu|LessThan1~15, cpu, 1
instance = comp, \myAlu|LessThan1~17\, myAlu|LessThan1~17, cpu, 1
instance = comp, \myAlu|LessThan1~19\, myAlu|LessThan1~19, cpu, 1
instance = comp, \myAlu|LessThan1~21\, myAlu|LessThan1~21, cpu, 1
instance = comp, \myAlu|LessThan1~23\, myAlu|LessThan1~23, cpu, 1
instance = comp, \myAlu|LessThan1~25\, myAlu|LessThan1~25, cpu, 1
instance = comp, \myAlu|LessThan1~27\, myAlu|LessThan1~27, cpu, 1
instance = comp, \myAlu|LessThan1~29\, myAlu|LessThan1~29, cpu, 1
instance = comp, \myAlu|LessThan1~31\, myAlu|LessThan1~31, cpu, 1
instance = comp, \myAlu|LessThan1~33\, myAlu|LessThan1~33, cpu, 1
instance = comp, \myAlu|LessThan1~35\, myAlu|LessThan1~35, cpu, 1
instance = comp, \myAlu|LessThan1~37\, myAlu|LessThan1~37, cpu, 1
instance = comp, \myAlu|LessThan1~39\, myAlu|LessThan1~39, cpu, 1
instance = comp, \myAlu|LessThan1~41\, myAlu|LessThan1~41, cpu, 1
instance = comp, \myAlu|LessThan1~43\, myAlu|LessThan1~43, cpu, 1
instance = comp, \myAlu|LessThan1~45\, myAlu|LessThan1~45, cpu, 1
instance = comp, \myAlu|LessThan1~47\, myAlu|LessThan1~47, cpu, 1
instance = comp, \myAlu|LessThan1~49\, myAlu|LessThan1~49, cpu, 1
instance = comp, \myAlu|LessThan1~51\, myAlu|LessThan1~51, cpu, 1
instance = comp, \myAlu|LessThan1~53\, myAlu|LessThan1~53, cpu, 1
instance = comp, \myAlu|LessThan1~55\, myAlu|LessThan1~55, cpu, 1
instance = comp, \myAlu|LessThan1~57\, myAlu|LessThan1~57, cpu, 1
instance = comp, \myAlu|LessThan1~59\, myAlu|LessThan1~59, cpu, 1
instance = comp, \myAlu|LessThan1~61\, myAlu|LessThan1~61, cpu, 1
instance = comp, \myAlu|LessThan1~62\, myAlu|LessThan1~62, cpu, 1
instance = comp, \myAlu|Add0~2\, myAlu|Add0~2, cpu, 1
instance = comp, \myAlu|Mux31~1\, myAlu|Mux31~1, cpu, 1
instance = comp, \myAlu|Mux31~6\, myAlu|Mux31~6, cpu, 1
instance = comp, \myAlu|Mux31~7\, myAlu|Mux31~7, cpu, 1
instance = comp, \PR_ALU_OUT_S3[0]\, PR_ALU_OUT_S3[0], cpu, 1
instance = comp, \PR_ALU_OUT_S4[0]\, PR_ALU_OUT_S4[0], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[0]~62\, regWriteSelMUX|RESULT[0]~62, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[0]~63\, regWriteSelMUX|RESULT[0]~63, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[0]~62\, oparand1_mux_haz|RESULT[0]~62, cpu, 1
instance = comp, \oparand1_mux_haz|RESULT[0]~63\, oparand1_mux_haz|RESULT[0]~63, cpu, 1
instance = comp, \oparand1_mux|RESULT[0]~31\, oparand1_mux|RESULT[0]~31, cpu, 1
instance = comp, \myAlu|Mux12~0\, myAlu|Mux12~0, cpu, 1
instance = comp, \myAlu|Mux12~1\, myAlu|Mux12~1, cpu, 1
instance = comp, \myAlu|Mux12~2\, myAlu|Mux12~2, cpu, 1
instance = comp, \myAlu|Mux12~3\, myAlu|Mux12~3, cpu, 1
instance = comp, \myAlu|Mux12~5\, myAlu|Mux12~5, cpu, 1
instance = comp, \PC_PLUS_4[19]~35\, PC_PLUS_4[19]~35, cpu, 1
instance = comp, \Add0~43\, Add0~43, cpu, 1
instance = comp, \PC[19]~reg0feeder\, PC[19]~reg0feeder, cpu, 1
instance = comp, \PC[19]~reg0\, PC[19]~reg0, cpu, 1
instance = comp, \PC_PLUS_4[20]~37\, PC_PLUS_4[20]~37, cpu, 1
instance = comp, \Add0~44\, Add0~44, cpu, 1
instance = comp, \PC[20]~reg0feeder\, PC[20]~reg0feeder, cpu, 1
instance = comp, \PC[20]~reg0\, PC[20]~reg0, cpu, 1
instance = comp, \PC_PLUS_4[21]~39\, PC_PLUS_4[21]~39, cpu, 1
instance = comp, \Add0~45\, Add0~45, cpu, 1
instance = comp, \PC[21]~reg0feeder\, PC[21]~reg0feeder, cpu, 1
instance = comp, \PC[21]~reg0\, PC[21]~reg0, cpu, 1
instance = comp, \myAlu|Mux9~4\, myAlu|Mux9~4, cpu, 1
instance = comp, \myAlu|ShiftLeft0~98\, myAlu|ShiftLeft0~98, cpu, 1
instance = comp, \myAlu|INTER_XOR[22]\, myAlu|INTER_XOR[22], cpu, 1
instance = comp, \myAlu|Mux9~0\, myAlu|Mux9~0, cpu, 1
instance = comp, \myAlu|Mux9~1\, myAlu|Mux9~1, cpu, 1
instance = comp, \myAlu|Mux9~2\, myAlu|Mux9~2, cpu, 1
instance = comp, \myAlu|Mux9~3\, myAlu|Mux9~3, cpu, 1
instance = comp, \myAlu|Mux9~5\, myAlu|Mux9~5, cpu, 1
instance = comp, \Add0~46\, Add0~46, cpu, 1
instance = comp, \PC[22]~reg0feeder\, PC[22]~reg0feeder, cpu, 1
instance = comp, \PC[22]~reg0\, PC[22]~reg0, cpu, 1
instance = comp, \PR_PC_S1[22]~feeder\, PR_PC_S1[22]~feeder, cpu, 1
instance = comp, \PR_PC_S1[22]\, PR_PC_S1[22], cpu, 1
instance = comp, \PR_PC_S2[22]\, PR_PC_S2[22], cpu, 1
instance = comp, \PR_PC_S3[22]\, PR_PC_S3[22], cpu, 1
instance = comp, \PR_PC_S4[22]\, PR_PC_S4[22], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[22]~input\, DATA_CACHE_READ_DATA[22]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[22]\, PR_DATA_CACHE_OUT[22], cpu, 1
instance = comp, \myAlu|Mux9~6\, myAlu|Mux9~6, cpu, 1
instance = comp, \PR_ALU_OUT_S3[22]\, PR_ALU_OUT_S3[22], cpu, 1
instance = comp, \PR_ALU_OUT_S4[22]\, PR_ALU_OUT_S4[22], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[22]~18\, regWriteSelMUX|RESULT[22]~18, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[22]~19\, regWriteSelMUX|RESULT[22]~19, cpu, 1
instance = comp, \REG_WRITE_DATA_S5[22]\, REG_WRITE_DATA_S5[22], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[22]~18\, oparand2_mux_haz|RESULT[22]~18, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[22]~19\, oparand2_mux_haz|RESULT[22]~19, cpu, 1
instance = comp, \oparand2_mux|RESULT[22]~9\, oparand2_mux|RESULT[22]~9, cpu, 1
instance = comp, \myAlu|ShiftLeft0~16\, myAlu|ShiftLeft0~16, cpu, 1
instance = comp, \myAlu|ShiftLeft0~19\, myAlu|ShiftLeft0~19, cpu, 1
instance = comp, \myAlu|Mux29~7\, myAlu|Mux29~7, cpu, 1
instance = comp, \myAlu|Mux27~0\, myAlu|Mux27~0, cpu, 1
instance = comp, \myAlu|ShiftRight0~86\, myAlu|ShiftRight0~86, cpu, 1
instance = comp, \myAlu|ShiftRight0~87\, myAlu|ShiftRight0~87, cpu, 1
instance = comp, \myAlu|Mux27~1\, myAlu|Mux27~1, cpu, 1
instance = comp, \myAlu|INTER_XOR[4]\, myAlu|INTER_XOR[4], cpu, 1
instance = comp, \myAlu|Mux27~2\, myAlu|Mux27~2, cpu, 1
instance = comp, \myAlu|Mux27~3\, myAlu|Mux27~3, cpu, 1
instance = comp, \myAlu|Mux27~4\, myAlu|Mux27~4, cpu, 1
instance = comp, \myAlu|Mux27~5\, myAlu|Mux27~5, cpu, 1
instance = comp, \myAlu|Mux27~6\, myAlu|Mux27~6, cpu, 1
instance = comp, \Add0~52\, Add0~52, cpu, 1
instance = comp, \PC[4]~reg0feeder\, PC[4]~reg0feeder, cpu, 1
instance = comp, \PC[4]~reg0\, PC[4]~reg0, cpu, 1
instance = comp, \PR_PC_S1[4]~feeder\, PR_PC_S1[4]~feeder, cpu, 1
instance = comp, \PR_PC_S1[4]\, PR_PC_S1[4], cpu, 1
instance = comp, \PR_PC_S2[4]\, PR_PC_S2[4], cpu, 1
instance = comp, \PR_PC_S3[4]\, PR_PC_S3[4], cpu, 1
instance = comp, \PR_PC_S4[4]\, PR_PC_S4[4], cpu, 1
instance = comp, \PR_ALU_OUT_S4[4]\, PR_ALU_OUT_S4[4], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[4]~input\, DATA_CACHE_READ_DATA[4]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[4]\, PR_DATA_CACHE_OUT[4], cpu, 1
instance = comp, \regWriteSelMUX|RESULT[4]~54\, regWriteSelMUX|RESULT[4]~54, cpu, 1
instance = comp, \regWriteSelMUX|RESULT[4]~55\, regWriteSelMUX|RESULT[4]~55, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[15]\, myreg|REGISTERS_rtl_1_bypass[15], cpu, 1
instance = comp, \myreg|REGISTERS~63\, myreg|REGISTERS~63, cpu, 1
instance = comp, \PR_DATA_2_S2[4]\, PR_DATA_2_S2[4], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[4]~54\, oparand2_mux_haz|RESULT[4]~54, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[4]~55\, oparand2_mux_haz|RESULT[4]~55, cpu, 1
instance = comp, \myBranchSelect|Equal0~2\, myBranchSelect|Equal0~2, cpu, 1
instance = comp, \myBranchSelect|Equal0~1\, myBranchSelect|Equal0~1, cpu, 1
instance = comp, \myBranchSelect|Equal0~0\, myBranchSelect|Equal0~0, cpu, 1
instance = comp, \myBranchSelect|Equal0~4\, myBranchSelect|Equal0~4, cpu, 1
instance = comp, \myreg|REGISTERS_rtl_1_bypass[28]\, myreg|REGISTERS_rtl_1_bypass[28], cpu, 1
instance = comp, \myreg|REGISTERS~37\, myreg|REGISTERS~37, cpu, 1
instance = comp, \PR_DATA_2_S2[17]\, PR_DATA_2_S2[17], cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[17]~28\, oparand2_mux_haz|RESULT[17]~28, cpu, 1
instance = comp, \oparand2_mux_haz|RESULT[17]~29\, oparand2_mux_haz|RESULT[17]~29, cpu, 1
instance = comp, \myBranchSelect|Equal0~10\, myBranchSelect|Equal0~10, cpu, 1
instance = comp, \myBranchSelect|Equal0~16\, myBranchSelect|Equal0~16, cpu, 1
instance = comp, \myBranchSelect|Equal0~17\, myBranchSelect|Equal0~17, cpu, 1
instance = comp, \myBranchSelect|Equal0~18\, myBranchSelect|Equal0~18, cpu, 1
instance = comp, \myBranchSelect|Equal0~19\, myBranchSelect|Equal0~19, cpu, 1
instance = comp, \myBranchSelect|Equal0~11\, myBranchSelect|Equal0~11, cpu, 1
instance = comp, \myBranchSelect|Equal0~20\, myBranchSelect|Equal0~20, cpu, 1
instance = comp, \myBranchSelect|Equal0~6\, myBranchSelect|Equal0~6, cpu, 1
instance = comp, \myBranchSelect|Equal0~5\, myBranchSelect|Equal0~5, cpu, 1
instance = comp, \myBranchSelect|Equal0~8\, myBranchSelect|Equal0~8, cpu, 1
instance = comp, \myBranchSelect|Equal0~9\, myBranchSelect|Equal0~9, cpu, 1
instance = comp, \myBranchSelect|Mux0~0\, myBranchSelect|Mux0~0, cpu, 1
instance = comp, \myBranchSelect|LessThan0~1\, myBranchSelect|LessThan0~1, cpu, 1
instance = comp, \myBranchSelect|LessThan0~3\, myBranchSelect|LessThan0~3, cpu, 1
instance = comp, \myBranchSelect|LessThan0~5\, myBranchSelect|LessThan0~5, cpu, 1
instance = comp, \myBranchSelect|LessThan0~7\, myBranchSelect|LessThan0~7, cpu, 1
instance = comp, \myBranchSelect|LessThan0~9\, myBranchSelect|LessThan0~9, cpu, 1
instance = comp, \myBranchSelect|LessThan0~11\, myBranchSelect|LessThan0~11, cpu, 1
instance = comp, \myBranchSelect|LessThan0~13\, myBranchSelect|LessThan0~13, cpu, 1
instance = comp, \myBranchSelect|LessThan0~15\, myBranchSelect|LessThan0~15, cpu, 1
instance = comp, \myBranchSelect|LessThan0~17\, myBranchSelect|LessThan0~17, cpu, 1
instance = comp, \myBranchSelect|LessThan0~19\, myBranchSelect|LessThan0~19, cpu, 1
instance = comp, \myBranchSelect|LessThan0~21\, myBranchSelect|LessThan0~21, cpu, 1
instance = comp, \myBranchSelect|LessThan0~23\, myBranchSelect|LessThan0~23, cpu, 1
instance = comp, \myBranchSelect|LessThan0~25\, myBranchSelect|LessThan0~25, cpu, 1
instance = comp, \myBranchSelect|LessThan0~27\, myBranchSelect|LessThan0~27, cpu, 1
instance = comp, \myBranchSelect|LessThan0~29\, myBranchSelect|LessThan0~29, cpu, 1
instance = comp, \myBranchSelect|LessThan0~31\, myBranchSelect|LessThan0~31, cpu, 1
instance = comp, \myBranchSelect|LessThan0~33\, myBranchSelect|LessThan0~33, cpu, 1
instance = comp, \myBranchSelect|LessThan0~35\, myBranchSelect|LessThan0~35, cpu, 1
instance = comp, \myBranchSelect|LessThan0~37\, myBranchSelect|LessThan0~37, cpu, 1
instance = comp, \myBranchSelect|LessThan0~39\, myBranchSelect|LessThan0~39, cpu, 1
instance = comp, \myBranchSelect|LessThan0~41\, myBranchSelect|LessThan0~41, cpu, 1
instance = comp, \myBranchSelect|LessThan0~43\, myBranchSelect|LessThan0~43, cpu, 1
instance = comp, \myBranchSelect|LessThan0~45\, myBranchSelect|LessThan0~45, cpu, 1
instance = comp, \myBranchSelect|LessThan0~47\, myBranchSelect|LessThan0~47, cpu, 1
instance = comp, \myBranchSelect|LessThan0~49\, myBranchSelect|LessThan0~49, cpu, 1
instance = comp, \myBranchSelect|LessThan0~51\, myBranchSelect|LessThan0~51, cpu, 1
instance = comp, \myBranchSelect|LessThan0~53\, myBranchSelect|LessThan0~53, cpu, 1
instance = comp, \myBranchSelect|LessThan0~55\, myBranchSelect|LessThan0~55, cpu, 1
instance = comp, \myBranchSelect|LessThan0~57\, myBranchSelect|LessThan0~57, cpu, 1
instance = comp, \myBranchSelect|LessThan0~59\, myBranchSelect|LessThan0~59, cpu, 1
instance = comp, \myBranchSelect|LessThan0~61\, myBranchSelect|LessThan0~61, cpu, 1
instance = comp, \myBranchSelect|LessThan0~62\, myBranchSelect|LessThan0~62, cpu, 1
instance = comp, \myBranchSelect|Mux0~1\, myBranchSelect|Mux0~1, cpu, 1
instance = comp, \PR_INSTRUCTION~8\, PR_INSTRUCTION~8, cpu, 1
instance = comp, \PR_INSTRUCTION[5]\, PR_INSTRUCTION[5], cpu, 1
instance = comp, \myControl|Equal8~1\, myControl|Equal8~1, cpu, 1
instance = comp, \myControl|alu_signal[4]~0\, myControl|alu_signal[4]~0, cpu, 1
instance = comp, \myControl|alu_signal[4]~2\, myControl|alu_signal[4]~2, cpu, 1
instance = comp, \PR_ALU_SELECT[4]\, PR_ALU_SELECT[4], cpu, 1
instance = comp, \myAlu|Mux31~2\, myAlu|Mux31~2, cpu, 1
instance = comp, \myAlu|Add0~3\, myAlu|Add0~3, cpu, 1
instance = comp, \PC~5\, PC~5, cpu, 1
instance = comp, \PC~2\, PC~2, cpu, 1
instance = comp, \PC_PLUS_4[0]\, PC_PLUS_4[0], cpu, 1
instance = comp, \PR_MEM_READ_S2~0\, PR_MEM_READ_S2~0, cpu, 1
instance = comp, \PR_MEM_READ_S2[0]\, PR_MEM_READ_S2[0], cpu, 1
instance = comp, \PR_MEM_READ_S3[0]\, PR_MEM_READ_S3[0], cpu, 1
instance = comp, \PR_MEM_READ_S2~1\, PR_MEM_READ_S2~1, cpu, 1
instance = comp, \PR_MEM_READ_S2[1]\, PR_MEM_READ_S2[1], cpu, 1
instance = comp, \PR_MEM_READ_S3[1]~feeder\, PR_MEM_READ_S3[1]~feeder, cpu, 1
instance = comp, \PR_MEM_READ_S3[1]\, PR_MEM_READ_S3[1], cpu, 1
instance = comp, \PR_MEM_READ_S2~2\, PR_MEM_READ_S2~2, cpu, 1
instance = comp, \PR_MEM_READ_S2[2]\, PR_MEM_READ_S2[2], cpu, 1
instance = comp, \PR_MEM_READ_S3[2]~feeder\, PR_MEM_READ_S3[2]~feeder, cpu, 1
instance = comp, \PR_MEM_READ_S3[2]\, PR_MEM_READ_S3[2], cpu, 1
instance = comp, \PR_MEM_READ_S2~3\, PR_MEM_READ_S2~3, cpu, 1
instance = comp, \PR_MEM_READ_S2[3]\, PR_MEM_READ_S2[3], cpu, 1
instance = comp, \PR_MEM_READ_S3[3]\, PR_MEM_READ_S3[3], cpu, 1
instance = comp, \PR_MEM_WRITE_S3[0]\, PR_MEM_WRITE_S3[0], cpu, 1
instance = comp, \PR_MEM_WRITE_S3[1]~feeder\, PR_MEM_WRITE_S3[1]~feeder, cpu, 1
instance = comp, \PR_MEM_WRITE_S3[1]\, PR_MEM_WRITE_S3[1], cpu, 1
instance = comp, \PR_MEM_WRITE_S2~0\, PR_MEM_WRITE_S2~0, cpu, 1
instance = comp, \PR_MEM_WRITE_S2[2]\, PR_MEM_WRITE_S2[2], cpu, 1
instance = comp, \PR_MEM_WRITE_S3[2]\, PR_MEM_WRITE_S3[2], cpu, 1
instance = comp, \PR_DATA_2_S3[0]\, PR_DATA_2_S3[0], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[0]~input\, DATA_CACHE_READ_DATA[0]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[0]\, PR_DATA_CACHE_OUT[0], cpu, 1
instance = comp, \REG_READ_ADDR2_S3[2]\, REG_READ_ADDR2_S3[2], cpu, 1
instance = comp, \REG_READ_ADDR2_S2[3]\, REG_READ_ADDR2_S2[3], cpu, 1
instance = comp, \REG_READ_ADDR2_S3[3]\, REG_READ_ADDR2_S3[3], cpu, 1
instance = comp, \stage4_forward_unit|MUX_OUT~1\, stage4_forward_unit|MUX_OUT~1, cpu, 1
instance = comp, \REG_READ_ADDR2_S3[0]\, REG_READ_ADDR2_S3[0], cpu, 1
instance = comp, \REG_READ_ADDR2_S3[1]\, REG_READ_ADDR2_S3[1], cpu, 1
instance = comp, \stage4_forward_unit|MUX_OUT~0\, stage4_forward_unit|MUX_OUT~0, cpu, 1
instance = comp, \stage4_forward_unit|MUX_OUT~3\, stage4_forward_unit|MUX_OUT~3, cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[0]~0\, stage4_forward_unit_mux|RESULT[0]~0, cpu, 1
instance = comp, \PR_DATA_2_S3[1]\, PR_DATA_2_S3[1], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[1]~input\, DATA_CACHE_READ_DATA[1]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[1]\, PR_DATA_CACHE_OUT[1], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[1]~1\, stage4_forward_unit_mux|RESULT[1]~1, cpu, 1
instance = comp, \PR_DATA_2_S3[2]\, PR_DATA_2_S3[2], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[2]~2\, stage4_forward_unit_mux|RESULT[2]~2, cpu, 1
instance = comp, \PR_DATA_2_S3[3]\, PR_DATA_2_S3[3], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[3]~input\, DATA_CACHE_READ_DATA[3]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[3]~feeder\, PR_DATA_CACHE_OUT[3]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[3]\, PR_DATA_CACHE_OUT[3], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[3]~3\, stage4_forward_unit_mux|RESULT[3]~3, cpu, 1
instance = comp, \PR_DATA_2_S3[4]\, PR_DATA_2_S3[4], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[4]~4\, stage4_forward_unit_mux|RESULT[4]~4, cpu, 1
instance = comp, \PR_DATA_2_S3[5]\, PR_DATA_2_S3[5], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[5]~5\, stage4_forward_unit_mux|RESULT[5]~5, cpu, 1
instance = comp, \PR_DATA_2_S3[6]\, PR_DATA_2_S3[6], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[6]~6\, stage4_forward_unit_mux|RESULT[6]~6, cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[7]~input\, DATA_CACHE_READ_DATA[7]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[7]\, PR_DATA_CACHE_OUT[7], cpu, 1
instance = comp, \PR_DATA_2_S3[7]\, PR_DATA_2_S3[7], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[7]~7\, stage4_forward_unit_mux|RESULT[7]~7, cpu, 1
instance = comp, \PR_DATA_2_S3[8]\, PR_DATA_2_S3[8], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[8]~8\, stage4_forward_unit_mux|RESULT[8]~8, cpu, 1
instance = comp, \PR_DATA_2_S3[9]\, PR_DATA_2_S3[9], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[9]~9\, stage4_forward_unit_mux|RESULT[9]~9, cpu, 1
instance = comp, \PR_DATA_2_S3[10]\, PR_DATA_2_S3[10], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[10]~10\, stage4_forward_unit_mux|RESULT[10]~10, cpu, 1
instance = comp, \PR_DATA_2_S3[11]\, PR_DATA_2_S3[11], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[11]~11\, stage4_forward_unit_mux|RESULT[11]~11, cpu, 1
instance = comp, \PR_DATA_2_S3[12]\, PR_DATA_2_S3[12], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[12]~12\, stage4_forward_unit_mux|RESULT[12]~12, cpu, 1
instance = comp, \PR_DATA_2_S3[13]\, PR_DATA_2_S3[13], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[13]~13\, stage4_forward_unit_mux|RESULT[13]~13, cpu, 1
instance = comp, \PR_DATA_2_S3[14]\, PR_DATA_2_S3[14], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[14]~input\, DATA_CACHE_READ_DATA[14]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[14]~feeder\, PR_DATA_CACHE_OUT[14]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[14]\, PR_DATA_CACHE_OUT[14], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[14]~14\, stage4_forward_unit_mux|RESULT[14]~14, cpu, 1
instance = comp, \PR_DATA_2_S3[15]\, PR_DATA_2_S3[15], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[15]~15\, stage4_forward_unit_mux|RESULT[15]~15, cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[16]~input\, DATA_CACHE_READ_DATA[16]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[16]\, PR_DATA_CACHE_OUT[16], cpu, 1
instance = comp, \PR_DATA_2_S3[16]\, PR_DATA_2_S3[16], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[16]~16\, stage4_forward_unit_mux|RESULT[16]~16, cpu, 1
instance = comp, \PR_DATA_2_S3[17]\, PR_DATA_2_S3[17], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[17]~17\, stage4_forward_unit_mux|RESULT[17]~17, cpu, 1
instance = comp, \PR_DATA_2_S3[18]\, PR_DATA_2_S3[18], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[18]~input\, DATA_CACHE_READ_DATA[18]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[18]~feeder\, PR_DATA_CACHE_OUT[18]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[18]\, PR_DATA_CACHE_OUT[18], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[18]~18\, stage4_forward_unit_mux|RESULT[18]~18, cpu, 1
instance = comp, \PR_DATA_2_S3[19]\, PR_DATA_2_S3[19], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[19]~input\, DATA_CACHE_READ_DATA[19]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[19]~feeder\, PR_DATA_CACHE_OUT[19]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[19]\, PR_DATA_CACHE_OUT[19], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[19]~19\, stage4_forward_unit_mux|RESULT[19]~19, cpu, 1
instance = comp, \PR_DATA_2_S3[20]\, PR_DATA_2_S3[20], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[20]~input\, DATA_CACHE_READ_DATA[20]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[20]\, PR_DATA_CACHE_OUT[20], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[20]~20\, stage4_forward_unit_mux|RESULT[20]~20, cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[21]~input\, DATA_CACHE_READ_DATA[21]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[21]\, PR_DATA_CACHE_OUT[21], cpu, 1
instance = comp, \PR_DATA_2_S3[21]\, PR_DATA_2_S3[21], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[21]~21\, stage4_forward_unit_mux|RESULT[21]~21, cpu, 1
instance = comp, \PR_DATA_2_S3[22]\, PR_DATA_2_S3[22], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[22]~22\, stage4_forward_unit_mux|RESULT[22]~22, cpu, 1
instance = comp, \PR_DATA_2_S3[23]\, PR_DATA_2_S3[23], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[23]~23\, stage4_forward_unit_mux|RESULT[23]~23, cpu, 1
instance = comp, \PR_DATA_2_S3[24]\, PR_DATA_2_S3[24], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[24]~24\, stage4_forward_unit_mux|RESULT[24]~24, cpu, 1
instance = comp, \PR_DATA_2_S3[25]\, PR_DATA_2_S3[25], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[25]~25\, stage4_forward_unit_mux|RESULT[25]~25, cpu, 1
instance = comp, \PR_DATA_2_S3[26]\, PR_DATA_2_S3[26], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[26]~26\, stage4_forward_unit_mux|RESULT[26]~26, cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[27]~input\, DATA_CACHE_READ_DATA[27]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[27]\, PR_DATA_CACHE_OUT[27], cpu, 1
instance = comp, \PR_DATA_2_S3[27]\, PR_DATA_2_S3[27], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[27]~27\, stage4_forward_unit_mux|RESULT[27]~27, cpu, 1
instance = comp, \PR_DATA_2_S3[28]\, PR_DATA_2_S3[28], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[28]~input\, DATA_CACHE_READ_DATA[28]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[28]~feeder\, PR_DATA_CACHE_OUT[28]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[28]\, PR_DATA_CACHE_OUT[28], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[28]~28\, stage4_forward_unit_mux|RESULT[28]~28, cpu, 1
instance = comp, \PR_DATA_2_S3[29]\, PR_DATA_2_S3[29], cpu, 1
instance = comp, \DATA_CACHE_READ_DATA[29]~input\, DATA_CACHE_READ_DATA[29]~input, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[29]~feeder\, PR_DATA_CACHE_OUT[29]~feeder, cpu, 1
instance = comp, \PR_DATA_CACHE_OUT[29]\, PR_DATA_CACHE_OUT[29], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[29]~29\, stage4_forward_unit_mux|RESULT[29]~29, cpu, 1
instance = comp, \PR_DATA_2_S3[30]\, PR_DATA_2_S3[30], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[30]~30\, stage4_forward_unit_mux|RESULT[30]~30, cpu, 1
instance = comp, \PR_DATA_2_S3[31]\, PR_DATA_2_S3[31], cpu, 1
instance = comp, \stage4_forward_unit_mux|RESULT[31]~31\, stage4_forward_unit_mux|RESULT[31]~31, cpu, 1
instance = comp, \insReadEn~0\, insReadEn~0, cpu, 1
instance = comp, \insReadEn~reg0\, insReadEn~reg0, cpu, 1
