// Seed: 106426528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  logic id_3;
endmodule
module module_2;
  parameter id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_3 (
    inout tri1 id_0,
    output supply0 id_1,
    input uwire id_2
    , id_25,
    input supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri id_6,
    output supply0 id_7,
    input tri1 id_8,
    output wor id_9,
    output uwire id_10,
    input tri0 id_11,
    output tri id_12,
    output tri id_13,
    output tri0 id_14,
    input uwire id_15,
    output wor id_16,
    input uwire id_17,
    output supply0 id_18,
    input supply0 id_19,
    output supply1 id_20,
    output supply1 id_21,
    output wor id_22,
    input tri0 id_23
);
  assign id_25 = -1 - id_4;
  assign id_5  = id_4;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
endmodule
