# Autogenerated CACTI config file
-size (bytes) 4194304
-block size (bytes) 1024
-associativity 1
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 4
-technology (u) 0.032
-page size (bits) 8192
-burst length 8
-internal prefetch width 8
-Data array cell type - "itrs-hp"
-Data array peripheral type - "itrs-lstp"
-Tag array cell type - "itrs-lstp"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 256
-operating temperature (K) 350
-cache type "cache"
-tag size (b) "default"
-access mode - "sequential"
-design objective 0:3:0:40:77
-deviate 946332:268242:79460:732570:1000000
-NUCAdesign objective 100:100:0:0:100
-NUCAdeviate 10:10000:10000:9681:7967
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 22
-Wire signalling - "Global_20"
-Wire inside mat - "semi-global"
-Wire outside mat - "semi-global"
-Interconnect projection - "aggressive"
-Core count 4
-Cache level - "L3"
