---
structs:
  gpdma0_ch0:
    description: General Purpose DMA Unit 0
    instances:
      - name: GPDMA0_CH0
        address: '0x50014000'
      - name: GPDMA0_CH1
        address: '0x50014058'
    fields:
      - name: SAR
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) Source Address Register
        fields:
          - name: SAR
            description: Current Source Address of DMA transfer
            index: 0
            width: 32
            read: true
            write: true
      - name: DAR
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) Destination Address Register
        fields:
          - name: DAR
            description: Current Destination address of DMA transfer
            index: 0
            width: 32
            read: true
            write: true
      - name: LLP
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) Linked List Pointer Register
        fields:
          - name: LOC
            description: Starting Address In Memory
            index: 2
            width: 30
            read: true
            write: true
      - name: CTLL
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) Control Register Low
        fields:
          - name: INT_EN
            description: Interrupt Enable Bit
            index: 0
            width: 1
            read: true
            write: true
          - name: DST_TR_WIDTH
            description: Destination Transfer Width
            index: 1
            width: 3
            read: true
            write: true
          - name: SRC_TR_WIDTH
            description: Source Transfer Width
            index: 4
            width: 3
            read: true
            write: true
          - name: DINC
            description: Destination Address Increment
            index: 7
            width: 2
            read: true
            write: true
            type: GPDMA0_CH0_CTLL_DINC
          - name: SINC
            description: Source Address Increment
            index: 9
            width: 2
            read: true
            write: true
            type: GPDMA0_CH0_CTLL_SINC
          - name: DEST_MSIZE
            description: Destination Burst Transaction Length
            index: 11
            width: 3
            read: true
            write: true
          - name: SRC_MSIZE
            description: Source Burst Transaction Length
            index: 14
            width: 3
            read: true
            write: true
          - name: SRC_GATHER_EN
            description: Source gather enable
            index: 17
            width: 1
            read: true
            write: true
            type: GPDMA0_CH0_CTLL_SRC_GATHER_EN
          - name: DST_SCATTER_EN
            description: Destination scatter enable
            index: 18
            width: 1
            read: true
            write: true
            type: GPDMA0_CH0_CTLL_DST_SCATTER_EN
          - name: TT_FC
            description: Transfer Type and Flow Control
            index: 20
            width: 3
            read: true
            write: true
          - name: LLP_DST_EN
            description: Linked List Pointer for Destination Enable
            index: 27
            width: 1
            read: true
            write: true
          - name: LLP_SRC_EN
            description: Linked List Pointer for Source Enable
            index: 28
            width: 1
            read: true
            write: true
      - name: CTLH
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        description: (read-write) Control Register High
        fields:
          - name: BLOCK_TS
            description: Block Transfer Size
            index: 0
            width: 12
            read: true
            write: true
          - name: DONE
            description: Done bit
            index: 12
            width: 1
            read: true
            write: true
      - name: SSTAT
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) Source Status Register
        fields:
          - name: SSTAT
            description: Source Status
            index: 0
            width: 32
            read: true
            write: true
      - name: DSTAT
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        description: (read-write) Destination Status Register
        fields:
          - name: DSTAT
            description: Destination Status
            index: 0
            width: 32
            read: true
            write: true
      - name: SSTATAR
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        description: (read-write) Source Status Address Register
        fields:
          - name: SSTATAR
            description: Source Status Address
            index: 0
            width: 32
            read: true
            write: true
      - name: DSTATAR
        type: uint32_t
        expected_size: 4
        expected_offset: 56
        description: (read-write) Destination Status Address Register
        fields:
          - name: DSTATAR
            description: Destination Status Address
            index: 0
            width: 32
            read: true
            write: true
      - name: CFGL
        type: uint32_t
        expected_size: 4
        expected_offset: 64
        description: (read-write) Configuration Register Low
        fields:
          - name: CH_PRIOR
            description: Channel priority
            index: 5
            width: 3
            read: true
            write: true
          - name: CH_SUSP
            description: Channel Suspend
            index: 8
            width: 1
            read: true
            write: true
            type: GPDMA0_CH0_CFGL_CH_SUSP
          - name: FIFO_EMPTY
            description: Indicates if there is data left in the channel FIFO
            index: 9
            width: 1
            read: true
            write: false
            type: GPDMA0_CH0_CFGL_FIFO_EMPTY
          - name: HS_SEL_DST
            description: Destination Software or Hardware Handshaking Select
            index: 10
            width: 1
            read: true
            write: true
            type: GPDMA0_CH0_CFGL_HS_SEL_DST
          - name: HS_SEL_SRC
            description: Source Software or Hardware Handshaking Select
            index: 11
            width: 1
            read: true
            write: true
            type: GPDMA0_CH0_CFGL_HS_SEL_SRC
          - name: LOCK_CH_L
            description: Channel Lock Level
            index: 12
            width: 2
            read: true
            write: true
            type: GPDMA0_CH0_CFGL_LOCK_CH_L
          - name: LOCK_B_L
            description: Bus Lock Level
            index: 14
            width: 2
            read: true
            write: true
            type: GPDMA0_CH0_CFGL_LOCK_B_L
          - name: LOCK_CH
            description: Channel Lock Bit
            index: 16
            width: 1
            read: true
            write: true
          - name: LOCK_B
            description: Bus Lock Bit
            index: 17
            width: 1
            read: true
            write: true
          - name: DST_HS_POL
            description: Destination Handshaking Interface Polarity
            index: 18
            width: 1
            read: true
            write: true
            type: GPDMA0_CH0_CFGL_DST_HS_POL
          - name: SRC_HS_POL
            description: Source Handshaking Interface Polarity
            index: 19
            width: 1
            read: true
            write: true
            type: GPDMA0_CH0_CFGL_SRC_HS_POL
          - name: MAX_ABRST
            description: Maximum AMBA Burst Length
            index: 20
            width: 10
            read: true
            write: true
          - name: RELOAD_SRC
            description: Automatic Source Reload
            index: 30
            width: 1
            read: true
            write: true
          - name: RELOAD_DST
            description: Automatic Destination Reload
            index: 31
            width: 1
            read: true
            write: true
      - name: CFGH
        type: uint32_t
        expected_size: 4
        expected_offset: 68
        description: (read-write) Configuration Register High
        fields:
          - name: FCMODE
            description: Flow Control Mode
            index: 0
            width: 1
            read: true
            write: true
            type: GPDMA0_CH0_CFGH_FCMODE
          - name: FIFO_MODE
            description: FIFO Mode Select
            index: 1
            width: 1
            read: true
            write: true
            type: GPDMA0_CH0_CFGH_FIFO_MODE
          - name: PROTCTL
            description: Protection Control
            index: 2
            width: 3
            read: true
            write: true
          - name: DS_UPD_EN
            description: Destination Status Update Enable
            index: 5
            width: 1
            read: true
            write: true
          - name: SS_UPD_EN
            description: Source Status Update Enable
            index: 6
            width: 1
            read: true
            write: true
          - name: SRC_PER
            description: Source Peripheral
            index: 7
            width: 4
            read: true
            write: true
          - name: DEST_PER
            description: Destination Peripheral
            index: 11
            width: 4
            read: true
            write: true
      - name: SGR
        type: uint32_t
        expected_size: 4
        expected_offset: 72
        description: (read-write) Source Gather Register
        fields:
          - name: SGI
            description: Source gather interval
            index: 0
            width: 20
            read: true
            write: true
          - name: SGC
            description: Source gather count
            index: 20
            width: 12
            read: true
            write: true
      - name: DSR
        type: uint32_t
        expected_size: 4
        expected_offset: 80
        description: (read-write) Destination Scatter Register
        fields:
          - name: DSI
            description: Destination scatter interval
            index: 0
            width: 20
            read: true
            write: true
          - name: DSC
            description: Destination scatter count
            index: 20
            width: 12
            read: true
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  GPDMA0_CH0_CTLL_DINC:
    enum:
      value1:
        description: Increment
        value: 0
      value2:
        description: Decrement
        value: 1
      value3:
        description: No change
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CTLL_SINC:
    enum:
      value1:
        description: Increment
        value: 0
      value2:
        description: Decrement
        value: 1
      value3:
        description: No change
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CTLL_SRC_GATHER_EN:
    enum:
      value1:
        description: Gather disabled
        value: 0
      value2:
        description: Gather enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CTLL_DST_SCATTER_EN:
    enum:
      value1:
        description: Scatter disabled
        value: 0
      value2:
        description: Scatter enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGL_CH_SUSP:
    enum:
      value1:
        description: Not suspended.
        value: 0
      value2:
        description: Suspend DMA transfer from the source.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGL_FIFO_EMPTY:
    enum:
      value1:
        description: Channel FIFO empty
        value: 1
      value2:
        description: Channel FIFO not empty
        value: 0
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGL_HS_SEL_DST:
    enum:
      value1:
        description: Hardware handshaking interface. Software-initiated transaction
          requests are ignored.
        value: 0
      value2:
        description: Software handshaking interface. Hardware- initiated transaction
          requests are ignored.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGL_HS_SEL_SRC:
    enum:
      value1:
        description: Hardware handshaking interface. Software-initiated transaction
          requests are ignored.
        value: 0
      value2:
        description: Software handshaking interface. Hardware-initiated transaction
          requests are ignored.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGL_LOCK_CH_L:
    enum:
      value1:
        description: Over complete DMA transfer
        value: 0
      value2:
        description: Over complete DMA block transfer
        value: 1
      value3:
        description: Over complete DMA transaction
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGL_LOCK_B_L:
    enum:
      value1:
        description: Over complete DMA transfer
        value: 0
      value2:
        description: Over complete DMA block transfer
        value: 1
      value3:
        description: Over complete DMA transaction
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGL_DST_HS_POL:
    enum:
      value1:
        description: Active high
        value: 0
      value2:
        description: Active low
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGL_SRC_HS_POL:
    enum:
      value1:
        description: Active high
        value: 0
      value2:
        description: Active low
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGH_FCMODE:
    enum:
      value1:
        description: Source transaction requests are serviced when they occur. Data
          pre-fetching is enabled.
        value: 0
      value2:
        description: Source transaction requests are not serviced until a destination
          transaction request occurs. In this mode, the amount of data transferred
          from the source is limited so that it is guaranteed to be transferred to
          the destination prior to block termination by the destination. Data pre-fetching
          is disabled.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  GPDMA0_CH0_CFGH_FIFO_MODE:
    enum:
      value1:
        description: Space/data available for single AHB transfer of the specified
          transfer width.
        value: 0
      value2:
        description: Data available is greater than or equal to half the FIFO depth
          for destination transfers and space available is greater than half the fifo
          depth for source transfers. The exceptions are at the end of a burst transaction
          request or at the end of a block transfer.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
