**** Analysis Setup ****

**** 02/24/17 15:33:56 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "LowPassButt_Type1_Pspice-ACSweep"  [ C:\Users\mcarberry\Documents\GitHub\FilterTesting\cadence\FilterTests\FilterTests-


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "ACSweep.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\mcarberry\AppData\Roaming\SPB_16.6\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.AC DEC 1000 10Meg 100Meg
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\LowPassButt_Type1_Pspice.net" 



**** INCLUDING LowPassButt_Type1_Pspice.net ****
* source FILTERTESTS
R_R0         N01702 N014601  50 TC=0,0 
R_R4         0 N01644  50 TC=0,0 
C_C2         0 N01508 C_C2 219.5pF  TC=0,0 
.model        C_C2 CAP C=1 DEV=5% TC1=0 TC2=0 VC1=0 VC2=0
V_V1         N01702 0 DC 0Vdc AC 1Vac 
L_L3         N01644 N01508 L_L3 0.274uH  
.model        l_L3 IND L=1 DEV=5% TC1=0 TC2=0 IL1=0 IL2=0
L_L1         N01508 N014601 L_L1 0.274uH  
.model        l_L1 IND L=1 DEV=5% TC1=0 TC2=0 IL1=0 IL2=0

**** RESUMING ACSweep.cir ****
.END

**** 02/24/17 15:33:56 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "LowPassButt_Type1_Pspice-ACSweep"  [ C:\Users\mcarberry\Documents\GitHub\FilterTesting\cadence\FilterTests\FilterTests-


 ****     Capacitor MODEL PARAMETERS


******************************************************************************




               C_C2            
           C    1            


**** 02/24/17 15:33:56 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "LowPassButt_Type1_Pspice-ACSweep"  [ C:\Users\mcarberry\Documents\GitHub\FilterTesting\cadence\FilterTests\FilterTests-


 ****     Inductor MODEL PARAMETERS


******************************************************************************




               L_L3            L_L1            
           L    1               1            

