

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 14:21:53 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution9
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   48|   48|   48|   48|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   46|   46|         7|          5|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      5|       -|       -|
|Expression       |        -|      0|       0|     518|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     215|
|Register         |        -|      -|     197|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      5|     197|     733|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U2  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U3  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdbkb_U4  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    |conv2d_mac_muladdcud_U5  |conv2d_mac_muladdcud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_665_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_673_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_681_p2                  |     *    |      0|  0|  41|           8|           8|
    |grp_fu_689_p2                  |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_289_p2                  |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next_fu_301_p2  |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_379_p2                  |     +    |      0|  0|  10|           2|           1|
    |res_d0                         |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_650_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_654_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp_10_fu_480_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_11_fu_491_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_12_fu_497_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_13_fu_502_p2               |     +    |      0|  0|  16|           5|           5|
    |tmp_14_fu_508_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_15_fu_518_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_16_fu_389_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_17_fu_523_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_18_fu_528_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_19_fu_410_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_2_0_2_fu_400_p2            |     +    |      0|  0|  12|           3|           2|
    |tmp_3_fu_468_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_6_fu_442_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_8_2_mid2_v_fu_347_p2       |     +    |      0|  0|  12|           3|           2|
    |tmp_9_fu_369_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_8_fu_448_p2                |     -    |      0|  0|  16|           5|           5|
    |exitcond_flatten_fu_295_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_307_p2             |   icmp   |      0|  0|   8|           2|           2|
    |j_mid2_fu_313_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_8_1_mid2_fu_335_p3         |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_fu_321_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    |tmp_7_1_mid1_fu_329_p2         |    xor   |      0|  0|   3|           2|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 518|         190|         186|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |a_address0                               |  33|          6|    5|         30|
    |a_address1                               |  27|          5|    5|         25|
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_263_p4               |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_252_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_phi_fu_274_p4               |   9|          2|    2|          4|
    |b_0_address0                             |  15|          3|    2|          6|
    |b_1_address0                             |  15|          3|    2|          6|
    |b_2_address0                             |  15|          3|    2|          6|
    |i_reg_259                                |   9|          2|    2|          4|
    |indvar_flatten_reg_248                   |   9|          2|    4|          8|
    |j_reg_270                                |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 215|         43|   34|        116|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |b_0_load_1_reg_855                      |   8|   0|    8|          0|
    |b_2_load_1_reg_875                      |   8|   0|    8|          0|
    |b_2_load_reg_850                        |   8|   0|    8|          0|
    |exitcond_flatten_reg_749                |   1|   0|    1|          0|
    |exitcond_flatten_reg_749_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_reg_259                               |   2|   0|    2|          0|
    |indvar_flatten_next_reg_753             |   4|   0|    4|          0|
    |indvar_flatten_reg_248                  |   4|   0|    4|          0|
    |j_1_reg_783                             |   2|   0|    2|          0|
    |j_mid2_reg_758                          |   2|   0|    2|          0|
    |j_reg_270                               |   2|   0|    2|          0|
    |reg_281                                 |   8|   0|    8|          0|
    |reg_285                                 |   8|   0|    8|          0|
    |tmp2_reg_880                            |  16|   0|   16|          0|
    |tmp3_reg_895                            |  16|   0|   16|          0|
    |tmp5_reg_905                            |  16|   0|   16|          0|
    |tmp6_reg_910                            |  16|   0|   16|          0|
    |tmp7_reg_860                            |  16|   0|   16|          0|
    |tmp_11_reg_815                          |   6|   0|    6|          0|
    |tmp_12_reg_820                          |   6|   0|    6|          0|
    |tmp_13_reg_825                          |   5|   0|    5|          0|
    |tmp_15_reg_835                          |   6|   0|    6|          0|
    |tmp_17_reg_840                          |   6|   0|    6|          0|
    |tmp_18_reg_845                          |   6|   0|    6|          0|
    |tmp_5_0_1_cast_reg_788                  |   2|   0|    6|          4|
    |tmp_5_0_2_cast_reg_799                  |   3|   0|    6|          3|
    |tmp_8_1_mid2_reg_772                    |   2|   0|    2|          0|
    |tmp_9_reg_778                           |   6|   0|    6|          0|
    |tmp_mid2_reg_764                        |   2|   0|    2|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 197|   0|  204|          7|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_address0    | out |    5|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|a_address1    | out |    5|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |    8|  ap_memory |       a      |     array    |
|b_0_address0  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce0       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0        |  in |    8|  ap_memory |      b_0     |     array    |
|b_0_address1  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce1       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q1        |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce0       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0        |  in |    8|  ap_memory |      b_1     |     array    |
|b_1_address1  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce1       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q1        |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce0       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0        |  in |    8|  ap_memory |      b_2     |     array    |
|b_2_address1  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce1       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q1        |  in |    8|  ap_memory |      b_2     |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

