Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Aug 24 18:20:08 2023
| Host         : jvaldivieso running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file steel_spx_timing_summary_routed.rpt -pb steel_spx_timing_summary_routed.pb -rpx steel_spx_timing_summary_routed.rpx -warn_on_violation
| Design       : steel_spx
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                          Violations  
---------  ----------------  -----------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell          1000        
SYNTH-15   Warning           Byte wide write enable not inferred  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2683)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6013)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2683)
---------------------------
 There are 2683 register/latch pins with no clock driven by root clock pin: clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6013)
---------------------------------------------------
 There are 6013 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk50mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     4.482    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     4.938 f  clk50mhz_reg/Q
                         net (fo=2, routed)           0.753     5.691    clk50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.815 r  clk50mhz_i_1/O
                         net (fo=1, routed)           0.000     5.815    clk50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.213    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
                         clock pessimism              0.270    14.482    
                         clock uncertainty           -0.035    14.447    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.476    clk50mhz_reg
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk50mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.539    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  clk50mhz_reg/Q
                         net (fo=2, routed)           0.285     1.965    clk50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.010 r  clk50mhz_i_1/O
                         net (fo=1, routed)           0.000     2.010    clk50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.895    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
                         clock pessimism             -0.356     1.539    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.630    clk50mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk50mhz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6014 Endpoints
Min Delay          6014 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_2_3/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.398ns  (logic 3.278ns (10.440%)  route 28.120ns (89.560%))
  Logic Levels:           17  (CARRY4=2 FDRE=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           0.828    25.802    riscv_steel_core_instance/csr_file_instance/mcause_cause_code[2]_i_2_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.124    25.926 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    26.593    riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I1_O)        0.124    26.717 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_8/O
                         net (fo=1, routed)           0.564    27.281    riscv_steel_core_instance/csr_file_instance/misaligned_instruction_address0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.405 r  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_5/O
                         net (fo=25, routed)          1.405    28.811    riscv_steel_core_instance/csr_file_instance/ram_reg_1_2
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.124    28.935 r  riscv_steel_core_instance/csr_file_instance/ram_reg_2_0_i_3/O
                         net (fo=4, routed)           2.463    31.398    dual_port_ram_instance/p_0_in0_out[2]
    RAMB36_X2Y11         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_3/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.211ns  (logic 3.154ns (10.106%)  route 28.057ns (89.894%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 r  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           1.002    25.976    dual_port_ram_instance/ram_reg_1_2_4
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    26.100 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=36, routed)          1.482    27.582    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.706 r  riscv_steel_core_instance/csr_file_instance/program_counter[13]_i_2/O
                         net (fo=2, routed)           0.425    28.131    riscv_steel_core_instance/csr_file_instance/program_counter[13]_i_2_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.124    28.255 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_17/O
                         net (fo=16, routed)          2.956    31.211    dual_port_ram_instance/port0_address[11]
    RAMB36_X2Y5          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.206ns  (logic 3.154ns (10.107%)  route 28.052ns (89.893%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 r  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           1.002    25.976    dual_port_ram_instance/ram_reg_1_2_4
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    26.100 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=36, routed)          1.189    27.288    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    27.412 r  riscv_steel_core_instance/csr_file_instance/program_counter[6]_i_2/O
                         net (fo=2, routed)           0.445    27.857    riscv_steel_core_instance/csr_file_instance/program_counter[6]_i_2_n_0
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.124    27.981 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_24/O
                         net (fo=16, routed)          3.225    31.206    dual_port_ram_instance/port0_address[4]
    RAMB36_X2Y5          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_0_3/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.193ns  (logic 3.278ns (10.509%)  route 27.915ns (89.491%))
  Logic Levels:           17  (CARRY4=2 FDRE=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           0.828    25.802    riscv_steel_core_instance/csr_file_instance/mcause_cause_code[2]_i_2_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.124    25.926 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    26.593    riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I1_O)        0.124    26.717 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_8/O
                         net (fo=1, routed)           0.564    27.281    riscv_steel_core_instance/csr_file_instance/misaligned_instruction_address0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.405 r  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_5/O
                         net (fo=25, routed)          1.694    29.099    riscv_steel_core_instance/csr_file_instance/ram_reg_1_2
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124    29.223 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_31/O
                         net (fo=4, routed)           1.970    31.193    dual_port_ram_instance/p_0_in0_out[0]
    RAMB36_X2Y6          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_3/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.130ns  (logic 3.154ns (10.132%)  route 27.976ns (89.868%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 r  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           1.002    25.976    dual_port_ram_instance/ram_reg_1_2_4
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    26.100 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=36, routed)          1.527    27.626    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    27.750 r  riscv_steel_core_instance/csr_file_instance/program_counter[15]_i_2/O
                         net (fo=2, routed)           0.300    28.051    riscv_steel_core_instance/csr_file_instance/program_counter[15]_i_2_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.124    28.175 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_15/O
                         net (fo=16, routed)          2.955    31.130    dual_port_ram_instance/port0_address[13]
    RAMB36_X2Y5          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_2_2/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.054ns  (logic 3.278ns (10.556%)  route 27.776ns (89.444%))
  Logic Levels:           17  (CARRY4=2 FDRE=1 LUT3=1 LUT5=4 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 f  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           0.828    25.802    riscv_steel_core_instance/csr_file_instance/mcause_cause_code[2]_i_2_0
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.124    25.926 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    26.593    riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I1_O)        0.124    26.717 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_8/O
                         net (fo=1, routed)           0.564    27.281    riscv_steel_core_instance/csr_file_instance/misaligned_instruction_address0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124    27.405 r  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[3]_i_5/O
                         net (fo=25, routed)          1.405    28.811    riscv_steel_core_instance/csr_file_instance/ram_reg_1_2
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.124    28.935 r  riscv_steel_core_instance/csr_file_instance/ram_reg_2_0_i_3/O
                         net (fo=4, routed)           2.119    31.054    dual_port_ram_instance/p_0_in0_out[2]
    RAMB36_X1Y12         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2_2/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.918ns  (logic 3.154ns (10.201%)  route 27.764ns (89.799%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=1 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 r  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           1.002    25.976    dual_port_ram_instance/ram_reg_1_2_4
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    26.100 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=36, routed)          1.176    27.275    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    27.399 r  riscv_steel_core_instance/csr_file_instance/program_counter[9]_i_2/O
                         net (fo=2, routed)           0.815    28.214    riscv_steel_core_instance/csr_file_instance/program_counter[9]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I1_O)        0.124    28.338 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_21/O
                         net (fo=16, routed)          2.580    30.918    dual_port_ram_instance/port0_address[7]
    RAMB36_X2Y5          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_0_2/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.908ns  (logic 3.154ns (10.204%)  route 27.754ns (89.796%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=1 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 r  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           1.002    25.976    dual_port_ram_instance/ram_reg_1_2_4
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    26.100 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=36, routed)          1.176    27.275    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    27.399 r  riscv_steel_core_instance/csr_file_instance/program_counter[9]_i_2/O
                         net (fo=2, routed)           0.815    28.214    riscv_steel_core_instance/csr_file_instance/program_counter[9]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I1_O)        0.124    28.338 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_21/O
                         net (fo=16, routed)          2.570    30.908    dual_port_ram_instance/port0_address[7]
    RAMB36_X1Y4          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_0_3/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.873ns  (logic 3.154ns (10.216%)  route 27.719ns (89.784%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 r  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           1.002    25.976    dual_port_ram_instance/ram_reg_1_2_4
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    26.100 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=36, routed)          1.482    27.582    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.706 r  riscv_steel_core_instance/csr_file_instance/program_counter[13]_i_2/O
                         net (fo=2, routed)           0.425    28.131    riscv_steel_core_instance/csr_file_instance/program_counter[13]_i_2_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.124    28.255 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_17/O
                         net (fo=16, routed)          2.618    30.873    dual_port_ram_instance/port0_address[11]
    RAMB36_X2Y6          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_0_3/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.868ns  (logic 3.154ns (10.218%)  route 27.714ns (89.782%))
  Logic Levels:           16  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         4.800     5.256    riscv_steel_core_instance/register_file_instance/alu_2nd_operand_source_stage3
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18/O
                         net (fo=78, routed)          3.624     9.004    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][4]_i_18_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.128 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14/O
                         net (fo=2, routed)           0.628     9.756    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_14_n_0
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.880 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11/O
                         net (fo=2, routed)           1.507    11.387    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_11_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.511 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8/O
                         net (fo=1, routed)           0.416    11.927    riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_8_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.051 r  riscv_steel_core_instance/register_file_instance/integer_register[17].Q[17][22]_i_5/O
                         net (fo=2, routed)           0.685    12.736    riscv_steel_core_instance/csr_file_instance/alu_output[22]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.860 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3/O
                         net (fo=1, routed)           0.000    12.860    riscv_steel_core_instance/csr_file_instance/integer_register[17].Q[17][22]_i_3_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.077 r  riscv_steel_core_instance/csr_file_instance/integer_register[17].Q_reg[17][22]_i_1/O
                         net (fo=65, routed)          6.002    19.079    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I4_O)        0.299    19.378 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[22]_i_1/O
                         net (fo=5, routed)           3.130    22.508    riscv_steel_core_instance/csr_file_instance/ram_reg_0_2[22]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.632 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34/O
                         net (fo=1, routed)           0.000    22.632    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_34_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.033 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.033    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_20_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.261 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[2]
                         net (fo=1, routed)           1.400    24.661    dual_port_ram_instance/CO[0]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.313    24.974 r  dual_port_ram_instance/misaligned_address_exception_i_6/O
                         net (fo=3, routed)           1.002    25.976    dual_port_ram_instance/ram_reg_1_2_4
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    26.100 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=36, routed)          1.189    27.288    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124    27.412 r  riscv_steel_core_instance/csr_file_instance/program_counter[6]_i_2/O
                         net (fo=2, routed)           0.445    27.857    riscv_steel_core_instance/csr_file_instance/program_counter[6]_i_2_n_0
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.124    27.981 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_24/O
                         net (fo=16, routed)          2.887    30.868    dual_port_ram_instance/port0_address[4]
    RAMB36_X2Y6          RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDSE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_reg[2]/C
    SLICE_X41Y42         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_reg[2]/Q
                         net (fo=4, routed)           0.068     0.209    riscv_steel_core_instance/program_counter[2]
    SLICE_X41Y42         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDSE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_reg[10]/C
    SLICE_X38Y44         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  riscv_steel_core_instance/program_counter_reg[10]/Q
                         net (fo=3, routed)           0.068     0.232    riscv_steel_core_instance/program_counter[10]
    SLICE_X38Y44         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_stage3_reg[17]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_stage3_reg[17]/Q
                         net (fo=1, routed)           0.057     0.198    riscv_steel_core_instance/csr_file_instance/program_counter_stage3[16]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.243 r  riscv_steel_core_instance/csr_file_instance/mepc[17]_i_1/O
                         net (fo=1, routed)           0.000     0.243    riscv_steel_core_instance/csr_file_instance/mepc0_in[17]
    SLICE_X40Y46         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.148ns (52.855%)  route 0.132ns (47.145%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[4]/C
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart_instance/rx_register_reg[4]/Q
                         net (fo=2, routed)           0.132     0.280    uart_instance/p_2_in[3]
    SLICE_X44Y36         FDRE                                         r  uart_instance/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDSE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_stage3_reg[7]/C
    SLICE_X37Y40         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_stage3_reg[7]/Q
                         net (fo=1, routed)           0.097     0.238    riscv_steel_core_instance/csr_file_instance/program_counter_stage3[6]
    SLICE_X36Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.283 r  riscv_steel_core_instance/csr_file_instance/mepc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.283    riscv_steel_core_instance/csr_file_instance/mepc0_in[7]
    SLICE_X36Y40         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/csr_file_instance/mepc_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/program_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  riscv_steel_core_instance/csr_file_instance/mepc_reg[28]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/csr_file_instance/mepc_reg[28]/Q
                         net (fo=2, routed)           0.097     0.238    riscv_steel_core_instance/csr_file_instance/exception_program_counter[28]
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.283 r  riscv_steel_core_instance/csr_file_instance/program_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     0.283    riscv_steel_core_instance/next_program_counter[28]
    SLICE_X41Y51         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_reg[11]/C
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_reg[11]/Q
                         net (fo=3, routed)           0.100     0.241    riscv_steel_core_instance/program_counter[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.286 r  riscv_steel_core_instance/program_counter_stage3[11]_i_1/O
                         net (fo=1, routed)           0.000     0.286    riscv_steel_core_instance/program_counter_stage3[11]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_reg[20]/C
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_reg[20]/Q
                         net (fo=3, routed)           0.098     0.239    riscv_steel_core_instance/program_counter[20]
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.048     0.287 r  riscv_steel_core_instance/program_counter_stage3[20]_i_1/O
                         net (fo=1, routed)           0.000     0.287    riscv_steel_core_instance/program_counter_stage3[20]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.242%)  route 0.128ns (43.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[3]/C
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.128     0.292    uart_instance/p_2_in[2]
    SLICE_X44Y36         FDRE                                         r  uart_instance/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_reg[31]/C
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_reg[31]/Q
                         net (fo=3, routed)           0.110     0.251    riscv_steel_core_instance/program_counter[31]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.296 r  riscv_steel_core_instance/program_counter_stage3[31]_i_1/O
                         net (fo=1, routed)           0.000     0.296    riscv_steel_core_instance/program_counter_stage3[31]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[31]/D
  -------------------------------------------------------------------    -------------------





