// Seed: 1107523361
module module_0 #(
    parameter id_3 = 32'd64,
    parameter id_4 = 32'd67
) (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'h0;
  wire id_2, _id_3, _id_4, id_5;
  logic id_6[id_4 : id_3];
  ;
  logic id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd68
) (
    id_1,
    id_2,
    id_3[-1 : id_5],
    id_4,
    _id_5
);
  input wire _id_5;
  output wire id_4;
  input logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_6;
  logic id_7;
  wire  id_8;
  module_0 modCall_1 (id_6);
endmodule
