INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/xilinx/Vitis/2024.2/vcxx/libexec//clang++"
   Compiling adder.cpp_pre.cpp.tb.cpp
   Compiling apatb_example.cpp
   Compiling test_adder.cpp_pre.cpp.tb.cpp
   Compiling apatb_example_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
HLS AXI-Lite Exmaple
Function c += a+ b
Initial values a = 5, b = 10, c = 0
HW reuslt = 15
SW result = 15
Success SW and HW results match
HLS AXI-Lite Exmaple
Function c += a+ b
Initial values a = 5, b = 10, c = 0
HW reuslt = 15
SW result = 15
Success SW and HW results match
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s example -debug all 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/example_BUS_A_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_BUS_A_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/AESL_axi_slave_BUS_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_BUS_A_s_axi
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_axi_slave_BUS_A
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Jul 22 13:00:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Tue Jul 22 13:09:30 2025...
HLS AXI-Lite Exmaple
Function c += a+ b
Initial values a = 5, b = 10, c = 0
HW reuslt = 15
SW result = 15
Success SW and HW results match
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
