/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [17:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [26:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [28:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_4z | celloutsig_1_8z);
  assign celloutsig_0_19z = ~(celloutsig_0_1z[3] | celloutsig_0_14z[4]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[2] | celloutsig_0_0z);
  assign celloutsig_1_0z = ~((in_data[126] | in_data[106]) & (in_data[187] | in_data[118]));
  assign celloutsig_1_2z = celloutsig_1_1z | ~(in_data[101]);
  assign celloutsig_1_17z = celloutsig_1_9z[2] | ~(celloutsig_1_1z);
  assign celloutsig_0_11z = _01_ | ~(celloutsig_0_8z);
  assign celloutsig_0_21z = celloutsig_0_4z[10] | ~(celloutsig_0_17z);
  assign celloutsig_0_47z = celloutsig_0_25z | celloutsig_0_22z[0];
  assign celloutsig_1_3z = in_data[103] ^ celloutsig_1_2z;
  assign celloutsig_1_12z = celloutsig_1_5z ^ celloutsig_1_7z[28];
  assign celloutsig_0_12z = celloutsig_0_9z[7] ^ celloutsig_0_10z;
  reg [29:0] _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _16_ <= 30'h00000000;
    else _16_ <= { celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_45z, celloutsig_0_18z, celloutsig_0_35z };
  assign out_data[61:32] = _16_;
  reg [3:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _17_ <= 4'h0;
    else _17_ <= { celloutsig_0_6z[0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign { _01_, _02_[2:0] } = _17_;
  reg [17:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _18_ <= 18'h00000;
    else _18_ <= { celloutsig_0_4z[8:4], celloutsig_0_14z, celloutsig_0_3z, _01_, _02_[2:0] };
  assign { _03_[17:16], _00_, _03_[14:0] } = _18_;
  assign celloutsig_0_10z = { in_data[38:26], celloutsig_0_5z } == { celloutsig_0_1z[6:4], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_24z = { celloutsig_0_4z[10:1], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_15z } == { celloutsig_0_23z, celloutsig_0_10z, _01_, _02_[2:0], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_26z = { _01_, _02_[2], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_22z } == celloutsig_0_18z[8:2];
  assign celloutsig_0_13z = { celloutsig_0_6z[7:3], celloutsig_0_5z } >= { in_data[94:93], _01_, _02_[2:0] };
  assign celloutsig_0_0z = in_data[51:47] > in_data[20:16];
  assign celloutsig_0_35z = { _03_[11:10], celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_20z } > { celloutsig_0_23z[2:1], celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_0_15z = { celloutsig_0_4z[3:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z } > in_data[94:80];
  assign celloutsig_0_45z = { celloutsig_0_23z[6:1], celloutsig_0_19z, celloutsig_0_21z } || { _03_[17:16], _00_, _03_[14:10] };
  assign celloutsig_0_5z = in_data[54:42] || { celloutsig_0_4z[9:4], celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[107:103], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } || { in_data[156:155], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[143:140], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } || { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z } || celloutsig_0_6z[5:3];
  assign celloutsig_1_7z = { in_data[174:165], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * in_data[191:163];
  assign celloutsig_0_1z = in_data[50:44] * in_data[15:9];
  assign celloutsig_1_8z = { celloutsig_1_7z[14:4], celloutsig_1_6z } != celloutsig_1_7z[26:3];
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z } != celloutsig_1_9z[3:1];
  assign celloutsig_0_20z = { celloutsig_0_4z[5:2], celloutsig_0_11z } != { celloutsig_0_3z, _01_, _02_[2:0] };
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_3z } != { celloutsig_0_18z[13:2], celloutsig_0_10z };
  assign celloutsig_0_8z = | { _01_, _02_[2:0], celloutsig_0_6z[8:5], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_4z[10:2] >> in_data[14:6];
  assign celloutsig_0_9z = { _01_, _02_[2:0], _01_, _02_[2:0] } >> { in_data[18:12], celloutsig_0_3z };
  assign celloutsig_0_18z = { _03_[17:16], _00_, _03_[14:2] } >> { celloutsig_0_1z[5:0], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z } >> celloutsig_0_4z[9:7];
  assign celloutsig_0_23z = celloutsig_0_4z[8:0] >> { celloutsig_0_18z[8:1], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[175:171], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z } >> in_data[131:119];
  assign celloutsig_0_4z = { in_data[17:10], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } - { in_data[68:59], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z[19:18], celloutsig_1_12z, celloutsig_1_11z } - in_data[121:118];
  assign celloutsig_1_19z = celloutsig_1_14z[21:3] - { celloutsig_1_7z[20:3], celloutsig_1_17z };
  assign celloutsig_1_9z = { celloutsig_1_6z[9:7], celloutsig_1_1z } ~^ { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_14z = celloutsig_1_7z[27:1] ~^ { celloutsig_1_7z[22:1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_1z[4:0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z } ~^ { celloutsig_0_6z[8:6], _01_, _02_[2:0], celloutsig_0_12z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & in_data[49]) | celloutsig_0_0z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign _02_[3] = _01_;
  assign _03_[15] = _00_;
  assign { out_data[131:128], out_data[114:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z };
endmodule
