 
****************************************
Report : area
Design : top
Version: T-2022.03
Date   : Tue Aug  9 10:58:27 2022
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/YuChengWang/Verilog_pratice/HW7/sim/SRAM/SRAM_WC.db)

Number of ports:                         2416
Number of nets:                          9588
Number of cells:                         7073
Number of combinational cells:           5615
Number of sequential cells:              1433
Number of macros/black boxes:               2
Number of buf/inv:                       1510
Number of references:                      18

Combinational area:             101677.867409
Buf/Inv area:                    16623.935825
Noncombinational area:           85113.303185
Macro/Black Box area:          5344494.500000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               5531285.670594
Total area:                 undefined
1
