Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 01:36:47 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_83_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.055ns (30.281%)  route 2.429ns (69.719%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 6.453 - 4.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.921ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.836ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=59520, routed)       2.034     2.985    Delay1No18_instance/clk_IBUF_BUFG
    SLICE_X116Y345       FDCE                                         r  Delay1No18_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y345       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.064 r  Delay1No18_instance/Y_reg[1]/Q
                         net (fo=5, routed)           1.085     4.149    Delay1No18_instance/Q[1]
    SLICE_X134Y369       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     4.247 r  Delay1No18_instance/geqOp_carry_i_16__5/O
                         net (fo=1, routed)           0.009     4.256    Sum10_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X134Y369       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.446 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.472    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X134Y370       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.487 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.513    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X134Y371       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.565 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.233     4.798    Delay1No18_instance/CO[0]
    SLICE_X131Y371       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     4.934 r  Delay1No18_instance/shiftedFracY_d1[32]_i_16__5/O
                         net (fo=2, routed)           0.161     5.095    Delay1No18_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X132Y371       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.191 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.094     5.285    Delay1No18_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X134Y371       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     5.383 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.182     5.565    Delay1No19_instance/shiftVal__5[0]
    SLICE_X135Y371       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.715 r  Delay1No19_instance/shiftedFracY_d1[26]_i_2__5/O
                         net (fo=5, routed)           0.230     5.945    Delay1No19_instance/level2__0__0[19]
    SLICE_X131Y369       LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     6.086 r  Delay1No19_instance/shiftedFracY_d1[42]_i_1__5/O
                         net (fo=1, routed)           0.383     6.469    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[26]_3
    SLICE_X133Y369       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=59520, routed)       1.793     6.453    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X133Y369       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/C
                         clock pessimism              0.376     6.829    
                         clock uncertainty           -0.035     6.793    
    SLICE_X133Y369       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.818    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]
  -------------------------------------------------------------------
                         required time                          6.818    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  0.350    




