// Seed: 949769326
module module_0;
  wand id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1 == id_3 or posedge id_3) begin : LABEL_0
    if (1) begin : LABEL_0
      id_3 = #1 1;
    end
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_12[1] = 1;
  always @(id_7 or posedge id_1) begin : LABEL_0
    assume ((id_7));
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
