# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do cont_4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying D:/ProgramFiles/IntelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Docs/Universidade/LogicaReconfiguravel/Lab01/cont_4/cont_4.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:37:50 on Aug 29,2022
# vcom -reportprogress 300 -93 -work work D:/Docs/Universidade/LogicaReconfiguravel/Lab01/cont_4/cont_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_4
# -- Compiling architecture X of cont_4
# End time: 22:37:50 on Aug 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work D:/Docs/Universidade/LogicaReconfiguravel/Lab01/cont_4/cont_4_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:38:04 on Aug 29,2022
# vcom -reportprogress 300 -work work D:/Docs/Universidade/LogicaReconfiguravel/Lab01/cont_4/cont_4_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_4_tb
# -- Compiling architecture nome_qualquer of cont_4_tb
# -- Loading entity cont_4
# End time: 22:38:04 on Aug 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cont_4_tb
# vsim work.cont_4_tb 
# Start time: 22:38:08 on Aug 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cont_4_tb(nome_qualquer)#1
# Loading work.cont_4(x)#1
add wave -position insertpoint  \
sim:/cont_4_tb/clk \
sim:/cont_4_tb/ld \
sim:/cont_4_tb/Q \
sim:/cont_4_tb/EN \
sim:/cont_4_tb/clr \
sim:/cont_4_tb/LOAD \
sim:/cont_4_tb/RST
run 400 ns
# End time: 22:40:41 on Aug 29,2022, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
