initi neutral eda tailwind off-set
limit leverag fair valuat
net dbt
well-run compani attract growth prospect
initi coverag cadenc neutral rate po potenti
upsid lead supplier chip/electron design autom eda softwar
hardwar intellectu properti ip bullish eda industri sinc
lever secular trend semi artifici intellig ai autonom
much mute cyclic expect eda grow compound-annual-growth-rate slightli
faster rate global semi spend appear posit well grow
least line rate option total address market
expans adjac market howev enthusiasm temper limit
oper leverag fairer valuat rel /peer
along expans vs
argu benefit secular tailwind core eda
toolmak critic preserv pace innov semi provid
plumb need lay pipe increasingli complex design key
differ two compani head start tam
expans softwar integr help acceler growth
rel meanwhil get start system analysi market
clariti electromagnet solver sale juli unlik
meaning contributor growth next month also think potenti
gain share digit chip design lead could overst
risk done well expand profit margin nearli sinc
futur leverag could constrain need sustain invest core eda
pursu newer system analysi market valuat ebitda
repres premium vs adequ captur futur growth
prospect leav less room upsid multipl expans us-china trade
huawei exposur signific china account sale
last quarter import market eda vendor driven larg
china motiv becom self-suffici technolog
full definit iqmethod sm measur see page
bofa merril lynch seek busi issuer cover research report
result investor awar firm may conflict interest could
affect object report investor consid report singl
factor make invest decis
refer import disclosur page analyst certif page price
object basis/risk page
return capit employ
return equiti
iqmethod sm qualiti earn
net incom cont oper
chang work capit
full definit iqmethod sm measur see page
cadenc second largest provid
electron design autom eda softwar
tool use design verifi lay
semiconductor chip electron system
core compet lie analog/custom chip
design cadenc also largest supplier
semiconductor intellectu properti
aspir expand adjac
rate neutral like lead posit
eda industri lever
secular trend semi much mute
cyclic expect eda industri grow
annual pace well
posit grow least in-line howev
enthusiasm temper limit
oper leverag fairer valuat rel
eda less cyclic semi secular driver
beneficiari increas chip design complex
competit core eda ip market
recap ep outlook
brief histori cadenc root analog chip design
product servic offer
initi coverag cadenc design system neutral rate
po supplier electron design autom eda softwar hardwar
engin use design/test chip electron system compani also
licens intellectu properti ip engin incorpor larger chip design
use verifi design serv custom creat electron product
differ level complet system semi busi strategi center
concept compani refer system design enabl sde
bullish eda industri sinc lever secular trend ai
autonom semi build block enabl tech disrupt
much mute cyclic expect eda grow compound-annual-growth-rate
slightli faster rate global semi posit well grow
least line rate option potenti expans opportun
intellig system design howev enthusiasm temper limit
oper leverag fair valuat rel eda softwar ip peer
tabl summari estim
forecast sale ep ebitda compound-annual-growth-rate
secular growth semi greater predict larg ratabl
model recur revenu mute cyclic yet compani still expos
secular driver inform custom growth spend decis
beneficiari increas chip complex counterintuit slow moor
law mean complex less complex chip design greater demand
integr eda tool ip block suppli
market could next year entri
system simulation/embed secur market earlier year
first exampl though opportun still infanc stage
limit oper leverag despit lead profit alreadi
lead opm path margin expans complic need
sustain innov core eda well invest support expans
semi consolid consolid mean fewer custom synerg
 budget reduc spend power design softwar howev
ratabl model averag year contract durat tend dull impact
risk prolong us-china trade war huawei exposur materi
china account sale important/fast grow market eda
vendor driven larg china motiv becom self-suffici semi
price object base ev/ebitda ev/ base
estim choic ev/ ebitda multipl high-end
trail trade rang in-line applic softwar ip eda
comp see tabl histor trade discount
averag seen gap close time investor begun take
notic uniqu competit moats/secular driver eda tool maker
lead profit mostli consolid industri
chart valuat gap versu peer nearli close
chart leav less room multipl expans view
expect continu trade line peer investor assign
premium valu busi well lever top secular driver
artifici intellig autonom car semis/electronics/technolog
much mute cyclic predictable/recur revenu see potenti
multipl expans abl acceler top-line growth
expand margin beyond we/street model
current trade estim pro-forma pe exclud stock-
base comp pe includ stock-bas comp ev/ ev/ebitda
amount discount rel closest eda competitor
ticker trade premium base consensu estim
depend metric highlight initi note
expect gap close time oper margin catch
chart trade premium closest comp
chart expect gap narrow demonstr op leverag
complement rel valuat analysi cadenc discount cash flow
model dcf yield similar valuat even modestli aggress
assumpt dcf analysi extend publish model
assum acceler sale growth toward double-digit rang
penetr new intellig system design market benefit mid-to-high singl
digit growth core eda ip market
pv
sale
sale
sale
also assum steadili expand oper margin current low
level toward level line profit softwar peer
assumpt drive model includ
weight averag cost capit deriv base cost
equiti after-tax cost debt cost debt sourc
bloomberg cost equiti calcul use risk-fre rate
adjust beta expect market return
non-gaap tax rate in-line compani guidanc
capital-expenditure work capit depreci charg in-line histor trend
termin growth rate within long-term rang
economist expect long-term sustain growth rate global
exhibit output assumpt drive dcf model
pv termin valu
pv
after-tax cost debt
equiti
taken togeth assumpt drive dcf analysi yield valuat
upsid account sensit dcf model tend versu
assumpt around wacc termin growth conduct sensit analysi
input vari wacc termin growth increment
respect calcul rang fair valu
low end high end
tabl dcf fair valu output sensit wacc termin growth rate assumpt
weight averag capit wacc
bofa merril lynch global research estim box highlight green repres fair valu current stock price
eda less cyclic semi secular driver
illustr exhibit semiconductor shipment tend fluctuat around actual end-
demand usual volatil industri downturn often-tim trigger
excess inventori compani respond constrain suppli rate undershoot
demand time undershoot much turn suppli back
follow deplet inventori normal less normal level rate
typic ahead actual demand sinc chipmak upstream
custom usual least one deriv remov actual end-demand
despit inher volatil semi sale continu argu cyclic
moder due key structur chang occur last year
includ increas demand divers away consum applic
toward nascent market cloud data center automot industri artifici
intellig fewer disciplin supplier due transit
integr manufactur model fabless/fab-lit foundri model
even modest cyclic semi build block enabl disrupt
technolog broader economi silicon exist today
yesterday expect tomorrow today per ic insight
see chart semiconductor content nearli doubl percent electron
system last year continu increas
emerg new secular applic like artifici intellig ai
internet thing iot automot includ autonom drive etc
heighten need comput transmit store data semi enabl
chart semi content nearli doubl electron system last year
electron design autom eda peer critic semiconductor arm
dealer product enabl suggest stand benefit
long-term secular driver much better predict less cyclic
gener speak semiconductor industri variabl revenu highest
busi most-lev volum semiconductor manufactur
equip compani lowest compani tie aggreg spend
design start eda peer fall latter categori semiconductor
industri intens sector us see chart
chart eda sale exhibit much less volatil versu core semi ex-memori sale
even amidst industri macroeconom downturns/deceler plan tend
multi-year engag compani cut back first scale sg
semi spend declin year sinc great recess see
chart anyth could happen design compani priorit
project like biggest market impact scale back
less impact project may result modest deceler cdns/peer
book trend impact revenu much mute given ratabl
recur revenu natur eda busi gener revenu
recur basi averag renew licens durat year
fact even scenario d/design start come pressur argu
would see offset benefit correspond pickup demand
type off-the-shelf silicon intellectu properti ip block suppli design
custom would incent licens pre-verifi block
certain non-cor area integr chip design focus critic
resourc block easier yield meaning differenti
competit seen evid last year gap
core design sale eda ip global semi spend widen
gap
design sale global semi
 widen
ip sale verif design grown double-digit compound-annual-growth-rate period
time still repres revenu suggest widen gap
sale aggreg semi spend also attribut
grow secular demand eda tool think larg driven
increas complex chip design even era slower moor law chip
design attempt eke perform via design micro-architectur
softwar innov histor driven chip perform versu
deriv advanc silicon process technolog increas divers
end market ai electr vehicles/autonom car cloud comput etc
drive system compani design hardware/semi use eda tool
beneficiari increas chip design complex
design manufactur alway extrem difficult
complex requir atomic-level precis state-of-the-art technolog facil
howev chip design manufactur gotten complex difficult
time commonli refer slow moor law turn rise
complex coincid higher cost associ design
manufactur chip semi industri rank pharmaceut
biotechnolog term expens sale nearli
part reason mani compani decid transit fabless model
chart semi sale rank pharma biotech us base data
 sale
higher design manufactur cost result extrem high barrier entri
especi compar industri take year billion dollar come
competit technolog illustr point exhibit show averag
cost design chip multipl manufactur node oldest least
complex newest node complex key take-away chart
chip design cost increas exponenti rate softwar
account grow proport design cost per node
averag chip cost develop cost softwar
exhibit chip design cost increas exponenti rate softwar lead way
anoth measur grow chip design complex perpetu increas die
size mani chip design serv fast grow ai train
infer acceler market mani chip manufactur die
size approach reticl limit impos tradit lithographi cerebra
ai chip start-up recent unveil waferscal ai processor unimagin
trillion transistor integr onto singl mm-squar die larger
world largest data center gpu die alreadi reticl limit
tsmc product process see exhibit argu innov like
shift onu product enhanc toward design optim
although also benefit innov semiconductor process
level via comput aid design tool suppli major foundri custom
exhibit cerebra unveil new ai chip august larger world largest gpu
boost compani ventur semiconductor design
anoth market trend work favor preval electron
system compani seek design custom hardwar semiconductor
would includ hyperscal cloud compani amazon whose chip make unit
approach nearli employe per check approxim
time amazon purchas busi googl facebook also includ
automot manufactur note exclus partner
amazon chip make unit annapurna lab develop chip
unlik tradit semiconductor design compani instanc
long-tenur hous design team establish process system compani
often start scratch open differ method
develop semi provid opportun sell latest eda
tool new custom base perhap gain share digit chip design
histor lag also cross-sel ip build block often time
less experienc custom also seek turnkey design servic addit eda
tool ip yet anoth tailwind eda industri growth
eda supplier strong foundat custom/analog design
per esd allianc eda tool servic market roughli
exclud ip grown rate last sever year eda market
mostli domin competitor mentor graphic
acquir siemen altogeth expect posit eda
rel strong moat custom/analog chip design verif digit
drive core eda segment growth least line low-to-mid rang
histor market growth rate specif model core eda sale grow
compound-annual-growth-rate compar rate ic insight project
aggreg semiconductor spend grow similar period
domin supplier custom/analog design opportun smaller
rel digit market sinc lot analog design still done manual instead
autom design tool howev lead analog estim
share like larger rel lead digit caution
concret market share data difficult come rough estim
despit lag posit digit view eda market zero sum
game think benefit long-term tailwind
industri describ earlier note strong/grow foundat
digit design sever established/grow custom relationship samsung
advanc process node alon tape-out
node use full digit design flow
pleas see page detail typic semiconductor design flow
overview product offer
intellectu properti ip consist pre-design block circuit
typic commonli use function use design complet
semiconductor devic market third parti semi design ip nearli
doubl sinc grown compound-annual-growth-rate last year outperform
core semi integr circuit exclud memori approxim third parti
design ip includ revenu ip sold open market system chip
compani exclud captiv ip design use one
organ supplier parti ip market share
outgrown market last year
tabl semiconductor design intellectu properti market size share trend
out-performance particularli notabl last two year correspond
arm share declin nearli howev comparison market leader arm
entir relev snps/cdn sinc signific chunk arm ip revenu
deriv high volum mobil market royalti roughli royalti
estim exclud royalti actual lead ip licens market
share share would higher per ip nest third parti research
chart design ip licens market share exclud revenu royalti
regardless think recent share shift reflect broader chang market
first observ shift demand away gener purpos ip
applic specif ip support special architectur machine-learning/ai
applic time processor cpu gpu ip area arm
domin proport total market declin recent year digit
ip interconnect ip becom relev
processor ip declin proport overal per ip
nest go market meanwhil interfac plu
digit ip grown market howev even within
processor ip categori outperform arm grow sale
yoy vs arm yoy declin licens data point like tie back
market shift toward applic specif ip highlight earlier
strength particular driven success tensilica dsp ip well
robust demand memori ip
exhibit chip design complex increas year year
number ip block soc track nearli
exhibit new market auto drive greater demand ip
global semiconductor design ip market histor driven chip maker
seek reduc chip design develop cost acceler time market
dedic in-hous resourc drive product differenti continu
strong driver market growth also complement factor
includ increas complex chip standard grow
number ip block system chip soc see exhibit move
manufactur advanc node newer markets/appl chip
automot artifici intellig etc see exhibit greater demand
integrated/complex ip subsystem vs discret ip block
particular observ sever chip startup enter newer market
acceler processor special train infer chip recal
categor ai market semi approxim suggest
penetr today mani startup
benefit legaci design group lean ip easiest solut tap
posit rapidli grow semiconductor design ip space leadership
posit verif ip account ip sale beyond
sale data refer tabl provid attract avenu
augment growth core eda tool busi mid-to-long term forecast
ip sale grow compound-annual-growth-rate in-line histor rate continu
benefit chang market dynam describ
semiconductor design elect buy ip versu make new
serd ip also solid driver ip busi come year
especi larg hyperscal cloud data center upgrad connect bandwidth
speed
design ip anywher outsourc depend ip
categori exhibit ip market fulli outsourc would
approxim higher today
exhibit percentag ip outsourc product categori
ip market outsourc would vs today
further system design enabl busi strategi target new
market could expand next year per compani
well beyond today core eda ip entri
system analysis/simul embed system/safety/secur market
earlier year first exampl analog entri
enterpris softwar secur space instanc repres step outsid
eda/ip attempt acceler growth expand customer/market reach
like potenti strategi succeed highlight approach much
close relat core eda compet albeit still much infanc
provid brief overview new market opportun
earli april follow year invest unveil clariti solver
product first entri system analysi market clariti electromagnet
simul softwar tool design critic interconnect print circuit board
pcb ic packag system ic design per earli evalu
stage sever custom overal system analysis/simul market
repres today electromagnet simul portion
clariti address repres sever clearli like
first sever new announc come month quarter
year primari competitor space altair keysight
second key mileston pertain expans strategi year
strateg partnership enter green hill softwar past februari
part partnership took ownership stake worth
ceo lip-bu tan join board director green hill softwar
privat held compani build real-tim oper system rto
program tool embed system name system deploy critic
infrastructur aerospac defens auto industri medic devic
plan collabor provid solut enabl
develop highli secur embed system altogeth estim
opportun
competit core eda ip market
share shift eda tend gradual measur switch cost
high custom typic custom demand least perform
improv compet solut deploy intern even
custom start initi sampl tool project consid
broad-bas shift
make attempt pri share away digit market
advanc node tough note top semiconductor compani use
primari eda tool partner digit chip design also face uphil battl
semiconductor design ip market busi approxim smaller
supplier even analog chip design long sustain domin
share market custom base analog made recent
stride custom compil product
demonstr impress oper leverag last year
expand non-gaap opm industry-lead
howev given requir sustain innov core eda coupl alreadi
record high profit one could argu could limit leverag
model move forward especi rel peer outlin path
margin expans next year could compound
increment invest requir yield meaning benefit
compani new intellig system design growth vector said
confid optim invest oper within
confin rule oper margin sale growth
follow enact us depart commerc export ban
huawei export administr regul effect tech supplier
gain clariti post result impact seem mitig
vendor exclud huawei guidanc howev uncertainti around
remain high compani appli exempt sale subject
assum deni due concern nation even
exempt see risk stem huawei inabl complet bill-of-
materi deplet inventori buffer
given sensit natur custom relationship mostli refrain
provid detail commentari relat us-china trade huawei export
ban china account approxim sale
peak huawei like one mani custom region
aggreg export ban minim effect sale thu far howev
immun order effect trade tension includ possibl
tit-for-tat tariff hasten arriv next global recess earli
contrari also argu current us administr polici china
could advers effect enhanc china alreadi ambiti plan gain
semiconductor/technolog independ us eda peer could
benefit long-run right circumst
china world fastest grow semiconductor market current import
chip consum chines govern ministri
industri inform technolog launch initi call made china
push leadership robot inform technolog clean energi
among variou goal sought produc
semiconductor
far goal seem unlik china consum
world semiconductor produc worth chip china
market ic insight forecast china intern product grow
total china semiconductor market
chart china semiconductor product vs consumpt mn
may still distant target china aggress tri ramp
domest semiconductor product domest product capac increas
region would expect see correspond increas volum design start
increas depend invest eda tool
semiconductor ip offer
recap ep outlook
cadenc report earn result monday juli sale
qoq yoy came roughli line street estim sale ep
guidanc roughli in-line street estim despit remov huawei-rel
revenu result current export restrict regul also rais
midpoint sales/ep guidanc
tabl report revenues/ep ahead street expect
product mainten
tabl report revenues/ep ahead street expect
digit ic design signoff grew digit ic sale qoq
yoy compani announc samsung austin center select
digit implement solut innovu next-gen high-end mobil cpu
design innovium provid data center switch solut adopt
innovu teledyn ethernet switch design altogeth announc
tape-out lead manufactur node
use full digit flow innovu garner activ custom
design includ like progress made
build digit capabl though highlight share shift tend
measur method eda
function verif function verif revenu grew yoy
hardware-assist verif product benefit anoth solid
quarter demand palladium flagship emul platform ad new
custom repeat order quarter habana lab ai chip start-up
leverag palladium develop first ai train infer chip
quarter introduc protium enterpris prototyp
platform graphic chip leader amongst earli adopt
custom ic design custom analog sale grew yoy introduc
new spectr simul product massiv parallel circuit simul
design provid perform gain solv larger design
us-china trade even remov revenu deriv huawei
model still rais midpoint sale outlook
illustr minim impact export ban thu far china account
sale huawei like portion piec
probabl less sale
oper margin non-gaap opm came qoq
yoy nearli ahead street estim attribut beat
temporari boost gross margin product mix mean revert
non-gaap ep ahead street qoq yoy
free grew yoy repres sale
expect full year come yoy
tabl guid sales/ep in-line street estim
product mainten
tabl guid sales/ep in-line street estim
cadenc applic softwar compani lead supplier electron design
autom eda softwar hardwar semiconductor electron engin
use design test verifi integr circuit ic chip electron
devic compani also offer broad portfolio semiconductor design intellectu
properti ip pre-design circuit engin incorpor larger chip design
verif ip
cadenc serv custom creat sell electron product differ level
complet exampl electron system custom develop entir devic
 smartphon pc car server medic equip etc either intern
develop extern purchas sub-compon product print circuit
board semiconductor softwar cadenc semiconductor custom
hand creat digit memori analog system-on-chip soc type chip
compani busi strategi center system design enabl sde
cadenc sde solut enabl creation electron product four level
eda tool servic design serv need engin
develop differ type ic
intellectu properti ip cadenc design ip get integr semiconductor
custom part chip develop process verif ip vip
help custom verifi design ip success integr ic vip
ultim becom part end product
system interconnect cadenc system interconnect tool servic use
design analysi verif print circuit board pcb
packag hold chips/connect
integr solut engin task associ design
analyz system verifi function combin softwar hardwar
develop new softwar ic system prior manufactur
exhibit cadenc product product strategi
digit ic design simul
custom ic design simul
system interconnect analysi
ip design verif
brief histori cadenc root analog chip design
came result merger solomon design
sda ecad ecad purchas sda stock swap
cadenc design system ticker incorpor june year
ecad found paul huang glen antl tech industri veteran
experi teledyn prior found ecad mr
huang mr antl employ microelectron product divis
system engin laboratori sel contribut develop
fast algorithm design rule check drc ultim becam basi
ecad product ecad best known ic layout verif product call
dracula meanwhil sda found jim solomon former product
manag nation unit texa instrument built
foundat ic physic design tool
first year exist purchas gateway design autom
develop industri standard verilog hardwar descript languag one year
buy gateway essenti open-sourc verilog pave way
becom wide adopt hardwar descript languag year
jim solomon creat analog divis within help pave way
compani becom leader custom/analog eda tool posit still
next year first ceo costello formerli sda former
 manag nation semiconductor led compani seri
acquisit expand compani strategi system-level design
autom design servic help cement leadership core eda paul
huang formerli ecad becam vice-president time compani
tabl present snapshot major business/asset acquisit
involv sinc incept late mani acquisit
tuck varieti undisclos financi term compani
opportunist acquir eda ip asset market consolid
tabl summari activ
bell lab design autom group lucent
excel design inc innotech corp
ip analog mix signal ip
eda signal power integr
eda design manufactur
mr tan ceo sinc januari member board
director sinc februari also serv chairman
ventur capit firm found outsid mr tan member
busi council serv board director
schneider electr electron system design allianc global semiconductor
associ receiv gsa morri chang exemplari leadership award mr
tan studi nuclear engin mit receiv degre also
mba univers san francisco nanyang univers
presid mr devgan overse eda product respons
corpor strategi market busi develop function prior join
mr devgan spent year magma design
gm/corpor vice-president custom design busi prior magma spent
year variou manag technic posit mr devgan receiv
bachelor technolog degre electr engin indian institut
technolog delhi phd degre electr comput engin
john wall svp cfo
john wall execut year appoint chief
offic septemb succeed geoff ribar prior mr wall appoint
cfo serv corpor control respons set
execut compani financi goal vice presid financ
respons world-wide revenu account sale financ mr wall fellow
associ charter certifi account acca hold
institut technolog trale
nimish modi join respons corpor strategi corpor
strateg market industri standard new busi develop includ
 prior current role compani svp
softwar realiz group focus develop differenti technolog
solut custom grow challeng system design soc integr
prior join mr modi spent year recent role
vice-president enterpris platform group respons overse
variou senior leadership posit member pentium
pentium ii processor team lead develop first optim celeron
processor mr modi hold bachelor engin degre electr engin
univers bombay master degre electr engin
tabl manag age tenur insid hold base salari total compens
product servic offer
last year grown sale
chart annual revenu yoy growth
categor revenu product servic five group
function verif includ hardwar emul prototyp
digit ic design signoff ic design simul
system interconnect analysi ic packag ip includ
design ip verif ip provid overview business/product group
section
chart revenu split product
interconnect
design
electron design tool product categori
day integr circuit ic complex sometim contain billion
discret devic transistor design ic would possibl
without assist comput aid design softwar everi step process
tool method use complet step jointli call electron design
autom eda sinc ic modifi easili fabric need
design tool becam readili appar earli histori ic
high level chip design involv two step design verif design
downward look start thing want chip/system want
build translat thing set logic element call gate
verif upward look tri determin point time actual
implement correct function design
step ic design flow dedic eda tool eda tool typic
abil import/export differ file type order preserv flexibl process
leverag multipl tool differ vendor depend design
requir engin across globe reli core eda
product autom chip design process minim design error core
eda product fall broadli four categori function verif digit ic
design signoff custom ic design simul system interconnect
exhibit simplifi flow-chart chip design/manufactur process eda tool fit eda-rel area highlight red
function verif includ emul prototyp hardwar
function verif product use custom verifi
circuit softwar design perform accord specif
step gener take place manufactur end system/chip/devic
order reduc risk find error finish product function
jaspergold formal verif platform suit verif app
incorpor machin learn improv product
xcelium parallel simul platform logic simul also cloud-readi
hardwar system bring togeth simul acceler emul
protium fpga-bas prototyp platform enabl design verif
team rapidli bring prototyp provid pre-silicon platform form earli
softwar develop system valid throughput regress
digit ic design signoff
digit ic design offer use engin creat logic represent
digit chip digit ic offer includ logic design physic
implement signoff product suppli includ
stratu high-level synthesi solut system-level synthesi
joul rtl power solut deliv fast power analysi preserv near
modu design-for-test softwar solut reduc soc test time
innovu physic implement tool enabl custom creat physic
represent logic model prepar design signoff
custom integr circuit ic design simul
custom ic design simul tool use engin creat graphic
physic depict chip analog mixed-sign custom digit memori
radio frequenc chip design depict verifi use simul tool
optim type chip design gener analog custom
mixed-sign design process tend less autom pure digit chip design
nonetheless select autom mundane/less critic task custom ic
design free design engin focu precis hand-craft
virtuoso custom design platform includ design manufactur dfm
tool enabl design assess physic electr variabl
ensur manufactur custom mixed-sign design
spectr xp cloud-readi transistor-level fastspic cicuit simul pre
post-layout verif memori custom digit analog/mixed-sign
liber character solut gener electr cell view
time power signal integr
virtuoso system design platform leverag virtuoso schemat editor
virutoso analog design environ provid singl platform ic
package/system-level design captur analysi verif
legato memori solut integr solut memori design verif
character encompass multipl point tool
legato reliabl combin virtuoso spectr technolog overcom
design roadblock due analog fault devic age electromigr process
variat thermal packag effect
system interconnect analysi
system interconnect analysi tool use develop pcb chip
packag offer categori includ
allegro system interconnect design platform author
implement ic packag system-in-packag design signal/pow integr
analysi pc librari design management/collabor
orcad famili primarili market mainstream/smal custom
network resel
design verif intellectu properti ip categori
suppli semiconductor design ip supplier
market behind arm design ip portfolio consist pre-verifi
customiz function block custom integr ic design
acceler develop time market reduc risk also
complementari portfolio verif ip vip design ip vip offer includ
processor ip includ tensilica configur processor digit signal
processor dsp tensilica processor dsp portfolio volum
processor market today compani patent ip allow custom
quickli build task-specif processor full match softwar tool chain
everi tensilica dsp processor base xtensa instruct set
architectur isa risc-bas tensilica processor ip vertic target across
broad set artifici intelligence/machin learn audio/voic baseband
exhibit tensilica customiz processor dsp ip
control physic ip complet portfolio ip
wide use interfac protocol ethernet mipi pci express
analog ip cadenc maintain portfolio fast/low-pow analog-
to-digit convert digital-to-analog dac analog front-end afe ip
well time monitor ip solut
denali memori interfac ip cadenc denali memori storag ip solut
support wide rang industri standards/protocol latest ddr
lpdrr nand flash octal spi spi sd/sdio/emmc standard
verif ip vip cadenc vip industri leader product support
commun protocol memori interfac per one
time-consum part system-on-chip soc verif creat
testbench model soc interfac typic dozen order magnitud
sinc soc interfac protocol tend complex specif often-
time page long avail suppli protocol expert fairli limit
vip portfolio reduc friction verif process enabl
interfac model compon plug soc testbench
simul along chip free custom valuabl design
resourc dedic product task specif vip within
simul vip vip digit simul compat
cadenc xcelium synopsi vc mentor questa simul well
multipl verif languag includ systemverilog verilog
vhdl c/c
memori model cadenc memori model use
custom function sign-off provid support
memori span memori interfac type memori
acceler vip chip large/complex verifi
logic simul softwar palladium xp hardware-
acceler system speed-up simul perform
acceler vip enabl two method hardware-assist
verif simul acceler hardware/softwar co-
assertion-bas vip vip comprehens formal analysi
mathemat approach verif uniqu abil
prove design correct formal verif applic
limit scope
gener revenu licens softwar ip sell leas
emul prototyp hardwar technolog compani also gener revenu
provid mainten servic software/hardware/ip provid
engin servic earn royalti gener use ip
chart mix product/mainten revenu servic remain steadi time
product maintenc revenu total
servic total
revenu mix histor approxim revenu
recogn time remaind recogn point time typic upon
product deliveri revenu recogn time includ revenu softwar
servic royalti ip arrang mainten ip licens
hardwar up-front revenu deriv sale emul prototyp
hardwar ip licens compani first adopt three
full calendar quarter ahead main eda peer estim averag contract
durat softwar subscript approxim year
consist improv profit measur non-gaap
oper margin sinc come great recess larg
driven acceler top-line revenu growth disciplin expens manag
annual growth non-gaap expens last year view
oper margin upsid limit move forward rel given
perpetu need sustain support semis/systems/electron innov
non-gaap opm alreadi track reach
chart return equiti non-gaap
return equiti non-gaap net income/equ
also gener improving/lead return equiti investor
measur return equiti roe non-gaap net incom divid net asset roe
reach highest level approach nearli last trough
given posit vendor applic softwar asset base histor
compos heavi weight goodwil acquir intang
asset recent year fix asset properti plant equip
histor account total asset fix asset mainli
compris comput relat equip equival
gener fluctuat total asset base rang
regard liabil equiti typic maintain
defer revenu account histor somewhat
reli debt fund sourc total liabil equiti though
chart asset base compris larg goodwil intang
chart composit liabil equiti
maintain averag net cash balanc approxim sinc
hold aggreg cash equival
held foreign subsidiari rest us
chart net net cash per share
leverag ration would suggest histor reli debt
major compon capit structur debt-to-equ gross debt leverag
measur gross debt divid ttm ebitda trend
gross debt/ttm ebitda ratio appear modest next mani
semiconductor stock coverag taken net leverag fund
 last year
oper cash flow grow fairli steadili last sever year
oper cash flow sometim lumpi sinc larg depend
time subscript renew long-run ocf tend track ebitda fairli
close also demonstr solid convers convert
non- net incom averag view posit indic
regard credibl use non-gaap report result
use cash
sinc buyback although lumpi opportunist one
largest use cash account approxim oper cash
gener period time aggreg acquisit
asset anoth larg use cash cnd account
chart percentag ocf spent buyback capital-expenditure
chart buyback percentag free cash flow
 acquisit intang
buyback
product mainten
total cost good sold
total cost good sold non-gaap
market sale
market sale non-gaap
research develop
research develop non-gaap
gener administr
gener administr non-gaap
digit ic design signoff
system interconnect analysi
sale
digit ic design signoff
system interconnect analysi
digit ic design signoff
system interconnect analysi
digit ic design signoff
system interconnect analysi
cash equival
prepaid expens
properti plant equip net
current portion long-term debt
account payabl accru liabil
current portion defer revenu
long-term portion defer revenu
total liabil stockhold equiti
liquid ratio
depreci amort
amort debt discount fee
loss invest net
provis recoveri loss gain receiv net
prepaid expens
account payabl accru liabil
net cash provid oper activ
purchas non-market invest
proce sale non-market invest
purchas properti plant equip
paid busi combin asset acquisit net cash acquir
net cash use invest activ
proce revolv credit facil
payment revolv credit facil
princip payment term loan
proce issuanc common stock
stock receiv payment employe tax vest restrict stock
payment repurchas common stock
chang book overdraft
net cash provid use financ activ
effect exchang rate chang cash cash equival
increas decreas cash cash equival
sale
ttm sale
po base ev/ebitda support dcf analysi
premium histor trade rang in-line eda ip broader softwar
peer given lead profit potenti near double-digit eps/fcf/ebitda
growth expect trade line peer investor assign premium valu
busi well lever top secular driver artifici
intellig autonom car semis/electronics/technolog much
mute cyclic predictable/recur revenu
downsid risk share loss exist market primari competitor
broader econom downturn dampen semi spend correspond spend
eda tool servic escal us-china trade war limit abil sell
key custom semiconductor industri consolid acceler could
diminish custom spend power ventur adjac system analysi market
fail meaning acceler revenu growth increment invest suppress
assign po base ev/ebitda complement
dcf analysi premium histor trade rang in-line eda ip
downsid risk includ share loss exist market competitor cadenc
mentor siemen broader econom downturn dampen semi spend
correspond spend eda tool servic escal us-china trade war
limit abil sell key custom semiconductor industri consolid
acceler could diminish custom spend power on-going invest
adam gonzalez cfa herebi certifi view express research report
accur reflect person view subject secur issuer also
certifi part compens directli indirectli relat
specif recommend view express research report
us semiconductor semiconductor capit equip coverag cluster
qualiti earn
iqmethod smi set bofa merril lynch standard measur serv maintain global consist three broad head busi perform qualiti earn valid key featur
iqmethod consist structur detail transpar methodolog guidelin maxim effect compar valuat process identifi common pitfal
iqdatabas real-tim global research databas sourc directli equiti analyst earn model includ forecast well histor data incom statement balanc sheet cash
flow statement compani cover bofa merril lynch
iqprofil sm iqmethod sm servic mark america corpor iqdatabas regist servic mark america corpor
