{'out': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
         'CLines': [[None, None, '12:C'], [None, None, '12:C']],
         'Clocked': True,
         'DDeps': [[], ['load', 'data', 'out', 'amount']],
         'DLines': ['14:D', '17:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f151674ebd0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f15167bd610>]}}
