

================================================================
== Vitis HLS Report for 'collect_input_Pipeline_VITIS_LOOP_91_2'
================================================================
* Date:           Fri Dec  9 11:04:53 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_91_2  |        0|        8|         3|          2|          2|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_86 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %in_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln173_3_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln173_3" [src/fft.cpp:81]   --->   Operation 10 'read' 'zext_ln173_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty" [src/fft.cpp:81]   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %empty_86"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %y"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_load = load i11 %empty_86"   --->   Operation 15 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln91 = icmp_eq  i11 %p_load, i11 %tmp" [src/fft.cpp:91]   --->   Operation 16 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln1027 = add i11 %p_load, i11 1"   --->   Operation 17 'add' 'add_ln1027' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc.split, void %for.inc57.exitStub" [src/fft.cpp:91]   --->   Operation 18 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln91 = store i11 %add_ln1027, i11 %empty_86" [src/fft.cpp:91]   --->   Operation 19 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.48>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%y_load = load i13 %y"   --->   Operation 20 'load' 'y_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i13 %y_load"   --->   Operation 21 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%add_ln173 = add i12 %zext_ln173_3_read, i12 %trunc_ln173"   --->   Operation 22 'add' 'add_ln173' <Predicate = (!icmp_ln91)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i12 %add_ln173"   --->   Operation 23 'zext' 'zext_ln173' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln173"   --->   Operation 24 'getelementptr' 'I_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.50ns)   --->   "%in_st_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %in_st" [src/fft.cpp:95]   --->   Operation 25 'read' 'in_st_read' <Predicate = (!icmp_ln91)> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i128 %in_st_read" [src/fft.cpp:95]   --->   Operation 26 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 16, i32 31" [src/fft.cpp:95]   --->   Operation 27 'partselect' 'trunc_ln95_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 32, i32 47" [src/fft.cpp:95]   --->   Operation 28 'partselect' 'trunc_ln95_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln95_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 48, i32 63" [src/fft.cpp:95]   --->   Operation 29 'partselect' 'trunc_ln95_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln95_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 64, i32 79" [src/fft.cpp:95]   --->   Operation 30 'partselect' 'trunc_ln95_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln95_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 80, i32 95" [src/fft.cpp:95]   --->   Operation 31 'partselect' 'trunc_ln95_6' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln95_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 96, i32 111" [src/fft.cpp:95]   --->   Operation 32 'partselect' 'trunc_ln95_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln95_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 112, i32 127" [src/fft.cpp:95]   --->   Operation 33 'partselect' 'trunc_ln95_8' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_0_0_0_033_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln95, i16 %trunc_ln95_2"   --->   Operation 34 'bitconcatenate' 'p_0_0_0_033_partset' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln176 = store i32 %p_0_0_0_033_partset, i12 %I_addr"   --->   Operation 35 'store' 'store_ln176' <Predicate = (!icmp_ln91)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln173_1)   --->   "%or_ln98 = or i12 %trunc_ln173, i12 1" [src/fft.cpp:98]   --->   Operation 36 'or' 'or_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln173_1 = add i12 %zext_ln173_3_read, i12 %or_ln98"   --->   Operation 37 'add' 'add_ln173_1' <Predicate = (!icmp_ln91)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i12 %add_ln173_1"   --->   Operation 38 'zext' 'zext_ln173_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%I_addr_29 = getelementptr i32 %I, i64 0, i64 %zext_ln173_1"   --->   Operation 39 'getelementptr' 'I_addr_29' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_1_037_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln95_3, i16 %trunc_ln95_4"   --->   Operation 40 'bitconcatenate' 'p_0_0_1_037_partset' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.35ns)   --->   "%store_ln176 = store i32 %p_0_0_1_037_partset, i12 %I_addr_29"   --->   Operation 41 'store' 'store_ln176' <Predicate = (!icmp_ln91)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%add_ln91 = add i13 %y_load, i13 4" [src/fft.cpp:91]   --->   Operation 42 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln91 = store i13 %add_ln91, i13 %y" [src/fft.cpp:91]   --->   Operation 43 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:94]   --->   Operation 44 'specpipeline' 'specpipeline_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2" [src/fft.cpp:93]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/fft.cpp:84]   --->   Operation 46 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln173_2)   --->   "%or_ln100 = or i12 %trunc_ln173, i12 2" [src/fft.cpp:100]   --->   Operation 47 'or' 'or_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln173_2 = add i12 %zext_ln173_3_read, i12 %or_ln100"   --->   Operation 48 'add' 'add_ln173_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i12 %add_ln173_2"   --->   Operation 49 'zext' 'zext_ln173_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%I_addr_30 = getelementptr i32 %I, i64 0, i64 %zext_ln173_2"   --->   Operation 50 'getelementptr' 'I_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_2_041_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln95_5, i16 %trunc_ln95_6"   --->   Operation 51 'bitconcatenate' 'p_0_0_2_041_partset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln176 = store i32 %p_0_0_2_041_partset, i12 %I_addr_30"   --->   Operation 52 'store' 'store_ln176' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln173_3)   --->   "%or_ln102 = or i12 %trunc_ln173, i12 3" [src/fft.cpp:102]   --->   Operation 53 'or' 'or_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln173_3 = add i12 %zext_ln173_3_read, i12 %or_ln102"   --->   Operation 54 'add' 'add_ln173_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln173_4 = zext i12 %add_ln173_3"   --->   Operation 55 'zext' 'zext_ln173_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%I_addr_31 = getelementptr i32 %I, i64 0, i64 %zext_ln173_4"   --->   Operation 56 'getelementptr' 'I_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_3_045_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln95_7, i16 %trunc_ln95_8"   --->   Operation 57 'bitconcatenate' 'p_0_0_3_045_partset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "%store_ln176 = store i32 %p_0_0_3_045_partset, i12 %I_addr_31"   --->   Operation 58 'store' 'store_ln176' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc" [src/fft.cpp:91]   --->   Operation 59 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 1.44ns
The critical path consists of the following:
	'alloca' operation ('empty_86') [6]  (0 ns)
	'load' operation ('p_load') on local variable 'empty_86' [15]  (0 ns)
	'add' operation ('add_ln1027') [17]  (0.948 ns)
	'store' operation ('store_ln91', src/fft.cpp:91) of variable 'add_ln1027' on local variable 'empty_86' [58]  (0.489 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	fifo read operation ('in_st_read', src/fft.cpp:95) on port 'in_st' (src/fft.cpp:95) [28]  (1.5 ns)
	'store' operation ('store_ln176') of variable 'p_0_0_0_033_partset' on array 'I' [38]  (1.35 ns)

 <State 3>: 2.31ns
The critical path consists of the following:
	'or' operation ('or_ln100', src/fft.cpp:100) [45]  (0 ns)
	'add' operation ('add_ln173_2') [46]  (0.962 ns)
	'getelementptr' operation ('I_addr_30') [48]  (0 ns)
	'store' operation ('store_ln176') of variable 'p_0_0_2_041_partset' on array 'I' [50]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
