// Seed: 2555319083
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wor id_6,
    inout supply1 id_7,
    input wor id_8,
    output wire id_9
);
  uwire id_11 = 1;
  assign id_3.id_5 = 1'b0 ^ id_2;
  assign id_11 = id_4;
  assign id_9 = !'b0;
  module_0(); id_12(
      .id_0(1), .id_1(1)
  );
endmodule
