$date
	Fri Jul 12 16:37:29 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fifo_tb $end
$var parameter 32 ! FIFO_WIDTH $end
$var parameter 32 " DATA_WIDTH $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$var reg 8 % d_i [7:0] $end
$var reg 1 & wr_en $end
$var reg 1 ' rd_en $end
$var reg 8 ( d_o [7:0] $end
$var reg 1 ) full $end
$var reg 1 * empty $end

$scope module dut $end
$var parameter 32 + FIFO_WIDTH $end
$var parameter 32 , DATA_WIDTH $end
$var wire 1 - clk $end
$var wire 1 . rst_n $end
$var wire 1 / d_i [7] $end
$var wire 1 0 d_i [6] $end
$var wire 1 1 d_i [5] $end
$var wire 1 2 d_i [4] $end
$var wire 1 3 d_i [3] $end
$var wire 1 4 d_i [2] $end
$var wire 1 5 d_i [1] $end
$var wire 1 6 d_i [0] $end
$var wire 1 7 wr_en $end
$var wire 1 8 rd_en $end
$var reg 8 9 d_o [7:0] $end
$var reg 1 : full $end
$var reg 1 ; empty $end
$var reg 3 < current_state [2:0] $end
$var reg 3 = next_state [2:0] $end
$var reg 129 > fifo_count [128:0] $end
$var reg 7 ? wr_addr [6:0] $end
$var reg 7 @ rd_addr [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
b0 %
1&
1'
bx (
x)
x*
bx 9
x:
x;
bx <
bx =
bx >
bx ?
bx @
b10000000 !
b1000 "
b10000000 +
b1000 ,
0-
0.
06
05
04
03
02
01
00
0/
17
18
$end
#5
1#
1-
b0 <
b0 ?
b0 @
b0 >
0:
1;
1*
0)
b0 =
b10 =
#10
1$
b10100101 %
0&
0#
16
14
11
1/
1.
07
0-
b0 =
b100 =
#15
1#
1-
b100 <
#20
0#
0-
#25
1#
1-
#30
0#
0-
#35
1#
1-
#40
0#
0-
#45
1#
1-
#50
0#
0-
#55
1#
1-
#60
0#
0-
#65
1#
1-
#70
0#
0-
#75
1#
1-
#80
0#
0-
#85
1#
1-
#90
0#
0-
#95
1#
1-
#100
0#
0-
#105
1#
1-
