

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Fri Jan 10 12:06:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  25.00 ns|  18.215 ns|     6.75 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  1.100 us|  1.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |        9|        9|  0.225 us|  0.225 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    632|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|   58|    4221|  10115|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|    5445|    352|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   58|    9666|  11176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   26|       9|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_4_full_dsp_1_U15  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|  1130|    0|
    |dadd_64ns_64ns_64_4_full_dsp_1_U17  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|  1130|    0|
    |dadd_64ns_64ns_64_4_full_dsp_1_U18  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|  1130|    0|
    |dadd_64ns_64ns_64_4_full_dsp_1_U19  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|  1130|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U23     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |ddiv_64ns_64ns_64_17_no_dsp_1_U22   |ddiv_64ns_64ns_64_17_no_dsp_1   |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U21   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|  11|   275|   558|    0|
    |dsub_64ns_64ns_64_4_full_dsp_1_U16  |dsub_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|  1130|    0|
    |dsub_64ns_64ns_64_4_full_dsp_1_U20  |dsub_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|  1130|    0|
    |grp_exp_generic_double_s_fu_89      |exp_generic_double_s            |        5|  29|  1366|  2777|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        5|  58|  4221| 10115|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |and_ln10_1_fu_315_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln10_fu_309_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_218_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln9_1_fu_291_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln9_fu_285_p2                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1026                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1067                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_185                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_802                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_826                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_874                      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op62_dcmp_state1         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op98_call_state7         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op98_call_state7_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1157_state25         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1162_state25         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred206_state41          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred215_state41          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred885_state20          |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_303_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln36_fu_194_p2                   |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln38_fu_224_p2                   |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln45_fu_200_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln46_1_fu_212_p2                 |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln46_fu_206_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln54_fu_230_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln9_1_fu_279_p2                  |      icmp|   0|  0|  12|          11|           1|
    |icmp_ln9_fu_273_p2                    |      icmp|   0|  0|  12|          11|          10|
    |ap_condition_1031                     |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_235_p2                     |        or|   0|  0|  65|          64|          65|
    |ap_return                             |    select|   0|  0|  64|           1|          64|
    |select_ln38_fu_336_p3                 |    select|   0|  0|  63|           1|          63|
    |x_3_fu_245_p3                         |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_297_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_325_p2                    |       xor|   0|  0|  65|          64|          65|
    |xor_ln83_fu_347_p2                    |       xor|   0|  0|  65|          64|          65|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 632|         398|         465|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_resultf_3_phi_fu_76_p10      |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter20_expx_reg_60       |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72   |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter41_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter44_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter6_expx_reg_60        |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_72   |   9|          2|   64|        128|
    |grp_fu_134_p0                           |  14|          3|   64|        192|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  77|         17|  512|       1088|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |abst_in_reg_379                              |  63|   0|   64|          1|
    |add2_reg_456                                 |  64|   0|   64|          0|
    |add_reg_420                                  |  64|   0|   64|          0|
    |and_ln10_1_reg_437                           |   1|   0|    1|          0|
    |and_ln46_reg_397                             |   1|   0|    1|          0|
    |and_ln9_1_reg_433                            |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_expx_reg_60            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter21_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter22_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter23_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter24_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter25_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter26_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter27_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter28_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter29_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter30_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter31_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter32_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter33_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter34_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter35_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter36_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter37_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter38_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter39_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter40_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter41_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter42_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter43_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter44_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_predicate_pred1157_state25                |   1|   0|    1|          0|
    |ap_predicate_pred1162_state25                |   1|   0|    1|          0|
    |ap_predicate_pred206_state41                 |   1|   0|    1|          0|
    |ap_predicate_pred215_state41                 |   1|   0|    1|          0|
    |ap_predicate_pred885_state20                 |   1|   0|    1|          0|
    |din_exp_reg_369                              |  11|   0|   11|          0|
    |din_sign_reg_364                             |   1|   0|    1|          0|
    |expx_reg_60                                  |  64|   0|   64|          0|
    |grp_exp_generic_double_s_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_389                            |   1|   0|    1|          0|
    |icmp_ln38_reg_401                            |   1|   0|    1|          0|
    |icmp_ln45_reg_393                            |   1|   0|    1|          0|
    |icmp_ln54_reg_410                            |   1|   0|    1|          0|
    |reg_144                                      |  64|   0|   64|          0|
    |t_reg_374                                    |  63|   0|   64|          1|
    |tmp_2_reg_406                                |   1|   0|    1|          0|
    |tmp_4_reg_446                                |  64|   0|   64|          0|
    |x_3_reg_425                                  |  64|   0|   64|          0|
    |x_3_reg_425_pp0_iter5_reg                    |  64|   0|   64|          0|
    |abst_in_reg_379                              |  64|  32|   64|          1|
    |and_ln10_1_reg_437                           |  64|  32|    1|          0|
    |and_ln46_reg_397                             |  64|  32|    1|          0|
    |and_ln9_1_reg_433                            |  64|  32|    1|          0|
    |din_sign_reg_364                             |  64|  32|    1|          0|
    |expx_reg_60                                  |  64|  32|   64|          0|
    |icmp_ln36_reg_389                            |  64|  32|    1|          0|
    |icmp_ln38_reg_401                            |  64|  32|    1|          0|
    |icmp_ln45_reg_393                            |  64|  32|    1|          0|
    |icmp_ln54_reg_410                            |  64|  32|    1|          0|
    |tmp_2_reg_406                                |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |5445| 352| 4880|          3|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|t_in       |   in|   64|     ap_none|                  t_in|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

