// Seed: 291703379
module module_0 (
    input tri1 id_0,
    output supply0 id_1
);
  wire id_3;
  id_4(
      .id_0(1), .id_1(1), .id_2(1)
  ); module_2(
      id_0
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input wor id_3,
    input uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    output wor id_7
);
  module_0(
      id_6, id_0
  );
  assign id_2 = id_4 & 1;
endmodule
module module_2 (
    input tri0 id_0
);
  wire id_2;
endmodule
