INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab3/registerfile/project_1.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab3/registerfile/project_1.srcs/sim_1/new/tb_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab3/registerfile/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
