{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597247316272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597247316283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 23:48:20 2020 " "Processing started: Wed Aug 12 23:48:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597247316283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597247316283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scnu-fpga-curriculum-design -c cd_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off scnu-fpga-curriculum-design -c cd_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597247316283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1597247319134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/scnu-fpga-curriculum-design/source/modules/seg.v 3 3 " "Found 3 design units, including 3 entities, in source file /projects/scnu-fpga-curriculum-design/source/modules/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seg_ck " "Found entity 1: bcd2seg_ck" {  } { { "../source/modules/seg.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319425 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd2seg_ca " "Found entity 2: bcd2seg_ca" {  } { { "../source/modules/seg.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319425 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_display " "Found entity 3: seg_display" {  } { { "../source/modules/seg.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597247319425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/scnu-fpga-curriculum-design/source/modules/registers.v 2 2 " "Found 2 design units, including 2 entities, in source file /projects/scnu-fpga-curriculum-design/source/modules/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../source/modules/Registers.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Registers.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319500 ""} { "Info" "ISGN_ENTITY_NAME" "2 ShiftReg " "Found entity 2: ShiftReg" {  } { { "../source/modules/Registers.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597247319500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/scnu-fpga-curriculum-design/source/modules/multipliers.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/scnu-fpga-curriculum-design/source/modules/multipliers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_Flow_8x8b " "Found entity 1: Multiplier_Flow_8x8b" {  } { { "../source/modules/Multipliers.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597247319541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/scnu-fpga-curriculum-design/source/modules/key_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/scnu-fpga-curriculum-design/source/modules/key_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_handler " "Found entity 1: key_handler" {  } { { "../source/modules/key_handler.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/key_handler.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597247319578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/scnu-fpga-curriculum-design/source/modules/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/scnu-fpga-curriculum-design/source/modules/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../source/modules/clkdiv.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/clkdiv.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597247319622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/scnu-fpga-curriculum-design/source/modules/adders.v 5 5 " "Found 5 design units, including 5 entities, in source file /projects/scnu-fpga-curriculum-design/source/modules/adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_1b " "Found entity 1: HalfAdder_1b" {  } { { "../source/modules/Adders.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Adders.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319687 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder_1b " "Found entity 2: FullAdder_1b" {  } { { "../source/modules/Adders.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Adders.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319687 ""} { "Info" "ISGN_ENTITY_NAME" "3 HalfAdder_4b " "Found entity 3: HalfAdder_4b" {  } { { "../source/modules/Adders.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Adders.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319687 ""} { "Info" "ISGN_ENTITY_NAME" "4 HalfAdder " "Found entity 4: HalfAdder" {  } { { "../source/modules/Adders.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Adders.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319687 ""} { "Info" "ISGN_ENTITY_NAME" "5 FullAdder " "Found entity 5: FullAdder" {  } { { "../source/modules/Adders.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Adders.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597247319687 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cd_top.v(98) " "Verilog HDL information at cd_top.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1597247319780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/scnu-fpga-curriculum-design/source/cd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/scnu-fpga-curriculum-design/source/cd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_top " "Found entity 1: cd_top" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597247319784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597247319784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cd_top " "Elaborating entity \"cd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597247320121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(133) " "Verilog HDL assignment warning at cd_top.v(133): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320161 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(144) " "Verilog HDL assignment warning at cd_top.v(144): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320161 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(170) " "Verilog HDL assignment warning at cd_top.v(170): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320161 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(171) " "Verilog HDL assignment warning at cd_top.v(171): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320161 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cd_top.v(176) " "Verilog HDL assignment warning at cd_top.v(176): truncated value with size 32 to match size of target (7)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320162 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_bcd_data cd_top.v(189) " "Verilog HDL Always Construct warning at cd_top.v(189): inferring latch(es) for variable \"seg_bcd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1597247320162 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[0\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[0\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320162 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[1\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[1\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320162 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[2\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[2\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[3\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[3\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[4\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[4\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[5\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[5\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[6\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[6\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[7\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[7\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[8\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[8\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[9\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[9\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[10\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[10\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[11\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[11\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320163 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[12\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[12\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320165 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[13\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[13\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320166 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[14\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[14\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320167 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[15\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[15\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320167 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[16\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[16\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320167 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[17\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[17\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320168 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[18\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[18\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320168 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[19\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[19\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320168 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[20\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[20\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320168 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[21\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[21\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320168 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[22\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[22\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320168 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[23\] cd_top.v(190) " "Inferred latch for \"seg_bcd_data\[23\]\" at cd_top.v(190)" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597247320169 "|cd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_300 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_300\"" {  } { { "../source/cd_top.v" "div_50m_300" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_100 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_100\"" {  } { { "../source/cd_top.v" "div_50m_100" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_2 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_2\"" {  } { { "../source/cd_top.v" "div_50m_2" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display:segdpy " "Elaborating entity \"seg_display\" for hierarchy \"seg_display:segdpy\"" {  } { { "../source/cd_top.v" "segdpy" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(102) " "Verilog HDL assignment warning at seg.v(102): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320373 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(106) " "Verilog HDL assignment warning at seg.v(106): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320373 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(110) " "Verilog HDL assignment warning at seg.v(110): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320374 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(114) " "Verilog HDL assignment warning at seg.v(114): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320374 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(118) " "Verilog HDL assignment warning at seg.v(118): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597247320374 "|cd_top|seg_display:segdpy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seg_ca seg_display:segdpy\|bcd2seg_ca:segdec " "Elaborating entity \"bcd2seg_ca\" for hierarchy \"seg_display:segdpy\|bcd2seg_ca:segdec\"" {  } { { "../source/modules/seg.v" "segdec" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_handler key_handler:k_rst " "Elaborating entity \"key_handler\" for hierarchy \"key_handler:k_rst\"" {  } { { "../source/cd_top.v" "k_rst" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_Flow_8x8b Multiplier_Flow_8x8b:u_mul " "Elaborating entity \"Multiplier_Flow_8x8b\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\"" {  } { { "../source/cd_top.v" "u_mul" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder Multiplier_Flow_8x8b:u_mul\|HalfAdder:HA_1 " "Elaborating entity \"HalfAdder\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|HalfAdder:HA_1\"" {  } { { "../source/modules/Multipliers.v" "HA_1" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_1 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_1\"" {  } { { "../source/modules/Multipliers.v" "REG_1" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_2 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_2\"" {  } { { "../source/modules/Multipliers.v" "REG_2" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_3 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_3\"" {  } { { "../source/modules/Multipliers.v" "REG_3" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247320970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_4 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_4\"" {  } { { "../source/modules/Multipliers.v" "REG_4" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247321025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_5 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_5\"" {  } { { "../source/modules/Multipliers.v" "REG_5" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247321095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_6 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_6\"" {  } { { "../source/modules/Multipliers.v" "REG_6" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597247321166 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/modules/seg.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/modules/seg.v" 98 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1597247324365 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1597247324366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597247324698 "|cd_top|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1597247324698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1597247325213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1597247326974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/projects/scnu-fpga-curriculum-design/quartusii/output_files/cd_top.map.smsg " "Generated suppressed messages file Z:/projects/scnu-fpga-curriculum-design/quartusii/output_files/cd_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1597247327838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597247329506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597247329506 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[6\] " "No output dependent on input pin \"key\[6\]\"" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597247330562 "|cd_top|key[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[7\] " "No output dependent on input pin \"key\[7\]\"" {  } { { "../source/cd_top.v" "" { Text "Z:/projects/scnu-fpga-curriculum-design/source/cd_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597247330562 "|cd_top|key[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1597247330562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "497 " "Implemented 497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597247330570 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597247330570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "466 " "Implemented 466 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597247330570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597247330570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597247331072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 23:48:51 2020 " "Processing ended: Wed Aug 12 23:48:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597247331072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597247331072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597247331072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597247331072 ""}
