{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.508
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "ignore",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.0,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.75,
        "min_text_thickness": 0.09999999999999999,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.19999999999999998,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_on_pad_in_zone": false,
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.25,
        0.75
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "pmf_b2.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.75,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Ground",
        "pcb_color": "rgb(132, 132, 132)",
        "schematic_color": "rgb(132, 132, 132)",
        "track_width": 0.75,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.75,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Power",
        "pcb_color": "rgb(221, 133, 0)",
        "schematic_color": "rgb(221, 133, 0)",
        "track_width": 0.75,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": [
          "Board_0-/Pots board/FREQUENCY",
          "Board_0-/Other stuff/M_BP4",
          "Board_0-LP1",
          "Board_0-LINK4",
          "Board_0-/Pots board/IN2_P",
          "Board_0-Net-(U1-CAP2)",
          "Board_0--12V",
          "Board_0-Net-(J11-Pin_1)",
          "Board_0-Net-(R38-Pad2)",
          "Board_0-+12V",
          "Board_0-/Pots board/V{slash}OCT_IN_P",
          "Board_0-/Other stuff/M_HP4",
          "Board_0-Net-(R33-Pad2)",
          "Board_0--12V_1",
          "Board_0-+12V_1",
          "Board_0-/Pots board/INPUT_P",
          "Board_0-/Other stuff/M_NTB",
          "Board_0-LINK3",
          "Board_0-Net-(R13-Pad1)",
          "Board_0-Net-(U4A--)",
          "Board_0-Net-(U1-VEE)",
          "Board_0-Net-(R8-Pad1)",
          "Board_0-LP4",
          "Board_0-/Other stuff/IN2",
          "Board_0-/Filter core/INPUT",
          "Board_0-Net-(R36-Pad2)",
          "Board_0-Net-(R72-Pad1)",
          "Board_0-/Other stuff/-12V_IN",
          "Board_0-/Other stuff/M_HP2",
          "Board_0-Net-(R1-Pad1)",
          "Board_0-Net-(R27-Pad2)",
          "Board_0-Net-(R39-Pad2)",
          "Board_0-Net-(U1-OUT1)",
          "Board_0-Net-(R55-Pad2)",
          "Board_0-Net-(U1-OUT2)",
          "Board_0-Net-(R65-Pad1)",
          "Board_0-/Other stuff/IN1",
          "Board_0-Net-(R28-Pad2)",
          "Board_0-/Other stuff/M_NTA",
          "Board_0-Net-(R30-Pad2)",
          "Board_0-Net-(R58-Pad1)",
          "Board_0-Net-(U1-IRES)",
          "Board_0-/Pots board/RES_CV_IN_P",
          "Board_0-LINK2",
          "Board_0-Net-(R10-Pad2)",
          "Board_0-/Pots board/RES_CV_P",
          "Board_0-Net-(R29-Pad2)",
          "Board_0-/Other stuff/FREQ_CV_IN",
          "Board_0-/Pots board/IN1_P",
          "Board_0-Net-(U3B--)",
          "Board_0-Net-(U3D--)",
          "Board_0-/Other stuff/M_BP2",
          "Board_0-Net-(R3-Pad1)",
          "Board_0-Net-(R68-Pad2)",
          "Board_0-Net-(R63-Pad1)",
          "Board_0-Net-(U2A--)",
          "Board_0-LP2",
          "Board_0-LP3",
          "Board_0-Net-(C9-Pad1)",
          "Board_0-/Filter core/FREQ_CV",
          "Board_0-GND",
          "Board_0-/Pots board/FREQ_CV_IN_P",
          "Board_0-LINK1",
          "Board_0-/Other stuff/+12V_IN",
          "Board_0-Net-(U1-IN3)",
          "Board_0-/Pots board/V{slash}oct_trim",
          "Board_0-INPUT",
          "Board_0-/Pots board/FREQ_CV_P",
          "Board_0-/Other stuff/OUT",
          "Board_0-/Other stuff/V{slash}OCT_IN",
          "Board_0-/Filter core/RES_CV",
          "Board_0-Net-(U1-IN2)",
          "Board_0-Net-(U3C--)",
          "Board_0-/Other stuff/M_LP4",
          "Board_0-Net-(U1-IN1)",
          "Board_0-Net-(U3A--)",
          "Board_0-Net-(U2A-+)",
          "Board_0-/Pots board/RESONANCE",
          "Board_0-/Pots board/FREQ_OFFSET",
          "Board_0-Net-(U1-OUT4)",
          "Board_0-Net-(R54-Pad2)",
          "Board_0-Net-(U1-CAP4)",
          "Board_0-/Other stuff/RES_CV_IN",
          "Board_0-Net-(D3-A)",
          "Board_0-Net-(R26-Pad2)",
          "Board_0-Net-(U1-IN4)",
          "Board_0-Net-(U1-VRES)",
          "Board_0-Net-(R66-Pad2)",
          "Board_0-Net-(D3-K)",
          "Board_0-GND1",
          "Board_0-Net-(U1-CAP1)",
          "Board_0-/Other stuff/M_LP2",
          "Board_0-Net-(U1-OUT3)",
          "Board_0-Net-(R37-Pad2)",
          "Board_0-Net-(U1-CAP3)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.75,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Ground",
        "pcb_color": "rgb(132, 132, 132)",
        "schematic_color": "rgb(132, 132, 132)",
        "track_width": 0.75,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.75,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Power",
        "pcb_color": "rgb(221, 133, 0)",
        "schematic_color": "rgb(221, 133, 0)",
        "track_width": 0.75,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6,
        "nets": []
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": []
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}