#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  6 19:43:50 2020
# Process ID: 51432
# Current directory: C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.runs/synth_1
# Command line: vivado.exe -log Rechenwerk_TB.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Rechenwerk_TB.tcl
# Log file: C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.runs/synth_1/Rechenwerk_TB.vds
# Journal file: C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Rechenwerk_TB.tcl -notrace
Command: synth_design -top Rechenwerk_TB -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17900 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 437.422 ; gain = 98.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Rechenwerk_TB' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:66]
WARNING: [Synth 8-614] signal 'mux_R2_data_in' is read in the process but is not in the sensitivity list [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:193]
INFO: [Synth 8-3491] module 'data_path_struct' declared at 'C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Rechenwerk.vhd:17' bound to instance 'data_path_struct1' of component 'data_path_struct' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:260]
INFO: [Synth 8-638] synthesizing module 'data_path_struct' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Rechenwerk.vhd:36]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Arithmetische_Logikeinheit.vhd:16' bound to instance 'alu_instance' of component 'alu' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Rechenwerk.vhd:104]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Arithmetische_Logikeinheit.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Arithmetische_Logikeinheit.vhd:29]
	Parameter word_length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:17' bound to instance 'R1_inst' of component 'reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Rechenwerk.vhd:113]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:36]
	Parameter word_length bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:40]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:40]
INFO: [Synth 8-256] done synthesizing module '\reg ' (2#1) [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:36]
	Parameter word_length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:17' bound to instance 'R2_inst' of component 'reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Rechenwerk.vhd:124]
	Parameter word_length bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:17' bound to instance 'Status_inst' of component 'reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Rechenwerk.vhd:135]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized2' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:36]
	Parameter word_length bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:40]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized2' (2#1) [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:36]
	Parameter word_length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Register.vhd:17' bound to instance 'Alu_res_reg_inst' of component 'reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Rechenwerk.vhd:146]
	Parameter word_length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Mux.vhd:17' bound to instance 'mux_inst' of component 'mux' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Rechenwerk.vhd:157]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Mux.vhd:32]
	Parameter word_length bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (3#1) [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Mux.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'data_path_struct' (4#1) [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Rechenwerk.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element program_counter_reg was removed.  [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element value_reg was removed.  [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element value_std_reg was removed.  [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'Rechenwerk_TB' (5#1) [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:66]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 493.742 ; gain = 155.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 493.742 ; gain = 155.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 493.742 ; gain = 155.273
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Arithmetische_Logikeinheit.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'status_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Arithmetische_Logikeinheit.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'int_result_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/components/Arithmetische_Logikeinheit.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'mux_sel_sig_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:131]
WARNING: [Synth 8-327] inferring latch for variable 'R2_en_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:132]
WARNING: [Synth 8-327] inferring latch for variable 'R1_en_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:133]
WARNING: [Synth 8-327] inferring latch for variable 'instruction_en_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:134]
WARNING: [Synth 8-327] inferring latch for variable 'mux_sel_sig_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:197]
WARNING: [Synth 8-327] inferring latch for variable 'R2_en_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:198]
WARNING: [Synth 8-327] inferring latch for variable 'R1_en_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:199]
WARNING: [Synth 8-327] inferring latch for variable 'instruction_en_reg' [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:200]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 493.742 ; gain = 155.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Rechenwerk_TB 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	  12 Input      1 Bit        Muxes := 3     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module data_path_struct 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/result_reg[4]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/result_reg[3]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/result_reg[2]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/result_reg[1]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/result_reg[0]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/status_reg[2]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/status_reg[1]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/status_reg[0]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[31]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[30]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[29]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[28]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[27]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[26]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[25]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[24]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[23]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[22]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[21]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[20]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[19]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[18]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[17]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[16]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[15]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[14]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[13]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[12]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[11]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[10]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[9]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[8]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[7]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[6]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[5]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[4]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[3]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[2]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[1]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (data_path_struct1/alu_instance/int_result_reg[0]) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (mux_sel_sig_reg) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (R2_en_reg) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (R1_en_reg) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (instruction_en_reg) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (mux_sel_sig_reg__0) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (R2_en_reg__0) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (R1_en_reg__0) is unused and will be removed from module Rechenwerk_TB.
WARNING: [Synth 8-3332] Sequential element (instruction_en_reg__0) is unused and will be removed from module Rechenwerk_TB.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.563 ; gain = 1096.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.563 ; gain = 1096.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.563 ; gain = 1096.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1434.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1434.563 ; gain = 1108.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.563 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.runs/synth_1/Rechenwerk_TB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Rechenwerk_TB_utilization_synth.rpt -pb Rechenwerk_TB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  6 19:44:32 2020...
