* C:\Users\enweir\Documents\Cornell Spring 2017\Microelectronics\Lab 4\lab4\Spice\Op_Amp_Model_5_1_2017.asc
M4 N008 N006 -Vdd -Vdd NMOS
M3 N006 N006 -Vdd -Vdd NMOS
M7 N007 N001 Vdd Vdd PMOS
M9 N002 N001 Vdd Vdd PMOS
M8 N007 N008 -Vdd -Vdd NMOS
C1 N007 N008 0.000000000003
R1 0 N001 50000
V1 Vdd 0 10
V12 N004 N009 SINE(0 0.5 100 0 0 0 1000)
V13 N009 0 0
V2 -Vdd 0 -10
M5 N001 N001 Vdd Vdd PMOS
M6 N003 N001 Vdd Vdd PMOS
M2 N008 N005 N003 Vdd PMOS
M13 N006 N004 N003 Vdd PMOS
M1 N002 N007 -Vdd -Vdd NMOS
R2 N005 0 10000
R3 Vout N005 10000
M10 Vout N006 -Vdd -Vdd NMOS
M11 Vdd N002 Vout -Vdd NMOS
.model NMOS NMOS
.model PMOS PMOS
.lib C:\Users\enweir\Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m
.backanno
.end
