/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire [3:0] celloutsig_0_92z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_3z ? celloutsig_0_2z[2] : celloutsig_0_1z;
  assign celloutsig_0_14z = celloutsig_0_1z ? celloutsig_0_2z[2] : celloutsig_0_6z;
  assign celloutsig_0_7z = ~(celloutsig_0_0z & celloutsig_0_6z);
  assign celloutsig_1_1z = ~(in_data[158] & in_data[147]);
  assign celloutsig_1_18z = ~(celloutsig_1_12z & celloutsig_1_12z);
  assign celloutsig_0_16z = ~(celloutsig_0_13z & in_data[62]);
  assign celloutsig_0_0z = ~(in_data[93] | in_data[86]);
  assign celloutsig_0_31z = ~(celloutsig_0_19z[6] | celloutsig_0_2z[2]);
  assign celloutsig_1_11z = ~celloutsig_1_0z;
  assign celloutsig_0_29z = ~celloutsig_0_6z;
  assign celloutsig_0_91z = ~((celloutsig_0_34z[2] | celloutsig_0_31z) & celloutsig_0_28z[10]);
  assign celloutsig_1_19z = ~((celloutsig_1_7z | celloutsig_1_14z) & celloutsig_1_11z);
  assign celloutsig_0_33z = ~((celloutsig_0_0z | celloutsig_0_6z) & celloutsig_0_13z);
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[17];
  reg [7:0] _17_;
  always_ff @(negedge clkin_data[96], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 8'h00;
    else _17_ <= { celloutsig_0_28z[5:1], celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_9z };
  assign { _00_, _02_[6:4], _01_, _02_[2:0] } = _17_;
  assign celloutsig_0_92z = celloutsig_0_49z & { celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_4z[18], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z } >= { in_data[114:106], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_17z = { in_data[78:69], celloutsig_0_16z } && { celloutsig_0_15z[8:0], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_2z = ! { in_data[144:128], celloutsig_1_1z };
  assign celloutsig_0_24z = ! { celloutsig_0_19z[5:0], celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[130:126] < in_data[160:156];
  assign celloutsig_1_14z = { in_data[172:171], celloutsig_1_11z } < { celloutsig_1_4z[10:9], celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z } < { in_data[25:23], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_12z = { celloutsig_0_2z[1], 1'h0, celloutsig_0_11z, 1'h0, celloutsig_0_3z, 1'h0 } < { celloutsig_0_10z[2:1], celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[79:72], celloutsig_0_8z, celloutsig_0_6z } % { 1'h1, in_data[49:45], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_15z = { in_data[27:21], celloutsig_0_2z, celloutsig_0_7z } % { 1'h1, in_data[10:3], celloutsig_0_3z, celloutsig_0_13z, 1'h0 };
  assign celloutsig_0_28z = { in_data[39:31], celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_12z } % { 1'h1, celloutsig_0_15z[10:1], celloutsig_0_13z };
  assign celloutsig_0_8z = in_data[20:17] !== { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_12z = { in_data[170], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z } !== { celloutsig_1_8z[11:9], celloutsig_1_7z };
  assign celloutsig_1_8z = { in_data[113:109], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z } | { in_data[141:131], celloutsig_1_7z };
  assign celloutsig_1_5z = & in_data[122:120];
  assign celloutsig_0_4z = | { in_data[39:33], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = | { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_22z = | { celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_3z = in_data[76] & in_data[93];
  assign celloutsig_0_9z = celloutsig_0_4z & celloutsig_0_1z;
  assign celloutsig_1_3z = celloutsig_1_1z & celloutsig_1_0z;
  assign celloutsig_1_6z = | celloutsig_1_4z[21:16];
  assign celloutsig_0_34z = { celloutsig_0_10z[3:0], celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_24z } >>> { celloutsig_0_19z[5:0], celloutsig_0_33z };
  assign celloutsig_0_49z = celloutsig_0_2z >>> { _02_[4], _01_, _02_[2:1] };
  assign celloutsig_1_4z = { in_data[131:127], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >>> { in_data[161:147], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >>> in_data[34:31];
  always_latch
    if (clkin_data[32]) celloutsig_0_19z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_15z[5:3], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_17z };
  assign { _02_[7], _02_[3] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
