{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607502596331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607502596332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:29:56 2020 " "Processing started: Wed Dec 09 11:29:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607502596332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607502596332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off countdowntimer -c countdowntimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off countdowntimer -c countdowntimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607502596332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607502596985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowntimer.v 4 4 " "Found 4 design units, including 4 entities, in source file countdowntimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdowntimer " "Found entity 1: countdowntimer" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597014 ""} { "Info" "ISGN_ENTITY_NAME" "2 bintoval " "Found entity 2: bintoval" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597014 ""} { "Info" "ISGN_ENTITY_NAME" "3 updatingtoincrement " "Found entity 3: updatingtoincrement" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597014 ""} { "Info" "ISGN_ENTITY_NAME" "4 numtosegment " "Found entity 4: numtosegment" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countdowntimer " "Elaborating entity \"countdowntimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607502597059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 countdowntimer.v(57) " "Verilog HDL assignment warning at countdowntimer.v(57): truncated value with size 32 to match size of target (3)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502597062 "|countdowntimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updatingtoincrement updatingtoincrement:uti " "Elaborating entity \"updatingtoincrement\" for hierarchy \"updatingtoincrement:uti\"" {  } { { "countdowntimer.v" "uti" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597093 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(105) " "Verilog HDL Case Statement warning at countdowntimer.v(105): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502597093 "|countdowntimer|updatingtoincrement:uti"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increment countdowntimer.v(105) " "Verilog HDL Always Construct warning at countdowntimer.v(105): inferring latch(es) for variable \"increment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502597093 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[0\] countdowntimer.v(105) " "Inferred latch for \"increment\[0\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[1\] countdowntimer.v(105) " "Inferred latch for \"increment\[1\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[2\] countdowntimer.v(105) " "Inferred latch for \"increment\[2\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[3\] countdowntimer.v(105) " "Inferred latch for \"increment\[3\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[4\] countdowntimer.v(105) " "Inferred latch for \"increment\[4\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[5\] countdowntimer.v(105) " "Inferred latch for \"increment\[5\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[6\] countdowntimer.v(105) " "Inferred latch for \"increment\[6\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[7\] countdowntimer.v(105) " "Inferred latch for \"increment\[7\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[8\] countdowntimer.v(105) " "Inferred latch for \"increment\[8\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[9\] countdowntimer.v(105) " "Inferred latch for \"increment\[9\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[10\] countdowntimer.v(105) " "Inferred latch for \"increment\[10\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597094 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[11\] countdowntimer.v(105) " "Inferred latch for \"increment\[11\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[12\] countdowntimer.v(105) " "Inferred latch for \"increment\[12\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[13\] countdowntimer.v(105) " "Inferred latch for \"increment\[13\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[14\] countdowntimer.v(105) " "Inferred latch for \"increment\[14\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[15\] countdowntimer.v(105) " "Inferred latch for \"increment\[15\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[16\] countdowntimer.v(105) " "Inferred latch for \"increment\[16\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[17\] countdowntimer.v(105) " "Inferred latch for \"increment\[17\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[18\] countdowntimer.v(105) " "Inferred latch for \"increment\[18\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[19\] countdowntimer.v(105) " "Inferred latch for \"increment\[19\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[20\] countdowntimer.v(105) " "Inferred latch for \"increment\[20\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[21\] countdowntimer.v(105) " "Inferred latch for \"increment\[21\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[22\] countdowntimer.v(105) " "Inferred latch for \"increment\[22\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[23\] countdowntimer.v(105) " "Inferred latch for \"increment\[23\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[24\] countdowntimer.v(105) " "Inferred latch for \"increment\[24\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[25\] countdowntimer.v(105) " "Inferred latch for \"increment\[25\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597095 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[26\] countdowntimer.v(105) " "Inferred latch for \"increment\[26\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597096 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[27\] countdowntimer.v(105) " "Inferred latch for \"increment\[27\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597096 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[28\] countdowntimer.v(105) " "Inferred latch for \"increment\[28\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597096 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[29\] countdowntimer.v(105) " "Inferred latch for \"increment\[29\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597096 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[30\] countdowntimer.v(105) " "Inferred latch for \"increment\[30\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597096 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[31\] countdowntimer.v(105) " "Inferred latch for \"increment\[31\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597096 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv1 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv1\"" {  } { { "countdowntimer.v" "btv1" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502597109 "|countdowntimer|bintoval:btv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv2 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv2\"" {  } { { "countdowntimer.v" "btv2" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502597121 "|countdowntimer|bintoval:btv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv3 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv3\"" {  } { { "countdowntimer.v" "btv3" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502597133 "|countdowntimer|bintoval:btv3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv4 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv4\"" {  } { { "countdowntimer.v" "btv4" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502597145 "|countdowntimer|bintoval:btv4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv5 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv5\"" {  } { { "countdowntimer.v" "btv5" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502597159 "|countdowntimer|bintoval:btv5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv6 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv6\"" {  } { { "countdowntimer.v" "btv6" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502597170 "|countdowntimer|bintoval:btv6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts1 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts1\"" {  } { { "countdowntimer.v" "nts1" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597182 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502597182 "|countdowntimer|numtosegment:nts1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502597182 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597183 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597183 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597183 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597183 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597183 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597183 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597183 "|countdowntimer|numtosegment:nts1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts2 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts2\"" {  } { { "countdowntimer.v" "nts2" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597194 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502597195 "|countdowntimer|numtosegment:nts2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502597195 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597195 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597195 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597195 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597196 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597196 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597196 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597196 "|countdowntimer|numtosegment:nts2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts3 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts3\"" {  } { { "countdowntimer.v" "nts3" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597210 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502597210 "|countdowntimer|numtosegment:nts3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502597210 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597211 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597211 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597211 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597211 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597211 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597211 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597211 "|countdowntimer|numtosegment:nts3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts4 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts4\"" {  } { { "countdowntimer.v" "nts4" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597243 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502597244 "|countdowntimer|numtosegment:nts4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502597244 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597244 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597244 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597244 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597244 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597245 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597245 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597245 "|countdowntimer|numtosegment:nts4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts5 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts5\"" {  } { { "countdowntimer.v" "nts5" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597257 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502597257 "|countdowntimer|numtosegment:nts5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502597257 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597258 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597258 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597258 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597258 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597258 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597258 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597258 "|countdowntimer|numtosegment:nts5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts6 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts6\"" {  } { { "countdowntimer.v" "nts6" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597278 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502597278 "|countdowntimer|numtosegment:nts6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502597278 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597279 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597279 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597279 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597279 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597279 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597279 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502597279 "|countdowntimer|numtosegment:nts6"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv1\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv2\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv2\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv3\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv3\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv4\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv4\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv5\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv5\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv6\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv6\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "countdowntimer.v" "Mod1" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "countdowntimer.v" "Mod2" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597560 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1607502597560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bintoval:btv1\|lpm_divide:Mod0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv1\|lpm_divide:Mod0 " "Instantiated megafunction \"bintoval:btv1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597586 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502597586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h6m " "Found entity 1: lpm_divide_h6m" {  } { { "db/lpm_divide_h6m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_h6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv2\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv2\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597772 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502597772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bintoval:btv2\|lpm_divide:Mod0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv2\|lpm_divide:Mod0 " "Instantiated megafunction \"bintoval:btv2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597827 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502597827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv3\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502597924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv3\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502597924 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502597924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gem " "Found entity 1: lpm_divide_gem" {  } { { "db/lpm_divide_gem.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_gem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502597977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502597977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv4\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502598035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv4\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598035 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502598035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv5\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502598159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv5\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598159 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502598159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tfm " "Found entity 1: lpm_divide_tfm" {  } { { "db/lpm_divide_tfm.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_tfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv6\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502598282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv6\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598282 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502598282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bintoval:btv6\|lpm_divide:Mod0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502598401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv6\|lpm_divide:Mod0 " "Instantiated megafunction \"bintoval:btv6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598402 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502598402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f6m " "Found entity 1: lpm_divide_f6m" {  } { { "db/lpm_divide_f6m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_f6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502598499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598499 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502598499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_58m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_58m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_58m " "Found entity 1: lpm_divide_58m" {  } { { "db/lpm_divide_58m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_58m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502598635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502598635 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502598635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v4m " "Found entity 1: lpm_divide_v4m" {  } { { "db/lpm_divide_v4m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_v4m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_eve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502598698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502598698 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1607502599636 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numtosegment:nts6\|segment\[3\] numtosegment:nts6\|segment\[0\] " "Duplicate LATCH primitive \"numtosegment:nts6\|segment\[3\]\" merged with LATCH primitive \"numtosegment:nts6\|segment\[0\]\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502599779 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "updatingtoincrement:uti\|increment\[15\] updatingtoincrement:uti\|increment\[7\] " "Duplicate LATCH primitive \"updatingtoincrement:uti\|increment\[15\]\" merged with LATCH primitive \"updatingtoincrement:uti\|increment\[7\]\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502599779 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "updatingtoincrement:uti\|increment\[10\] updatingtoincrement:uti\|increment\[11\] " "Duplicate LATCH primitive \"updatingtoincrement:uti\|increment\[10\]\" merged with LATCH primitive \"updatingtoincrement:uti\|increment\[11\]\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502599779 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1607502599779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[0\] " "Latch numtosegment:nts1\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599788 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[1\] " "Latch numtosegment:nts1\|segment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599788 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[2\] " "Latch numtosegment:nts1\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599788 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[3\] " "Latch numtosegment:nts1\|segment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599788 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[4\] " "Latch numtosegment:nts1\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599788 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[5\] " "Latch numtosegment:nts1\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599788 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[6\] " "Latch numtosegment:nts1\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599788 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[0\] " "Latch numtosegment:nts3\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599788 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[1\] " "Latch numtosegment:nts3\|segment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599789 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[2\] " "Latch numtosegment:nts3\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599789 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[3\] " "Latch numtosegment:nts3\|segment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599789 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[4\] " "Latch numtosegment:nts3\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599789 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[5\] " "Latch numtosegment:nts3\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599789 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[6\] " "Latch numtosegment:nts3\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599789 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[0\] " "Latch numtosegment:nts5\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599789 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[1\] " "Latch numtosegment:nts5\|segment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599789 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[2\] " "Latch numtosegment:nts5\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599789 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[3\] " "Latch numtosegment:nts5\|segment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[4\] " "Latch numtosegment:nts5\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[5\] " "Latch numtosegment:nts5\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[6\] " "Latch numtosegment:nts5\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[0\] " "Latch numtosegment:nts6\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numtosegment:nts6\|Mux0~synth " "Ports D and ENA on the latch are fed by the same signal numtosegment:nts6\|Mux0~synth" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[2\] " "Latch numtosegment:nts6\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numtosegment:nts6\|Mux2~synth " "Ports D and ENA on the latch are fed by the same signal numtosegment:nts6\|Mux2~synth" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[4\] " "Latch numtosegment:nts6\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv6\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[93\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv6\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[93\]~synth" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_e2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[5\] " "Latch numtosegment:nts6\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numtosegment:nts6\|Mux0~synth " "Ports D and ENA on the latch are fed by the same signal numtosegment:nts6\|Mux0~synth" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[6\] " "Latch numtosegment:nts6\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv6\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[94\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv6\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[94\]~synth" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_e2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[0\] " "Latch updatingtoincrement:uti\|increment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599790 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[1\] " "Latch updatingtoincrement:uti\|increment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599791 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[2\] " "Latch updatingtoincrement:uti\|increment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599791 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[3\] " "Latch updatingtoincrement:uti\|increment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599791 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[7\] " "Latch updatingtoincrement:uti\|increment\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[2\] " "Ports D and ENA on the latch are fed by the same signal updating\[2\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599791 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[6\] " "Latch updatingtoincrement:uti\|increment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599791 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[5\] " "Latch updatingtoincrement:uti\|increment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[2\] " "Ports D and ENA on the latch are fed by the same signal updating\[2\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599791 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[4\] " "Latch updatingtoincrement:uti\|increment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599791 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[11\] " "Latch updatingtoincrement:uti\|increment\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[2\] " "Ports D and ENA on the latch are fed by the same signal updating\[2\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599791 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[9\] " "Latch updatingtoincrement:uti\|increment\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[2\] " "Ports D and ENA on the latch are fed by the same signal updating\[2\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502599791 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502599791 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[7\] GND " "Pin \"HEX7\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502604406 "|countdowntimer|HEX7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607502604406 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~6 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_6_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_7_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 171 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_8_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_9_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_10_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_10_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_10_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_11_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_11_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_11_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_12_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_12_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_12_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_13_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_13_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_13_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_14_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_14_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_14_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_15_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_16_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_16_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_16_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_17_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_17_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_17_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_18_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_18_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_18_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~6 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_12_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_12_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_12_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_13_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_13_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_13_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_14_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_14_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_14_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_15_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_16_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_16_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_16_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_17_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_17_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_17_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_18_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_18_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_18_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_19_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_19_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_19_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_20_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_20_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_20_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_21_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_21_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_21_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_22_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_22_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_22_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_23_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_23_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_23_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_24_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_24_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_24_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_25_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_25_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_25_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_26_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_26_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_26_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_27_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_27_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_27_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_28_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_28_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_28_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_29_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_29_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_29_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_30_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_30_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_30_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|add_sub_3_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|add_sub_3_result_int\[0\]~0\"" {  } { { "db/alt_u_div_eve.tdf" "add_sub_3_result_int\[0\]~0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_eve.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605341 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1607502605341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607502605795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502605795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6684 " "Implemented 6684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607502606116 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607502606116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6597 " "Implemented 6597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607502606116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607502606116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607502606171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:30:06 2020 " "Processing ended: Wed Dec 09 11:30:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607502606171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607502606171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607502606171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607502606171 ""}
