<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - VectorIdiv/VectorIdiv.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">VectorIdiv</a> - VectorIdiv.v<span style="font-size: 80%;"> (source / <a href="VectorIdiv.v.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">100.0&nbsp;%</td>
            <td class="headerCovTableEntry">2101</td>
            <td class="headerCovTableEntry">2101</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2025-12-24 15:47:45</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">             Branch data     Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>                 :             : // Generated by CIRCT firtool-1.62.1</span>
<span id="L2"><span class="lineNum">       2</span>                 :             : module IterBlockI8Nr4(</span>
<span id="L3"><span class="lineNum">       3</span>                 :<span class="tlaGNC tlaBgGNC">      184118 :   input  [8:0] io_d_cons_0,</span></span>
<span id="L4"><span class="lineNum">       4</span>                 :<span class="tlaGNC">       92528 :   input  [8:0] io_d_cons_1,</span></span>
<span id="L5"><span class="lineNum">       5</span>                 :<span class="tlaGNC">          36 :   input  [8:0] io_d_cons_2,</span></span>
<span id="L6"><span class="lineNum">       6</span>                 :<span class="tlaGNC">      150960 :   input  [8:0] io_d_cons_3,</span></span>
<span id="L7"><span class="lineNum">       7</span>                 :<span class="tlaGNC">      367339 :   input  [8:0] io_pre_w,</span></span>
<span id="L8"><span class="lineNum">       8</span>                 :<span class="tlaGNC">      282193 :   input  [7:0] io_pre_w_low,</span></span>
<span id="L9"><span class="lineNum">       9</span>                 :<span class="tlaGNC">      439568 :   output [8:0] io_nxt_w,</span></span>
<span id="L10"><span class="lineNum">      10</span>                 :<span class="tlaGNC">          15 :   output [7:0] io_nxt_w_low,</span></span>
<span id="L11"><span class="lineNum">      11</span>                 :<span class="tlaGNC">       96594 :   input  [7:0] io_pre_q,</span></span>
<span id="L12"><span class="lineNum">      12</span>                 :<span class="tlaGNC">      103777 :   output [7:0] io_nxt_q</span></span>
<span id="L13"><span class="lineNum">      13</span>                 :             : );</span>
<span id="L14"><span class="lineNum">      14</span>                 :             : </span>
<span id="L15"><span class="lineNum">      15</span>                 :             :   wire [3:0][8:0] _GEN = {{io_d_cons_3}, {io_d_cons_2}, {io_d_cons_1}, {io_d_cons_0}};</span>
<span id="L16"><span class="lineNum">      16</span>                 :             :   wire [8:0]      _tmp_T =</span>
<span id="L17"><span class="lineNum">      17</span>                 :             :     9'(_GEN[2'({1'h0, io_pre_w[8]} + 2'h1)] + {io_pre_w[7:0], io_pre_w_low[7]});</span>
<span id="L18"><span class="lineNum">      18</span>                 :             :   wire [8:0]      _GEN_0 = {io_pre_w[6:0], io_pre_w_low[7:6]};</span>
<span id="L19"><span class="lineNum">      19</span>                 :             :   wire [1:0]      _GEN_1 = {io_pre_w[8], _tmp_T[8]};</span>
<span id="L20"><span class="lineNum">      20</span>                 :             :   wire [8:0]      _io_nxt_w_T_10 =</span>
<span id="L21"><span class="lineNum">      21</span>                 :             :     (_GEN_1 == 2'h0 ? 9'(io_d_cons_0 + _GEN_0) : 9'h0)</span>
<span id="L22"><span class="lineNum">      22</span>                 :             :     | (_GEN_1 == 2'h1 ? 9'(io_d_cons_1 + _GEN_0) : 9'h0)</span>
<span id="L23"><span class="lineNum">      23</span>                 :             :     | (_GEN_1 == 2'h2 ? 9'(io_d_cons_2 + _GEN_0) : 9'h0)</span>
<span id="L24"><span class="lineNum">      24</span>                 :             :     | ((&amp;_GEN_1) ? 9'(io_d_cons_3 + _GEN_0) : 9'h0);</span>
<span id="L25"><span class="lineNum">      25</span>                 :             :   assign io_nxt_w = _io_nxt_w_T_10;</span>
<span id="L26"><span class="lineNum">      26</span>                 :             :   assign io_nxt_w_low = {io_pre_w_low[5:0], 2'h0};</span>
<span id="L27"><span class="lineNum">      27</span>                 :             :   assign io_nxt_q = {io_pre_q[5:0], ~(_tmp_T[8]), ~(_io_nxt_w_T_10[8])};</span>
<span id="L28"><span class="lineNum">      28</span>                 :             : endmodule</span>
<span id="L29"><span class="lineNum">      29</span>                 :             : </span>
<span id="L30"><span class="lineNum">      30</span>                 :             : module I8DivNr4(</span>
<span id="L31"><span class="lineNum">      31</span>                 :<span class="tlaGNC">    10353776 :   input        clock,</span></span>
<span id="L32"><span class="lineNum">      32</span>                 :<span class="tlaGNC">          64 :   input        reset,</span></span>
<span id="L33"><span class="lineNum">      33</span>                 :<span class="tlaGNC">          40 :   input        io_sign,</span></span>
<span id="L34"><span class="lineNum">      34</span>                 :<span class="tlaGNC">      199423 :   input  [7:0] io_dividend,</span></span>
<span id="L35"><span class="lineNum">      35</span>                 :<span class="tlaGNC">      183056 :   input  [7:0] io_divisor,</span></span>
<span id="L36"><span class="lineNum">      36</span>                 :<span class="tlaGNC">          48 :   input        io_flush,</span></span>
<span id="L37"><span class="lineNum">      37</span>                 :<span class="tlaGNC">       92539 :   output       io_d_zero,</span></span>
<span id="L38"><span class="lineNum">      38</span>                 :<span class="tlaGNC">      800096 :   input        io_div_in_valid,</span></span>
<span id="L39"><span class="lineNum">      39</span>                 :<span class="tlaGNC">      800104 :   input        io_div_out_ready,</span></span>
<span id="L40"><span class="lineNum">      40</span>                 :<span class="tlaGNC">      800096 :   output       io_div_out_valid,</span></span>
<span id="L41"><span class="lineNum">      41</span>                 :<span class="tlaGNC">       95852 :   output [7:0] io_div_out_q,</span></span>
<span id="L42"><span class="lineNum">      42</span>                 :<span class="tlaGNC">      121349 :   output [7:0] io_div_out_rem</span></span>
<span id="L43"><span class="lineNum">      43</span>                 :             : );</span>
<span id="L44"><span class="lineNum">      44</span>                 :             : </span>
<span id="L45"><span class="lineNum">      45</span>                 :             :   wire [8:0] _iter_b_io_nxt_w;</span>
<span id="L46"><span class="lineNum">      46</span>                 :             :   wire [7:0] _iter_b_io_nxt_w_low;</span>
<span id="L47"><span class="lineNum">      47</span>                 :             :   wire [7:0] _iter_b_io_nxt_q;</span>
<span id="L48"><span class="lineNum">      48</span>                 :<span class="tlaGNC">          43 :   reg  [5:0] stateReg;</span></span>
<span id="L49"><span class="lineNum">      49</span>                 :<span class="tlaGNC">       96594 :   reg  [7:0] iter_q_reg;</span></span>
<span id="L50"><span class="lineNum">      50</span>                 :<span class="tlaGNC">      367339 :   reg  [8:0] iter_w_reg;</span></span>
<span id="L51"><span class="lineNum">      51</span>                 :<span class="tlaGNC">      282193 :   reg  [7:0] iter_w_low_reg;</span></span>
<span id="L52"><span class="lineNum">      52</span>                 :<span class="tlaGNC">          28 :   wire       x_sign = io_sign &amp; io_dividend[7];</span></span>
<span id="L53"><span class="lineNum">      53</span>                 :<span class="tlaGNC">          40 :   reg        x_sign_reg;</span></span>
<span id="L54"><span class="lineNum">      54</span>                 :<span class="tlaGNC">          32 :   wire       d_sign = io_sign &amp; io_divisor[7];</span></span>
<span id="L55"><span class="lineNum">      55</span>                 :<span class="tlaGNC">      559980 :   wire [7:0] neg_x_q = 8'(8'h0 - (stateReg[1] ? io_dividend : iter_q_reg));</span></span>
<span id="L56"><span class="lineNum">      56</span>                 :<span class="tlaGNC">      199421 :   wire [7:0] abs_x = x_sign ? neg_x_q : io_dividend;</span></span>
<span id="L57"><span class="lineNum">      57</span>                 :<span class="tlaGNC">      183056 :   wire [7:0] abs_d = d_sign ? 8'(8'h0 - io_divisor) : io_divisor;</span></span>
<span id="L58"><span class="lineNum">      58</span>                 :<span class="tlaGNC">          54 :   reg        q_sign_reg;</span></span>
<span id="L59"><span class="lineNum">      59</span>                 :<span class="tlaGNC">      192892 :   wire       x_small = abs_x &lt; abs_d;</span></span>
<span id="L60"><span class="lineNum">      60</span>                 :<span class="tlaGNC">       92524 :   wire       d_zero = abs_d == 8'h0;</span></span>
<span id="L61"><span class="lineNum">      61</span>                 :<span class="tlaGNC">       92539 :   reg        zero_d_reg;</span></span>
<span id="L62"><span class="lineNum">      62</span>                 :<span class="tlaGNC">      185889 :   wire       early_finish = x_small | abs_x == 8'h0 | d_zero;</span></span>
<span id="L63"><span class="lineNum">      63</span>                 :<span class="tlaGNC">      185904 :   reg        early_finish_q;</span></span>
<span id="L64"><span class="lineNum">      64</span>                 :<span class="tlaGNC">      327758 :   reg  [2:0] iter_num_reg;</span></span>
<span id="L65"><span class="lineNum">      65</span>                 :             :   wire [2:0] _iter_num_T_2 = 3'(iter_num_reg - 3'h1);</span>
<span id="L66"><span class="lineNum">      66</span>                 :<span class="tlaGNC">      164770 :   reg  [9:0] const_d_reg_0;</span></span>
<span id="L67"><span class="lineNum">      67</span>                 :<span class="tlaGNC">          44 :   reg  [9:0] const_d_reg_1;</span></span>
<span id="L68"><span class="lineNum">      68</span>                 :<span class="tlaGNC">          36 :   reg  [9:0] const_d_reg_2;</span></span>
<span id="L69"><span class="lineNum">      69</span>                 :<span class="tlaGNC">      150960 :   reg  [9:0] const_d_reg_3;</span></span>
<span id="L70"><span class="lineNum">      70</span>                 :<span class="tlaGNC">       95852 :   reg  [7:0] out_q_final_reg;</span></span>
<span id="L71"><span class="lineNum">      71</span>                 :<span class="tlaGNC">      121349 :   reg  [7:0] out_rem_final_reg;</span></span>
<span id="L72"><span class="lineNum">      72</span>                 :<span class="tlaGNC">       92522 :   wire [8:0] neg_d_ext = 9'(9'h0 - {1'h0, abs_d});</span></span>
<span id="L73"><span class="lineNum">      73</span>                 :             :   wire [7:0] _out_rem_adjust_T_2 = 8'(8'h0 - iter_w_reg[7:0]);</span>
<span id="L74"><span class="lineNum">      74</span>                 :<span class="tlaGNC">     5176896 :   always @(posedge clock) begin</span></span>
<span id="L75"><span class="lineNum">      75</span>                 :<span class="tlaGNC">         176 :     if (reset)</span></span>
<span id="L76"><span class="lineNum">      76</span>                 :<span class="tlaGNC">         176 :       stateReg &lt;= 6'h1;</span></span>
<span id="L77"><span class="lineNum">      77</span>                 :<span class="tlaGNC">          24 :     else if (io_flush)</span></span>
<span id="L78"><span class="lineNum">      78</span>                 :<span class="tlaGNC">          24 :       stateReg &lt;= 6'h1;</span></span>
<span id="L79"><span class="lineNum">      79</span>                 :<span class="tlaGNC">      400040 :     else if (stateReg[0] &amp; io_div_in_valid &amp; stateReg[0])</span></span>
<span id="L80"><span class="lineNum">      80</span>                 :<span class="tlaGNC">      400040 :       stateReg &lt;= 6'h2;</span></span>
<span id="L81"><span class="lineNum">      81</span>                 :<span class="tlaGNC">      400045 :     else if (stateReg[1])</span></span>
<span id="L82"><span class="lineNum">      82</span>                 :<span class="tlaGNC">      400045 :       stateReg &lt;= {1'h0, early_finish ? 5'h8 : 5'h4};</span></span>
<span id="L83"><span class="lineNum">      83</span>                 :<span class="tlaGNC">      655453 :     else if (stateReg[2])</span></span>
<span id="L84"><span class="lineNum">      84</span>                 :<span class="tlaGNC">      655453 :       stateReg &lt;= {1'h0, (|(stateReg[1] ? 3'h4 : _iter_num_T_2)) ? 5'h4 : 5'h8};</span></span>
<span id="L85"><span class="lineNum">      85</span>                 :<span class="tlaGNC">      400041 :     else if (stateReg[3])</span></span>
<span id="L86"><span class="lineNum">      86</span>                 :<span class="tlaGNC">      400041 :       stateReg &lt;= 6'h10;</span></span>
<span id="L87"><span class="lineNum">      87</span>                 :<span class="tlaGNC">      400016 :     else if (stateReg[4] &amp; io_div_out_ready)</span></span>
<span id="L88"><span class="lineNum">      88</span>                 :<span class="tlaGNC">      400016 :       stateReg &lt;= 6'h1;</span></span>
<span id="L89"><span class="lineNum">      89</span>                 :<span class="tlaGNC">     1055527 :     if (stateReg[1] | stateReg[2]) begin</span></span>
<span id="L90"><span class="lineNum">      90</span>                 :<span class="tlaGNC">      400062 :       if (stateReg[1]) begin</span></span>
<span id="L91"><span class="lineNum">      91</span>                 :<span class="tlaGNC">       57710 :         if (~early_finish | x_small)</span></span>
<span id="L92"><span class="lineNum">      92</span>                 :<span class="tlaGNC">      342352 :           iter_q_reg &lt;= 8'h0;</span></span>
<span id="L93"><span class="lineNum">      93</span>                 :             :         else</span>
<span id="L94"><span class="lineNum">      94</span>                 :<span class="tlaGNC">       57710 :           iter_q_reg &lt;= {8{d_zero}};</span></span>
<span id="L95"><span class="lineNum">      95</span>                 :             :       end</span>
<span id="L96"><span class="lineNum">      96</span>                 :             :       else</span>
<span id="L97"><span class="lineNum">      97</span>                 :<span class="tlaGNC">      655465 :         iter_q_reg &lt;= _iter_b_io_nxt_q;</span></span>
<span id="L98"><span class="lineNum">      98</span>                 :             :     end</span>
<span id="L99"><span class="lineNum">      99</span>                 :<span class="tlaGNC">     1055527 :     if (stateReg[1] | stateReg[2])</span></span>
<span id="L100"><span class="lineNum">     100</span>                 :<span class="tlaGNC">     1055527 :       iter_w_reg &lt;=</span></span>
<span id="L101"><span class="lineNum">     101</span>                 :<span class="tlaGNC">     1055527 :         stateReg[1]</span></span>
<span id="L102"><span class="lineNum">     102</span>                 :<span class="tlaGNC">     1055527 :           ? (early_finish ? {1'h0, x_small | d_zero ? abs_x : 8'h0} : 9'h0)</span></span>
<span id="L103"><span class="lineNum">     103</span>                 :<span class="tlaGNC">     1055527 :           : _iter_b_io_nxt_w;</span></span>
<span id="L104"><span class="lineNum">     104</span>                 :<span class="tlaGNC">     1055527 :     if (stateReg[1] | stateReg[2])</span></span>
<span id="L105"><span class="lineNum">     105</span>                 :<span class="tlaGNC">     1055527 :       iter_w_low_reg &lt;= stateReg[1] ? abs_x : _iter_b_io_nxt_w_low;</span></span>
<span id="L106"><span class="lineNum">     106</span>                 :<span class="tlaGNC">      400062 :     if (stateReg[1])</span></span>
<span id="L107"><span class="lineNum">     107</span>                 :<span class="tlaGNC">      400062 :       x_sign_reg &lt;= x_sign;</span></span>
<span id="L108"><span class="lineNum">     108</span>                 :<span class="tlaGNC">      400062 :     if (stateReg[1])</span></span>
<span id="L109"><span class="lineNum">     109</span>                 :<span class="tlaGNC">      400062 :       q_sign_reg &lt;= x_sign ^ d_sign;</span></span>
<span id="L110"><span class="lineNum">     110</span>                 :<span class="tlaGNC">      400062 :     if (stateReg[1])</span></span>
<span id="L111"><span class="lineNum">     111</span>                 :<span class="tlaGNC">      400062 :       zero_d_reg &lt;= d_zero;</span></span>
<span id="L112"><span class="lineNum">     112</span>                 :<span class="tlaGNC">      400062 :     if (stateReg[1])</span></span>
<span id="L113"><span class="lineNum">     113</span>                 :<span class="tlaGNC">      400062 :       early_finish_q &lt;= early_finish;</span></span>
<span id="L114"><span class="lineNum">     114</span>                 :<span class="tlaGNC">     1055527 :     if (stateReg[1] | stateReg[2]) begin</span></span>
<span id="L115"><span class="lineNum">     115</span>                 :<span class="tlaGNC">      400062 :       if (stateReg[1])</span></span>
<span id="L116"><span class="lineNum">     116</span>                 :<span class="tlaGNC">      400062 :         iter_num_reg &lt;= 3'h4;</span></span>
<span id="L117"><span class="lineNum">     117</span>                 :             :       else</span>
<span id="L118"><span class="lineNum">     118</span>                 :<span class="tlaGNC">      655465 :         iter_num_reg &lt;= _iter_num_T_2;</span></span>
<span id="L119"><span class="lineNum">     119</span>                 :             :     end</span>
<span id="L120"><span class="lineNum">     120</span>                 :<span class="tlaGNC">      400062 :     if (stateReg[1]) begin</span></span>
<span id="L121"><span class="lineNum">     121</span>                 :<span class="tlaGNC">      400062 :       const_d_reg_0 &lt;= 10'({1'h0, neg_d_ext} + {neg_d_ext, 1'h0});</span></span>
<span id="L122"><span class="lineNum">     122</span>                 :<span class="tlaGNC">      400062 :       const_d_reg_1 &lt;= {1'h0, neg_d_ext};</span></span>
<span id="L123"><span class="lineNum">     123</span>                 :<span class="tlaGNC">      400062 :       const_d_reg_2 &lt;= {2'h0, abs_d};</span></span>
<span id="L124"><span class="lineNum">     124</span>                 :<span class="tlaGNC">      400062 :       const_d_reg_3 &lt;= 10'({2'h0, abs_d} + {1'h0, abs_d, 1'h0});</span></span>
<span id="L125"><span class="lineNum">     125</span>                 :             :     end</span>
<span id="L126"><span class="lineNum">     126</span>                 :<span class="tlaGNC">      400064 :     if (stateReg[3])</span></span>
<span id="L127"><span class="lineNum">     127</span>                 :<span class="tlaGNC">      400064 :       out_q_final_reg &lt;= q_sign_reg &amp; ~zero_d_reg ? neg_x_q : iter_q_reg;</span></span>
<span id="L128"><span class="lineNum">     128</span>                 :<span class="tlaGNC">      400064 :     if (stateReg[3])</span></span>
<span id="L129"><span class="lineNum">     129</span>                 :<span class="tlaGNC">      400064 :       out_rem_final_reg &lt;=</span></span>
<span id="L130"><span class="lineNum">     130</span>                 :<span class="tlaGNC">      400064 :         iter_w_reg[8] &amp; ~early_finish_q</span></span>
<span id="L131"><span class="lineNum">     131</span>                 :<span class="tlaGNC">      400064 :           ? (x_sign_reg</span></span>
<span id="L132"><span class="lineNum">     132</span>                 :<span class="tlaGNC">      400064 :                ? 8'(_out_rem_adjust_T_2 + const_d_reg_1[7:0])</span></span>
<span id="L133"><span class="lineNum">     133</span>                 :<span class="tlaGNC">      400064 :                : 8'(iter_w_reg[7:0] + const_d_reg_2[7:0]))</span></span>
<span id="L134"><span class="lineNum">     134</span>                 :<span class="tlaGNC">      400064 :           : x_sign_reg ? _out_rem_adjust_T_2 : iter_w_reg[7:0];</span></span>
<span id="L135"><span class="lineNum">     135</span>                 :             :   end // always @(posedge)</span>
<span id="L136"><span class="lineNum">     136</span>                 :             :   IterBlockI8Nr4 iter_b (</span>
<span id="L137"><span class="lineNum">     137</span>                 :             :     .io_d_cons_0  (const_d_reg_0[8:0]),</span>
<span id="L138"><span class="lineNum">     138</span>                 :             :     .io_d_cons_1  (const_d_reg_1[8:0]),</span>
<span id="L139"><span class="lineNum">     139</span>                 :             :     .io_d_cons_2  (const_d_reg_2[8:0]),</span>
<span id="L140"><span class="lineNum">     140</span>                 :             :     .io_d_cons_3  (const_d_reg_3[8:0]),</span>
<span id="L141"><span class="lineNum">     141</span>                 :             :     .io_pre_w     (iter_w_reg),</span>
<span id="L142"><span class="lineNum">     142</span>                 :             :     .io_pre_w_low (iter_w_low_reg),</span>
<span id="L143"><span class="lineNum">     143</span>                 :             :     .io_nxt_w     (_iter_b_io_nxt_w),</span>
<span id="L144"><span class="lineNum">     144</span>                 :             :     .io_nxt_w_low (_iter_b_io_nxt_w_low),</span>
<span id="L145"><span class="lineNum">     145</span>                 :             :     .io_pre_q     (iter_q_reg),</span>
<span id="L146"><span class="lineNum">     146</span>                 :             :     .io_nxt_q     (_iter_b_io_nxt_q)</span>
<span id="L147"><span class="lineNum">     147</span>                 :             :   );</span>
<span id="L148"><span class="lineNum">     148</span>                 :             :   assign io_d_zero = zero_d_reg;</span>
<span id="L149"><span class="lineNum">     149</span>                 :             :   assign io_div_out_valid = stateReg[4];</span>
<span id="L150"><span class="lineNum">     150</span>                 :             :   assign io_div_out_q = out_q_final_reg;</span>
<span id="L151"><span class="lineNum">     151</span>                 :             :   assign io_div_out_rem = out_rem_final_reg;</span>
<span id="L152"><span class="lineNum">     152</span>                 :             : endmodule</span>
<span id="L153"><span class="lineNum">     153</span>                 :             : </span>
<span id="L154"><span class="lineNum">     154</span>                 :             : module SRT4qdsCons(</span>
<span id="L155"><span class="lineNum">     155</span>                 :<span class="tlaGNC">      233593 :   input  [2:0] io_d_trunc_3,</span></span>
<span id="L156"><span class="lineNum">     156</span>                 :<span class="tlaGNC">          16 :   output [8:0] io_m_neg_1,</span></span>
<span id="L157"><span class="lineNum">     157</span>                 :<span class="tlaGNC">          15 :   output [8:0] io_m_neg_0,</span></span>
<span id="L158"><span class="lineNum">     158</span>                 :<span class="tlaGNC">          17 :   output [8:0] io_m_pos_1,</span></span>
<span id="L159"><span class="lineNum">     159</span>                 :<span class="tlaGNC">          20 :   output [8:0] io_m_pos_2</span></span>
<span id="L160"><span class="lineNum">     160</span>                 :             : );</span>
<span id="L161"><span class="lineNum">     161</span>                 :             : </span>
<span id="L162"><span class="lineNum">     162</span>                 :             :   wire [7:0][8:0] _GEN =</span>
<span id="L163"><span class="lineNum">     163</span>                 :             :     '{9'h1A4, 9'h1AC, 9'h1B0, 9'h1B8, 9'h1BC, 9'h1C4, 9'h1C8, 9'h1D0};</span>
<span id="L164"><span class="lineNum">     164</span>                 :             :   wire [7:0][8:0] _GEN_0 =</span>
<span id="L165"><span class="lineNum">     165</span>                 :             :     '{9'h1E8, 9'h1E8, 9'h1E8, 9'h1EC, 9'h1F0, 9'h1F0, 9'h1F0, 9'h1F4};</span>
<span id="L166"><span class="lineNum">     166</span>                 :             :   wire [7:0][8:0] _GEN_1 = '{9'h20, 9'h20, 9'h20, 9'h20, 9'h18, 9'h18, 9'h18, 9'h10};</span>
<span id="L167"><span class="lineNum">     167</span>                 :             :   wire [7:0][8:0] _GEN_2 = '{9'h60, 9'h58, 9'h54, 9'h4C, 9'h48, 9'h40, 9'h3C, 9'h34};</span>
<span id="L168"><span class="lineNum">     168</span>                 :             :   assign io_m_neg_1 = _GEN_2[io_d_trunc_3];</span>
<span id="L169"><span class="lineNum">     169</span>                 :             :   assign io_m_neg_0 = _GEN_1[io_d_trunc_3];</span>
<span id="L170"><span class="lineNum">     170</span>                 :             :   assign io_m_pos_1 = _GEN_0[io_d_trunc_3];</span>
<span id="L171"><span class="lineNum">     171</span>                 :             :   assign io_m_pos_2 = _GEN[io_d_trunc_3];</span>
<span id="L172"><span class="lineNum">     172</span>                 :             : endmodule</span>
<span id="L173"><span class="lineNum">     173</span>                 :             : </span>
<span id="L174"><span class="lineNum">     174</span>                 :             : module CSA3_2(</span>
<span id="L175"><span class="lineNum">     175</span>                 :<span class="tlaGNC">      186135 :   input  [21:0] io_in_0,</span></span>
<span id="L176"><span class="lineNum">     176</span>                 :<span class="tlaGNC">      113408 :   input  [21:0] io_in_1,</span></span>
<span id="L177"><span class="lineNum">     177</span>                 :<span class="tlaGNC">          38 :   input  [21:0] io_in_2,</span></span>
<span id="L178"><span class="lineNum">     178</span>                 :<span class="tlaGNC">        5044 :   output [21:0] io_out_0,</span></span>
<span id="L179"><span class="lineNum">     179</span>                 :<span class="tlaGNC">      125303 :   output [21:0] io_out_1</span></span>
<span id="L180"><span class="lineNum">     180</span>                 :             : );</span>
<span id="L181"><span class="lineNum">     181</span>                 :             : </span>
<span id="L182"><span class="lineNum">     182</span>                 :<span class="tlaGNC">        5030 :   wire a_xor_b = io_in_0[0] ^ io_in_1[0];</span></span>
<span id="L183"><span class="lineNum">     183</span>                 :<span class="tlaGNC">       56479 :   wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];</span></span>
<span id="L184"><span class="lineNum">     184</span>                 :<span class="tlaGNC">       91346 :   wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];</span></span>
<span id="L185"><span class="lineNum">     185</span>                 :<span class="tlaGNC">      340672 :   wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];</span></span>
<span id="L186"><span class="lineNum">     186</span>                 :<span class="tlaGNC">      375360 :   wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];</span></span>
<span id="L187"><span class="lineNum">     187</span>                 :<span class="tlaGNC">      383716 :   wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];</span></span>
<span id="L188"><span class="lineNum">     188</span>                 :<span class="tlaGNC">      403908 :   wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];</span></span>
<span id="L189"><span class="lineNum">     189</span>                 :<span class="tlaGNC">      406674 :   wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];</span></span>
<span id="L190"><span class="lineNum">     190</span>                 :<span class="tlaGNC">      417790 :   wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];</span></span>
<span id="L191"><span class="lineNum">     191</span>                 :<span class="tlaGNC">      423969 :   wire a_xor_b_9 = io_in_0[9] ^ io_in_1[9];</span></span>
<span id="L192"><span class="lineNum">     192</span>                 :<span class="tlaGNC">      430302 :   wire a_xor_b_10 = io_in_0[10] ^ io_in_1[10];</span></span>
<span id="L193"><span class="lineNum">     193</span>                 :<span class="tlaGNC">      431616 :   wire a_xor_b_11 = io_in_0[11] ^ io_in_1[11];</span></span>
<span id="L194"><span class="lineNum">     194</span>                 :<span class="tlaGNC">      430822 :   wire a_xor_b_12 = io_in_0[12] ^ io_in_1[12];</span></span>
<span id="L195"><span class="lineNum">     195</span>                 :<span class="tlaGNC">      429507 :   wire a_xor_b_13 = io_in_0[13] ^ io_in_1[13];</span></span>
<span id="L196"><span class="lineNum">     196</span>                 :<span class="tlaGNC">      431475 :   wire a_xor_b_14 = io_in_0[14] ^ io_in_1[14];</span></span>
<span id="L197"><span class="lineNum">     197</span>                 :<span class="tlaGNC">      433946 :   wire a_xor_b_15 = io_in_0[15] ^ io_in_1[15];</span></span>
<span id="L198"><span class="lineNum">     198</span>                 :<span class="tlaGNC">      458047 :   wire a_xor_b_16 = io_in_0[16] ^ io_in_1[16];</span></span>
<span id="L199"><span class="lineNum">     199</span>                 :<span class="tlaGNC">      406704 :   wire a_xor_b_17 = io_in_0[17] ^ io_in_1[17];</span></span>
<span id="L200"><span class="lineNum">     200</span>                 :<span class="tlaGNC">      401952 :   wire a_xor_b_18 = io_in_0[18] ^ io_in_1[18];</span></span>
<span id="L201"><span class="lineNum">     201</span>                 :<span class="tlaGNC">      336373 :   wire a_xor_b_19 = io_in_0[19] ^ io_in_1[19];</span></span>
<span id="L202"><span class="lineNum">     202</span>                 :<span class="tlaGNC">      379802 :   wire a_xor_b_20 = io_in_0[20] ^ io_in_1[20];</span></span>
<span id="L203"><span class="lineNum">     203</span>                 :<span class="tlaGNC">      424133 :   wire a_xor_b_21 = io_in_0[21] ^ io_in_1[21];</span></span>
<span id="L204"><span class="lineNum">     204</span>                 :             :   assign io_out_0 =</span>
<span id="L205"><span class="lineNum">     205</span>                 :             :     {a_xor_b_21 ^ io_in_2[21],</span>
<span id="L206"><span class="lineNum">     206</span>                 :             :      a_xor_b_20 ^ io_in_2[20],</span>
<span id="L207"><span class="lineNum">     207</span>                 :             :      a_xor_b_19 ^ io_in_2[19],</span>
<span id="L208"><span class="lineNum">     208</span>                 :             :      a_xor_b_18 ^ io_in_2[18],</span>
<span id="L209"><span class="lineNum">     209</span>                 :             :      a_xor_b_17 ^ io_in_2[17],</span>
<span id="L210"><span class="lineNum">     210</span>                 :             :      a_xor_b_16 ^ io_in_2[16],</span>
<span id="L211"><span class="lineNum">     211</span>                 :             :      a_xor_b_15 ^ io_in_2[15],</span>
<span id="L212"><span class="lineNum">     212</span>                 :             :      a_xor_b_14 ^ io_in_2[14],</span>
<span id="L213"><span class="lineNum">     213</span>                 :             :      a_xor_b_13 ^ io_in_2[13],</span>
<span id="L214"><span class="lineNum">     214</span>                 :             :      a_xor_b_12 ^ io_in_2[12],</span>
<span id="L215"><span class="lineNum">     215</span>                 :             :      a_xor_b_11 ^ io_in_2[11],</span>
<span id="L216"><span class="lineNum">     216</span>                 :             :      a_xor_b_10 ^ io_in_2[10],</span>
<span id="L217"><span class="lineNum">     217</span>                 :             :      a_xor_b_9 ^ io_in_2[9],</span>
<span id="L218"><span class="lineNum">     218</span>                 :             :      a_xor_b_8 ^ io_in_2[8],</span>
<span id="L219"><span class="lineNum">     219</span>                 :             :      a_xor_b_7 ^ io_in_2[7],</span>
<span id="L220"><span class="lineNum">     220</span>                 :             :      a_xor_b_6 ^ io_in_2[6],</span>
<span id="L221"><span class="lineNum">     221</span>                 :             :      a_xor_b_5 ^ io_in_2[5],</span>
<span id="L222"><span class="lineNum">     222</span>                 :             :      a_xor_b_4 ^ io_in_2[4],</span>
<span id="L223"><span class="lineNum">     223</span>                 :             :      a_xor_b_3 ^ io_in_2[3],</span>
<span id="L224"><span class="lineNum">     224</span>                 :             :      a_xor_b_2 ^ io_in_2[2],</span>
<span id="L225"><span class="lineNum">     225</span>                 :             :      a_xor_b_1 ^ io_in_2[1],</span>
<span id="L226"><span class="lineNum">     226</span>                 :             :      a_xor_b ^ io_in_2[0]};</span>
<span id="L227"><span class="lineNum">     227</span>                 :             :   assign io_out_1 =</span>
<span id="L228"><span class="lineNum">     228</span>                 :             :     {io_in_0[21] &amp; io_in_1[21] | a_xor_b_21 &amp; io_in_2[21],</span>
<span id="L229"><span class="lineNum">     229</span>                 :             :      io_in_0[20] &amp; io_in_1[20] | a_xor_b_20 &amp; io_in_2[20],</span>
<span id="L230"><span class="lineNum">     230</span>                 :             :      io_in_0[19] &amp; io_in_1[19] | a_xor_b_19 &amp; io_in_2[19],</span>
<span id="L231"><span class="lineNum">     231</span>                 :             :      io_in_0[18] &amp; io_in_1[18] | a_xor_b_18 &amp; io_in_2[18],</span>
<span id="L232"><span class="lineNum">     232</span>                 :             :      io_in_0[17] &amp; io_in_1[17] | a_xor_b_17 &amp; io_in_2[17],</span>
<span id="L233"><span class="lineNum">     233</span>                 :             :      io_in_0[16] &amp; io_in_1[16] | a_xor_b_16 &amp; io_in_2[16],</span>
<span id="L234"><span class="lineNum">     234</span>                 :             :      io_in_0[15] &amp; io_in_1[15] | a_xor_b_15 &amp; io_in_2[15],</span>
<span id="L235"><span class="lineNum">     235</span>                 :             :      io_in_0[14] &amp; io_in_1[14] | a_xor_b_14 &amp; io_in_2[14],</span>
<span id="L236"><span class="lineNum">     236</span>                 :             :      io_in_0[13] &amp; io_in_1[13] | a_xor_b_13 &amp; io_in_2[13],</span>
<span id="L237"><span class="lineNum">     237</span>                 :             :      io_in_0[12] &amp; io_in_1[12] | a_xor_b_12 &amp; io_in_2[12],</span>
<span id="L238"><span class="lineNum">     238</span>                 :             :      io_in_0[11] &amp; io_in_1[11] | a_xor_b_11 &amp; io_in_2[11],</span>
<span id="L239"><span class="lineNum">     239</span>                 :             :      io_in_0[10] &amp; io_in_1[10] | a_xor_b_10 &amp; io_in_2[10],</span>
<span id="L240"><span class="lineNum">     240</span>                 :             :      io_in_0[9] &amp; io_in_1[9] | a_xor_b_9 &amp; io_in_2[9],</span>
<span id="L241"><span class="lineNum">     241</span>                 :             :      io_in_0[8] &amp; io_in_1[8] | a_xor_b_8 &amp; io_in_2[8],</span>
<span id="L242"><span class="lineNum">     242</span>                 :             :      io_in_0[7] &amp; io_in_1[7] | a_xor_b_7 &amp; io_in_2[7],</span>
<span id="L243"><span class="lineNum">     243</span>                 :             :      io_in_0[6] &amp; io_in_1[6] | a_xor_b_6 &amp; io_in_2[6],</span>
<span id="L244"><span class="lineNum">     244</span>                 :             :      io_in_0[5] &amp; io_in_1[5] | a_xor_b_5 &amp; io_in_2[5],</span>
<span id="L245"><span class="lineNum">     245</span>                 :             :      io_in_0[4] &amp; io_in_1[4] | a_xor_b_4 &amp; io_in_2[4],</span>
<span id="L246"><span class="lineNum">     246</span>                 :             :      io_in_0[3] &amp; io_in_1[3] | a_xor_b_3 &amp; io_in_2[3],</span>
<span id="L247"><span class="lineNum">     247</span>                 :             :      io_in_0[2] &amp; io_in_1[2] | a_xor_b_2 &amp; io_in_2[2],</span>
<span id="L248"><span class="lineNum">     248</span>                 :             :      io_in_0[1] &amp; io_in_1[1] | a_xor_b_1 &amp; io_in_2[1],</span>
<span id="L249"><span class="lineNum">     249</span>                 :             :      io_in_0[0] &amp; io_in_1[0] | a_xor_b &amp; io_in_2[0]};</span>
<span id="L250"><span class="lineNum">     250</span>                 :             : endmodule</span>
<span id="L251"><span class="lineNum">     251</span>                 :             : </span>
<span id="L252"><span class="lineNum">     252</span>                 :             : module CSA3_2_1(</span>
<span id="L253"><span class="lineNum">     253</span>                 :<span class="tlaGNC">     1619968 :   input  [7:0] io_in_0,</span></span>
<span id="L254"><span class="lineNum">     254</span>                 :<span class="tlaGNC">     1464076 :   input  [7:0] io_in_1,</span></span>
<span id="L255"><span class="lineNum">     255</span>                 :<span class="tlaGNC">     1113116 :   input  [7:0] io_in_2,</span></span>
<span id="L256"><span class="lineNum">     256</span>                 :<span class="tlaGNC">     1929720 :   output [7:0] io_out_0,</span></span>
<span id="L257"><span class="lineNum">     257</span>                 :<span class="tlaGNC">     1419737 :   output [7:0] io_out_1</span></span>
<span id="L258"><span class="lineNum">     258</span>                 :             : );</span>
<span id="L259"><span class="lineNum">     259</span>                 :             : </span>
<span id="L260"><span class="lineNum">     260</span>                 :<span class="tlaGNC">     2145180 :   wire a_xor_b = io_in_0[0] ^ io_in_1[0];</span></span>
<span id="L261"><span class="lineNum">     261</span>                 :<span class="tlaGNC">     2139420 :   wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];</span></span>
<span id="L262"><span class="lineNum">     262</span>                 :<span class="tlaGNC">     2147652 :   wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];</span></span>
<span id="L263"><span class="lineNum">     263</span>                 :<span class="tlaGNC">     2143188 :   wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];</span></span>
<span id="L264"><span class="lineNum">     264</span>                 :<span class="tlaGNC">     2136752 :   wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];</span></span>
<span id="L265"><span class="lineNum">     265</span>                 :<span class="tlaGNC">     2135516 :   wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];</span></span>
<span id="L266"><span class="lineNum">     266</span>                 :<span class="tlaGNC">     2224424 :   wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];</span></span>
<span id="L267"><span class="lineNum">     267</span>                 :<span class="tlaGNC">     1940816 :   wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];</span></span>
<span id="L268"><span class="lineNum">     268</span>                 :             :   assign io_out_0 =</span>
<span id="L269"><span class="lineNum">     269</span>                 :             :     {a_xor_b_7 ^ io_in_2[7],</span>
<span id="L270"><span class="lineNum">     270</span>                 :             :      a_xor_b_6 ^ io_in_2[6],</span>
<span id="L271"><span class="lineNum">     271</span>                 :             :      a_xor_b_5 ^ io_in_2[5],</span>
<span id="L272"><span class="lineNum">     272</span>                 :             :      a_xor_b_4 ^ io_in_2[4],</span>
<span id="L273"><span class="lineNum">     273</span>                 :             :      a_xor_b_3 ^ io_in_2[3],</span>
<span id="L274"><span class="lineNum">     274</span>                 :             :      a_xor_b_2 ^ io_in_2[2],</span>
<span id="L275"><span class="lineNum">     275</span>                 :             :      a_xor_b_1 ^ io_in_2[1],</span>
<span id="L276"><span class="lineNum">     276</span>                 :             :      a_xor_b ^ io_in_2[0]};</span>
<span id="L277"><span class="lineNum">     277</span>                 :             :   assign io_out_1 =</span>
<span id="L278"><span class="lineNum">     278</span>                 :             :     {io_in_0[7] &amp; io_in_1[7] | a_xor_b_7 &amp; io_in_2[7],</span>
<span id="L279"><span class="lineNum">     279</span>                 :             :      io_in_0[6] &amp; io_in_1[6] | a_xor_b_6 &amp; io_in_2[6],</span>
<span id="L280"><span class="lineNum">     280</span>                 :             :      io_in_0[5] &amp; io_in_1[5] | a_xor_b_5 &amp; io_in_2[5],</span>
<span id="L281"><span class="lineNum">     281</span>                 :             :      io_in_0[4] &amp; io_in_1[4] | a_xor_b_4 &amp; io_in_2[4],</span>
<span id="L282"><span class="lineNum">     282</span>                 :             :      io_in_0[3] &amp; io_in_1[3] | a_xor_b_3 &amp; io_in_2[3],</span>
<span id="L283"><span class="lineNum">     283</span>                 :             :      io_in_0[2] &amp; io_in_1[2] | a_xor_b_2 &amp; io_in_2[2],</span>
<span id="L284"><span class="lineNum">     284</span>                 :             :      io_in_0[1] &amp; io_in_1[1] | a_xor_b_1 &amp; io_in_2[1],</span>
<span id="L285"><span class="lineNum">     285</span>                 :             :      io_in_0[0] &amp; io_in_1[0] | a_xor_b &amp; io_in_2[0]};</span>
<span id="L286"><span class="lineNum">     286</span>                 :             : endmodule</span>
<span id="L287"><span class="lineNum">     287</span>                 :             : </span>
<span id="L288"><span class="lineNum">     288</span>                 :             : module SignDec(</span>
<span id="L289"><span class="lineNum">     289</span>                 :<span class="tlaGNC">     1836270 :   input        io_sign_0,</span></span>
<span id="L290"><span class="lineNum">     290</span>                 :<span class="tlaGNC">     1961998 :   input        io_sign_1,</span></span>
<span id="L291"><span class="lineNum">     291</span>                 :<span class="tlaGNC">     1999433 :   input        io_sign_2,</span></span>
<span id="L292"><span class="lineNum">     292</span>                 :<span class="tlaGNC">     1834087 :   input        io_sign_3,</span></span>
<span id="L293"><span class="lineNum">     293</span>                 :<span class="tlaGNC">      656410 :   output [4:0] io_q</span></span>
<span id="L294"><span class="lineNum">     294</span>                 :             : );</span>
<span id="L295"><span class="lineNum">     295</span>                 :             : </span>
<span id="L296"><span class="lineNum">     296</span>                 :             :   assign io_q =</span>
<span id="L297"><span class="lineNum">     297</span>                 :             :     {io_sign_0 &amp; io_sign_1,</span>
<span id="L298"><span class="lineNum">     298</span>                 :             :      ~io_sign_0 &amp; io_sign_1,</span>
<span id="L299"><span class="lineNum">     299</span>                 :             :      ~io_sign_1 &amp; io_sign_2,</span>
<span id="L300"><span class="lineNum">     300</span>                 :             :      ~io_sign_2 &amp; io_sign_3,</span>
<span id="L301"><span class="lineNum">     301</span>                 :             :      ~io_sign_2 &amp; ~io_sign_3};</span>
<span id="L302"><span class="lineNum">     302</span>                 :             : endmodule</span>
<span id="L303"><span class="lineNum">     303</span>                 :             : </span>
<span id="L304"><span class="lineNum">     304</span>                 :             : module SelBlock_v4(</span>
<span id="L305"><span class="lineNum">     305</span>                 :<span class="tlaGNC">      113538 :   input  [4:0] io_q_j,</span></span>
<span id="L306"><span class="lineNum">     306</span>                 :<span class="tlaGNC">       66821 :   output [4:0] io_q_j_1,</span></span>
<span id="L307"><span class="lineNum">     307</span>                 :<span class="tlaGNC">       95927 :   input  [7:0] io_cons_0_0,</span></span>
<span id="L308"><span class="lineNum">     308</span>                 :<span class="tlaGNC">       35246 :   input  [7:0] io_cons_0_1,</span></span>
<span id="L309"><span class="lineNum">     309</span>                 :<span class="tlaGNC">       91645 :   input  [7:0] io_cons_0_2,</span></span>
<span id="L310"><span class="lineNum">     310</span>                 :<span class="tlaGNC">      132616 :   input  [7:0] io_cons_0_3,</span></span>
<span id="L311"><span class="lineNum">     311</span>                 :<span class="tlaGNC">       58907 :   input  [7:0] io_cons_1_0,</span></span>
<span id="L312"><span class="lineNum">     312</span>                 :<span class="tlaGNC">       58917 :   input  [7:0] io_cons_1_1,</span></span>
<span id="L313"><span class="lineNum">     313</span>                 :<span class="tlaGNC">      119986 :   input  [7:0] io_cons_1_2,</span></span>
<span id="L314"><span class="lineNum">     314</span>                 :<span class="tlaGNC">      141819 :   input  [7:0] io_cons_1_3,</span></span>
<span id="L315"><span class="lineNum">     315</span>                 :<span class="tlaGNC">          32 :   input  [7:0] io_cons_2_0,</span></span>
<span id="L316"><span class="lineNum">     316</span>                 :<span class="tlaGNC">          39 :   input  [7:0] io_cons_2_1,</span></span>
<span id="L317"><span class="lineNum">     317</span>                 :<span class="tlaGNC">          36 :   input  [7:0] io_cons_2_2,</span></span>
<span id="L318"><span class="lineNum">     318</span>                 :<span class="tlaGNC">          39 :   input  [7:0] io_cons_2_3,</span></span>
<span id="L319"><span class="lineNum">     319</span>                 :<span class="tlaGNC">      138077 :   input  [7:0] io_cons_3_0,</span></span>
<span id="L320"><span class="lineNum">     320</span>                 :<span class="tlaGNC">      133829 :   input  [7:0] io_cons_3_1,</span></span>
<span id="L321"><span class="lineNum">     321</span>                 :<span class="tlaGNC">       47969 :   input  [7:0] io_cons_3_2,</span></span>
<span id="L322"><span class="lineNum">     322</span>                 :<span class="tlaGNC">       58913 :   input  [7:0] io_cons_3_3,</span></span>
<span id="L323"><span class="lineNum">     323</span>                 :<span class="tlaGNC">      133059 :   input  [7:0] io_cons_4_0,</span></span>
<span id="L324"><span class="lineNum">     324</span>                 :<span class="tlaGNC">      100929 :   input  [7:0] io_cons_4_1,</span></span>
<span id="L325"><span class="lineNum">     325</span>                 :<span class="tlaGNC">       28394 :   input  [7:0] io_cons_4_2,</span></span>
<span id="L326"><span class="lineNum">     326</span>                 :<span class="tlaGNC">       91328 :   input  [7:0] io_cons_4_3,</span></span>
<span id="L327"><span class="lineNum">     327</span>                 :<span class="tlaGNC">      404992 :   input  [7:0] io_rem_3_5_0,</span></span>
<span id="L328"><span class="lineNum">     328</span>                 :<span class="tlaGNC">      366019 :   input  [7:0] io_rem_3_5_1,</span></span>
<span id="L329"><span class="lineNum">     329</span>                 :<span class="tlaGNC">      292914 :   input  [7:0] io_pre_sel_0_0,</span></span>
<span id="L330"><span class="lineNum">     330</span>                 :<span class="tlaGNC">          41 :   input  [7:0] io_pre_sel_0_1,</span></span>
<span id="L331"><span class="lineNum">     331</span>                 :<span class="tlaGNC">      269360 :   input  [7:0] io_pre_sel_1_0,</span></span>
<span id="L332"><span class="lineNum">     332</span>                 :<span class="tlaGNC">          40 :   input  [7:0] io_pre_sel_1_1,</span></span>
<span id="L333"><span class="lineNum">     333</span>                 :<span class="tlaGNC">      294402 :   input  [7:0] io_pre_sel_2_0,</span></span>
<span id="L334"><span class="lineNum">     334</span>                 :<span class="tlaGNC">          48 :   input  [7:0] io_pre_sel_2_1,</span></span>
<span id="L335"><span class="lineNum">     335</span>                 :<span class="tlaGNC">      204727 :   input  [7:0] io_pre_sel_3_0,</span></span>
<span id="L336"><span class="lineNum">     336</span>                 :<span class="tlaGNC">          36 :   input  [7:0] io_pre_sel_3_1,</span></span>
<span id="L337"><span class="lineNum">     337</span>                 :<span class="tlaGNC">      457145 :   output [7:0] io_nxt_sel_0_0,</span></span>
<span id="L338"><span class="lineNum">     338</span>                 :<span class="tlaGNC">          22 :   output [7:0] io_nxt_sel_0_1,</span></span>
<span id="L339"><span class="lineNum">     339</span>                 :<span class="tlaGNC">      465136 :   output [7:0] io_nxt_sel_1_0,</span></span>
<span id="L340"><span class="lineNum">     340</span>                 :<span class="tlaGNC">          19 :   output [7:0] io_nxt_sel_1_1,</span></span>
<span id="L341"><span class="lineNum">     341</span>                 :<span class="tlaGNC">      505667 :   output [7:0] io_nxt_sel_2_0,</span></span>
<span id="L342"><span class="lineNum">     342</span>                 :<span class="tlaGNC">          20 :   output [7:0] io_nxt_sel_2_1,</span></span>
<span id="L343"><span class="lineNum">     343</span>                 :<span class="tlaGNC">      501772 :   output [7:0] io_nxt_sel_3_0,</span></span>
<span id="L344"><span class="lineNum">     344</span>                 :<span class="tlaGNC">          24 :   output [7:0] io_nxt_sel_3_1</span></span>
<span id="L345"><span class="lineNum">     345</span>                 :             : );</span>
<span id="L346"><span class="lineNum">     346</span>                 :             : </span>
<span id="L347"><span class="lineNum">     347</span>                 :             :   wire [7:0] _csa_sel_3_io_out_1;</span>
<span id="L348"><span class="lineNum">     348</span>                 :             :   wire [7:0] _csa_sel_2_io_out_1;</span>
<span id="L349"><span class="lineNum">     349</span>                 :             :   wire [7:0] _csa_sel_1_io_out_1;</span>
<span id="L350"><span class="lineNum">     350</span>                 :             :   wire [7:0] _csa_sel_0_io_out_1;</span>
<span id="L351"><span class="lineNum">     351</span>                 :             :   wire [7:0] _sign_0_T = 8'(io_pre_sel_0_0 + io_pre_sel_0_1);</span>
<span id="L352"><span class="lineNum">     352</span>                 :             :   wire [7:0] _sign_1_T = 8'(io_pre_sel_1_0 + io_pre_sel_1_1);</span>
<span id="L353"><span class="lineNum">     353</span>                 :             :   wire [7:0] _sign_2_T = 8'(io_pre_sel_2_0 + io_pre_sel_2_1);</span>
<span id="L354"><span class="lineNum">     354</span>                 :             :   wire [7:0] _sign_3_T = 8'(io_pre_sel_3_0 + io_pre_sel_3_1);</span>
<span id="L355"><span class="lineNum">     355</span>                 :             :   CSA3_2_1 csa_sel_0 (</span>
<span id="L356"><span class="lineNum">     356</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L357"><span class="lineNum">     357</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L358"><span class="lineNum">     358</span>                 :             :     .io_in_2</span>
<span id="L359"><span class="lineNum">     359</span>                 :             :       ((io_q_j[0] ? io_cons_0_0 : 8'h0) | (io_q_j[1] ? io_cons_1_0 : 8'h0)</span>
<span id="L360"><span class="lineNum">     360</span>                 :             :        | (io_q_j[2] ? io_cons_2_0 : 8'h0) | (io_q_j[3] ? io_cons_3_0 : 8'h0)</span>
<span id="L361"><span class="lineNum">     361</span>                 :             :        | (io_q_j[4] ? io_cons_4_0 : 8'h0)),</span>
<span id="L362"><span class="lineNum">     362</span>                 :             :     .io_out_0 (io_nxt_sel_0_0),</span>
<span id="L363"><span class="lineNum">     363</span>                 :             :     .io_out_1 (_csa_sel_0_io_out_1)</span>
<span id="L364"><span class="lineNum">     364</span>                 :             :   );</span>
<span id="L365"><span class="lineNum">     365</span>                 :             :   CSA3_2_1 csa_sel_1 (</span>
<span id="L366"><span class="lineNum">     366</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L367"><span class="lineNum">     367</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L368"><span class="lineNum">     368</span>                 :             :     .io_in_2</span>
<span id="L369"><span class="lineNum">     369</span>                 :             :       ((io_q_j[0] ? io_cons_0_1 : 8'h0) | (io_q_j[1] ? io_cons_1_1 : 8'h0)</span>
<span id="L370"><span class="lineNum">     370</span>                 :             :        | (io_q_j[2] ? io_cons_2_1 : 8'h0) | (io_q_j[3] ? io_cons_3_1 : 8'h0)</span>
<span id="L371"><span class="lineNum">     371</span>                 :             :        | (io_q_j[4] ? io_cons_4_1 : 8'h0)),</span>
<span id="L372"><span class="lineNum">     372</span>                 :             :     .io_out_0 (io_nxt_sel_1_0),</span>
<span id="L373"><span class="lineNum">     373</span>                 :             :     .io_out_1 (_csa_sel_1_io_out_1)</span>
<span id="L374"><span class="lineNum">     374</span>                 :             :   );</span>
<span id="L375"><span class="lineNum">     375</span>                 :             :   CSA3_2_1 csa_sel_2 (</span>
<span id="L376"><span class="lineNum">     376</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L377"><span class="lineNum">     377</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L378"><span class="lineNum">     378</span>                 :             :     .io_in_2</span>
<span id="L379"><span class="lineNum">     379</span>                 :             :       ((io_q_j[0] ? io_cons_0_2 : 8'h0) | (io_q_j[1] ? io_cons_1_2 : 8'h0)</span>
<span id="L380"><span class="lineNum">     380</span>                 :             :        | (io_q_j[2] ? io_cons_2_2 : 8'h0) | (io_q_j[3] ? io_cons_3_2 : 8'h0)</span>
<span id="L381"><span class="lineNum">     381</span>                 :             :        | (io_q_j[4] ? io_cons_4_2 : 8'h0)),</span>
<span id="L382"><span class="lineNum">     382</span>                 :             :     .io_out_0 (io_nxt_sel_2_0),</span>
<span id="L383"><span class="lineNum">     383</span>                 :             :     .io_out_1 (_csa_sel_2_io_out_1)</span>
<span id="L384"><span class="lineNum">     384</span>                 :             :   );</span>
<span id="L385"><span class="lineNum">     385</span>                 :             :   CSA3_2_1 csa_sel_3 (</span>
<span id="L386"><span class="lineNum">     386</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L387"><span class="lineNum">     387</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L388"><span class="lineNum">     388</span>                 :             :     .io_in_2</span>
<span id="L389"><span class="lineNum">     389</span>                 :             :       ((io_q_j[0] ? io_cons_0_3 : 8'h0) | (io_q_j[1] ? io_cons_1_3 : 8'h0)</span>
<span id="L390"><span class="lineNum">     390</span>                 :             :        | (io_q_j[2] ? io_cons_2_3 : 8'h0) | (io_q_j[3] ? io_cons_3_3 : 8'h0)</span>
<span id="L391"><span class="lineNum">     391</span>                 :             :        | (io_q_j[4] ? io_cons_4_3 : 8'h0)),</span>
<span id="L392"><span class="lineNum">     392</span>                 :             :     .io_out_0 (io_nxt_sel_3_0),</span>
<span id="L393"><span class="lineNum">     393</span>                 :             :     .io_out_1 (_csa_sel_3_io_out_1)</span>
<span id="L394"><span class="lineNum">     394</span>                 :             :   );</span>
<span id="L395"><span class="lineNum">     395</span>                 :             :   SignDec SD_sel (</span>
<span id="L396"><span class="lineNum">     396</span>                 :             :     .io_sign_0 (_sign_0_T[7]),</span>
<span id="L397"><span class="lineNum">     397</span>                 :             :     .io_sign_1 (_sign_1_T[7]),</span>
<span id="L398"><span class="lineNum">     398</span>                 :             :     .io_sign_2 (_sign_2_T[7]),</span>
<span id="L399"><span class="lineNum">     399</span>                 :             :     .io_sign_3 (_sign_3_T[7]),</span>
<span id="L400"><span class="lineNum">     400</span>                 :             :     .io_q      (io_q_j_1)</span>
<span id="L401"><span class="lineNum">     401</span>                 :             :   );</span>
<span id="L402"><span class="lineNum">     402</span>                 :             :   assign io_nxt_sel_0_1 = {_csa_sel_0_io_out_1[6:0], 1'h0};</span>
<span id="L403"><span class="lineNum">     403</span>                 :             :   assign io_nxt_sel_1_1 = {_csa_sel_1_io_out_1[6:0], 1'h0};</span>
<span id="L404"><span class="lineNum">     404</span>                 :             :   assign io_nxt_sel_2_1 = {_csa_sel_2_io_out_1[6:0], 1'h0};</span>
<span id="L405"><span class="lineNum">     405</span>                 :             :   assign io_nxt_sel_3_1 = {_csa_sel_3_io_out_1[6:0], 1'h0};</span>
<span id="L406"><span class="lineNum">     406</span>                 :             : endmodule</span>
<span id="L407"><span class="lineNum">     407</span>                 :             : </span>
<span id="L408"><span class="lineNum">     408</span>                 :             : module CSA3_2_5(</span>
<span id="L409"><span class="lineNum">     409</span>                 :<span class="tlaGNC">    10580216 :   input  [8:0] io_in_0,</span></span>
<span id="L410"><span class="lineNum">     410</span>                 :<span class="tlaGNC">         596 :   input  [8:0] io_in_1,</span></span>
<span id="L411"><span class="lineNum">     411</span>                 :<span class="tlaGNC">     6433754 :   input  [8:0] io_in_2,</span></span>
<span id="L412"><span class="lineNum">     412</span>                 :<span class="tlaGNC">    10764860 :   output [8:0] io_out_0,</span></span>
<span id="L413"><span class="lineNum">     413</span>                 :<span class="tlaGNC">     5926950 :   output [8:0] io_out_1</span></span>
<span id="L414"><span class="lineNum">     414</span>                 :             : );</span>
<span id="L415"><span class="lineNum">     415</span>                 :             : </span>
<span id="L416"><span class="lineNum">     416</span>                 :<span class="tlaGNC">    10580192 :   wire a_xor_b = io_in_0[0] ^ io_in_1[0];</span></span>
<span id="L417"><span class="lineNum">     417</span>                 :<span class="tlaGNC">    12874156 :   wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];</span></span>
<span id="L418"><span class="lineNum">     418</span>                 :<span class="tlaGNC">    12885988 :   wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];</span></span>
<span id="L419"><span class="lineNum">     419</span>                 :<span class="tlaGNC">    12866960 :   wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];</span></span>
<span id="L420"><span class="lineNum">     420</span>                 :<span class="tlaGNC">    12843732 :   wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];</span></span>
<span id="L421"><span class="lineNum">     421</span>                 :<span class="tlaGNC">    12887248 :   wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];</span></span>
<span id="L422"><span class="lineNum">     422</span>                 :<span class="tlaGNC">    12877296 :   wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];</span></span>
<span id="L423"><span class="lineNum">     423</span>                 :<span class="tlaGNC">    12840640 :   wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];</span></span>
<span id="L424"><span class="lineNum">     424</span>                 :<span class="tlaGNC">    12857004 :   wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];</span></span>
<span id="L425"><span class="lineNum">     425</span>                 :             :   assign io_out_0 =</span>
<span id="L426"><span class="lineNum">     426</span>                 :             :     {a_xor_b_8 ^ io_in_2[8],</span>
<span id="L427"><span class="lineNum">     427</span>                 :             :      a_xor_b_7 ^ io_in_2[7],</span>
<span id="L428"><span class="lineNum">     428</span>                 :             :      a_xor_b_6 ^ io_in_2[6],</span>
<span id="L429"><span class="lineNum">     429</span>                 :             :      a_xor_b_5 ^ io_in_2[5],</span>
<span id="L430"><span class="lineNum">     430</span>                 :             :      a_xor_b_4 ^ io_in_2[4],</span>
<span id="L431"><span class="lineNum">     431</span>                 :             :      a_xor_b_3 ^ io_in_2[3],</span>
<span id="L432"><span class="lineNum">     432</span>                 :             :      a_xor_b_2 ^ io_in_2[2],</span>
<span id="L433"><span class="lineNum">     433</span>                 :             :      a_xor_b_1 ^ io_in_2[1],</span>
<span id="L434"><span class="lineNum">     434</span>                 :             :      a_xor_b ^ io_in_2[0]};</span>
<span id="L435"><span class="lineNum">     435</span>                 :             :   assign io_out_1 =</span>
<span id="L436"><span class="lineNum">     436</span>                 :             :     {io_in_0[8] &amp; io_in_1[8] | a_xor_b_8 &amp; io_in_2[8],</span>
<span id="L437"><span class="lineNum">     437</span>                 :             :      io_in_0[7] &amp; io_in_1[7] | a_xor_b_7 &amp; io_in_2[7],</span>
<span id="L438"><span class="lineNum">     438</span>                 :             :      io_in_0[6] &amp; io_in_1[6] | a_xor_b_6 &amp; io_in_2[6],</span>
<span id="L439"><span class="lineNum">     439</span>                 :             :      io_in_0[5] &amp; io_in_1[5] | a_xor_b_5 &amp; io_in_2[5],</span>
<span id="L440"><span class="lineNum">     440</span>                 :             :      io_in_0[4] &amp; io_in_1[4] | a_xor_b_4 &amp; io_in_2[4],</span>
<span id="L441"><span class="lineNum">     441</span>                 :             :      io_in_0[3] &amp; io_in_1[3] | a_xor_b_3 &amp; io_in_2[3],</span>
<span id="L442"><span class="lineNum">     442</span>                 :             :      io_in_0[2] &amp; io_in_1[2] | a_xor_b_2 &amp; io_in_2[2],</span>
<span id="L443"><span class="lineNum">     443</span>                 :             :      io_in_0[1] &amp; io_in_1[1] | a_xor_b_1 &amp; io_in_2[1],</span>
<span id="L444"><span class="lineNum">     444</span>                 :             :      io_in_0[0] &amp; io_in_1[0] | a_xor_b &amp; io_in_2[0]};</span>
<span id="L445"><span class="lineNum">     445</span>                 :             : endmodule</span>
<span id="L446"><span class="lineNum">     446</span>                 :             : </span>
<span id="L447"><span class="lineNum">     447</span>                 :             : module SpecBlock_v4(</span>
<span id="L448"><span class="lineNum">     448</span>                 :<span class="tlaGNC">      113538 :   input  [4:0] io_q_j,</span></span>
<span id="L449"><span class="lineNum">     449</span>                 :<span class="tlaGNC">      166321 :   input  [8:0] io_cons_0_0,</span></span>
<span id="L450"><span class="lineNum">     450</span>                 :<span class="tlaGNC">      161781 :   input  [8:0] io_cons_0_1,</span></span>
<span id="L451"><span class="lineNum">     451</span>                 :<span class="tlaGNC">      157351 :   input  [8:0] io_cons_0_2,</span></span>
<span id="L452"><span class="lineNum">     452</span>                 :<span class="tlaGNC">      162755 :   input  [8:0] io_cons_0_3,</span></span>
<span id="L453"><span class="lineNum">     453</span>                 :<span class="tlaGNC">      147626 :   input  [8:0] io_cons_1_0,</span></span>
<span id="L454"><span class="lineNum">     454</span>                 :<span class="tlaGNC">      145911 :   input  [8:0] io_cons_1_1,</span></span>
<span id="L455"><span class="lineNum">     455</span>                 :<span class="tlaGNC">      162285 :   input  [8:0] io_cons_1_2,</span></span>
<span id="L456"><span class="lineNum">     456</span>                 :<span class="tlaGNC">      170484 :   input  [8:0] io_cons_1_3,</span></span>
<span id="L457"><span class="lineNum">     457</span>                 :<span class="tlaGNC">          30 :   input  [8:0] io_cons_2_0,</span></span>
<span id="L458"><span class="lineNum">     458</span>                 :<span class="tlaGNC">          36 :   input  [8:0] io_cons_2_1,</span></span>
<span id="L459"><span class="lineNum">     459</span>                 :<span class="tlaGNC">          35 :   input  [8:0] io_cons_2_2,</span></span>
<span id="L460"><span class="lineNum">     460</span>                 :<span class="tlaGNC">          34 :   input  [8:0] io_cons_2_3,</span></span>
<span id="L461"><span class="lineNum">     461</span>                 :<span class="tlaGNC">      170213 :   input  [8:0] io_cons_3_0,</span></span>
<span id="L462"><span class="lineNum">     462</span>                 :<span class="tlaGNC">      162494 :   input  [8:0] io_cons_3_1,</span></span>
<span id="L463"><span class="lineNum">     463</span>                 :<span class="tlaGNC">      144802 :   input  [8:0] io_cons_3_2,</span></span>
<span id="L464"><span class="lineNum">     464</span>                 :<span class="tlaGNC">      147593 :   input  [8:0] io_cons_3_3,</span></span>
<span id="L465"><span class="lineNum">     465</span>                 :<span class="tlaGNC">      162653 :   input  [8:0] io_cons_4_0,</span></span>
<span id="L466"><span class="lineNum">     466</span>                 :<span class="tlaGNC">      161551 :   input  [8:0] io_cons_4_1,</span></span>
<span id="L467"><span class="lineNum">     467</span>                 :<span class="tlaGNC">      157652 :   input  [8:0] io_cons_4_2,</span></span>
<span id="L468"><span class="lineNum">     468</span>                 :<span class="tlaGNC">      167551 :   input  [8:0] io_cons_4_3,</span></span>
<span id="L469"><span class="lineNum">     469</span>                 :<span class="tlaGNC">        6690 :   input  [8:0] io_d_trunc_0,</span></span>
<span id="L470"><span class="lineNum">     470</span>                 :<span class="tlaGNC">        6685 :   input  [8:0] io_d_trunc_1,</span></span>
<span id="L471"><span class="lineNum">     471</span>                 :<span class="tlaGNC">          54 :   input  [8:0] io_d_trunc_2,</span></span>
<span id="L472"><span class="lineNum">     472</span>                 :<span class="tlaGNC">       58919 :   input  [8:0] io_d_trunc_3,</span></span>
<span id="L473"><span class="lineNum">     473</span>                 :<span class="tlaGNC">       66821 :   input  [4:0] io_q_j_1,</span></span>
<span id="L474"><span class="lineNum">     474</span>                 :<span class="tlaGNC">      423866 :   input  [8:0] io_rem_3_5_0,</span></span>
<span id="L475"><span class="lineNum">     475</span>                 :<span class="tlaGNC">          32 :   input  [8:0] io_rem_3_5_1,</span></span>
<span id="L476"><span class="lineNum">     476</span>                 :<span class="tlaGNC">      113538 :   output [4:0] io_q_j_2,</span></span>
<span id="L477"><span class="lineNum">     477</span>                 :<span class="tlaGNC">      287196 :   input  [8:0] io_pre_spec_0_0_0,</span></span>
<span id="L478"><span class="lineNum">     478</span>                 :<span class="tlaGNC">          43 :   input  [8:0] io_pre_spec_0_0_1,</span></span>
<span id="L479"><span class="lineNum">     479</span>                 :<span class="tlaGNC">      283838 :   input  [8:0] io_pre_spec_0_1_0,</span></span>
<span id="L480"><span class="lineNum">     480</span>                 :<span class="tlaGNC">          41 :   input  [8:0] io_pre_spec_0_1_1,</span></span>
<span id="L481"><span class="lineNum">     481</span>                 :<span class="tlaGNC">      279917 :   input  [8:0] io_pre_spec_0_2_0,</span></span>
<span id="L482"><span class="lineNum">     482</span>                 :<span class="tlaGNC">          42 :   input  [8:0] io_pre_spec_0_2_1,</span></span>
<span id="L483"><span class="lineNum">     483</span>                 :<span class="tlaGNC">      277862 :   input  [8:0] io_pre_spec_0_3_0,</span></span>
<span id="L484"><span class="lineNum">     484</span>                 :<span class="tlaGNC">          42 :   input  [8:0] io_pre_spec_0_3_1,</span></span>
<span id="L485"><span class="lineNum">     485</span>                 :<span class="tlaGNC">      300395 :   input  [8:0] io_pre_spec_1_0_0,</span></span>
<span id="L486"><span class="lineNum">     486</span>                 :<span class="tlaGNC">          35 :   input  [8:0] io_pre_spec_1_0_1,</span></span>
<span id="L487"><span class="lineNum">     487</span>                 :<span class="tlaGNC">      295225 :   input  [8:0] io_pre_spec_1_1_0,</span></span>
<span id="L488"><span class="lineNum">     488</span>                 :<span class="tlaGNC">          46 :   input  [8:0] io_pre_spec_1_1_1,</span></span>
<span id="L489"><span class="lineNum">     489</span>                 :<span class="tlaGNC">      289320 :   input  [8:0] io_pre_spec_1_2_0,</span></span>
<span id="L490"><span class="lineNum">     490</span>                 :<span class="tlaGNC">          41 :   input  [8:0] io_pre_spec_1_2_1,</span></span>
<span id="L491"><span class="lineNum">     491</span>                 :<span class="tlaGNC">      283195 :   input  [8:0] io_pre_spec_1_3_0,</span></span>
<span id="L492"><span class="lineNum">     492</span>                 :<span class="tlaGNC">          43 :   input  [8:0] io_pre_spec_1_3_1,</span></span>
<span id="L493"><span class="lineNum">     493</span>                 :<span class="tlaGNC">      272297 :   input  [8:0] io_pre_spec_2_0_0,</span></span>
<span id="L494"><span class="lineNum">     494</span>                 :<span class="tlaGNC">          39 :   input  [8:0] io_pre_spec_2_0_1,</span></span>
<span id="L495"><span class="lineNum">     495</span>                 :<span class="tlaGNC">      279906 :   input  [8:0] io_pre_spec_2_1_0,</span></span>
<span id="L496"><span class="lineNum">     496</span>                 :<span class="tlaGNC">          44 :   input  [8:0] io_pre_spec_2_1_1,</span></span>
<span id="L497"><span class="lineNum">     497</span>                 :<span class="tlaGNC">      286656 :   input  [8:0] io_pre_spec_2_2_0,</span></span>
<span id="L498"><span class="lineNum">     498</span>                 :<span class="tlaGNC">          33 :   input  [8:0] io_pre_spec_2_2_1,</span></span>
<span id="L499"><span class="lineNum">     499</span>                 :<span class="tlaGNC">      292892 :   input  [8:0] io_pre_spec_2_3_0,</span></span>
<span id="L500"><span class="lineNum">     500</span>                 :<span class="tlaGNC">          48 :   input  [8:0] io_pre_spec_2_3_1,</span></span>
<span id="L501"><span class="lineNum">     501</span>                 :<span class="tlaGNC">      293644 :   input  [8:0] io_pre_spec_3_0_0,</span></span>
<span id="L502"><span class="lineNum">     502</span>                 :<span class="tlaGNC">          38 :   input  [8:0] io_pre_spec_3_0_1,</span></span>
<span id="L503"><span class="lineNum">     503</span>                 :<span class="tlaGNC">      287681 :   input  [8:0] io_pre_spec_3_1_0,</span></span>
<span id="L504"><span class="lineNum">     504</span>                 :<span class="tlaGNC">          37 :   input  [8:0] io_pre_spec_3_1_1,</span></span>
<span id="L505"><span class="lineNum">     505</span>                 :<span class="tlaGNC">      277773 :   input  [8:0] io_pre_spec_3_2_0,</span></span>
<span id="L506"><span class="lineNum">     506</span>                 :<span class="tlaGNC">          42 :   input  [8:0] io_pre_spec_3_2_1,</span></span>
<span id="L507"><span class="lineNum">     507</span>                 :<span class="tlaGNC">      273400 :   input  [8:0] io_pre_spec_3_3_0,</span></span>
<span id="L508"><span class="lineNum">     508</span>                 :<span class="tlaGNC">          38 :   input  [8:0] io_pre_spec_3_3_1,</span></span>
<span id="L509"><span class="lineNum">     509</span>                 :<span class="tlaGNC">      294285 :   input  [8:0] io_pre_spec_4_0_0,</span></span>
<span id="L510"><span class="lineNum">     510</span>                 :<span class="tlaGNC">          29 :   input  [8:0] io_pre_spec_4_0_1,</span></span>
<span id="L511"><span class="lineNum">     511</span>                 :<span class="tlaGNC">      291589 :   input  [8:0] io_pre_spec_4_1_0,</span></span>
<span id="L512"><span class="lineNum">     512</span>                 :<span class="tlaGNC">          40 :   input  [8:0] io_pre_spec_4_1_1,</span></span>
<span id="L513"><span class="lineNum">     513</span>                 :<span class="tlaGNC">      291141 :   input  [8:0] io_pre_spec_4_2_0,</span></span>
<span id="L514"><span class="lineNum">     514</span>                 :<span class="tlaGNC">          36 :   input  [8:0] io_pre_spec_4_2_1,</span></span>
<span id="L515"><span class="lineNum">     515</span>                 :<span class="tlaGNC">      287356 :   input  [8:0] io_pre_spec_4_3_0,</span></span>
<span id="L516"><span class="lineNum">     516</span>                 :<span class="tlaGNC">          44 :   input  [8:0] io_pre_spec_4_3_1,</span></span>
<span id="L517"><span class="lineNum">     517</span>                 :<span class="tlaGNC">      449068 :   output [8:0] io_nxt_spec_0_0_0,</span></span>
<span id="L518"><span class="lineNum">     518</span>                 :<span class="tlaGNC">          23 :   output [8:0] io_nxt_spec_0_0_1,</span></span>
<span id="L519"><span class="lineNum">     519</span>                 :<span class="tlaGNC">      449067 :   output [8:0] io_nxt_spec_0_1_0,</span></span>
<span id="L520"><span class="lineNum">     520</span>                 :<span class="tlaGNC">          21 :   output [8:0] io_nxt_spec_0_1_1,</span></span>
<span id="L521"><span class="lineNum">     521</span>                 :<span class="tlaGNC">      449065 :   output [8:0] io_nxt_spec_0_2_0,</span></span>
<span id="L522"><span class="lineNum">     522</span>                 :<span class="tlaGNC">          23 :   output [8:0] io_nxt_spec_0_2_1,</span></span>
<span id="L523"><span class="lineNum">     523</span>                 :<span class="tlaGNC">      449066 :   output [8:0] io_nxt_spec_0_3_0,</span></span>
<span id="L524"><span class="lineNum">     524</span>                 :<span class="tlaGNC">          19 :   output [8:0] io_nxt_spec_0_3_1,</span></span>
<span id="L525"><span class="lineNum">     525</span>                 :<span class="tlaGNC">      449346 :   output [8:0] io_nxt_spec_1_0_0,</span></span>
<span id="L526"><span class="lineNum">     526</span>                 :<span class="tlaGNC">          24 :   output [8:0] io_nxt_spec_1_0_1,</span></span>
<span id="L527"><span class="lineNum">     527</span>                 :<span class="tlaGNC">      449344 :   output [8:0] io_nxt_spec_1_1_0,</span></span>
<span id="L528"><span class="lineNum">     528</span>                 :<span class="tlaGNC">          23 :   output [8:0] io_nxt_spec_1_1_1,</span></span>
<span id="L529"><span class="lineNum">     529</span>                 :<span class="tlaGNC">      449344 :   output [8:0] io_nxt_spec_1_2_0,</span></span>
<span id="L530"><span class="lineNum">     530</span>                 :<span class="tlaGNC">          22 :   output [8:0] io_nxt_spec_1_2_1,</span></span>
<span id="L531"><span class="lineNum">     531</span>                 :<span class="tlaGNC">      449337 :   output [8:0] io_nxt_spec_1_3_0,</span></span>
<span id="L532"><span class="lineNum">     532</span>                 :<span class="tlaGNC">          22 :   output [8:0] io_nxt_spec_1_3_1,</span></span>
<span id="L533"><span class="lineNum">     533</span>                 :<span class="tlaGNC">      445023 :   output [8:0] io_nxt_spec_2_0_0,</span></span>
<span id="L534"><span class="lineNum">     534</span>                 :<span class="tlaGNC">          21 :   output [8:0] io_nxt_spec_2_0_1,</span></span>
<span id="L535"><span class="lineNum">     535</span>                 :<span class="tlaGNC">      445013 :   output [8:0] io_nxt_spec_2_1_0,</span></span>
<span id="L536"><span class="lineNum">     536</span>                 :<span class="tlaGNC">          18 :   output [8:0] io_nxt_spec_2_1_1,</span></span>
<span id="L537"><span class="lineNum">     537</span>                 :<span class="tlaGNC">      445031 :   output [8:0] io_nxt_spec_2_2_0,</span></span>
<span id="L538"><span class="lineNum">     538</span>                 :<span class="tlaGNC">          23 :   output [8:0] io_nxt_spec_2_2_1,</span></span>
<span id="L539"><span class="lineNum">     539</span>                 :<span class="tlaGNC">      445025 :   output [8:0] io_nxt_spec_2_3_0,</span></span>
<span id="L540"><span class="lineNum">     540</span>                 :<span class="tlaGNC">          19 :   output [8:0] io_nxt_spec_2_3_1,</span></span>
<span id="L541"><span class="lineNum">     541</span>                 :<span class="tlaGNC">      449287 :   output [8:0] io_nxt_spec_3_0_0,</span></span>
<span id="L542"><span class="lineNum">     542</span>                 :<span class="tlaGNC">          21 :   output [8:0] io_nxt_spec_3_0_1,</span></span>
<span id="L543"><span class="lineNum">     543</span>                 :<span class="tlaGNC">      449281 :   output [8:0] io_nxt_spec_3_1_0,</span></span>
<span id="L544"><span class="lineNum">     544</span>                 :<span class="tlaGNC">          19 :   output [8:0] io_nxt_spec_3_1_1,</span></span>
<span id="L545"><span class="lineNum">     545</span>                 :<span class="tlaGNC">      449274 :   output [8:0] io_nxt_spec_3_2_0,</span></span>
<span id="L546"><span class="lineNum">     546</span>                 :<span class="tlaGNC">          22 :   output [8:0] io_nxt_spec_3_2_1,</span></span>
<span id="L547"><span class="lineNum">     547</span>                 :<span class="tlaGNC">      449273 :   output [8:0] io_nxt_spec_3_3_0,</span></span>
<span id="L548"><span class="lineNum">     548</span>                 :<span class="tlaGNC">          23 :   output [8:0] io_nxt_spec_3_3_1,</span></span>
<span id="L549"><span class="lineNum">     549</span>                 :<span class="tlaGNC">      449169 :   output [8:0] io_nxt_spec_4_0_0,</span></span>
<span id="L550"><span class="lineNum">     550</span>                 :<span class="tlaGNC">          16 :   output [8:0] io_nxt_spec_4_0_1,</span></span>
<span id="L551"><span class="lineNum">     551</span>                 :<span class="tlaGNC">      449166 :   output [8:0] io_nxt_spec_4_1_0,</span></span>
<span id="L552"><span class="lineNum">     552</span>                 :<span class="tlaGNC">          17 :   output [8:0] io_nxt_spec_4_1_1,</span></span>
<span id="L553"><span class="lineNum">     553</span>                 :<span class="tlaGNC">      449180 :   output [8:0] io_nxt_spec_4_2_0,</span></span>
<span id="L554"><span class="lineNum">     554</span>                 :<span class="tlaGNC">          21 :   output [8:0] io_nxt_spec_4_2_1,</span></span>
<span id="L555"><span class="lineNum">     555</span>                 :<span class="tlaGNC">      449179 :   output [8:0] io_nxt_spec_4_3_0,</span></span>
<span id="L556"><span class="lineNum">     556</span>                 :<span class="tlaGNC">          21 :   output [8:0] io_nxt_spec_4_3_1</span></span>
<span id="L557"><span class="lineNum">     557</span>                 :             : );</span>
<span id="L558"><span class="lineNum">     558</span>                 :             : </span>
<span id="L559"><span class="lineNum">     559</span>                 :             :   wire [4:0] _SD_sel_4_io_q;</span>
<span id="L560"><span class="lineNum">     560</span>                 :             :   wire [8:0] _csa_sel_spec_3_4_io_out_1;</span>
<span id="L561"><span class="lineNum">     561</span>                 :             :   wire [8:0] _csa_sel_spec_2_4_io_out_1;</span>
<span id="L562"><span class="lineNum">     562</span>                 :             :   wire [8:0] _csa_sel_spec_1_4_io_out_1;</span>
<span id="L563"><span class="lineNum">     563</span>                 :             :   wire [8:0] _csa_sel_spec_0_4_io_out_1;</span>
<span id="L564"><span class="lineNum">     564</span>                 :             :   wire [4:0] _SD_sel_3_io_q;</span>
<span id="L565"><span class="lineNum">     565</span>                 :             :   wire [8:0] _csa_sel_spec_3_3_io_out_1;</span>
<span id="L566"><span class="lineNum">     566</span>                 :             :   wire [8:0] _csa_sel_spec_2_3_io_out_1;</span>
<span id="L567"><span class="lineNum">     567</span>                 :             :   wire [8:0] _csa_sel_spec_1_3_io_out_1;</span>
<span id="L568"><span class="lineNum">     568</span>                 :             :   wire [8:0] _csa_sel_spec_0_3_io_out_1;</span>
<span id="L569"><span class="lineNum">     569</span>                 :             :   wire [4:0] _SD_sel_2_io_q;</span>
<span id="L570"><span class="lineNum">     570</span>                 :             :   wire [8:0] _csa_sel_spec_3_2_io_out_1;</span>
<span id="L571"><span class="lineNum">     571</span>                 :             :   wire [8:0] _csa_sel_spec_2_2_io_out_1;</span>
<span id="L572"><span class="lineNum">     572</span>                 :             :   wire [8:0] _csa_sel_spec_1_2_io_out_1;</span>
<span id="L573"><span class="lineNum">     573</span>                 :             :   wire [8:0] _csa_sel_spec_0_2_io_out_1;</span>
<span id="L574"><span class="lineNum">     574</span>                 :             :   wire [4:0] _SD_sel_1_io_q;</span>
<span id="L575"><span class="lineNum">     575</span>                 :             :   wire [8:0] _csa_sel_spec_3_1_io_out_1;</span>
<span id="L576"><span class="lineNum">     576</span>                 :             :   wire [8:0] _csa_sel_spec_2_1_io_out_1;</span>
<span id="L577"><span class="lineNum">     577</span>                 :             :   wire [8:0] _csa_sel_spec_1_1_io_out_1;</span>
<span id="L578"><span class="lineNum">     578</span>                 :             :   wire [8:0] _csa_sel_spec_0_1_io_out_1;</span>
<span id="L579"><span class="lineNum">     579</span>                 :             :   wire [4:0] _SD_sel_io_q;</span>
<span id="L580"><span class="lineNum">     580</span>                 :             :   wire [8:0] _csa_sel_spec_3_io_out_1;</span>
<span id="L581"><span class="lineNum">     581</span>                 :             :   wire [8:0] _csa_sel_spec_2_io_out_1;</span>
<span id="L582"><span class="lineNum">     582</span>                 :             :   wire [8:0] _csa_sel_spec_1_io_out_1;</span>
<span id="L583"><span class="lineNum">     583</span>                 :             :   wire [8:0] _csa_sel_spec_0_io_out_1;</span>
<span id="L584"><span class="lineNum">     584</span>                 :             :   wire [8:0] _csa_spec_1_3_io_out_0;</span>
<span id="L585"><span class="lineNum">     585</span>                 :             :   wire [8:0] _csa_spec_1_3_io_out_1;</span>
<span id="L586"><span class="lineNum">     586</span>                 :             :   wire [8:0] _csa_spec_1_2_io_out_0;</span>
<span id="L587"><span class="lineNum">     587</span>                 :             :   wire [8:0] _csa_spec_1_2_io_out_1;</span>
<span id="L588"><span class="lineNum">     588</span>                 :             :   wire [8:0] _csa_spec_1_1_io_out_0;</span>
<span id="L589"><span class="lineNum">     589</span>                 :             :   wire [8:0] _csa_spec_1_1_io_out_1;</span>
<span id="L590"><span class="lineNum">     590</span>                 :             :   wire [8:0] _csa_spec_1_0_io_out_0;</span>
<span id="L591"><span class="lineNum">     591</span>                 :             :   wire [8:0] _csa_spec_1_0_io_out_1;</span>
<span id="L592"><span class="lineNum">     592</span>                 :<span class="tlaGNC">          20 :   wire [8:0] temp_0_1 = {_csa_spec_1_0_io_out_1[7:0], 1'h0};</span></span>
<span id="L593"><span class="lineNum">     593</span>                 :<span class="tlaGNC">          22 :   wire [8:0] temp_1_1 = {_csa_spec_1_1_io_out_1[7:0], 1'h0};</span></span>
<span id="L594"><span class="lineNum">     594</span>                 :<span class="tlaGNC">          21 :   wire [8:0] temp_2_1 = {_csa_spec_1_2_io_out_1[7:0], 1'h0};</span></span>
<span id="L595"><span class="lineNum">     595</span>                 :<span class="tlaGNC">          22 :   wire [8:0] temp_3_1 = {_csa_spec_1_3_io_out_1[7:0], 1'h0};</span></span>
<span id="L596"><span class="lineNum">     596</span>                 :<span class="tlaGNC">      296275 :   wire [8:0] cons_u_0 =</span></span>
<span id="L597"><span class="lineNum">     597</span>                 :             :     (io_q_j[0] ? io_cons_0_0 : 9'h0) | (io_q_j[1] ? io_cons_1_0 : 9'h0)</span>
<span id="L598"><span class="lineNum">     598</span>                 :             :     | (io_q_j[2] ? io_cons_2_0 : 9'h0) | (io_q_j[3] ? io_cons_3_0 : 9'h0)</span>
<span id="L599"><span class="lineNum">     599</span>                 :             :     | (io_q_j[4] ? io_cons_4_0 : 9'h0);</span>
<span id="L600"><span class="lineNum">     600</span>                 :<span class="tlaGNC">      280910 :   wire [8:0] cons_u_1 =</span></span>
<span id="L601"><span class="lineNum">     601</span>                 :             :     (io_q_j[0] ? io_cons_0_1 : 9'h0) | (io_q_j[1] ? io_cons_1_1 : 9'h0)</span>
<span id="L602"><span class="lineNum">     602</span>                 :             :     | (io_q_j[2] ? io_cons_2_1 : 9'h0) | (io_q_j[3] ? io_cons_3_1 : 9'h0)</span>
<span id="L603"><span class="lineNum">     603</span>                 :             :     | (io_q_j[4] ? io_cons_4_1 : 9'h0);</span>
<span id="L604"><span class="lineNum">     604</span>                 :<span class="tlaGNC">      286260 :   wire [8:0] cons_u_2 =</span></span>
<span id="L605"><span class="lineNum">     605</span>                 :             :     (io_q_j[0] ? io_cons_0_2 : 9'h0) | (io_q_j[1] ? io_cons_1_2 : 9'h0)</span>
<span id="L606"><span class="lineNum">     606</span>                 :             :     | (io_q_j[2] ? io_cons_2_2 : 9'h0) | (io_q_j[3] ? io_cons_3_2 : 9'h0)</span>
<span id="L607"><span class="lineNum">     607</span>                 :             :     | (io_q_j[4] ? io_cons_4_2 : 9'h0);</span>
<span id="L608"><span class="lineNum">     608</span>                 :<span class="tlaGNC">      295466 :   wire [8:0] cons_u_3 =</span></span>
<span id="L609"><span class="lineNum">     609</span>                 :             :     (io_q_j[0] ? io_cons_0_3 : 9'h0) | (io_q_j[1] ? io_cons_1_3 : 9'h0)</span>
<span id="L610"><span class="lineNum">     610</span>                 :             :     | (io_q_j[2] ? io_cons_2_3 : 9'h0) | (io_q_j[3] ? io_cons_3_3 : 9'h0)</span>
<span id="L611"><span class="lineNum">     611</span>                 :             :     | (io_q_j[4] ? io_cons_4_3 : 9'h0);</span>
<span id="L612"><span class="lineNum">     612</span>                 :             :   wire [8:0] _sign_0_T = 9'(io_pre_spec_0_0_0 + io_pre_spec_0_0_1);</span>
<span id="L613"><span class="lineNum">     613</span>                 :             :   wire [8:0] _sign_1_T = 9'(io_pre_spec_0_1_0 + io_pre_spec_0_1_1);</span>
<span id="L614"><span class="lineNum">     614</span>                 :             :   wire [8:0] _sign_2_T = 9'(io_pre_spec_0_2_0 + io_pre_spec_0_2_1);</span>
<span id="L615"><span class="lineNum">     615</span>                 :             :   wire [8:0] _sign_3_T = 9'(io_pre_spec_0_3_0 + io_pre_spec_0_3_1);</span>
<span id="L616"><span class="lineNum">     616</span>                 :             :   wire [8:0] _sign_0_T_3 = 9'(io_pre_spec_1_0_0 + io_pre_spec_1_0_1);</span>
<span id="L617"><span class="lineNum">     617</span>                 :             :   wire [8:0] _sign_1_T_3 = 9'(io_pre_spec_1_1_0 + io_pre_spec_1_1_1);</span>
<span id="L618"><span class="lineNum">     618</span>                 :             :   wire [8:0] _sign_2_T_3 = 9'(io_pre_spec_1_2_0 + io_pre_spec_1_2_1);</span>
<span id="L619"><span class="lineNum">     619</span>                 :             :   wire [8:0] _sign_3_T_3 = 9'(io_pre_spec_1_3_0 + io_pre_spec_1_3_1);</span>
<span id="L620"><span class="lineNum">     620</span>                 :             :   wire [8:0] _sign_0_T_6 = 9'(io_pre_spec_2_0_0 + io_pre_spec_2_0_1);</span>
<span id="L621"><span class="lineNum">     621</span>                 :             :   wire [8:0] _sign_1_T_6 = 9'(io_pre_spec_2_1_0 + io_pre_spec_2_1_1);</span>
<span id="L622"><span class="lineNum">     622</span>                 :             :   wire [8:0] _sign_2_T_6 = 9'(io_pre_spec_2_2_0 + io_pre_spec_2_2_1);</span>
<span id="L623"><span class="lineNum">     623</span>                 :             :   wire [8:0] _sign_3_T_6 = 9'(io_pre_spec_2_3_0 + io_pre_spec_2_3_1);</span>
<span id="L624"><span class="lineNum">     624</span>                 :             :   wire [8:0] _sign_0_T_9 = 9'(io_pre_spec_3_0_0 + io_pre_spec_3_0_1);</span>
<span id="L625"><span class="lineNum">     625</span>                 :             :   wire [8:0] _sign_1_T_9 = 9'(io_pre_spec_3_1_0 + io_pre_spec_3_1_1);</span>
<span id="L626"><span class="lineNum">     626</span>                 :             :   wire [8:0] _sign_2_T_9 = 9'(io_pre_spec_3_2_0 + io_pre_spec_3_2_1);</span>
<span id="L627"><span class="lineNum">     627</span>                 :             :   wire [8:0] _sign_3_T_9 = 9'(io_pre_spec_3_3_0 + io_pre_spec_3_3_1);</span>
<span id="L628"><span class="lineNum">     628</span>                 :             :   wire [8:0] _sign_0_T_12 = 9'(io_pre_spec_4_0_0 + io_pre_spec_4_0_1);</span>
<span id="L629"><span class="lineNum">     629</span>                 :             :   wire [8:0] _sign_1_T_12 = 9'(io_pre_spec_4_1_0 + io_pre_spec_4_1_1);</span>
<span id="L630"><span class="lineNum">     630</span>                 :             :   wire [8:0] _sign_2_T_12 = 9'(io_pre_spec_4_2_0 + io_pre_spec_4_2_1);</span>
<span id="L631"><span class="lineNum">     631</span>                 :             :   wire [8:0] _sign_3_T_12 = 9'(io_pre_spec_4_3_0 + io_pre_spec_4_3_1);</span>
<span id="L632"><span class="lineNum">     632</span>                 :             :   CSA3_2_5 csa_spec_1_0 (</span>
<span id="L633"><span class="lineNum">     633</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L634"><span class="lineNum">     634</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L635"><span class="lineNum">     635</span>                 :             :     .io_in_2  (io_d_trunc_0),</span>
<span id="L636"><span class="lineNum">     636</span>                 :             :     .io_out_0 (_csa_spec_1_0_io_out_0),</span>
<span id="L637"><span class="lineNum">     637</span>                 :             :     .io_out_1 (_csa_spec_1_0_io_out_1)</span>
<span id="L638"><span class="lineNum">     638</span>                 :             :   );</span>
<span id="L639"><span class="lineNum">     639</span>                 :             :   CSA3_2_5 csa_spec_1_1 (</span>
<span id="L640"><span class="lineNum">     640</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L641"><span class="lineNum">     641</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L642"><span class="lineNum">     642</span>                 :             :     .io_in_2  (io_d_trunc_1),</span>
<span id="L643"><span class="lineNum">     643</span>                 :             :     .io_out_0 (_csa_spec_1_1_io_out_0),</span>
<span id="L644"><span class="lineNum">     644</span>                 :             :     .io_out_1 (_csa_spec_1_1_io_out_1)</span>
<span id="L645"><span class="lineNum">     645</span>                 :             :   );</span>
<span id="L646"><span class="lineNum">     646</span>                 :             :   CSA3_2_5 csa_spec_1_2 (</span>
<span id="L647"><span class="lineNum">     647</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L648"><span class="lineNum">     648</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L649"><span class="lineNum">     649</span>                 :             :     .io_in_2  (io_d_trunc_2),</span>
<span id="L650"><span class="lineNum">     650</span>                 :             :     .io_out_0 (_csa_spec_1_2_io_out_0),</span>
<span id="L651"><span class="lineNum">     651</span>                 :             :     .io_out_1 (_csa_spec_1_2_io_out_1)</span>
<span id="L652"><span class="lineNum">     652</span>                 :             :   );</span>
<span id="L653"><span class="lineNum">     653</span>                 :             :   CSA3_2_5 csa_spec_1_3 (</span>
<span id="L654"><span class="lineNum">     654</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L655"><span class="lineNum">     655</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L656"><span class="lineNum">     656</span>                 :             :     .io_in_2  (io_d_trunc_3),</span>
<span id="L657"><span class="lineNum">     657</span>                 :             :     .io_out_0 (_csa_spec_1_3_io_out_0),</span>
<span id="L658"><span class="lineNum">     658</span>                 :             :     .io_out_1 (_csa_spec_1_3_io_out_1)</span>
<span id="L659"><span class="lineNum">     659</span>                 :             :   );</span>
<span id="L660"><span class="lineNum">     660</span>                 :             :   CSA3_2_5 csa_sel_spec_0 (</span>
<span id="L661"><span class="lineNum">     661</span>                 :             :     .io_in_0  (_csa_spec_1_0_io_out_0),</span>
<span id="L662"><span class="lineNum">     662</span>                 :             :     .io_in_1  (temp_0_1),</span>
<span id="L663"><span class="lineNum">     663</span>                 :             :     .io_in_2  (cons_u_0),</span>
<span id="L664"><span class="lineNum">     664</span>                 :             :     .io_out_0 (io_nxt_spec_0_0_0),</span>
<span id="L665"><span class="lineNum">     665</span>                 :             :     .io_out_1 (_csa_sel_spec_0_io_out_1)</span>
<span id="L666"><span class="lineNum">     666</span>                 :             :   );</span>
<span id="L667"><span class="lineNum">     667</span>                 :             :   CSA3_2_5 csa_sel_spec_1 (</span>
<span id="L668"><span class="lineNum">     668</span>                 :             :     .io_in_0  (_csa_spec_1_0_io_out_0),</span>
<span id="L669"><span class="lineNum">     669</span>                 :             :     .io_in_1  (temp_0_1),</span>
<span id="L670"><span class="lineNum">     670</span>                 :             :     .io_in_2  (cons_u_1),</span>
<span id="L671"><span class="lineNum">     671</span>                 :             :     .io_out_0 (io_nxt_spec_0_1_0),</span>
<span id="L672"><span class="lineNum">     672</span>                 :             :     .io_out_1 (_csa_sel_spec_1_io_out_1)</span>
<span id="L673"><span class="lineNum">     673</span>                 :             :   );</span>
<span id="L674"><span class="lineNum">     674</span>                 :             :   CSA3_2_5 csa_sel_spec_2 (</span>
<span id="L675"><span class="lineNum">     675</span>                 :             :     .io_in_0  (_csa_spec_1_0_io_out_0),</span>
<span id="L676"><span class="lineNum">     676</span>                 :             :     .io_in_1  (temp_0_1),</span>
<span id="L677"><span class="lineNum">     677</span>                 :             :     .io_in_2  (cons_u_2),</span>
<span id="L678"><span class="lineNum">     678</span>                 :             :     .io_out_0 (io_nxt_spec_0_2_0),</span>
<span id="L679"><span class="lineNum">     679</span>                 :             :     .io_out_1 (_csa_sel_spec_2_io_out_1)</span>
<span id="L680"><span class="lineNum">     680</span>                 :             :   );</span>
<span id="L681"><span class="lineNum">     681</span>                 :             :   CSA3_2_5 csa_sel_spec_3 (</span>
<span id="L682"><span class="lineNum">     682</span>                 :             :     .io_in_0  (_csa_spec_1_0_io_out_0),</span>
<span id="L683"><span class="lineNum">     683</span>                 :             :     .io_in_1  (temp_0_1),</span>
<span id="L684"><span class="lineNum">     684</span>                 :             :     .io_in_2  (cons_u_3),</span>
<span id="L685"><span class="lineNum">     685</span>                 :             :     .io_out_0 (io_nxt_spec_0_3_0),</span>
<span id="L686"><span class="lineNum">     686</span>                 :             :     .io_out_1 (_csa_sel_spec_3_io_out_1)</span>
<span id="L687"><span class="lineNum">     687</span>                 :             :   );</span>
<span id="L688"><span class="lineNum">     688</span>                 :             :   SignDec SD_sel (</span>
<span id="L689"><span class="lineNum">     689</span>                 :             :     .io_sign_0 (_sign_0_T[8]),</span>
<span id="L690"><span class="lineNum">     690</span>                 :             :     .io_sign_1 (_sign_1_T[8]),</span>
<span id="L691"><span class="lineNum">     691</span>                 :             :     .io_sign_2 (_sign_2_T[8]),</span>
<span id="L692"><span class="lineNum">     692</span>                 :             :     .io_sign_3 (_sign_3_T[8]),</span>
<span id="L693"><span class="lineNum">     693</span>                 :             :     .io_q      (_SD_sel_io_q)</span>
<span id="L694"><span class="lineNum">     694</span>                 :             :   );</span>
<span id="L695"><span class="lineNum">     695</span>                 :             :   CSA3_2_5 csa_sel_spec_0_1 (</span>
<span id="L696"><span class="lineNum">     696</span>                 :             :     .io_in_0  (_csa_spec_1_1_io_out_0),</span>
<span id="L697"><span class="lineNum">     697</span>                 :             :     .io_in_1  (temp_1_1),</span>
<span id="L698"><span class="lineNum">     698</span>                 :             :     .io_in_2  (cons_u_0),</span>
<span id="L699"><span class="lineNum">     699</span>                 :             :     .io_out_0 (io_nxt_spec_1_0_0),</span>
<span id="L700"><span class="lineNum">     700</span>                 :             :     .io_out_1 (_csa_sel_spec_0_1_io_out_1)</span>
<span id="L701"><span class="lineNum">     701</span>                 :             :   );</span>
<span id="L702"><span class="lineNum">     702</span>                 :             :   CSA3_2_5 csa_sel_spec_1_1 (</span>
<span id="L703"><span class="lineNum">     703</span>                 :             :     .io_in_0  (_csa_spec_1_1_io_out_0),</span>
<span id="L704"><span class="lineNum">     704</span>                 :             :     .io_in_1  (temp_1_1),</span>
<span id="L705"><span class="lineNum">     705</span>                 :             :     .io_in_2  (cons_u_1),</span>
<span id="L706"><span class="lineNum">     706</span>                 :             :     .io_out_0 (io_nxt_spec_1_1_0),</span>
<span id="L707"><span class="lineNum">     707</span>                 :             :     .io_out_1 (_csa_sel_spec_1_1_io_out_1)</span>
<span id="L708"><span class="lineNum">     708</span>                 :             :   );</span>
<span id="L709"><span class="lineNum">     709</span>                 :             :   CSA3_2_5 csa_sel_spec_2_1 (</span>
<span id="L710"><span class="lineNum">     710</span>                 :             :     .io_in_0  (_csa_spec_1_1_io_out_0),</span>
<span id="L711"><span class="lineNum">     711</span>                 :             :     .io_in_1  (temp_1_1),</span>
<span id="L712"><span class="lineNum">     712</span>                 :             :     .io_in_2  (cons_u_2),</span>
<span id="L713"><span class="lineNum">     713</span>                 :             :     .io_out_0 (io_nxt_spec_1_2_0),</span>
<span id="L714"><span class="lineNum">     714</span>                 :             :     .io_out_1 (_csa_sel_spec_2_1_io_out_1)</span>
<span id="L715"><span class="lineNum">     715</span>                 :             :   );</span>
<span id="L716"><span class="lineNum">     716</span>                 :             :   CSA3_2_5 csa_sel_spec_3_1 (</span>
<span id="L717"><span class="lineNum">     717</span>                 :             :     .io_in_0  (_csa_spec_1_1_io_out_0),</span>
<span id="L718"><span class="lineNum">     718</span>                 :             :     .io_in_1  (temp_1_1),</span>
<span id="L719"><span class="lineNum">     719</span>                 :             :     .io_in_2  (cons_u_3),</span>
<span id="L720"><span class="lineNum">     720</span>                 :             :     .io_out_0 (io_nxt_spec_1_3_0),</span>
<span id="L721"><span class="lineNum">     721</span>                 :             :     .io_out_1 (_csa_sel_spec_3_1_io_out_1)</span>
<span id="L722"><span class="lineNum">     722</span>                 :             :   );</span>
<span id="L723"><span class="lineNum">     723</span>                 :             :   SignDec SD_sel_1 (</span>
<span id="L724"><span class="lineNum">     724</span>                 :             :     .io_sign_0 (_sign_0_T_3[8]),</span>
<span id="L725"><span class="lineNum">     725</span>                 :             :     .io_sign_1 (_sign_1_T_3[8]),</span>
<span id="L726"><span class="lineNum">     726</span>                 :             :     .io_sign_2 (_sign_2_T_3[8]),</span>
<span id="L727"><span class="lineNum">     727</span>                 :             :     .io_sign_3 (_sign_3_T_3[8]),</span>
<span id="L728"><span class="lineNum">     728</span>                 :             :     .io_q      (_SD_sel_1_io_q)</span>
<span id="L729"><span class="lineNum">     729</span>                 :             :   );</span>
<span id="L730"><span class="lineNum">     730</span>                 :             :   CSA3_2_5 csa_sel_spec_0_2 (</span>
<span id="L731"><span class="lineNum">     731</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L732"><span class="lineNum">     732</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L733"><span class="lineNum">     733</span>                 :             :     .io_in_2  (cons_u_0),</span>
<span id="L734"><span class="lineNum">     734</span>                 :             :     .io_out_0 (io_nxt_spec_2_0_0),</span>
<span id="L735"><span class="lineNum">     735</span>                 :             :     .io_out_1 (_csa_sel_spec_0_2_io_out_1)</span>
<span id="L736"><span class="lineNum">     736</span>                 :             :   );</span>
<span id="L737"><span class="lineNum">     737</span>                 :             :   CSA3_2_5 csa_sel_spec_1_2 (</span>
<span id="L738"><span class="lineNum">     738</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L739"><span class="lineNum">     739</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L740"><span class="lineNum">     740</span>                 :             :     .io_in_2  (cons_u_1),</span>
<span id="L741"><span class="lineNum">     741</span>                 :             :     .io_out_0 (io_nxt_spec_2_1_0),</span>
<span id="L742"><span class="lineNum">     742</span>                 :             :     .io_out_1 (_csa_sel_spec_1_2_io_out_1)</span>
<span id="L743"><span class="lineNum">     743</span>                 :             :   );</span>
<span id="L744"><span class="lineNum">     744</span>                 :             :   CSA3_2_5 csa_sel_spec_2_2 (</span>
<span id="L745"><span class="lineNum">     745</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L746"><span class="lineNum">     746</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L747"><span class="lineNum">     747</span>                 :             :     .io_in_2  (cons_u_2),</span>
<span id="L748"><span class="lineNum">     748</span>                 :             :     .io_out_0 (io_nxt_spec_2_2_0),</span>
<span id="L749"><span class="lineNum">     749</span>                 :             :     .io_out_1 (_csa_sel_spec_2_2_io_out_1)</span>
<span id="L750"><span class="lineNum">     750</span>                 :             :   );</span>
<span id="L751"><span class="lineNum">     751</span>                 :             :   CSA3_2_5 csa_sel_spec_3_2 (</span>
<span id="L752"><span class="lineNum">     752</span>                 :             :     .io_in_0  (io_rem_3_5_0),</span>
<span id="L753"><span class="lineNum">     753</span>                 :             :     .io_in_1  (io_rem_3_5_1),</span>
<span id="L754"><span class="lineNum">     754</span>                 :             :     .io_in_2  (cons_u_3),</span>
<span id="L755"><span class="lineNum">     755</span>                 :             :     .io_out_0 (io_nxt_spec_2_3_0),</span>
<span id="L756"><span class="lineNum">     756</span>                 :             :     .io_out_1 (_csa_sel_spec_3_2_io_out_1)</span>
<span id="L757"><span class="lineNum">     757</span>                 :             :   );</span>
<span id="L758"><span class="lineNum">     758</span>                 :             :   SignDec SD_sel_2 (</span>
<span id="L759"><span class="lineNum">     759</span>                 :             :     .io_sign_0 (_sign_0_T_6[8]),</span>
<span id="L760"><span class="lineNum">     760</span>                 :             :     .io_sign_1 (_sign_1_T_6[8]),</span>
<span id="L761"><span class="lineNum">     761</span>                 :             :     .io_sign_2 (_sign_2_T_6[8]),</span>
<span id="L762"><span class="lineNum">     762</span>                 :             :     .io_sign_3 (_sign_3_T_6[8]),</span>
<span id="L763"><span class="lineNum">     763</span>                 :             :     .io_q      (_SD_sel_2_io_q)</span>
<span id="L764"><span class="lineNum">     764</span>                 :             :   );</span>
<span id="L765"><span class="lineNum">     765</span>                 :             :   CSA3_2_5 csa_sel_spec_0_3 (</span>
<span id="L766"><span class="lineNum">     766</span>                 :             :     .io_in_0  (_csa_spec_1_2_io_out_0),</span>
<span id="L767"><span class="lineNum">     767</span>                 :             :     .io_in_1  (temp_2_1),</span>
<span id="L768"><span class="lineNum">     768</span>                 :             :     .io_in_2  (cons_u_0),</span>
<span id="L769"><span class="lineNum">     769</span>                 :             :     .io_out_0 (io_nxt_spec_3_0_0),</span>
<span id="L770"><span class="lineNum">     770</span>                 :             :     .io_out_1 (_csa_sel_spec_0_3_io_out_1)</span>
<span id="L771"><span class="lineNum">     771</span>                 :             :   );</span>
<span id="L772"><span class="lineNum">     772</span>                 :             :   CSA3_2_5 csa_sel_spec_1_3 (</span>
<span id="L773"><span class="lineNum">     773</span>                 :             :     .io_in_0  (_csa_spec_1_2_io_out_0),</span>
<span id="L774"><span class="lineNum">     774</span>                 :             :     .io_in_1  (temp_2_1),</span>
<span id="L775"><span class="lineNum">     775</span>                 :             :     .io_in_2  (cons_u_1),</span>
<span id="L776"><span class="lineNum">     776</span>                 :             :     .io_out_0 (io_nxt_spec_3_1_0),</span>
<span id="L777"><span class="lineNum">     777</span>                 :             :     .io_out_1 (_csa_sel_spec_1_3_io_out_1)</span>
<span id="L778"><span class="lineNum">     778</span>                 :             :   );</span>
<span id="L779"><span class="lineNum">     779</span>                 :             :   CSA3_2_5 csa_sel_spec_2_3 (</span>
<span id="L780"><span class="lineNum">     780</span>                 :             :     .io_in_0  (_csa_spec_1_2_io_out_0),</span>
<span id="L781"><span class="lineNum">     781</span>                 :             :     .io_in_1  (temp_2_1),</span>
<span id="L782"><span class="lineNum">     782</span>                 :             :     .io_in_2  (cons_u_2),</span>
<span id="L783"><span class="lineNum">     783</span>                 :             :     .io_out_0 (io_nxt_spec_3_2_0),</span>
<span id="L784"><span class="lineNum">     784</span>                 :             :     .io_out_1 (_csa_sel_spec_2_3_io_out_1)</span>
<span id="L785"><span class="lineNum">     785</span>                 :             :   );</span>
<span id="L786"><span class="lineNum">     786</span>                 :             :   CSA3_2_5 csa_sel_spec_3_3 (</span>
<span id="L787"><span class="lineNum">     787</span>                 :             :     .io_in_0  (_csa_spec_1_2_io_out_0),</span>
<span id="L788"><span class="lineNum">     788</span>                 :             :     .io_in_1  (temp_2_1),</span>
<span id="L789"><span class="lineNum">     789</span>                 :             :     .io_in_2  (cons_u_3),</span>
<span id="L790"><span class="lineNum">     790</span>                 :             :     .io_out_0 (io_nxt_spec_3_3_0),</span>
<span id="L791"><span class="lineNum">     791</span>                 :             :     .io_out_1 (_csa_sel_spec_3_3_io_out_1)</span>
<span id="L792"><span class="lineNum">     792</span>                 :             :   );</span>
<span id="L793"><span class="lineNum">     793</span>                 :             :   SignDec SD_sel_3 (</span>
<span id="L794"><span class="lineNum">     794</span>                 :             :     .io_sign_0 (_sign_0_T_9[8]),</span>
<span id="L795"><span class="lineNum">     795</span>                 :             :     .io_sign_1 (_sign_1_T_9[8]),</span>
<span id="L796"><span class="lineNum">     796</span>                 :             :     .io_sign_2 (_sign_2_T_9[8]),</span>
<span id="L797"><span class="lineNum">     797</span>                 :             :     .io_sign_3 (_sign_3_T_9[8]),</span>
<span id="L798"><span class="lineNum">     798</span>                 :             :     .io_q      (_SD_sel_3_io_q)</span>
<span id="L799"><span class="lineNum">     799</span>                 :             :   );</span>
<span id="L800"><span class="lineNum">     800</span>                 :             :   CSA3_2_5 csa_sel_spec_0_4 (</span>
<span id="L801"><span class="lineNum">     801</span>                 :             :     .io_in_0  (_csa_spec_1_3_io_out_0),</span>
<span id="L802"><span class="lineNum">     802</span>                 :             :     .io_in_1  (temp_3_1),</span>
<span id="L803"><span class="lineNum">     803</span>                 :             :     .io_in_2  (cons_u_0),</span>
<span id="L804"><span class="lineNum">     804</span>                 :             :     .io_out_0 (io_nxt_spec_4_0_0),</span>
<span id="L805"><span class="lineNum">     805</span>                 :             :     .io_out_1 (_csa_sel_spec_0_4_io_out_1)</span>
<span id="L806"><span class="lineNum">     806</span>                 :             :   );</span>
<span id="L807"><span class="lineNum">     807</span>                 :             :   CSA3_2_5 csa_sel_spec_1_4 (</span>
<span id="L808"><span class="lineNum">     808</span>                 :             :     .io_in_0  (_csa_spec_1_3_io_out_0),</span>
<span id="L809"><span class="lineNum">     809</span>                 :             :     .io_in_1  (temp_3_1),</span>
<span id="L810"><span class="lineNum">     810</span>                 :             :     .io_in_2  (cons_u_1),</span>
<span id="L811"><span class="lineNum">     811</span>                 :             :     .io_out_0 (io_nxt_spec_4_1_0),</span>
<span id="L812"><span class="lineNum">     812</span>                 :             :     .io_out_1 (_csa_sel_spec_1_4_io_out_1)</span>
<span id="L813"><span class="lineNum">     813</span>                 :             :   );</span>
<span id="L814"><span class="lineNum">     814</span>                 :             :   CSA3_2_5 csa_sel_spec_2_4 (</span>
<span id="L815"><span class="lineNum">     815</span>                 :             :     .io_in_0  (_csa_spec_1_3_io_out_0),</span>
<span id="L816"><span class="lineNum">     816</span>                 :             :     .io_in_1  (temp_3_1),</span>
<span id="L817"><span class="lineNum">     817</span>                 :             :     .io_in_2  (cons_u_2),</span>
<span id="L818"><span class="lineNum">     818</span>                 :             :     .io_out_0 (io_nxt_spec_4_2_0),</span>
<span id="L819"><span class="lineNum">     819</span>                 :             :     .io_out_1 (_csa_sel_spec_2_4_io_out_1)</span>
<span id="L820"><span class="lineNum">     820</span>                 :             :   );</span>
<span id="L821"><span class="lineNum">     821</span>                 :             :   CSA3_2_5 csa_sel_spec_3_4 (</span>
<span id="L822"><span class="lineNum">     822</span>                 :             :     .io_in_0  (_csa_spec_1_3_io_out_0),</span>
<span id="L823"><span class="lineNum">     823</span>                 :             :     .io_in_1  (temp_3_1),</span>
<span id="L824"><span class="lineNum">     824</span>                 :             :     .io_in_2  (cons_u_3),</span>
<span id="L825"><span class="lineNum">     825</span>                 :             :     .io_out_0 (io_nxt_spec_4_3_0),</span>
<span id="L826"><span class="lineNum">     826</span>                 :             :     .io_out_1 (_csa_sel_spec_3_4_io_out_1)</span>
<span id="L827"><span class="lineNum">     827</span>                 :             :   );</span>
<span id="L828"><span class="lineNum">     828</span>                 :             :   SignDec SD_sel_4 (</span>
<span id="L829"><span class="lineNum">     829</span>                 :             :     .io_sign_0 (_sign_0_T_12[8]),</span>
<span id="L830"><span class="lineNum">     830</span>                 :             :     .io_sign_1 (_sign_1_T_12[8]),</span>
<span id="L831"><span class="lineNum">     831</span>                 :             :     .io_sign_2 (_sign_2_T_12[8]),</span>
<span id="L832"><span class="lineNum">     832</span>                 :             :     .io_sign_3 (_sign_3_T_12[8]),</span>
<span id="L833"><span class="lineNum">     833</span>                 :             :     .io_q      (_SD_sel_4_io_q)</span>
<span id="L834"><span class="lineNum">     834</span>                 :             :   );</span>
<span id="L835"><span class="lineNum">     835</span>                 :             :   assign io_q_j_2 =</span>
<span id="L836"><span class="lineNum">     836</span>                 :             :     (io_q_j_1[0] ? _SD_sel_io_q : 5'h0) | (io_q_j_1[1] ? _SD_sel_1_io_q : 5'h0)</span>
<span id="L837"><span class="lineNum">     837</span>                 :             :     | (io_q_j_1[2] ? _SD_sel_2_io_q : 5'h0) | (io_q_j_1[3] ? _SD_sel_3_io_q : 5'h0)</span>
<span id="L838"><span class="lineNum">     838</span>                 :             :     | (io_q_j_1[4] ? _SD_sel_4_io_q : 5'h0);</span>
<span id="L839"><span class="lineNum">     839</span>                 :             :   assign io_nxt_spec_0_0_1 = {_csa_sel_spec_0_io_out_1[7:0], 1'h0};</span>
<span id="L840"><span class="lineNum">     840</span>                 :             :   assign io_nxt_spec_0_1_1 = {_csa_sel_spec_1_io_out_1[7:0], 1'h0};</span>
<span id="L841"><span class="lineNum">     841</span>                 :             :   assign io_nxt_spec_0_2_1 = {_csa_sel_spec_2_io_out_1[7:0], 1'h0};</span>
<span id="L842"><span class="lineNum">     842</span>                 :             :   assign io_nxt_spec_0_3_1 = {_csa_sel_spec_3_io_out_1[7:0], 1'h0};</span>
<span id="L843"><span class="lineNum">     843</span>                 :             :   assign io_nxt_spec_1_0_1 = {_csa_sel_spec_0_1_io_out_1[7:0], 1'h0};</span>
<span id="L844"><span class="lineNum">     844</span>                 :             :   assign io_nxt_spec_1_1_1 = {_csa_sel_spec_1_1_io_out_1[7:0], 1'h0};</span>
<span id="L845"><span class="lineNum">     845</span>                 :             :   assign io_nxt_spec_1_2_1 = {_csa_sel_spec_2_1_io_out_1[7:0], 1'h0};</span>
<span id="L846"><span class="lineNum">     846</span>                 :             :   assign io_nxt_spec_1_3_1 = {_csa_sel_spec_3_1_io_out_1[7:0], 1'h0};</span>
<span id="L847"><span class="lineNum">     847</span>                 :             :   assign io_nxt_spec_2_0_1 = {_csa_sel_spec_0_2_io_out_1[7:0], 1'h0};</span>
<span id="L848"><span class="lineNum">     848</span>                 :             :   assign io_nxt_spec_2_1_1 = {_csa_sel_spec_1_2_io_out_1[7:0], 1'h0};</span>
<span id="L849"><span class="lineNum">     849</span>                 :             :   assign io_nxt_spec_2_2_1 = {_csa_sel_spec_2_2_io_out_1[7:0], 1'h0};</span>
<span id="L850"><span class="lineNum">     850</span>                 :             :   assign io_nxt_spec_2_3_1 = {_csa_sel_spec_3_2_io_out_1[7:0], 1'h0};</span>
<span id="L851"><span class="lineNum">     851</span>                 :             :   assign io_nxt_spec_3_0_1 = {_csa_sel_spec_0_3_io_out_1[7:0], 1'h0};</span>
<span id="L852"><span class="lineNum">     852</span>                 :             :   assign io_nxt_spec_3_1_1 = {_csa_sel_spec_1_3_io_out_1[7:0], 1'h0};</span>
<span id="L853"><span class="lineNum">     853</span>                 :             :   assign io_nxt_spec_3_2_1 = {_csa_sel_spec_2_3_io_out_1[7:0], 1'h0};</span>
<span id="L854"><span class="lineNum">     854</span>                 :             :   assign io_nxt_spec_3_3_1 = {_csa_sel_spec_3_3_io_out_1[7:0], 1'h0};</span>
<span id="L855"><span class="lineNum">     855</span>                 :             :   assign io_nxt_spec_4_0_1 = {_csa_sel_spec_0_4_io_out_1[7:0], 1'h0};</span>
<span id="L856"><span class="lineNum">     856</span>                 :             :   assign io_nxt_spec_4_1_1 = {_csa_sel_spec_1_4_io_out_1[7:0], 1'h0};</span>
<span id="L857"><span class="lineNum">     857</span>                 :             :   assign io_nxt_spec_4_2_1 = {_csa_sel_spec_2_4_io_out_1[7:0], 1'h0};</span>
<span id="L858"><span class="lineNum">     858</span>                 :             :   assign io_nxt_spec_4_3_1 = {_csa_sel_spec_3_4_io_out_1[7:0], 1'h0};</span>
<span id="L859"><span class="lineNum">     859</span>                 :             : endmodule</span>
<span id="L860"><span class="lineNum">     860</span>                 :             : </span>
<span id="L861"><span class="lineNum">     861</span>                 :             : module CSA3_2_30(</span>
<span id="L862"><span class="lineNum">     862</span>                 :<span class="tlaGNC">      379760 :   input  [10:0] io_in_0,</span></span>
<span id="L863"><span class="lineNum">     863</span>                 :<span class="tlaGNC">      228896 :   input  [10:0] io_in_1,</span></span>
<span id="L864"><span class="lineNum">     864</span>                 :<span class="tlaGNC">      259257 :   input  [10:0] io_in_2,</span></span>
<span id="L865"><span class="lineNum">     865</span>                 :<span class="tlaGNC">      404992 :   output [10:0] io_out_0,</span></span>
<span id="L866"><span class="lineNum">     866</span>                 :<span class="tlaGNC">      302215 :   output [10:0] io_out_1</span></span>
<span id="L867"><span class="lineNum">     867</span>                 :             : );</span>
<span id="L868"><span class="lineNum">     868</span>                 :             : </span>
<span id="L869"><span class="lineNum">     869</span>                 :<span class="tlaGNC">      378996 :   wire a_xor_b = io_in_0[0] ^ io_in_1[0];</span></span>
<span id="L870"><span class="lineNum">     870</span>                 :<span class="tlaGNC">      382777 :   wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];</span></span>
<span id="L871"><span class="lineNum">     871</span>                 :<span class="tlaGNC">      386208 :   wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];</span></span>
<span id="L872"><span class="lineNum">     872</span>                 :<span class="tlaGNC">      387132 :   wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];</span></span>
<span id="L873"><span class="lineNum">     873</span>                 :<span class="tlaGNC">      387961 :   wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];</span></span>
<span id="L874"><span class="lineNum">     874</span>                 :<span class="tlaGNC">      388289 :   wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];</span></span>
<span id="L875"><span class="lineNum">     875</span>                 :<span class="tlaGNC">      387729 :   wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];</span></span>
<span id="L876"><span class="lineNum">     876</span>                 :<span class="tlaGNC">      388268 :   wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];</span></span>
<span id="L877"><span class="lineNum">     877</span>                 :<span class="tlaGNC">      396317 :   wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];</span></span>
<span id="L878"><span class="lineNum">     878</span>                 :<span class="tlaGNC">      439833 :   wire a_xor_b_9 = io_in_0[9] ^ io_in_1[9];</span></span>
<span id="L879"><span class="lineNum">     879</span>                 :<span class="tlaGNC">      342584 :   wire a_xor_b_10 = io_in_0[10] ^ io_in_1[10];</span></span>
<span id="L880"><span class="lineNum">     880</span>                 :             :   assign io_out_0 =</span>
<span id="L881"><span class="lineNum">     881</span>                 :             :     {a_xor_b_10 ^ io_in_2[10],</span>
<span id="L882"><span class="lineNum">     882</span>                 :             :      a_xor_b_9 ^ io_in_2[9],</span>
<span id="L883"><span class="lineNum">     883</span>                 :             :      a_xor_b_8 ^ io_in_2[8],</span>
<span id="L884"><span class="lineNum">     884</span>                 :             :      a_xor_b_7 ^ io_in_2[7],</span>
<span id="L885"><span class="lineNum">     885</span>                 :             :      a_xor_b_6 ^ io_in_2[6],</span>
<span id="L886"><span class="lineNum">     886</span>                 :             :      a_xor_b_5 ^ io_in_2[5],</span>
<span id="L887"><span class="lineNum">     887</span>                 :             :      a_xor_b_4 ^ io_in_2[4],</span>
<span id="L888"><span class="lineNum">     888</span>                 :             :      a_xor_b_3 ^ io_in_2[3],</span>
<span id="L889"><span class="lineNum">     889</span>                 :             :      a_xor_b_2 ^ io_in_2[2],</span>
<span id="L890"><span class="lineNum">     890</span>                 :             :      a_xor_b_1 ^ io_in_2[1],</span>
<span id="L891"><span class="lineNum">     891</span>                 :             :      a_xor_b ^ io_in_2[0]};</span>
<span id="L892"><span class="lineNum">     892</span>                 :             :   assign io_out_1 =</span>
<span id="L893"><span class="lineNum">     893</span>                 :             :     {io_in_0[10] &amp; io_in_1[10] | a_xor_b_10 &amp; io_in_2[10],</span>
<span id="L894"><span class="lineNum">     894</span>                 :             :      io_in_0[9] &amp; io_in_1[9] | a_xor_b_9 &amp; io_in_2[9],</span>
<span id="L895"><span class="lineNum">     895</span>                 :             :      io_in_0[8] &amp; io_in_1[8] | a_xor_b_8 &amp; io_in_2[8],</span>
<span id="L896"><span class="lineNum">     896</span>                 :             :      io_in_0[7] &amp; io_in_1[7] | a_xor_b_7 &amp; io_in_2[7],</span>
<span id="L897"><span class="lineNum">     897</span>                 :             :      io_in_0[6] &amp; io_in_1[6] | a_xor_b_6 &amp; io_in_2[6],</span>
<span id="L898"><span class="lineNum">     898</span>                 :             :      io_in_0[5] &amp; io_in_1[5] | a_xor_b_5 &amp; io_in_2[5],</span>
<span id="L899"><span class="lineNum">     899</span>                 :             :      io_in_0[4] &amp; io_in_1[4] | a_xor_b_4 &amp; io_in_2[4],</span>
<span id="L900"><span class="lineNum">     900</span>                 :             :      io_in_0[3] &amp; io_in_1[3] | a_xor_b_3 &amp; io_in_2[3],</span>
<span id="L901"><span class="lineNum">     901</span>                 :             :      io_in_0[2] &amp; io_in_1[2] | a_xor_b_2 &amp; io_in_2[2],</span>
<span id="L902"><span class="lineNum">     902</span>                 :             :      io_in_0[1] &amp; io_in_1[1] | a_xor_b_1 &amp; io_in_2[1],</span>
<span id="L903"><span class="lineNum">     903</span>                 :             :      io_in_0[0] &amp; io_in_1[0] | a_xor_b &amp; io_in_2[0]};</span>
<span id="L904"><span class="lineNum">     904</span>                 :             : endmodule</span>
<span id="L905"><span class="lineNum">     905</span>                 :             : </span>
<span id="L906"><span class="lineNum">     906</span>                 :             : module Conversion(</span>
<span id="L907"><span class="lineNum">     907</span>                 :<span class="tlaGNC">       80234 :   input  [4:0]  io_q_j_1,</span></span>
<span id="L908"><span class="lineNum">     908</span>                 :<span class="tlaGNC">      355308 :   input  [15:0] io_pre_q_A,</span></span>
<span id="L909"><span class="lineNum">     909</span>                 :<span class="tlaGNC">      336527 :   input  [15:0] io_pre_q_B,</span></span>
<span id="L910"><span class="lineNum">     910</span>                 :<span class="tlaGNC">      277400 :   output [15:0] io_nxt_q_A,</span></span>
<span id="L911"><span class="lineNum">     911</span>                 :<span class="tlaGNC">      294060 :   output [15:0] io_nxt_q_B</span></span>
<span id="L912"><span class="lineNum">     912</span>                 :             : );</span>
<span id="L913"><span class="lineNum">     913</span>                 :             : </span>
<span id="L914"><span class="lineNum">     914</span>                 :<span class="tlaGNC">          24 :   wire [15:0] new_q_B_0 = {io_pre_q_A[13:0], 2'h1};</span></span>
<span id="L915"><span class="lineNum">     915</span>                 :<span class="tlaGNC">          16 :   wire [15:0] new_q_B_1 = {io_pre_q_A[13:0], 2'h0};</span></span>
<span id="L916"><span class="lineNum">     916</span>                 :<span class="tlaGNC">          24 :   wire [15:0] new_q_B_2 = {io_pre_q_B[13:0], 2'h3};</span></span>
<span id="L917"><span class="lineNum">     917</span>                 :<span class="tlaGNC">          24 :   wire [15:0] new_q_B_3 = {io_pre_q_B[13:0], 2'h2};</span></span>
<span id="L918"><span class="lineNum">     918</span>                 :             :   assign io_nxt_q_A =</span>
<span id="L919"><span class="lineNum">     919</span>                 :             :     (io_q_j_1[0] ? {io_pre_q_A[13:0], 2'h2} : 16'h0) | (io_q_j_1[1] ? new_q_B_0 : 16'h0)</span>
<span id="L920"><span class="lineNum">     920</span>                 :             :     | (io_q_j_1[2] ? new_q_B_1 : 16'h0) | (io_q_j_1[3] ? new_q_B_2 : 16'h0)</span>
<span id="L921"><span class="lineNum">     921</span>                 :             :     | (io_q_j_1[4] ? new_q_B_3 : 16'h0);</span>
<span id="L922"><span class="lineNum">     922</span>                 :             :   assign io_nxt_q_B =</span>
<span id="L923"><span class="lineNum">     923</span>                 :             :     (io_q_j_1[0] ? new_q_B_0 : 16'h0) | (io_q_j_1[1] ? new_q_B_1 : 16'h0)</span>
<span id="L924"><span class="lineNum">     924</span>                 :             :     | (io_q_j_1[2] ? new_q_B_2 : 16'h0) | (io_q_j_1[3] ? new_q_B_3 : 16'h0)</span>
<span id="L925"><span class="lineNum">     925</span>                 :             :     | (io_q_j_1[4] ? {io_pre_q_B[13:0], 2'h1} : 16'h0);</span>
<span id="L926"><span class="lineNum">     926</span>                 :             : endmodule</span>
<span id="L927"><span class="lineNum">     927</span>                 :             : </span>
<span id="L928"><span class="lineNum">     928</span>                 :             : module IterBlock_v4(</span>
<span id="L929"><span class="lineNum">     929</span>                 :<span class="tlaGNC">       59238 :   input  [7:0]  io_Sel_cons_0_0,</span></span>
<span id="L930"><span class="lineNum">     930</span>                 :<span class="tlaGNC">       23656 :   input  [7:0]  io_Sel_cons_0_1,</span></span>
<span id="L931"><span class="lineNum">     931</span>                 :<span class="tlaGNC">       62189 :   input  [7:0]  io_Sel_cons_0_2,</span></span>
<span id="L932"><span class="lineNum">     932</span>                 :<span class="tlaGNC">       80148 :   input  [7:0]  io_Sel_cons_0_3,</span></span>
<span id="L933"><span class="lineNum">     933</span>                 :<span class="tlaGNC">       43002 :   input  [7:0]  io_Sel_cons_1_0,</span></span>
<span id="L934"><span class="lineNum">     934</span>                 :<span class="tlaGNC">       43007 :   input  [7:0]  io_Sel_cons_1_1,</span></span>
<span id="L935"><span class="lineNum">     935</span>                 :<span class="tlaGNC">       62183 :   input  [7:0]  io_Sel_cons_1_2,</span></span>
<span id="L936"><span class="lineNum">     936</span>                 :<span class="tlaGNC">       85188 :   input  [7:0]  io_Sel_cons_1_3,</span></span>
<span id="L937"><span class="lineNum">     937</span>                 :<span class="tlaGNC">          16 :   input  [7:0]  io_Sel_cons_2_0,</span></span>
<span id="L938"><span class="lineNum">     938</span>                 :<span class="tlaGNC">          18 :   input  [7:0]  io_Sel_cons_2_1,</span></span>
<span id="L939"><span class="lineNum">     939</span>                 :<span class="tlaGNC">          15 :   input  [7:0]  io_Sel_cons_2_2,</span></span>
<span id="L940"><span class="lineNum">     940</span>                 :<span class="tlaGNC">          20 :   input  [7:0]  io_Sel_cons_2_3,</span></span>
<span id="L941"><span class="lineNum">     941</span>                 :<span class="tlaGNC">       83077 :   input  [7:0]  io_Sel_cons_3_0,</span></span>
<span id="L942"><span class="lineNum">     942</span>                 :<span class="tlaGNC">       75572 :   input  [7:0]  io_Sel_cons_3_1,</span></span>
<span id="L943"><span class="lineNum">     943</span>                 :<span class="tlaGNC">       31212 :   input  [7:0]  io_Sel_cons_3_2,</span></span>
<span id="L944"><span class="lineNum">     944</span>                 :<span class="tlaGNC">       43002 :   input  [7:0]  io_Sel_cons_3_3,</span></span>
<span id="L945"><span class="lineNum">     945</span>                 :<span class="tlaGNC">       80272 :   input  [7:0]  io_Sel_cons_4_0,</span></span>
<span id="L946"><span class="lineNum">     946</span>                 :<span class="tlaGNC">       67542 :   input  [7:0]  io_Sel_cons_4_1,</span></span>
<span id="L947"><span class="lineNum">     947</span>                 :<span class="tlaGNC">       19631 :   input  [7:0]  io_Sel_cons_4_2,</span></span>
<span id="L948"><span class="lineNum">     948</span>                 :<span class="tlaGNC">       56457 :   input  [7:0]  io_Sel_cons_4_3,</span></span>
<span id="L949"><span class="lineNum">     949</span>                 :<span class="tlaGNC">       95254 :   input  [8:0]  io_Spec_cons_0_0,</span></span>
<span id="L950"><span class="lineNum">     950</span>                 :<span class="tlaGNC">       92979 :   input  [8:0]  io_Spec_cons_0_1,</span></span>
<span id="L951"><span class="lineNum">     951</span>                 :<span class="tlaGNC">       91284 :   input  [8:0]  io_Spec_cons_0_2,</span></span>
<span id="L952"><span class="lineNum">     952</span>                 :<span class="tlaGNC">       95161 :   input  [8:0]  io_Spec_cons_0_3,</span></span>
<span id="L953"><span class="lineNum">     953</span>                 :<span class="tlaGNC">       88255 :   input  [8:0]  io_Spec_cons_1_0,</span></span>
<span id="L954"><span class="lineNum">     954</span>                 :<span class="tlaGNC">       87123 :   input  [8:0]  io_Spec_cons_1_1,</span></span>
<span id="L955"><span class="lineNum">     955</span>                 :<span class="tlaGNC">       94594 :   input  [8:0]  io_Spec_cons_1_2,</span></span>
<span id="L956"><span class="lineNum">     956</span>                 :<span class="tlaGNC">       96127 :   input  [8:0]  io_Spec_cons_1_3,</span></span>
<span id="L957"><span class="lineNum">     957</span>                 :<span class="tlaGNC">          14 :   input  [8:0]  io_Spec_cons_2_0,</span></span>
<span id="L958"><span class="lineNum">     958</span>                 :<span class="tlaGNC">          17 :   input  [8:0]  io_Spec_cons_2_1,</span></span>
<span id="L959"><span class="lineNum">     959</span>                 :<span class="tlaGNC">          17 :   input  [8:0]  io_Spec_cons_2_2,</span></span>
<span id="L960"><span class="lineNum">     960</span>                 :<span class="tlaGNC">          16 :   input  [8:0]  io_Spec_cons_2_3,</span></span>
<span id="L961"><span class="lineNum">     961</span>                 :<span class="tlaGNC">       95802 :   input  [8:0]  io_Spec_cons_3_0,</span></span>
<span id="L962"><span class="lineNum">     962</span>                 :<span class="tlaGNC">       95518 :   input  [8:0]  io_Spec_cons_3_1,</span></span>
<span id="L963"><span class="lineNum">     963</span>                 :<span class="tlaGNC">       86411 :   input  [8:0]  io_Spec_cons_3_2,</span></span>
<span id="L964"><span class="lineNum">     964</span>                 :<span class="tlaGNC">       88230 :   input  [8:0]  io_Spec_cons_3_3,</span></span>
<span id="L965"><span class="lineNum">     965</span>                 :<span class="tlaGNC">       95125 :   input  [8:0]  io_Spec_cons_4_0,</span></span>
<span id="L966"><span class="lineNum">     966</span>                 :<span class="tlaGNC">       92986 :   input  [8:0]  io_Spec_cons_4_1,</span></span>
<span id="L967"><span class="lineNum">     967</span>                 :<span class="tlaGNC">       91322 :   input  [8:0]  io_Spec_cons_4_2,</span></span>
<span id="L968"><span class="lineNum">     968</span>                 :<span class="tlaGNC">       95820 :   input  [8:0]  io_Spec_cons_4_3,</span></span>
<span id="L969"><span class="lineNum">     969</span>                 :<span class="tlaGNC">          14 :   input  [21:0] io_iter_cons_0,</span></span>
<span id="L970"><span class="lineNum">     970</span>                 :<span class="tlaGNC">          18 :   input  [21:0] io_iter_cons_1,</span></span>
<span id="L971"><span class="lineNum">     971</span>                 :<span class="tlaGNC">          16 :   input  [21:0] io_iter_cons_3,</span></span>
<span id="L972"><span class="lineNum">     972</span>                 :<span class="tlaGNC">          20 :   input  [21:0] io_iter_cons_4,</span></span>
<span id="L973"><span class="lineNum">     973</span>                 :<span class="tlaGNC">        6656 :   input  [8:0]  io_d_trunc_0,</span></span>
<span id="L974"><span class="lineNum">     974</span>                 :<span class="tlaGNC">        6654 :   input  [8:0]  io_d_trunc_1,</span></span>
<span id="L975"><span class="lineNum">     975</span>                 :<span class="tlaGNC">          32 :   input  [8:0]  io_d_trunc_2,</span></span>
<span id="L976"><span class="lineNum">     976</span>                 :<span class="tlaGNC">       43014 :   input  [8:0]  io_d_trunc_3,</span></span>
<span id="L977"><span class="lineNum">     977</span>                 :<span class="tlaGNC">       85454 :   input  [10:0] io_spec_r2ud_0,</span></span>
<span id="L978"><span class="lineNum">     978</span>                 :<span class="tlaGNC">       85458 :   input  [10:0] io_spec_r2ud_1,</span></span>
<span id="L979"><span class="lineNum">     979</span>                 :<span class="tlaGNC">       85899 :   input  [10:0] io_spec_r2ud_3,</span></span>
<span id="L980"><span class="lineNum">     980</span>                 :<span class="tlaGNC">       85898 :   input  [10:0] io_spec_r2ud_4,</span></span>
<span id="L981"><span class="lineNum">     981</span>                 :<span class="tlaGNC">      197310 :   input  [15:0] io_pre_q_A,</span></span>
<span id="L982"><span class="lineNum">     982</span>                 :<span class="tlaGNC">      161452 :   input  [15:0] io_pre_q_B,</span></span>
<span id="L983"><span class="lineNum">     983</span>                 :<span class="tlaGNC">      132467 :   output [15:0] io_nxt_q_A,</span></span>
<span id="L984"><span class="lineNum">     984</span>                 :<span class="tlaGNC">      143888 :   output [15:0] io_nxt_q_B,</span></span>
<span id="L985"><span class="lineNum">     985</span>                 :<span class="tlaGNC">      117754 :   input  [7:0]  io_pre_sel_0_0,</span></span>
<span id="L986"><span class="lineNum">     986</span>                 :<span class="tlaGNC">          19 :   input  [7:0]  io_pre_sel_0_1,</span></span>
<span id="L987"><span class="lineNum">     987</span>                 :<span class="tlaGNC">      105868 :   input  [7:0]  io_pre_sel_1_0,</span></span>
<span id="L988"><span class="lineNum">     988</span>                 :<span class="tlaGNC">          21 :   input  [7:0]  io_pre_sel_1_1,</span></span>
<span id="L989"><span class="lineNum">     989</span>                 :<span class="tlaGNC">      121574 :   input  [7:0]  io_pre_sel_2_0,</span></span>
<span id="L990"><span class="lineNum">     990</span>                 :<span class="tlaGNC">          25 :   input  [7:0]  io_pre_sel_2_1,</span></span>
<span id="L991"><span class="lineNum">     991</span>                 :<span class="tlaGNC">       83139 :   input  [7:0]  io_pre_sel_3_0,</span></span>
<span id="L992"><span class="lineNum">     992</span>                 :<span class="tlaGNC">          21 :   input  [7:0]  io_pre_sel_3_1,</span></span>
<span id="L993"><span class="lineNum">     993</span>                 :<span class="tlaGNC">      229136 :   output [7:0]  io_nxt_sel_0_0,</span></span>
<span id="L994"><span class="lineNum">     994</span>                 :<span class="tlaGNC">          14 :   output [7:0]  io_nxt_sel_0_1,</span></span>
<span id="L995"><span class="lineNum">     995</span>                 :<span class="tlaGNC">      232081 :   output [7:0]  io_nxt_sel_1_0,</span></span>
<span id="L996"><span class="lineNum">     996</span>                 :<span class="tlaGNC">          11 :   output [7:0]  io_nxt_sel_1_1,</span></span>
<span id="L997"><span class="lineNum">     997</span>                 :<span class="tlaGNC">      242330 :   output [7:0]  io_nxt_sel_2_0,</span></span>
<span id="L998"><span class="lineNum">     998</span>                 :<span class="tlaGNC">          10 :   output [7:0]  io_nxt_sel_2_1,</span></span>
<span id="L999"><span class="lineNum">     999</span>                 :<span class="tlaGNC">      244998 :   output [7:0]  io_nxt_sel_3_0,</span></span>
<span id="L1000"><span class="lineNum">    1000</span>                 :<span class="tlaGNC">          11 :   output [7:0]  io_nxt_sel_3_1,</span></span>
<span id="L1001"><span class="lineNum">    1001</span>                 :<span class="tlaGNC">      115932 :   input  [8:0]  io_pre_spec_0_0_0,</span></span>
<span id="L1002"><span class="lineNum">    1002</span>                 :<span class="tlaGNC">          23 :   input  [8:0]  io_pre_spec_0_0_1,</span></span>
<span id="L1003"><span class="lineNum">    1003</span>                 :<span class="tlaGNC">      113956 :   input  [8:0]  io_pre_spec_0_1_0,</span></span>
<span id="L1004"><span class="lineNum">    1004</span>                 :<span class="tlaGNC">          22 :   input  [8:0]  io_pre_spec_0_1_1,</span></span>
<span id="L1005"><span class="lineNum">    1005</span>                 :<span class="tlaGNC">      111612 :   input  [8:0]  io_pre_spec_0_2_0,</span></span>
<span id="L1006"><span class="lineNum">    1006</span>                 :<span class="tlaGNC">          17 :   input  [8:0]  io_pre_spec_0_2_1,</span></span>
<span id="L1007"><span class="lineNum">    1007</span>                 :<span class="tlaGNC">      110571 :   input  [8:0]  io_pre_spec_0_3_0,</span></span>
<span id="L1008"><span class="lineNum">    1008</span>                 :<span class="tlaGNC">          20 :   input  [8:0]  io_pre_spec_0_3_1,</span></span>
<span id="L1009"><span class="lineNum">    1009</span>                 :<span class="tlaGNC">      123411 :   input  [8:0]  io_pre_spec_1_0_0,</span></span>
<span id="L1010"><span class="lineNum">    1010</span>                 :<span class="tlaGNC">          20 :   input  [8:0]  io_pre_spec_1_0_1,</span></span>
<span id="L1011"><span class="lineNum">    1011</span>                 :<span class="tlaGNC">      119463 :   input  [8:0]  io_pre_spec_1_1_0,</span></span>
<span id="L1012"><span class="lineNum">    1012</span>                 :<span class="tlaGNC">          27 :   input  [8:0]  io_pre_spec_1_1_1,</span></span>
<span id="L1013"><span class="lineNum">    1013</span>                 :<span class="tlaGNC">      115887 :   input  [8:0]  io_pre_spec_1_2_0,</span></span>
<span id="L1014"><span class="lineNum">    1014</span>                 :<span class="tlaGNC">          20 :   input  [8:0]  io_pre_spec_1_2_1,</span></span>
<span id="L1015"><span class="lineNum">    1015</span>                 :<span class="tlaGNC">      112778 :   input  [8:0]  io_pre_spec_1_3_0,</span></span>
<span id="L1016"><span class="lineNum">    1016</span>                 :<span class="tlaGNC">          21 :   input  [8:0]  io_pre_spec_1_3_1,</span></span>
<span id="L1017"><span class="lineNum">    1017</span>                 :<span class="tlaGNC">      108095 :   input  [8:0]  io_pre_spec_2_0_0,</span></span>
<span id="L1018"><span class="lineNum">    1018</span>                 :<span class="tlaGNC">          24 :   input  [8:0]  io_pre_spec_2_0_1,</span></span>
<span id="L1019"><span class="lineNum">    1019</span>                 :<span class="tlaGNC">      112824 :   input  [8:0]  io_pre_spec_2_1_0,</span></span>
<span id="L1020"><span class="lineNum">    1020</span>                 :<span class="tlaGNC">          21 :   input  [8:0]  io_pre_spec_2_1_1,</span></span>
<span id="L1021"><span class="lineNum">    1021</span>                 :<span class="tlaGNC">      117068 :   input  [8:0]  io_pre_spec_2_2_0,</span></span>
<span id="L1022"><span class="lineNum">    1022</span>                 :<span class="tlaGNC">          16 :   input  [8:0]  io_pre_spec_2_2_1,</span></span>
<span id="L1023"><span class="lineNum">    1023</span>                 :<span class="tlaGNC">      120568 :   input  [8:0]  io_pre_spec_2_3_0,</span></span>
<span id="L1024"><span class="lineNum">    1024</span>                 :<span class="tlaGNC">          24 :   input  [8:0]  io_pre_spec_2_3_1,</span></span>
<span id="L1025"><span class="lineNum">    1025</span>                 :<span class="tlaGNC">      119978 :   input  [8:0]  io_pre_spec_3_0_0,</span></span>
<span id="L1026"><span class="lineNum">    1026</span>                 :<span class="tlaGNC">          22 :   input  [8:0]  io_pre_spec_3_0_1,</span></span>
<span id="L1027"><span class="lineNum">    1027</span>                 :<span class="tlaGNC">      116330 :   input  [8:0]  io_pre_spec_3_1_0,</span></span>
<span id="L1028"><span class="lineNum">    1028</span>                 :<span class="tlaGNC">          14 :   input  [8:0]  io_pre_spec_3_1_1,</span></span>
<span id="L1029"><span class="lineNum">    1029</span>                 :<span class="tlaGNC">      110906 :   input  [8:0]  io_pre_spec_3_2_0,</span></span>
<span id="L1030"><span class="lineNum">    1030</span>                 :<span class="tlaGNC">          20 :   input  [8:0]  io_pre_spec_3_2_1,</span></span>
<span id="L1031"><span class="lineNum">    1031</span>                 :<span class="tlaGNC">      108209 :   input  [8:0]  io_pre_spec_3_3_0,</span></span>
<span id="L1032"><span class="lineNum">    1032</span>                 :<span class="tlaGNC">          18 :   input  [8:0]  io_pre_spec_3_3_1,</span></span>
<span id="L1033"><span class="lineNum">    1033</span>                 :<span class="tlaGNC">      119433 :   input  [8:0]  io_pre_spec_4_0_0,</span></span>
<span id="L1034"><span class="lineNum">    1034</span>                 :<span class="tlaGNC">          17 :   input  [8:0]  io_pre_spec_4_0_1,</span></span>
<span id="L1035"><span class="lineNum">    1035</span>                 :<span class="tlaGNC">      117005 :   input  [8:0]  io_pre_spec_4_1_0,</span></span>
<span id="L1036"><span class="lineNum">    1036</span>                 :<span class="tlaGNC">          19 :   input  [8:0]  io_pre_spec_4_1_1,</span></span>
<span id="L1037"><span class="lineNum">    1037</span>                 :<span class="tlaGNC">      116520 :   input  [8:0]  io_pre_spec_4_2_0,</span></span>
<span id="L1038"><span class="lineNum">    1038</span>                 :<span class="tlaGNC">          18 :   input  [8:0]  io_pre_spec_4_2_1,</span></span>
<span id="L1039"><span class="lineNum">    1039</span>                 :<span class="tlaGNC">      115148 :   input  [8:0]  io_pre_spec_4_3_0,</span></span>
<span id="L1040"><span class="lineNum">    1040</span>                 :<span class="tlaGNC">          26 :   input  [8:0]  io_pre_spec_4_3_1,</span></span>
<span id="L1041"><span class="lineNum">    1041</span>                 :<span class="tlaGNC">      203747 :   output [8:0]  io_nxt_spec_0_0_0,</span></span>
<span id="L1042"><span class="lineNum">    1042</span>                 :<span class="tlaGNC">          14 :   output [8:0]  io_nxt_spec_0_0_1,</span></span>
<span id="L1043"><span class="lineNum">    1043</span>                 :<span class="tlaGNC">      203752 :   output [8:0]  io_nxt_spec_0_1_0,</span></span>
<span id="L1044"><span class="lineNum">    1044</span>                 :<span class="tlaGNC">          12 :   output [8:0]  io_nxt_spec_0_1_1,</span></span>
<span id="L1045"><span class="lineNum">    1045</span>                 :<span class="tlaGNC">      203744 :   output [8:0]  io_nxt_spec_0_2_0,</span></span>
<span id="L1046"><span class="lineNum">    1046</span>                 :<span class="tlaGNC">          13 :   output [8:0]  io_nxt_spec_0_2_1,</span></span>
<span id="L1047"><span class="lineNum">    1047</span>                 :<span class="tlaGNC">      203749 :   output [8:0]  io_nxt_spec_0_3_0,</span></span>
<span id="L1048"><span class="lineNum">    1048</span>                 :<span class="tlaGNC">          11 :   output [8:0]  io_nxt_spec_0_3_1,</span></span>
<span id="L1049"><span class="lineNum">    1049</span>                 :<span class="tlaGNC">      203576 :   output [8:0]  io_nxt_spec_1_0_0,</span></span>
<span id="L1050"><span class="lineNum">    1050</span>                 :<span class="tlaGNC">          13 :   output [8:0]  io_nxt_spec_1_0_1,</span></span>
<span id="L1051"><span class="lineNum">    1051</span>                 :<span class="tlaGNC">      203577 :   output [8:0]  io_nxt_spec_1_1_0,</span></span>
<span id="L1052"><span class="lineNum">    1052</span>                 :<span class="tlaGNC">          10 :   output [8:0]  io_nxt_spec_1_1_1,</span></span>
<span id="L1053"><span class="lineNum">    1053</span>                 :<span class="tlaGNC">      203575 :   output [8:0]  io_nxt_spec_1_2_0,</span></span>
<span id="L1054"><span class="lineNum">    1054</span>                 :<span class="tlaGNC">          11 :   output [8:0]  io_nxt_spec_1_2_1,</span></span>
<span id="L1055"><span class="lineNum">    1055</span>                 :<span class="tlaGNC">      203572 :   output [8:0]  io_nxt_spec_1_3_0,</span></span>
<span id="L1056"><span class="lineNum">    1056</span>                 :<span class="tlaGNC">          11 :   output [8:0]  io_nxt_spec_1_3_1,</span></span>
<span id="L1057"><span class="lineNum">    1057</span>                 :<span class="tlaGNC">      200983 :   output [8:0]  io_nxt_spec_2_0_0,</span></span>
<span id="L1058"><span class="lineNum">    1058</span>                 :<span class="tlaGNC">          10 :   output [8:0]  io_nxt_spec_2_0_1,</span></span>
<span id="L1059"><span class="lineNum">    1059</span>                 :<span class="tlaGNC">      200978 :   output [8:0]  io_nxt_spec_2_1_0,</span></span>
<span id="L1060"><span class="lineNum">    1060</span>                 :<span class="tlaGNC">          10 :   output [8:0]  io_nxt_spec_2_1_1,</span></span>
<span id="L1061"><span class="lineNum">    1061</span>                 :<span class="tlaGNC">      200985 :   output [8:0]  io_nxt_spec_2_2_0,</span></span>
<span id="L1062"><span class="lineNum">    1062</span>                 :<span class="tlaGNC">          10 :   output [8:0]  io_nxt_spec_2_2_1,</span></span>
<span id="L1063"><span class="lineNum">    1063</span>                 :<span class="tlaGNC">      200988 :   output [8:0]  io_nxt_spec_2_3_0,</span></span>
<span id="L1064"><span class="lineNum">    1064</span>                 :<span class="tlaGNC">          10 :   output [8:0]  io_nxt_spec_2_3_1,</span></span>
<span id="L1065"><span class="lineNum">    1065</span>                 :<span class="tlaGNC">      203543 :   output [8:0]  io_nxt_spec_3_0_0,</span></span>
<span id="L1066"><span class="lineNum">    1066</span>                 :<span class="tlaGNC">           9 :   output [8:0]  io_nxt_spec_3_0_1,</span></span>
<span id="L1067"><span class="lineNum">    1067</span>                 :<span class="tlaGNC">      203540 :   output [8:0]  io_nxt_spec_3_1_0,</span></span>
<span id="L1068"><span class="lineNum">    1068</span>                 :<span class="tlaGNC">          11 :   output [8:0]  io_nxt_spec_3_1_1,</span></span>
<span id="L1069"><span class="lineNum">    1069</span>                 :<span class="tlaGNC">      203532 :   output [8:0]  io_nxt_spec_3_2_0,</span></span>
<span id="L1070"><span class="lineNum">    1070</span>                 :<span class="tlaGNC">          13 :   output [8:0]  io_nxt_spec_3_2_1,</span></span>
<span id="L1071"><span class="lineNum">    1071</span>                 :<span class="tlaGNC">      203535 :   output [8:0]  io_nxt_spec_3_3_0,</span></span>
<span id="L1072"><span class="lineNum">    1072</span>                 :<span class="tlaGNC">          12 :   output [8:0]  io_nxt_spec_3_3_1,</span></span>
<span id="L1073"><span class="lineNum">    1073</span>                 :<span class="tlaGNC">      203803 :   output [8:0]  io_nxt_spec_4_0_0,</span></span>
<span id="L1074"><span class="lineNum">    1074</span>                 :<span class="tlaGNC">           8 :   output [8:0]  io_nxt_spec_4_0_1,</span></span>
<span id="L1075"><span class="lineNum">    1075</span>                 :<span class="tlaGNC">      203802 :   output [8:0]  io_nxt_spec_4_1_0,</span></span>
<span id="L1076"><span class="lineNum">    1076</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_4_1_1,</span></span>
<span id="L1077"><span class="lineNum">    1077</span>                 :<span class="tlaGNC">      203808 :   output [8:0]  io_nxt_spec_4_2_0,</span></span>
<span id="L1078"><span class="lineNum">    1078</span>                 :<span class="tlaGNC">          12 :   output [8:0]  io_nxt_spec_4_2_1,</span></span>
<span id="L1079"><span class="lineNum">    1079</span>                 :<span class="tlaGNC">      203810 :   output [8:0]  io_nxt_spec_4_3_0,</span></span>
<span id="L1080"><span class="lineNum">    1080</span>                 :<span class="tlaGNC">          10 :   output [8:0]  io_nxt_spec_4_3_1,</span></span>
<span id="L1081"><span class="lineNum">    1081</span>                 :<span class="tlaGNC">      115423 :   input  [21:0] io_pre_iterB_0,</span></span>
<span id="L1082"><span class="lineNum">    1082</span>                 :<span class="tlaGNC">       36365 :   input  [21:0] io_pre_iterB_1,</span></span>
<span id="L1083"><span class="lineNum">    1083</span>                 :<span class="tlaGNC">           8 :   output [21:0] io_nxt_iterB_0,</span></span>
<span id="L1084"><span class="lineNum">    1084</span>                 :<span class="tlaGNC">           8 :   output [21:0] io_nxt_iterB_1</span></span>
<span id="L1085"><span class="lineNum">    1085</span>                 :             : );</span>
<span id="L1086"><span class="lineNum">    1086</span>                 :             : </span>
<span id="L1087"><span class="lineNum">    1087</span>                 :             :   wire [15:0] _iter_conv_io_nxt_q_A;</span>
<span id="L1088"><span class="lineNum">    1088</span>                 :             :   wire [15:0] _iter_conv_io_nxt_q_B;</span>
<span id="L1089"><span class="lineNum">    1089</span>                 :             :   wire [10:0] _csa_3_io_out_0;</span>
<span id="L1090"><span class="lineNum">    1090</span>                 :             :   wire [10:0] _csa_3_io_out_1;</span>
<span id="L1091"><span class="lineNum">    1091</span>                 :             :   wire [21:0] _csa_iter_2_io_out_0;</span>
<span id="L1092"><span class="lineNum">    1092</span>                 :             :   wire [21:0] _csa_iter_2_io_out_1;</span>
<span id="L1093"><span class="lineNum">    1093</span>                 :             :   wire [4:0]  _specB_io_q_j_2;</span>
<span id="L1094"><span class="lineNum">    1094</span>                 :             :   wire [4:0]  _selB_io_q_j_1;</span>
<span id="L1095"><span class="lineNum">    1095</span>                 :             :   wire [21:0] _csa_iter_1_io_out_0;</span>
<span id="L1096"><span class="lineNum">    1096</span>                 :             :   wire [21:0] _csa_iter_1_io_out_1;</span>
<span id="L1097"><span class="lineNum">    1097</span>                 :             :   CSA3_2 csa_iter_1 (</span>
<span id="L1098"><span class="lineNum">    1098</span>                 :             :     .io_in_0  ({_csa_iter_2_io_out_0[19:0], 2'h0}),</span>
<span id="L1099"><span class="lineNum">    1099</span>                 :             :     .io_in_1  ({_csa_iter_2_io_out_1[18:0], 3'h0}),</span>
<span id="L1100"><span class="lineNum">    1100</span>                 :             :     .io_in_2</span>
<span id="L1101"><span class="lineNum">    1101</span>                 :             :       ((_specB_io_q_j_2[0] ? io_iter_cons_0 : 22'h0)</span>
<span id="L1102"><span class="lineNum">    1102</span>                 :             :        | (_specB_io_q_j_2[1] ? io_iter_cons_1 : 22'h0)</span>
<span id="L1103"><span class="lineNum">    1103</span>                 :             :        | (_specB_io_q_j_2[3] ? io_iter_cons_3 : 22'h0)</span>
<span id="L1104"><span class="lineNum">    1104</span>                 :             :        | (_specB_io_q_j_2[4] ? io_iter_cons_4 : 22'h0)),</span>
<span id="L1105"><span class="lineNum">    1105</span>                 :             :     .io_out_0 (_csa_iter_1_io_out_0),</span>
<span id="L1106"><span class="lineNum">    1106</span>                 :             :     .io_out_1 (_csa_iter_1_io_out_1)</span>
<span id="L1107"><span class="lineNum">    1107</span>                 :             :   );</span>
<span id="L1108"><span class="lineNum">    1108</span>                 :             :   SelBlock_v4 selB (</span>
<span id="L1109"><span class="lineNum">    1109</span>                 :             :     .io_q_j         (_specB_io_q_j_2),</span>
<span id="L1110"><span class="lineNum">    1110</span>                 :             :     .io_q_j_1       (_selB_io_q_j_1),</span>
<span id="L1111"><span class="lineNum">    1111</span>                 :             :     .io_cons_0_0    (io_Sel_cons_0_0),</span>
<span id="L1112"><span class="lineNum">    1112</span>                 :             :     .io_cons_0_1    (io_Sel_cons_0_1),</span>
<span id="L1113"><span class="lineNum">    1113</span>                 :             :     .io_cons_0_2    (io_Sel_cons_0_2),</span>
<span id="L1114"><span class="lineNum">    1114</span>                 :             :     .io_cons_0_3    (io_Sel_cons_0_3),</span>
<span id="L1115"><span class="lineNum">    1115</span>                 :             :     .io_cons_1_0    (io_Sel_cons_1_0),</span>
<span id="L1116"><span class="lineNum">    1116</span>                 :             :     .io_cons_1_1    (io_Sel_cons_1_1),</span>
<span id="L1117"><span class="lineNum">    1117</span>                 :             :     .io_cons_1_2    (io_Sel_cons_1_2),</span>
<span id="L1118"><span class="lineNum">    1118</span>                 :             :     .io_cons_1_3    (io_Sel_cons_1_3),</span>
<span id="L1119"><span class="lineNum">    1119</span>                 :             :     .io_cons_2_0    (io_Sel_cons_2_0),</span>
<span id="L1120"><span class="lineNum">    1120</span>                 :             :     .io_cons_2_1    (io_Sel_cons_2_1),</span>
<span id="L1121"><span class="lineNum">    1121</span>                 :             :     .io_cons_2_2    (io_Sel_cons_2_2),</span>
<span id="L1122"><span class="lineNum">    1122</span>                 :             :     .io_cons_2_3    (io_Sel_cons_2_3),</span>
<span id="L1123"><span class="lineNum">    1123</span>                 :             :     .io_cons_3_0    (io_Sel_cons_3_0),</span>
<span id="L1124"><span class="lineNum">    1124</span>                 :             :     .io_cons_3_1    (io_Sel_cons_3_1),</span>
<span id="L1125"><span class="lineNum">    1125</span>                 :             :     .io_cons_3_2    (io_Sel_cons_3_2),</span>
<span id="L1126"><span class="lineNum">    1126</span>                 :             :     .io_cons_3_3    (io_Sel_cons_3_3),</span>
<span id="L1127"><span class="lineNum">    1127</span>                 :             :     .io_cons_4_0    (io_Sel_cons_4_0),</span>
<span id="L1128"><span class="lineNum">    1128</span>                 :             :     .io_cons_4_1    (io_Sel_cons_4_1),</span>
<span id="L1129"><span class="lineNum">    1129</span>                 :             :     .io_cons_4_2    (io_Sel_cons_4_2),</span>
<span id="L1130"><span class="lineNum">    1130</span>                 :             :     .io_cons_4_3    (io_Sel_cons_4_3),</span>
<span id="L1131"><span class="lineNum">    1131</span>                 :             :     .io_rem_3_5_0   (_csa_3_io_out_0[10:3]),</span>
<span id="L1132"><span class="lineNum">    1132</span>                 :             :     .io_rem_3_5_1   (_csa_3_io_out_1[9:2]),</span>
<span id="L1133"><span class="lineNum">    1133</span>                 :             :     .io_pre_sel_0_0 (io_pre_sel_0_0),</span>
<span id="L1134"><span class="lineNum">    1134</span>                 :             :     .io_pre_sel_0_1 (io_pre_sel_0_1),</span>
<span id="L1135"><span class="lineNum">    1135</span>                 :             :     .io_pre_sel_1_0 (io_pre_sel_1_0),</span>
<span id="L1136"><span class="lineNum">    1136</span>                 :             :     .io_pre_sel_1_1 (io_pre_sel_1_1),</span>
<span id="L1137"><span class="lineNum">    1137</span>                 :             :     .io_pre_sel_2_0 (io_pre_sel_2_0),</span>
<span id="L1138"><span class="lineNum">    1138</span>                 :             :     .io_pre_sel_2_1 (io_pre_sel_2_1),</span>
<span id="L1139"><span class="lineNum">    1139</span>                 :             :     .io_pre_sel_3_0 (io_pre_sel_3_0),</span>
<span id="L1140"><span class="lineNum">    1140</span>                 :             :     .io_pre_sel_3_1 (io_pre_sel_3_1),</span>
<span id="L1141"><span class="lineNum">    1141</span>                 :             :     .io_nxt_sel_0_0 (io_nxt_sel_0_0),</span>
<span id="L1142"><span class="lineNum">    1142</span>                 :             :     .io_nxt_sel_0_1 (io_nxt_sel_0_1),</span>
<span id="L1143"><span class="lineNum">    1143</span>                 :             :     .io_nxt_sel_1_0 (io_nxt_sel_1_0),</span>
<span id="L1144"><span class="lineNum">    1144</span>                 :             :     .io_nxt_sel_1_1 (io_nxt_sel_1_1),</span>
<span id="L1145"><span class="lineNum">    1145</span>                 :             :     .io_nxt_sel_2_0 (io_nxt_sel_2_0),</span>
<span id="L1146"><span class="lineNum">    1146</span>                 :             :     .io_nxt_sel_2_1 (io_nxt_sel_2_1),</span>
<span id="L1147"><span class="lineNum">    1147</span>                 :             :     .io_nxt_sel_3_0 (io_nxt_sel_3_0),</span>
<span id="L1148"><span class="lineNum">    1148</span>                 :             :     .io_nxt_sel_3_1 (io_nxt_sel_3_1)</span>
<span id="L1149"><span class="lineNum">    1149</span>                 :             :   );</span>
<span id="L1150"><span class="lineNum">    1150</span>                 :             :   SpecBlock_v4 specB (</span>
<span id="L1151"><span class="lineNum">    1151</span>                 :             :     .io_q_j            (_specB_io_q_j_2),</span>
<span id="L1152"><span class="lineNum">    1152</span>                 :             :     .io_cons_0_0       (io_Spec_cons_0_0),</span>
<span id="L1153"><span class="lineNum">    1153</span>                 :             :     .io_cons_0_1       (io_Spec_cons_0_1),</span>
<span id="L1154"><span class="lineNum">    1154</span>                 :             :     .io_cons_0_2       (io_Spec_cons_0_2),</span>
<span id="L1155"><span class="lineNum">    1155</span>                 :             :     .io_cons_0_3       (io_Spec_cons_0_3),</span>
<span id="L1156"><span class="lineNum">    1156</span>                 :             :     .io_cons_1_0       (io_Spec_cons_1_0),</span>
<span id="L1157"><span class="lineNum">    1157</span>                 :             :     .io_cons_1_1       (io_Spec_cons_1_1),</span>
<span id="L1158"><span class="lineNum">    1158</span>                 :             :     .io_cons_1_2       (io_Spec_cons_1_2),</span>
<span id="L1159"><span class="lineNum">    1159</span>                 :             :     .io_cons_1_3       (io_Spec_cons_1_3),</span>
<span id="L1160"><span class="lineNum">    1160</span>                 :             :     .io_cons_2_0       (io_Spec_cons_2_0),</span>
<span id="L1161"><span class="lineNum">    1161</span>                 :             :     .io_cons_2_1       (io_Spec_cons_2_1),</span>
<span id="L1162"><span class="lineNum">    1162</span>                 :             :     .io_cons_2_2       (io_Spec_cons_2_2),</span>
<span id="L1163"><span class="lineNum">    1163</span>                 :             :     .io_cons_2_3       (io_Spec_cons_2_3),</span>
<span id="L1164"><span class="lineNum">    1164</span>                 :             :     .io_cons_3_0       (io_Spec_cons_3_0),</span>
<span id="L1165"><span class="lineNum">    1165</span>                 :             :     .io_cons_3_1       (io_Spec_cons_3_1),</span>
<span id="L1166"><span class="lineNum">    1166</span>                 :             :     .io_cons_3_2       (io_Spec_cons_3_2),</span>
<span id="L1167"><span class="lineNum">    1167</span>                 :             :     .io_cons_3_3       (io_Spec_cons_3_3),</span>
<span id="L1168"><span class="lineNum">    1168</span>                 :             :     .io_cons_4_0       (io_Spec_cons_4_0),</span>
<span id="L1169"><span class="lineNum">    1169</span>                 :             :     .io_cons_4_1       (io_Spec_cons_4_1),</span>
<span id="L1170"><span class="lineNum">    1170</span>                 :             :     .io_cons_4_2       (io_Spec_cons_4_2),</span>
<span id="L1171"><span class="lineNum">    1171</span>                 :             :     .io_cons_4_3       (io_Spec_cons_4_3),</span>
<span id="L1172"><span class="lineNum">    1172</span>                 :             :     .io_d_trunc_0      (io_d_trunc_0),</span>
<span id="L1173"><span class="lineNum">    1173</span>                 :             :     .io_d_trunc_1      (io_d_trunc_1),</span>
<span id="L1174"><span class="lineNum">    1174</span>                 :             :     .io_d_trunc_2      (io_d_trunc_2),</span>
<span id="L1175"><span class="lineNum">    1175</span>                 :             :     .io_d_trunc_3      (io_d_trunc_3),</span>
<span id="L1176"><span class="lineNum">    1176</span>                 :             :     .io_q_j_1          (_selB_io_q_j_1),</span>
<span id="L1177"><span class="lineNum">    1177</span>                 :             :     .io_rem_3_5_0      (_csa_3_io_out_0[8:0]),</span>
<span id="L1178"><span class="lineNum">    1178</span>                 :             :     .io_rem_3_5_1      ({_csa_3_io_out_1[7:0], 1'h0}),</span>
<span id="L1179"><span class="lineNum">    1179</span>                 :             :     .io_q_j_2          (_specB_io_q_j_2),</span>
<span id="L1180"><span class="lineNum">    1180</span>                 :             :     .io_pre_spec_0_0_0 (io_pre_spec_0_0_0),</span>
<span id="L1181"><span class="lineNum">    1181</span>                 :             :     .io_pre_spec_0_0_1 (io_pre_spec_0_0_1),</span>
<span id="L1182"><span class="lineNum">    1182</span>                 :             :     .io_pre_spec_0_1_0 (io_pre_spec_0_1_0),</span>
<span id="L1183"><span class="lineNum">    1183</span>                 :             :     .io_pre_spec_0_1_1 (io_pre_spec_0_1_1),</span>
<span id="L1184"><span class="lineNum">    1184</span>                 :             :     .io_pre_spec_0_2_0 (io_pre_spec_0_2_0),</span>
<span id="L1185"><span class="lineNum">    1185</span>                 :             :     .io_pre_spec_0_2_1 (io_pre_spec_0_2_1),</span>
<span id="L1186"><span class="lineNum">    1186</span>                 :             :     .io_pre_spec_0_3_0 (io_pre_spec_0_3_0),</span>
<span id="L1187"><span class="lineNum">    1187</span>                 :             :     .io_pre_spec_0_3_1 (io_pre_spec_0_3_1),</span>
<span id="L1188"><span class="lineNum">    1188</span>                 :             :     .io_pre_spec_1_0_0 (io_pre_spec_1_0_0),</span>
<span id="L1189"><span class="lineNum">    1189</span>                 :             :     .io_pre_spec_1_0_1 (io_pre_spec_1_0_1),</span>
<span id="L1190"><span class="lineNum">    1190</span>                 :             :     .io_pre_spec_1_1_0 (io_pre_spec_1_1_0),</span>
<span id="L1191"><span class="lineNum">    1191</span>                 :             :     .io_pre_spec_1_1_1 (io_pre_spec_1_1_1),</span>
<span id="L1192"><span class="lineNum">    1192</span>                 :             :     .io_pre_spec_1_2_0 (io_pre_spec_1_2_0),</span>
<span id="L1193"><span class="lineNum">    1193</span>                 :             :     .io_pre_spec_1_2_1 (io_pre_spec_1_2_1),</span>
<span id="L1194"><span class="lineNum">    1194</span>                 :             :     .io_pre_spec_1_3_0 (io_pre_spec_1_3_0),</span>
<span id="L1195"><span class="lineNum">    1195</span>                 :             :     .io_pre_spec_1_3_1 (io_pre_spec_1_3_1),</span>
<span id="L1196"><span class="lineNum">    1196</span>                 :             :     .io_pre_spec_2_0_0 (io_pre_spec_2_0_0),</span>
<span id="L1197"><span class="lineNum">    1197</span>                 :             :     .io_pre_spec_2_0_1 (io_pre_spec_2_0_1),</span>
<span id="L1198"><span class="lineNum">    1198</span>                 :             :     .io_pre_spec_2_1_0 (io_pre_spec_2_1_0),</span>
<span id="L1199"><span class="lineNum">    1199</span>                 :             :     .io_pre_spec_2_1_1 (io_pre_spec_2_1_1),</span>
<span id="L1200"><span class="lineNum">    1200</span>                 :             :     .io_pre_spec_2_2_0 (io_pre_spec_2_2_0),</span>
<span id="L1201"><span class="lineNum">    1201</span>                 :             :     .io_pre_spec_2_2_1 (io_pre_spec_2_2_1),</span>
<span id="L1202"><span class="lineNum">    1202</span>                 :             :     .io_pre_spec_2_3_0 (io_pre_spec_2_3_0),</span>
<span id="L1203"><span class="lineNum">    1203</span>                 :             :     .io_pre_spec_2_3_1 (io_pre_spec_2_3_1),</span>
<span id="L1204"><span class="lineNum">    1204</span>                 :             :     .io_pre_spec_3_0_0 (io_pre_spec_3_0_0),</span>
<span id="L1205"><span class="lineNum">    1205</span>                 :             :     .io_pre_spec_3_0_1 (io_pre_spec_3_0_1),</span>
<span id="L1206"><span class="lineNum">    1206</span>                 :             :     .io_pre_spec_3_1_0 (io_pre_spec_3_1_0),</span>
<span id="L1207"><span class="lineNum">    1207</span>                 :             :     .io_pre_spec_3_1_1 (io_pre_spec_3_1_1),</span>
<span id="L1208"><span class="lineNum">    1208</span>                 :             :     .io_pre_spec_3_2_0 (io_pre_spec_3_2_0),</span>
<span id="L1209"><span class="lineNum">    1209</span>                 :             :     .io_pre_spec_3_2_1 (io_pre_spec_3_2_1),</span>
<span id="L1210"><span class="lineNum">    1210</span>                 :             :     .io_pre_spec_3_3_0 (io_pre_spec_3_3_0),</span>
<span id="L1211"><span class="lineNum">    1211</span>                 :             :     .io_pre_spec_3_3_1 (io_pre_spec_3_3_1),</span>
<span id="L1212"><span class="lineNum">    1212</span>                 :             :     .io_pre_spec_4_0_0 (io_pre_spec_4_0_0),</span>
<span id="L1213"><span class="lineNum">    1213</span>                 :             :     .io_pre_spec_4_0_1 (io_pre_spec_4_0_1),</span>
<span id="L1214"><span class="lineNum">    1214</span>                 :             :     .io_pre_spec_4_1_0 (io_pre_spec_4_1_0),</span>
<span id="L1215"><span class="lineNum">    1215</span>                 :             :     .io_pre_spec_4_1_1 (io_pre_spec_4_1_1),</span>
<span id="L1216"><span class="lineNum">    1216</span>                 :             :     .io_pre_spec_4_2_0 (io_pre_spec_4_2_0),</span>
<span id="L1217"><span class="lineNum">    1217</span>                 :             :     .io_pre_spec_4_2_1 (io_pre_spec_4_2_1),</span>
<span id="L1218"><span class="lineNum">    1218</span>                 :             :     .io_pre_spec_4_3_0 (io_pre_spec_4_3_0),</span>
<span id="L1219"><span class="lineNum">    1219</span>                 :             :     .io_pre_spec_4_3_1 (io_pre_spec_4_3_1),</span>
<span id="L1220"><span class="lineNum">    1220</span>                 :             :     .io_nxt_spec_0_0_0 (io_nxt_spec_0_0_0),</span>
<span id="L1221"><span class="lineNum">    1221</span>                 :             :     .io_nxt_spec_0_0_1 (io_nxt_spec_0_0_1),</span>
<span id="L1222"><span class="lineNum">    1222</span>                 :             :     .io_nxt_spec_0_1_0 (io_nxt_spec_0_1_0),</span>
<span id="L1223"><span class="lineNum">    1223</span>                 :             :     .io_nxt_spec_0_1_1 (io_nxt_spec_0_1_1),</span>
<span id="L1224"><span class="lineNum">    1224</span>                 :             :     .io_nxt_spec_0_2_0 (io_nxt_spec_0_2_0),</span>
<span id="L1225"><span class="lineNum">    1225</span>                 :             :     .io_nxt_spec_0_2_1 (io_nxt_spec_0_2_1),</span>
<span id="L1226"><span class="lineNum">    1226</span>                 :             :     .io_nxt_spec_0_3_0 (io_nxt_spec_0_3_0),</span>
<span id="L1227"><span class="lineNum">    1227</span>                 :             :     .io_nxt_spec_0_3_1 (io_nxt_spec_0_3_1),</span>
<span id="L1228"><span class="lineNum">    1228</span>                 :             :     .io_nxt_spec_1_0_0 (io_nxt_spec_1_0_0),</span>
<span id="L1229"><span class="lineNum">    1229</span>                 :             :     .io_nxt_spec_1_0_1 (io_nxt_spec_1_0_1),</span>
<span id="L1230"><span class="lineNum">    1230</span>                 :             :     .io_nxt_spec_1_1_0 (io_nxt_spec_1_1_0),</span>
<span id="L1231"><span class="lineNum">    1231</span>                 :             :     .io_nxt_spec_1_1_1 (io_nxt_spec_1_1_1),</span>
<span id="L1232"><span class="lineNum">    1232</span>                 :             :     .io_nxt_spec_1_2_0 (io_nxt_spec_1_2_0),</span>
<span id="L1233"><span class="lineNum">    1233</span>                 :             :     .io_nxt_spec_1_2_1 (io_nxt_spec_1_2_1),</span>
<span id="L1234"><span class="lineNum">    1234</span>                 :             :     .io_nxt_spec_1_3_0 (io_nxt_spec_1_3_0),</span>
<span id="L1235"><span class="lineNum">    1235</span>                 :             :     .io_nxt_spec_1_3_1 (io_nxt_spec_1_3_1),</span>
<span id="L1236"><span class="lineNum">    1236</span>                 :             :     .io_nxt_spec_2_0_0 (io_nxt_spec_2_0_0),</span>
<span id="L1237"><span class="lineNum">    1237</span>                 :             :     .io_nxt_spec_2_0_1 (io_nxt_spec_2_0_1),</span>
<span id="L1238"><span class="lineNum">    1238</span>                 :             :     .io_nxt_spec_2_1_0 (io_nxt_spec_2_1_0),</span>
<span id="L1239"><span class="lineNum">    1239</span>                 :             :     .io_nxt_spec_2_1_1 (io_nxt_spec_2_1_1),</span>
<span id="L1240"><span class="lineNum">    1240</span>                 :             :     .io_nxt_spec_2_2_0 (io_nxt_spec_2_2_0),</span>
<span id="L1241"><span class="lineNum">    1241</span>                 :             :     .io_nxt_spec_2_2_1 (io_nxt_spec_2_2_1),</span>
<span id="L1242"><span class="lineNum">    1242</span>                 :             :     .io_nxt_spec_2_3_0 (io_nxt_spec_2_3_0),</span>
<span id="L1243"><span class="lineNum">    1243</span>                 :             :     .io_nxt_spec_2_3_1 (io_nxt_spec_2_3_1),</span>
<span id="L1244"><span class="lineNum">    1244</span>                 :             :     .io_nxt_spec_3_0_0 (io_nxt_spec_3_0_0),</span>
<span id="L1245"><span class="lineNum">    1245</span>                 :             :     .io_nxt_spec_3_0_1 (io_nxt_spec_3_0_1),</span>
<span id="L1246"><span class="lineNum">    1246</span>                 :             :     .io_nxt_spec_3_1_0 (io_nxt_spec_3_1_0),</span>
<span id="L1247"><span class="lineNum">    1247</span>                 :             :     .io_nxt_spec_3_1_1 (io_nxt_spec_3_1_1),</span>
<span id="L1248"><span class="lineNum">    1248</span>                 :             :     .io_nxt_spec_3_2_0 (io_nxt_spec_3_2_0),</span>
<span id="L1249"><span class="lineNum">    1249</span>                 :             :     .io_nxt_spec_3_2_1 (io_nxt_spec_3_2_1),</span>
<span id="L1250"><span class="lineNum">    1250</span>                 :             :     .io_nxt_spec_3_3_0 (io_nxt_spec_3_3_0),</span>
<span id="L1251"><span class="lineNum">    1251</span>                 :             :     .io_nxt_spec_3_3_1 (io_nxt_spec_3_3_1),</span>
<span id="L1252"><span class="lineNum">    1252</span>                 :             :     .io_nxt_spec_4_0_0 (io_nxt_spec_4_0_0),</span>
<span id="L1253"><span class="lineNum">    1253</span>                 :             :     .io_nxt_spec_4_0_1 (io_nxt_spec_4_0_1),</span>
<span id="L1254"><span class="lineNum">    1254</span>                 :             :     .io_nxt_spec_4_1_0 (io_nxt_spec_4_1_0),</span>
<span id="L1255"><span class="lineNum">    1255</span>                 :             :     .io_nxt_spec_4_1_1 (io_nxt_spec_4_1_1),</span>
<span id="L1256"><span class="lineNum">    1256</span>                 :             :     .io_nxt_spec_4_2_0 (io_nxt_spec_4_2_0),</span>
<span id="L1257"><span class="lineNum">    1257</span>                 :             :     .io_nxt_spec_4_2_1 (io_nxt_spec_4_2_1),</span>
<span id="L1258"><span class="lineNum">    1258</span>                 :             :     .io_nxt_spec_4_3_0 (io_nxt_spec_4_3_0),</span>
<span id="L1259"><span class="lineNum">    1259</span>                 :             :     .io_nxt_spec_4_3_1 (io_nxt_spec_4_3_1)</span>
<span id="L1260"><span class="lineNum">    1260</span>                 :             :   );</span>
<span id="L1261"><span class="lineNum">    1261</span>                 :             :   CSA3_2 csa_iter_2 (</span>
<span id="L1262"><span class="lineNum">    1262</span>                 :             :     .io_in_0  (io_pre_iterB_0),</span>
<span id="L1263"><span class="lineNum">    1263</span>                 :             :     .io_in_1  (io_pre_iterB_1),</span>
<span id="L1264"><span class="lineNum">    1264</span>                 :             :     .io_in_2</span>
<span id="L1265"><span class="lineNum">    1265</span>                 :             :       ((_selB_io_q_j_1[0] ? io_iter_cons_0 : 22'h0)</span>
<span id="L1266"><span class="lineNum">    1266</span>                 :             :        | (_selB_io_q_j_1[1] ? io_iter_cons_1 : 22'h0)</span>
<span id="L1267"><span class="lineNum">    1267</span>                 :             :        | (_selB_io_q_j_1[3] ? io_iter_cons_3 : 22'h0)</span>
<span id="L1268"><span class="lineNum">    1268</span>                 :             :        | (_selB_io_q_j_1[4] ? io_iter_cons_4 : 22'h0)),</span>
<span id="L1269"><span class="lineNum">    1269</span>                 :             :     .io_out_0 (_csa_iter_2_io_out_0),</span>
<span id="L1270"><span class="lineNum">    1270</span>                 :             :     .io_out_1 (_csa_iter_2_io_out_1)</span>
<span id="L1271"><span class="lineNum">    1271</span>                 :             :   );</span>
<span id="L1272"><span class="lineNum">    1272</span>                 :             :   CSA3_2_30 csa_3 (</span>
<span id="L1273"><span class="lineNum">    1273</span>                 :             :     .io_in_0  (io_pre_iterB_0[17:7]),</span>
<span id="L1274"><span class="lineNum">    1274</span>                 :             :     .io_in_1  (io_pre_iterB_1[17:7]),</span>
<span id="L1275"><span class="lineNum">    1275</span>                 :             :     .io_in_2</span>
<span id="L1276"><span class="lineNum">    1276</span>                 :             :       ((_selB_io_q_j_1[0] ? io_spec_r2ud_0 : 11'h0)</span>
<span id="L1277"><span class="lineNum">    1277</span>                 :             :        | (_selB_io_q_j_1[1] ? io_spec_r2ud_1 : 11'h0)</span>
<span id="L1278"><span class="lineNum">    1278</span>                 :             :        | (_selB_io_q_j_1[3] ? io_spec_r2ud_3 : 11'h0)</span>
<span id="L1279"><span class="lineNum">    1279</span>                 :             :        | (_selB_io_q_j_1[4] ? io_spec_r2ud_4 : 11'h0)),</span>
<span id="L1280"><span class="lineNum">    1280</span>                 :             :     .io_out_0 (_csa_3_io_out_0),</span>
<span id="L1281"><span class="lineNum">    1281</span>                 :             :     .io_out_1 (_csa_3_io_out_1)</span>
<span id="L1282"><span class="lineNum">    1282</span>                 :             :   );</span>
<span id="L1283"><span class="lineNum">    1283</span>                 :             :   Conversion iter_conv (</span>
<span id="L1284"><span class="lineNum">    1284</span>                 :             :     .io_q_j_1   (_selB_io_q_j_1),</span>
<span id="L1285"><span class="lineNum">    1285</span>                 :             :     .io_pre_q_A (io_pre_q_A),</span>
<span id="L1286"><span class="lineNum">    1286</span>                 :             :     .io_pre_q_B (io_pre_q_B),</span>
<span id="L1287"><span class="lineNum">    1287</span>                 :             :     .io_nxt_q_A (_iter_conv_io_nxt_q_A),</span>
<span id="L1288"><span class="lineNum">    1288</span>                 :             :     .io_nxt_q_B (_iter_conv_io_nxt_q_B)</span>
<span id="L1289"><span class="lineNum">    1289</span>                 :             :   );</span>
<span id="L1290"><span class="lineNum">    1290</span>                 :             :   Conversion iter_conv_2 (</span>
<span id="L1291"><span class="lineNum">    1291</span>                 :             :     .io_q_j_1   (_specB_io_q_j_2),</span>
<span id="L1292"><span class="lineNum">    1292</span>                 :             :     .io_pre_q_A (_iter_conv_io_nxt_q_A),</span>
<span id="L1293"><span class="lineNum">    1293</span>                 :             :     .io_pre_q_B (_iter_conv_io_nxt_q_B),</span>
<span id="L1294"><span class="lineNum">    1294</span>                 :             :     .io_nxt_q_A (io_nxt_q_A),</span>
<span id="L1295"><span class="lineNum">    1295</span>                 :             :     .io_nxt_q_B (io_nxt_q_B)</span>
<span id="L1296"><span class="lineNum">    1296</span>                 :             :   );</span>
<span id="L1297"><span class="lineNum">    1297</span>                 :             :   assign io_nxt_iterB_0 = {_csa_iter_1_io_out_0[19:0], 2'h0};</span>
<span id="L1298"><span class="lineNum">    1298</span>                 :             :   assign io_nxt_iterB_1 = {_csa_iter_1_io_out_1[18:0], 3'h0};</span>
<span id="L1299"><span class="lineNum">    1299</span>                 :             : endmodule</span>
<span id="L1300"><span class="lineNum">    1300</span>                 :             : </span>
<span id="L1301"><span class="lineNum">    1301</span>                 :             : module SRT16Divint(</span>
<span id="L1302"><span class="lineNum">    1302</span>                 :<span class="tlaGNC">     5176888 :   input         clock,</span></span>
<span id="L1303"><span class="lineNum">    1303</span>                 :<span class="tlaGNC">          32 :   input         reset,</span></span>
<span id="L1304"><span class="lineNum">    1304</span>                 :<span class="tlaGNC">          20 :   input         io_sign,</span></span>
<span id="L1305"><span class="lineNum">    1305</span>                 :<span class="tlaGNC">       99427 :   input  [15:0] io_dividend,</span></span>
<span id="L1306"><span class="lineNum">    1306</span>                 :<span class="tlaGNC">       86127 :   input  [15:0] io_divisor,</span></span>
<span id="L1307"><span class="lineNum">    1307</span>                 :<span class="tlaGNC">          24 :   input         io_flush,</span></span>
<span id="L1308"><span class="lineNum">    1308</span>                 :<span class="tlaGNC">       43004 :   output        io_d_zero,</span></span>
<span id="L1309"><span class="lineNum">    1309</span>                 :<span class="tlaGNC">          16 :   input  [1:0]  io_sew,</span></span>
<span id="L1310"><span class="lineNum">    1310</span>                 :<span class="tlaGNC">      400048 :   input         io_div_in_valid,</span></span>
<span id="L1311"><span class="lineNum">    1311</span>                 :<span class="tlaGNC">      400052 :   input         io_div_out_ready,</span></span>
<span id="L1312"><span class="lineNum">    1312</span>                 :<span class="tlaGNC">      400046 :   output        io_div_out_valid,</span></span>
<span id="L1313"><span class="lineNum">    1313</span>                 :<span class="tlaGNC">       45485 :   output [15:0] io_div_out_q,</span></span>
<span id="L1314"><span class="lineNum">    1314</span>                 :<span class="tlaGNC">      111418 :   output [15:0] io_div_out_rem</span></span>
<span id="L1315"><span class="lineNum">    1315</span>                 :             : );</span>
<span id="L1316"><span class="lineNum">    1316</span>                 :             : </span>
<span id="L1317"><span class="lineNum">    1317</span>                 :             :   wire [15:0]      _IterBlock_io_nxt_q_A;</span>
<span id="L1318"><span class="lineNum">    1318</span>                 :             :   wire [15:0]      _IterBlock_io_nxt_q_B;</span>
<span id="L1319"><span class="lineNum">    1319</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_0_0;</span>
<span id="L1320"><span class="lineNum">    1320</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_0_1;</span>
<span id="L1321"><span class="lineNum">    1321</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_1_0;</span>
<span id="L1322"><span class="lineNum">    1322</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_1_1;</span>
<span id="L1323"><span class="lineNum">    1323</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_2_0;</span>
<span id="L1324"><span class="lineNum">    1324</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_2_1;</span>
<span id="L1325"><span class="lineNum">    1325</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_3_0;</span>
<span id="L1326"><span class="lineNum">    1326</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_3_1;</span>
<span id="L1327"><span class="lineNum">    1327</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_0_0;</span>
<span id="L1328"><span class="lineNum">    1328</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_0_1;</span>
<span id="L1329"><span class="lineNum">    1329</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_1_0;</span>
<span id="L1330"><span class="lineNum">    1330</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_1_1;</span>
<span id="L1331"><span class="lineNum">    1331</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_2_0;</span>
<span id="L1332"><span class="lineNum">    1332</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_2_1;</span>
<span id="L1333"><span class="lineNum">    1333</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_3_0;</span>
<span id="L1334"><span class="lineNum">    1334</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_3_1;</span>
<span id="L1335"><span class="lineNum">    1335</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_0_0;</span>
<span id="L1336"><span class="lineNum">    1336</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_0_1;</span>
<span id="L1337"><span class="lineNum">    1337</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_1_0;</span>
<span id="L1338"><span class="lineNum">    1338</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_1_1;</span>
<span id="L1339"><span class="lineNum">    1339</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_2_0;</span>
<span id="L1340"><span class="lineNum">    1340</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_2_1;</span>
<span id="L1341"><span class="lineNum">    1341</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_3_0;</span>
<span id="L1342"><span class="lineNum">    1342</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_3_1;</span>
<span id="L1343"><span class="lineNum">    1343</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_0_0;</span>
<span id="L1344"><span class="lineNum">    1344</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_0_1;</span>
<span id="L1345"><span class="lineNum">    1345</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_1_0;</span>
<span id="L1346"><span class="lineNum">    1346</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_1_1;</span>
<span id="L1347"><span class="lineNum">    1347</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_2_0;</span>
<span id="L1348"><span class="lineNum">    1348</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_2_1;</span>
<span id="L1349"><span class="lineNum">    1349</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_3_0;</span>
<span id="L1350"><span class="lineNum">    1350</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_3_1;</span>
<span id="L1351"><span class="lineNum">    1351</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_0_0;</span>
<span id="L1352"><span class="lineNum">    1352</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_0_1;</span>
<span id="L1353"><span class="lineNum">    1353</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_1_0;</span>
<span id="L1354"><span class="lineNum">    1354</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_1_1;</span>
<span id="L1355"><span class="lineNum">    1355</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_2_0;</span>
<span id="L1356"><span class="lineNum">    1356</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_2_1;</span>
<span id="L1357"><span class="lineNum">    1357</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_3_0;</span>
<span id="L1358"><span class="lineNum">    1358</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_3_1;</span>
<span id="L1359"><span class="lineNum">    1359</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_0_0;</span>
<span id="L1360"><span class="lineNum">    1360</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_0_1;</span>
<span id="L1361"><span class="lineNum">    1361</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_1_0;</span>
<span id="L1362"><span class="lineNum">    1362</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_1_1;</span>
<span id="L1363"><span class="lineNum">    1363</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_2_0;</span>
<span id="L1364"><span class="lineNum">    1364</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_2_1;</span>
<span id="L1365"><span class="lineNum">    1365</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_3_0;</span>
<span id="L1366"><span class="lineNum">    1366</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_3_1;</span>
<span id="L1367"><span class="lineNum">    1367</span>                 :             :   wire [21:0]      _IterBlock_io_nxt_iterB_0;</span>
<span id="L1368"><span class="lineNum">    1368</span>                 :             :   wire [21:0]      _IterBlock_io_nxt_iterB_1;</span>
<span id="L1369"><span class="lineNum">    1369</span>                 :             :   wire [8:0]       _qds_cons_io_m_neg_1;</span>
<span id="L1370"><span class="lineNum">    1370</span>                 :             :   wire [8:0]       _qds_cons_io_m_neg_0;</span>
<span id="L1371"><span class="lineNum">    1371</span>                 :             :   wire [8:0]       _qds_cons_io_m_pos_1;</span>
<span id="L1372"><span class="lineNum">    1372</span>                 :             :   wire [8:0]       _qds_cons_io_m_pos_2;</span>
<span id="L1373"><span class="lineNum">    1373</span>                 :<span class="tlaGNC">      219377 :   reg  [5:0]       stateReg;</span></span>
<span id="L1374"><span class="lineNum">    1374</span>                 :<span class="tlaGNC">          25 :   reg              x_sign_reg;</span></span>
<span id="L1375"><span class="lineNum">    1375</span>                 :<span class="tlaGNC">      197310 :   reg  [15:0]      iter_q_A_reg;</span></span>
<span id="L1376"><span class="lineNum">    1376</span>                 :<span class="tlaGNC">      161452 :   reg  [15:0]      iter_q_B_reg;</span></span>
<span id="L1377"><span class="lineNum">    1377</span>                 :<span class="tlaGNC">      117754 :   reg  [7:0]       sel_reg_0_0;</span></span>
<span id="L1378"><span class="lineNum">    1378</span>                 :<span class="tlaGNC">          19 :   reg  [7:0]       sel_reg_0_1;</span></span>
<span id="L1379"><span class="lineNum">    1379</span>                 :<span class="tlaGNC">      105868 :   reg  [7:0]       sel_reg_1_0;</span></span>
<span id="L1380"><span class="lineNum">    1380</span>                 :<span class="tlaGNC">          21 :   reg  [7:0]       sel_reg_1_1;</span></span>
<span id="L1381"><span class="lineNum">    1381</span>                 :<span class="tlaGNC">      121574 :   reg  [7:0]       sel_reg_2_0;</span></span>
<span id="L1382"><span class="lineNum">    1382</span>                 :<span class="tlaGNC">          25 :   reg  [7:0]       sel_reg_2_1;</span></span>
<span id="L1383"><span class="lineNum">    1383</span>                 :<span class="tlaGNC">       83139 :   reg  [7:0]       sel_reg_3_0;</span></span>
<span id="L1384"><span class="lineNum">    1384</span>                 :<span class="tlaGNC">          21 :   reg  [7:0]       sel_reg_3_1;</span></span>
<span id="L1385"><span class="lineNum">    1385</span>                 :<span class="tlaGNC">      115932 :   reg  [8:0]       spec_reg_0_0_0;</span></span>
<span id="L1386"><span class="lineNum">    1386</span>                 :<span class="tlaGNC">          23 :   reg  [8:0]       spec_reg_0_0_1;</span></span>
<span id="L1387"><span class="lineNum">    1387</span>                 :<span class="tlaGNC">      113956 :   reg  [8:0]       spec_reg_0_1_0;</span></span>
<span id="L1388"><span class="lineNum">    1388</span>                 :<span class="tlaGNC">          22 :   reg  [8:0]       spec_reg_0_1_1;</span></span>
<span id="L1389"><span class="lineNum">    1389</span>                 :<span class="tlaGNC">      111612 :   reg  [8:0]       spec_reg_0_2_0;</span></span>
<span id="L1390"><span class="lineNum">    1390</span>                 :<span class="tlaGNC">          17 :   reg  [8:0]       spec_reg_0_2_1;</span></span>
<span id="L1391"><span class="lineNum">    1391</span>                 :<span class="tlaGNC">      110571 :   reg  [8:0]       spec_reg_0_3_0;</span></span>
<span id="L1392"><span class="lineNum">    1392</span>                 :<span class="tlaGNC">          20 :   reg  [8:0]       spec_reg_0_3_1;</span></span>
<span id="L1393"><span class="lineNum">    1393</span>                 :<span class="tlaGNC">      123411 :   reg  [8:0]       spec_reg_1_0_0;</span></span>
<span id="L1394"><span class="lineNum">    1394</span>                 :<span class="tlaGNC">          20 :   reg  [8:0]       spec_reg_1_0_1;</span></span>
<span id="L1395"><span class="lineNum">    1395</span>                 :<span class="tlaGNC">      119463 :   reg  [8:0]       spec_reg_1_1_0;</span></span>
<span id="L1396"><span class="lineNum">    1396</span>                 :<span class="tlaGNC">          27 :   reg  [8:0]       spec_reg_1_1_1;</span></span>
<span id="L1397"><span class="lineNum">    1397</span>                 :<span class="tlaGNC">      115887 :   reg  [8:0]       spec_reg_1_2_0;</span></span>
<span id="L1398"><span class="lineNum">    1398</span>                 :<span class="tlaGNC">          20 :   reg  [8:0]       spec_reg_1_2_1;</span></span>
<span id="L1399"><span class="lineNum">    1399</span>                 :<span class="tlaGNC">      112778 :   reg  [8:0]       spec_reg_1_3_0;</span></span>
<span id="L1400"><span class="lineNum">    1400</span>                 :<span class="tlaGNC">          21 :   reg  [8:0]       spec_reg_1_3_1;</span></span>
<span id="L1401"><span class="lineNum">    1401</span>                 :<span class="tlaGNC">      108095 :   reg  [8:0]       spec_reg_2_0_0;</span></span>
<span id="L1402"><span class="lineNum">    1402</span>                 :<span class="tlaGNC">          24 :   reg  [8:0]       spec_reg_2_0_1;</span></span>
<span id="L1403"><span class="lineNum">    1403</span>                 :<span class="tlaGNC">      112824 :   reg  [8:0]       spec_reg_2_1_0;</span></span>
<span id="L1404"><span class="lineNum">    1404</span>                 :<span class="tlaGNC">          21 :   reg  [8:0]       spec_reg_2_1_1;</span></span>
<span id="L1405"><span class="lineNum">    1405</span>                 :<span class="tlaGNC">      117068 :   reg  [8:0]       spec_reg_2_2_0;</span></span>
<span id="L1406"><span class="lineNum">    1406</span>                 :<span class="tlaGNC">          16 :   reg  [8:0]       spec_reg_2_2_1;</span></span>
<span id="L1407"><span class="lineNum">    1407</span>                 :<span class="tlaGNC">      120568 :   reg  [8:0]       spec_reg_2_3_0;</span></span>
<span id="L1408"><span class="lineNum">    1408</span>                 :<span class="tlaGNC">          24 :   reg  [8:0]       spec_reg_2_3_1;</span></span>
<span id="L1409"><span class="lineNum">    1409</span>                 :<span class="tlaGNC">      119978 :   reg  [8:0]       spec_reg_3_0_0;</span></span>
<span id="L1410"><span class="lineNum">    1410</span>                 :<span class="tlaGNC">          22 :   reg  [8:0]       spec_reg_3_0_1;</span></span>
<span id="L1411"><span class="lineNum">    1411</span>                 :<span class="tlaGNC">      116330 :   reg  [8:0]       spec_reg_3_1_0;</span></span>
<span id="L1412"><span class="lineNum">    1412</span>                 :<span class="tlaGNC">          14 :   reg  [8:0]       spec_reg_3_1_1;</span></span>
<span id="L1413"><span class="lineNum">    1413</span>                 :<span class="tlaGNC">      110906 :   reg  [8:0]       spec_reg_3_2_0;</span></span>
<span id="L1414"><span class="lineNum">    1414</span>                 :<span class="tlaGNC">          20 :   reg  [8:0]       spec_reg_3_2_1;</span></span>
<span id="L1415"><span class="lineNum">    1415</span>                 :<span class="tlaGNC">      108209 :   reg  [8:0]       spec_reg_3_3_0;</span></span>
<span id="L1416"><span class="lineNum">    1416</span>                 :<span class="tlaGNC">          18 :   reg  [8:0]       spec_reg_3_3_1;</span></span>
<span id="L1417"><span class="lineNum">    1417</span>                 :<span class="tlaGNC">      119433 :   reg  [8:0]       spec_reg_4_0_0;</span></span>
<span id="L1418"><span class="lineNum">    1418</span>                 :<span class="tlaGNC">          17 :   reg  [8:0]       spec_reg_4_0_1;</span></span>
<span id="L1419"><span class="lineNum">    1419</span>                 :<span class="tlaGNC">      117005 :   reg  [8:0]       spec_reg_4_1_0;</span></span>
<span id="L1420"><span class="lineNum">    1420</span>                 :<span class="tlaGNC">          19 :   reg  [8:0]       spec_reg_4_1_1;</span></span>
<span id="L1421"><span class="lineNum">    1421</span>                 :<span class="tlaGNC">      116520 :   reg  [8:0]       spec_reg_4_2_0;</span></span>
<span id="L1422"><span class="lineNum">    1422</span>                 :<span class="tlaGNC">          18 :   reg  [8:0]       spec_reg_4_2_1;</span></span>
<span id="L1423"><span class="lineNum">    1423</span>                 :<span class="tlaGNC">      115148 :   reg  [8:0]       spec_reg_4_3_0;</span></span>
<span id="L1424"><span class="lineNum">    1424</span>                 :<span class="tlaGNC">          26 :   reg  [8:0]       spec_reg_4_3_1;</span></span>
<span id="L1425"><span class="lineNum">    1425</span>                 :<span class="tlaGNC">      115423 :   reg  [21:0]      iterB_reg_0;</span></span>
<span id="L1426"><span class="lineNum">    1426</span>                 :<span class="tlaGNC">       36365 :   reg  [21:0]      iterB_reg_1;</span></span>
<span id="L1427"><span class="lineNum">    1427</span>                 :<span class="tlaGNC">       99435 :   reg  [15:0]      abs_x_reg;</span></span>
<span id="L1428"><span class="lineNum">    1428</span>                 :<span class="tlaGNC">       86122 :   reg  [15:0]      abs_d_reg;</span></span>
<span id="L1429"><span class="lineNum">    1429</span>                 :<span class="tlaGNC">       48549 :   reg  [3:0]       lzc_d_reg;</span></span>
<span id="L1430"><span class="lineNum">    1430</span>                 :<span class="tlaGNC">       43004 :   reg              zero_d_reg;</span></span>
<span id="L1431"><span class="lineNum">    1431</span>                 :<span class="tlaGNC">          22 :   reg              q_sign_reg;</span></span>
<span id="L1432"><span class="lineNum">    1432</span>                 :<span class="tlaGNC">       13461 :   wire [18:0]      norm_x = {3'h0, iter_q_A_reg} &lt;&lt; iterB_reg_0[12:11];</span></span>
<span id="L1433"><span class="lineNum">    1433</span>                 :<span class="tlaGNC">          11 :   wire [18:0]      norm_d = {3'h0, iter_q_B_reg} &lt;&lt; iterB_reg_0[8:7];</span></span>
<span id="L1434"><span class="lineNum">    1434</span>                 :             :   wire             _early_rem_T = iterB_reg_0[4] | iterB_reg_0[10];</span>
<span id="L1435"><span class="lineNum">    1435</span>                 :<span class="tlaGNC">      255390 :   wire             early_finish = _early_rem_T | iterB_reg_0[9];</span></span>
<span id="L1436"><span class="lineNum">    1436</span>                 :<span class="tlaGNC">       96485 :   reg              early_finish_q;</span></span>
<span id="L1437"><span class="lineNum">    1437</span>                 :<span class="tlaGNC">      240646 :   reg  [1:0]       iter_num_reg;</span></span>
<span id="L1438"><span class="lineNum">    1438</span>                 :             :   wire [3:0][21:0] _GEN =</span>
<span id="L1439"><span class="lineNum">    1439</span>                 :             :     {{{3'h0, norm_x}}, {{norm_x, 3'h0}}, {{1'h0, norm_x, 2'h0}}, {{2'h0, norm_x, 1'h0}}};</span>
<span id="L1440"><span class="lineNum">    1440</span>                 :             :   wire [21:0]      _w_align_init_0_T_9 = _GEN[iterB_reg_0[1:0]];</span>
<span id="L1441"><span class="lineNum">    1441</span>                 :             :   wire [18:0]      _GEN_0 = 19'(19'h0 - norm_d);</span>
<span id="L1442"><span class="lineNum">    1442</span>                 :<span class="tlaGNC">          14 :   reg  [21:0]      iter_cons_reg_0;</span></span>
<span id="L1443"><span class="lineNum">    1443</span>                 :<span class="tlaGNC">          18 :   reg  [21:0]      iter_cons_reg_1;</span></span>
<span id="L1444"><span class="lineNum">    1444</span>                 :<span class="tlaGNC">          16 :   reg  [21:0]      iter_cons_reg_3;</span></span>
<span id="L1445"><span class="lineNum">    1445</span>                 :<span class="tlaGNC">          20 :   reg  [21:0]      iter_cons_reg_4;</span></span>
<span id="L1446"><span class="lineNum">    1446</span>                 :<span class="tlaGNC">       85454 :   reg  [10:0]      spec_r2ud_reg_0;</span></span>
<span id="L1447"><span class="lineNum">    1447</span>                 :<span class="tlaGNC">       85458 :   reg  [10:0]      spec_r2ud_reg_1;</span></span>
<span id="L1448"><span class="lineNum">    1448</span>                 :<span class="tlaGNC">       85899 :   reg  [10:0]      spec_r2ud_reg_3;</span></span>
<span id="L1449"><span class="lineNum">    1449</span>                 :<span class="tlaGNC">       85898 :   reg  [10:0]      spec_r2ud_reg_4;</span></span>
<span id="L1450"><span class="lineNum">    1450</span>                 :<span class="tlaGNC">        6656 :   reg  [8:0]       d_trunc_reg_0;</span></span>
<span id="L1451"><span class="lineNum">    1451</span>                 :<span class="tlaGNC">        6654 :   reg  [8:0]       d_trunc_reg_1;</span></span>
<span id="L1452"><span class="lineNum">    1452</span>                 :<span class="tlaGNC">          32 :   reg  [8:0]       d_trunc_reg_2;</span></span>
<span id="L1453"><span class="lineNum">    1453</span>                 :<span class="tlaGNC">       43014 :   reg  [8:0]       d_trunc_reg_3;</span></span>
<span id="L1454"><span class="lineNum">    1454</span>                 :<span class="tlaGNC">       59238 :   reg  [7:0]       sel_cons_reg_0_0;</span></span>
<span id="L1455"><span class="lineNum">    1455</span>                 :<span class="tlaGNC">       23656 :   reg  [7:0]       sel_cons_reg_0_1;</span></span>
<span id="L1456"><span class="lineNum">    1456</span>                 :<span class="tlaGNC">       62189 :   reg  [7:0]       sel_cons_reg_0_2;</span></span>
<span id="L1457"><span class="lineNum">    1457</span>                 :<span class="tlaGNC">       80148 :   reg  [7:0]       sel_cons_reg_0_3;</span></span>
<span id="L1458"><span class="lineNum">    1458</span>                 :<span class="tlaGNC">       43002 :   reg  [7:0]       sel_cons_reg_1_0;</span></span>
<span id="L1459"><span class="lineNum">    1459</span>                 :<span class="tlaGNC">       43007 :   reg  [7:0]       sel_cons_reg_1_1;</span></span>
<span id="L1460"><span class="lineNum">    1460</span>                 :<span class="tlaGNC">       62183 :   reg  [7:0]       sel_cons_reg_1_2;</span></span>
<span id="L1461"><span class="lineNum">    1461</span>                 :<span class="tlaGNC">       85188 :   reg  [7:0]       sel_cons_reg_1_3;</span></span>
<span id="L1462"><span class="lineNum">    1462</span>                 :<span class="tlaGNC">          16 :   reg  [7:0]       sel_cons_reg_2_0;</span></span>
<span id="L1463"><span class="lineNum">    1463</span>                 :<span class="tlaGNC">          18 :   reg  [7:0]       sel_cons_reg_2_1;</span></span>
<span id="L1464"><span class="lineNum">    1464</span>                 :<span class="tlaGNC">          15 :   reg  [7:0]       sel_cons_reg_2_2;</span></span>
<span id="L1465"><span class="lineNum">    1465</span>                 :<span class="tlaGNC">          20 :   reg  [7:0]       sel_cons_reg_2_3;</span></span>
<span id="L1466"><span class="lineNum">    1466</span>                 :<span class="tlaGNC">       83077 :   reg  [7:0]       sel_cons_reg_3_0;</span></span>
<span id="L1467"><span class="lineNum">    1467</span>                 :<span class="tlaGNC">       75572 :   reg  [7:0]       sel_cons_reg_3_1;</span></span>
<span id="L1468"><span class="lineNum">    1468</span>                 :<span class="tlaGNC">       31212 :   reg  [7:0]       sel_cons_reg_3_2;</span></span>
<span id="L1469"><span class="lineNum">    1469</span>                 :<span class="tlaGNC">       43002 :   reg  [7:0]       sel_cons_reg_3_3;</span></span>
<span id="L1470"><span class="lineNum">    1470</span>                 :<span class="tlaGNC">       80272 :   reg  [7:0]       sel_cons_reg_4_0;</span></span>
<span id="L1471"><span class="lineNum">    1471</span>                 :<span class="tlaGNC">       67542 :   reg  [7:0]       sel_cons_reg_4_1;</span></span>
<span id="L1472"><span class="lineNum">    1472</span>                 :<span class="tlaGNC">       19631 :   reg  [7:0]       sel_cons_reg_4_2;</span></span>
<span id="L1473"><span class="lineNum">    1473</span>                 :<span class="tlaGNC">       56457 :   reg  [7:0]       sel_cons_reg_4_3;</span></span>
<span id="L1474"><span class="lineNum">    1474</span>                 :<span class="tlaGNC">       95254 :   reg  [8:0]       spec_cons_reg_0_0;</span></span>
<span id="L1475"><span class="lineNum">    1475</span>                 :<span class="tlaGNC">       92979 :   reg  [8:0]       spec_cons_reg_0_1;</span></span>
<span id="L1476"><span class="lineNum">    1476</span>                 :<span class="tlaGNC">       91284 :   reg  [8:0]       spec_cons_reg_0_2;</span></span>
<span id="L1477"><span class="lineNum">    1477</span>                 :<span class="tlaGNC">       95161 :   reg  [8:0]       spec_cons_reg_0_3;</span></span>
<span id="L1478"><span class="lineNum">    1478</span>                 :<span class="tlaGNC">       88255 :   reg  [8:0]       spec_cons_reg_1_0;</span></span>
<span id="L1479"><span class="lineNum">    1479</span>                 :<span class="tlaGNC">       87123 :   reg  [8:0]       spec_cons_reg_1_1;</span></span>
<span id="L1480"><span class="lineNum">    1480</span>                 :<span class="tlaGNC">       94594 :   reg  [8:0]       spec_cons_reg_1_2;</span></span>
<span id="L1481"><span class="lineNum">    1481</span>                 :<span class="tlaGNC">       96127 :   reg  [8:0]       spec_cons_reg_1_3;</span></span>
<span id="L1482"><span class="lineNum">    1482</span>                 :<span class="tlaGNC">          14 :   reg  [8:0]       spec_cons_reg_2_0;</span></span>
<span id="L1483"><span class="lineNum">    1483</span>                 :<span class="tlaGNC">          17 :   reg  [8:0]       spec_cons_reg_2_1;</span></span>
<span id="L1484"><span class="lineNum">    1484</span>                 :<span class="tlaGNC">          17 :   reg  [8:0]       spec_cons_reg_2_2;</span></span>
<span id="L1485"><span class="lineNum">    1485</span>                 :<span class="tlaGNC">          16 :   reg  [8:0]       spec_cons_reg_2_3;</span></span>
<span id="L1486"><span class="lineNum">    1486</span>                 :<span class="tlaGNC">       95802 :   reg  [8:0]       spec_cons_reg_3_0;</span></span>
<span id="L1487"><span class="lineNum">    1487</span>                 :<span class="tlaGNC">       95518 :   reg  [8:0]       spec_cons_reg_3_1;</span></span>
<span id="L1488"><span class="lineNum">    1488</span>                 :<span class="tlaGNC">       86411 :   reg  [8:0]       spec_cons_reg_3_2;</span></span>
<span id="L1489"><span class="lineNum">    1489</span>                 :<span class="tlaGNC">       88230 :   reg  [8:0]       spec_cons_reg_3_3;</span></span>
<span id="L1490"><span class="lineNum">    1490</span>                 :<span class="tlaGNC">       95125 :   reg  [8:0]       spec_cons_reg_4_0;</span></span>
<span id="L1491"><span class="lineNum">    1491</span>                 :<span class="tlaGNC">       92986 :   reg  [8:0]       spec_cons_reg_4_1;</span></span>
<span id="L1492"><span class="lineNum">    1492</span>                 :<span class="tlaGNC">       91322 :   reg  [8:0]       spec_cons_reg_4_2;</span></span>
<span id="L1493"><span class="lineNum">    1493</span>                 :<span class="tlaGNC">       95820 :   reg  [8:0]       spec_cons_reg_4_3;</span></span>
<span id="L1494"><span class="lineNum">    1494</span>                 :<span class="tlaGNC">       75523 :   wire [7:0]       sel_cons_0_0 = 8'(_GEN_0[15:8] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L1495"><span class="lineNum">    1495</span>                 :<span class="tlaGNC">       25956 :   wire [7:0]       sel_cons_0_1 = 8'(_GEN_0[15:8] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L1496"><span class="lineNum">    1496</span>                 :<span class="tlaGNC">      170267 :   wire [7:0]       sel_cons_0_2 = 8'(_GEN_0[15:8] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L1497"><span class="lineNum">    1497</span>                 :<span class="tlaGNC">      121717 :   wire [7:0]       sel_cons_0_3 = 8'(_GEN_0[15:8] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L1498"><span class="lineNum">    1498</span>                 :<span class="tlaGNC">      117307 :   wire [7:0]       sel_cons_1_0 = 8'(_GEN_0[16:9] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L1499"><span class="lineNum">    1499</span>                 :<span class="tlaGNC">       62135 :   wire [7:0]       sel_cons_1_1 = 8'(_GEN_0[16:9] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L1500"><span class="lineNum">    1500</span>                 :<span class="tlaGNC">       79536 :   wire [7:0]       sel_cons_1_2 = 8'(_GEN_0[16:9] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L1501"><span class="lineNum">    1501</span>                 :<span class="tlaGNC">      143117 :   wire [7:0]       sel_cons_1_3 = 8'(_GEN_0[16:9] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L1502"><span class="lineNum">    1502</span>                 :<span class="tlaGNC">      134055 :   wire [7:0]       sel_cons_3_0 = 8'(norm_d[16:9] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L1503"><span class="lineNum">    1503</span>                 :<span class="tlaGNC">      123147 :   wire [7:0]       sel_cons_3_1 = 8'(norm_d[16:9] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L1504"><span class="lineNum">    1504</span>                 :<span class="tlaGNC">       34945 :   wire [7:0]       sel_cons_3_2 = 8'(norm_d[16:9] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L1505"><span class="lineNum">    1505</span>                 :<span class="tlaGNC">      117318 :   wire [7:0]       sel_cons_3_3 = 8'(norm_d[16:9] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L1506"><span class="lineNum">    1506</span>                 :<span class="tlaGNC">      121984 :   wire [7:0]       sel_cons_4_0 = 8'(norm_d[15:8] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L1507"><span class="lineNum">    1507</span>                 :<span class="tlaGNC">      169679 :   wire [7:0]       sel_cons_4_1 = 8'(norm_d[15:8] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L1508"><span class="lineNum">    1508</span>                 :<span class="tlaGNC">       21358 :   wire [7:0]       sel_cons_4_2 = 8'(norm_d[15:8] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L1509"><span class="lineNum">    1509</span>                 :<span class="tlaGNC">       70962 :   wire [7:0]       sel_cons_4_3 = 8'(norm_d[15:8] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L1510"><span class="lineNum">    1510</span>                 :<span class="tlaGNC">       45480 :   reg  [15:0]      q_A_sign_c_reg;</span></span>
<span id="L1511"><span class="lineNum">    1511</span>                 :<span class="tlaGNC">          20 :   reg  [15:0]      q_B_sign_c_reg;</span></span>
<span id="L1512"><span class="lineNum">    1512</span>                 :<span class="tlaGNC">          24 :   reg  [21:0]      Bypass_final_rem_reg;</span></span>
<span id="L1513"><span class="lineNum">    1513</span>                 :<span class="tlaGNC">          22 :   reg  [21:0]      Bypass_final_rem_plus_d_reg;</span></span>
<span id="L1514"><span class="lineNum">    1514</span>                 :<span class="tlaGNC">       88237 :   wire             adjust =</span></span>
<span id="L1515"><span class="lineNum">    1515</span>                 :             :     (x_sign_reg</span>
<span id="L1516"><span class="lineNum">    1516</span>                 :             :        ? (|Bypass_final_rem_reg) &amp; ~(Bypass_final_rem_reg[21])</span>
<span id="L1517"><span class="lineNum">    1517</span>                 :             :        : Bypass_final_rem_reg[21]) &amp; ~early_finish_q;</span>
<span id="L1518"><span class="lineNum">    1518</span>                 :<span class="tlaGNC">          26 :   wire [21:0]      rem_adjust =</span></span>
<span id="L1519"><span class="lineNum">    1519</span>                 :             :     adjust ? Bypass_final_rem_plus_d_reg : Bypass_final_rem_reg;</span>
<span id="L1520"><span class="lineNum">    1520</span>                 :<span class="tlaGNC">       58695 :   wire [21:0]      rem_adjust_ralign =</span></span>
<span id="L1521"><span class="lineNum">    1521</span>                 :             :     $signed($signed(rem_adjust) &gt;&gt;&gt; 5'({1'h0, lzc_d_reg} + 5'h5));</span>
<span id="L1522"><span class="lineNum">    1522</span>                 :             :   wire [21:0]      _GEN_1 = {4'h0, _early_rem_T ? {abs_x_reg, 2'h0} : 18'h0};</span>
<span id="L1523"><span class="lineNum">    1523</span>                 :<span class="tlaGNC">      400051 :   wire             in_handshake = io_div_in_valid &amp; stateReg[0];</span></span>
<span id="L1524"><span class="lineNum">    1524</span>                 :             :   wire [3:0]       _GEN_2 = {{1'h0}, {1'h0}, {io_dividend[15]}, {io_dividend[7]}};</span>
<span id="L1525"><span class="lineNum">    1525</span>                 :<span class="tlaGNC">          13 :   wire             x_sign = io_sign &amp; _GEN_2[io_sew];</span></span>
<span id="L1526"><span class="lineNum">    1526</span>                 :             :   wire [3:0]       _GEN_3 = {{1'h0}, {1'h0}, {io_divisor[15]}, {io_divisor[7]}};</span>
<span id="L1527"><span class="lineNum">    1527</span>                 :<span class="tlaGNC">           6 :   wire             d_sign = io_sign &amp; _GEN_3[io_sew];</span></span>
<span id="L1528"><span class="lineNum">    1528</span>                 :             :   wire [3:0][63:0] _GEN_4 =</span>
<span id="L1529"><span class="lineNum">    1529</span>                 :             :     {{{48'h0, io_dividend}},</span>
<span id="L1530"><span class="lineNum">    1530</span>                 :             :      {{48'h0, io_dividend}},</span>
<span id="L1531"><span class="lineNum">    1531</span>                 :             :      {{{48{io_sign &amp; io_dividend[15]}}, io_dividend}},</span>
<span id="L1532"><span class="lineNum">    1532</span>                 :             :      {{{56{io_sign &amp; io_dividend[7]}}, io_dividend[7:0]}}};</span>
<span id="L1533"><span class="lineNum">    1533</span>                 :<span class="tlaGNC">      480245 :   wire [15:0]      neg_x_q =</span></span>
<span id="L1534"><span class="lineNum">    1534</span>                 :             :     16'(16'h0 - (in_handshake ? _GEN_4[io_sew][15:0] : iter_q_A_reg));</span>
<span id="L1535"><span class="lineNum">    1535</span>                 :             :   wire [3:0][63:0] _GEN_5 =</span>
<span id="L1536"><span class="lineNum">    1536</span>                 :             :     {{{48'h0, io_divisor}},</span>
<span id="L1537"><span class="lineNum">    1537</span>                 :             :      {{48'h0, io_divisor}},</span>
<span id="L1538"><span class="lineNum">    1538</span>                 :             :      {{{48{io_sign &amp; io_divisor[15]}}, io_divisor}},</span>
<span id="L1539"><span class="lineNum">    1539</span>                 :             :      {{{56{io_sign &amp; io_divisor[7]}}, io_divisor[7:0]}}};</span>
<span id="L1540"><span class="lineNum">    1540</span>                 :<span class="tlaGNC">      368429 :   wire [15:0]      neg_d_q =</span></span>
<span id="L1541"><span class="lineNum">    1541</span>                 :             :     16'(16'h0 - (in_handshake ? _GEN_5[io_sew][15:0] : iter_q_B_reg));</span>
<span id="L1542"><span class="lineNum">    1542</span>                 :             :   wire [3:0]       _x_enc_T_31 =</span>
<span id="L1543"><span class="lineNum">    1543</span>                 :             :     abs_x_reg[15]</span>
<span id="L1544"><span class="lineNum">    1544</span>                 :             :       ? 4'h0</span>
<span id="L1545"><span class="lineNum">    1545</span>                 :             :       : abs_x_reg[14]</span>
<span id="L1546"><span class="lineNum">    1546</span>                 :             :           ? 4'h1</span>
<span id="L1547"><span class="lineNum">    1547</span>                 :             :           : abs_x_reg[13]</span>
<span id="L1548"><span class="lineNum">    1548</span>                 :             :               ? 4'h2</span>
<span id="L1549"><span class="lineNum">    1549</span>                 :             :               : abs_x_reg[12]</span>
<span id="L1550"><span class="lineNum">    1550</span>                 :             :                   ? 4'h3</span>
<span id="L1551"><span class="lineNum">    1551</span>                 :             :                   : abs_x_reg[11]</span>
<span id="L1552"><span class="lineNum">    1552</span>                 :             :                       ? 4'h4</span>
<span id="L1553"><span class="lineNum">    1553</span>                 :             :                       : abs_x_reg[10]</span>
<span id="L1554"><span class="lineNum">    1554</span>                 :             :                           ? 4'h5</span>
<span id="L1555"><span class="lineNum">    1555</span>                 :             :                           : abs_x_reg[9]</span>
<span id="L1556"><span class="lineNum">    1556</span>                 :             :                               ? 4'h6</span>
<span id="L1557"><span class="lineNum">    1557</span>                 :             :                               : abs_x_reg[8]</span>
<span id="L1558"><span class="lineNum">    1558</span>                 :             :                                   ? 4'h7</span>
<span id="L1559"><span class="lineNum">    1559</span>                 :             :                                   : abs_x_reg[7]</span>
<span id="L1560"><span class="lineNum">    1560</span>                 :             :                                       ? 4'h8</span>
<span id="L1561"><span class="lineNum">    1561</span>                 :             :                                       : abs_x_reg[6]</span>
<span id="L1562"><span class="lineNum">    1562</span>                 :             :                                           ? 4'h9</span>
<span id="L1563"><span class="lineNum">    1563</span>                 :             :                                           : abs_x_reg[5]</span>
<span id="L1564"><span class="lineNum">    1564</span>                 :             :                                               ? 4'hA</span>
<span id="L1565"><span class="lineNum">    1565</span>                 :             :                                               : abs_x_reg[4]</span>
<span id="L1566"><span class="lineNum">    1566</span>                 :             :                                                   ? 4'hB</span>
<span id="L1567"><span class="lineNum">    1567</span>                 :             :                                                   : abs_x_reg[3]</span>
<span id="L1568"><span class="lineNum">    1568</span>                 :             :                                                       ? 4'hC</span>
<span id="L1569"><span class="lineNum">    1569</span>                 :             :                                                       : abs_x_reg[2]</span>
<span id="L1570"><span class="lineNum">    1570</span>                 :             :                                                           ? 4'hD</span>
<span id="L1571"><span class="lineNum">    1571</span>                 :             :                                                           : {3'h7, ~(abs_x_reg[1])};</span>
<span id="L1572"><span class="lineNum">    1572</span>                 :             :   wire [3:0]       _d_enc_T_31 =</span>
<span id="L1573"><span class="lineNum">    1573</span>                 :             :     abs_d_reg[15]</span>
<span id="L1574"><span class="lineNum">    1574</span>                 :             :       ? 4'h0</span>
<span id="L1575"><span class="lineNum">    1575</span>                 :             :       : abs_d_reg[14]</span>
<span id="L1576"><span class="lineNum">    1576</span>                 :             :           ? 4'h1</span>
<span id="L1577"><span class="lineNum">    1577</span>                 :             :           : abs_d_reg[13]</span>
<span id="L1578"><span class="lineNum">    1578</span>                 :             :               ? 4'h2</span>
<span id="L1579"><span class="lineNum">    1579</span>                 :             :               : abs_d_reg[12]</span>
<span id="L1580"><span class="lineNum">    1580</span>                 :             :                   ? 4'h3</span>
<span id="L1581"><span class="lineNum">    1581</span>                 :             :                   : abs_d_reg[11]</span>
<span id="L1582"><span class="lineNum">    1582</span>                 :             :                       ? 4'h4</span>
<span id="L1583"><span class="lineNum">    1583</span>                 :             :                       : abs_d_reg[10]</span>
<span id="L1584"><span class="lineNum">    1584</span>                 :             :                           ? 4'h5</span>
<span id="L1585"><span class="lineNum">    1585</span>                 :             :                           : abs_d_reg[9]</span>
<span id="L1586"><span class="lineNum">    1586</span>                 :             :                               ? 4'h6</span>
<span id="L1587"><span class="lineNum">    1587</span>                 :             :                               : abs_d_reg[8]</span>
<span id="L1588"><span class="lineNum">    1588</span>                 :             :                                   ? 4'h7</span>
<span id="L1589"><span class="lineNum">    1589</span>                 :             :                                   : abs_d_reg[7]</span>
<span id="L1590"><span class="lineNum">    1590</span>                 :             :                                       ? 4'h8</span>
<span id="L1591"><span class="lineNum">    1591</span>                 :             :                                       : abs_d_reg[6]</span>
<span id="L1592"><span class="lineNum">    1592</span>                 :             :                                           ? 4'h9</span>
<span id="L1593"><span class="lineNum">    1593</span>                 :             :                                           : abs_d_reg[5]</span>
<span id="L1594"><span class="lineNum">    1594</span>                 :             :                                               ? 4'hA</span>
<span id="L1595"><span class="lineNum">    1595</span>                 :             :                                               : abs_d_reg[4]</span>
<span id="L1596"><span class="lineNum">    1596</span>                 :             :                                                   ? 4'hB</span>
<span id="L1597"><span class="lineNum">    1597</span>                 :             :                                                   : abs_d_reg[3]</span>
<span id="L1598"><span class="lineNum">    1598</span>                 :             :                                                       ? 4'hC</span>
<span id="L1599"><span class="lineNum">    1599</span>                 :             :                                                       : abs_d_reg[2]</span>
<span id="L1600"><span class="lineNum">    1600</span>                 :             :                                                           ? 4'hD</span>
<span id="L1601"><span class="lineNum">    1601</span>                 :             :                                                           : {3'h7, ~(abs_d_reg[1])};</span>
<span id="L1602"><span class="lineNum">    1602</span>                 :<span class="tlaGNC">       43002 :   wire             zero_d = abs_d_reg == 16'h0;</span></span>
<span id="L1603"><span class="lineNum">    1603</span>                 :             :   wire [21:0]      _Bypass_final_rem_plus_d_T_9 = 22'(iterB_reg_0 + iterB_reg_1);</span>
<span id="L1604"><span class="lineNum">    1604</span>                 :             :   wire [78:0]      _norm_x_part_T_2 =</span>
<span id="L1605"><span class="lineNum">    1605</span>                 :             :     {63'h0, abs_x_reg} &lt;&lt; {75'h0, _x_enc_T_31[3:2], 2'h0};</span>
<span id="L1606"><span class="lineNum">    1606</span>                 :             :   wire [78:0]      _norm_d_part_T_2 =</span>
<span id="L1607"><span class="lineNum">    1607</span>                 :             :     {63'h0, abs_d_reg} &lt;&lt; {75'h0, _d_enc_T_31[3:2], 2'h0};</span>
<span id="L1608"><span class="lineNum">    1608</span>                 :             :   wire [4:0]       _lzc_diff_T_2 = 5'({1'h0, _d_enc_T_31} - {1'h0, _x_enc_T_31});</span>
<span id="L1609"><span class="lineNum">    1609</span>                 :             :   wire [21:0]      _GEN_6 =</span>
<span id="L1610"><span class="lineNum">    1610</span>                 :             :     {8'h0,</span>
<span id="L1611"><span class="lineNum">    1611</span>                 :             :      abs_x_reg == 16'h0,</span>
<span id="L1612"><span class="lineNum">    1612</span>                 :             :      _x_enc_T_31[1:0],</span>
<span id="L1613"><span class="lineNum">    1613</span>                 :             :      zero_d,</span>
<span id="L1614"><span class="lineNum">    1614</span>                 :             :      &amp;_d_enc_T_31,</span>
<span id="L1615"><span class="lineNum">    1615</span>                 :             :      _d_enc_T_31[1:0],</span>
<span id="L1616"><span class="lineNum">    1616</span>                 :             :      {2{_lzc_diff_T_2[4]}},</span>
<span id="L1617"><span class="lineNum">    1617</span>                 :             :      _lzc_diff_T_2};</span>
<span id="L1618"><span class="lineNum">    1618</span>                 :<span class="tlaGNC">     2588448 :   always @(posedge clock) begin</span></span>
<span id="L1619"><span class="lineNum">    1619</span>                 :<span class="tlaGNC">          88 :     if (reset)</span></span>
<span id="L1620"><span class="lineNum">    1620</span>                 :<span class="tlaGNC">          88 :       stateReg &lt;= 6'h1;</span></span>
<span id="L1621"><span class="lineNum">    1621</span>                 :<span class="tlaGNC">          12 :     else if (io_flush)</span></span>
<span id="L1622"><span class="lineNum">    1622</span>                 :<span class="tlaGNC">          12 :       stateReg &lt;= 6'h1;</span></span>
<span id="L1623"><span class="lineNum">    1623</span>                 :<span class="tlaGNC">      600156 :     else if (stateReg == 6'h1) begin</span></span>
<span id="L1624"><span class="lineNum">    1624</span>                 :<span class="tlaGNC">      200020 :       if (in_handshake)</span></span>
<span id="L1625"><span class="lineNum">    1625</span>                 :<span class="tlaGNC">      200020 :         stateReg &lt;= 6'h2;</span></span>
<span id="L1626"><span class="lineNum">    1626</span>                 :             :     end</span>
<span id="L1627"><span class="lineNum">    1627</span>                 :<span class="tlaGNC">      200020 :     else if (stateReg == 6'h2)</span></span>
<span id="L1628"><span class="lineNum">    1628</span>                 :<span class="tlaGNC">      200020 :       stateReg &lt;= 6'h4;</span></span>
<span id="L1629"><span class="lineNum">    1629</span>                 :<span class="tlaGNC">      200020 :     else if (stateReg == 6'h4)</span></span>
<span id="L1630"><span class="lineNum">    1630</span>                 :<span class="tlaGNC">      200020 :       stateReg &lt;= early_finish ? 6'h10 : 6'h8;</span></span>
<span id="L1631"><span class="lineNum">    1631</span>                 :<span class="tlaGNC">      122855 :     else if (stateReg == 6'h8)</span></span>
<span id="L1632"><span class="lineNum">    1632</span>                 :<span class="tlaGNC">      122855 :       stateReg &lt;= (|iter_num_reg) ? 6'h8 : 6'h10;</span></span>
<span id="L1633"><span class="lineNum">    1633</span>                 :<span class="tlaGNC">      200020 :     else if (stateReg == 6'h10)</span></span>
<span id="L1634"><span class="lineNum">    1634</span>                 :<span class="tlaGNC">      200020 :       stateReg &lt;= 6'h20;</span></span>
<span id="L1635"><span class="lineNum">    1635</span>                 :<span class="tlaGNC">      200008 :     else if (stateReg == 6'h20 &amp; io_div_out_ready)</span></span>
<span id="L1636"><span class="lineNum">    1636</span>                 :<span class="tlaGNC">      200008 :       stateReg &lt;= 6'h1;</span></span>
<span id="L1637"><span class="lineNum">    1637</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[1])</span></span>
<span id="L1638"><span class="lineNum">    1638</span>                 :<span class="tlaGNC">      200032 :       x_sign_reg &lt;= x_sign;</span></span>
<span id="L1639"><span class="lineNum">    1639</span>                 :<span class="tlaGNC">      522915 :     if (stateReg[1] | stateReg[2] | stateReg[3])</span></span>
<span id="L1640"><span class="lineNum">    1640</span>                 :<span class="tlaGNC">      522915 :       iter_q_A_reg &lt;=</span></span>
<span id="L1641"><span class="lineNum">    1641</span>                 :<span class="tlaGNC">      522915 :         stateReg[1]</span></span>
<span id="L1642"><span class="lineNum">    1642</span>                 :<span class="tlaGNC">      522915 :           ? _norm_x_part_T_2[15:0]</span></span>
<span id="L1643"><span class="lineNum">    1643</span>                 :<span class="tlaGNC">      522915 :           : stateReg[2]</span></span>
<span id="L1644"><span class="lineNum">    1644</span>                 :<span class="tlaGNC">      522915 :               ? (~early_finish | iterB_reg_0[4]</span></span>
<span id="L1645"><span class="lineNum">    1645</span>                 :<span class="tlaGNC">      522915 :                    ? 16'h0</span></span>
<span id="L1646"><span class="lineNum">    1646</span>                 :<span class="tlaGNC">      522915 :                    : iterB_reg_0[10] ? 16'hFFFF : abs_x_reg)</span></span>
<span id="L1647"><span class="lineNum">    1647</span>                 :<span class="tlaGNC">      522915 :               : _IterBlock_io_nxt_q_A;</span></span>
<span id="L1648"><span class="lineNum">    1648</span>                 :<span class="tlaGNC">      522915 :     if (stateReg[1] | stateReg[2] | stateReg[3])</span></span>
<span id="L1649"><span class="lineNum">    1649</span>                 :<span class="tlaGNC">      522915 :       iter_q_B_reg &lt;=</span></span>
<span id="L1650"><span class="lineNum">    1650</span>                 :<span class="tlaGNC">      522915 :         stateReg[1]</span></span>
<span id="L1651"><span class="lineNum">    1651</span>                 :<span class="tlaGNC">      522915 :           ? _norm_d_part_T_2[15:0]</span></span>
<span id="L1652"><span class="lineNum">    1652</span>                 :<span class="tlaGNC">      522915 :           : stateReg[2] ? 16'h0 : _IterBlock_io_nxt_q_B;</span></span>
<span id="L1653"><span class="lineNum">    1653</span>                 :<span class="tlaGNC">      322893 :     if (stateReg[2] | stateReg[3]) begin</span></span>
<span id="L1654"><span class="lineNum">    1654</span>                 :<span class="tlaGNC">      322893 :       sel_reg_0_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_0_0;</span></span>
<span id="L1655"><span class="lineNum">    1655</span>                 :<span class="tlaGNC">      322893 :       sel_reg_0_1 &lt;= stateReg[2] ? _qds_cons_io_m_neg_1[8:1] : _IterBlock_io_nxt_sel_0_1;</span></span>
<span id="L1656"><span class="lineNum">    1656</span>                 :<span class="tlaGNC">      322893 :       sel_reg_1_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_1_0;</span></span>
<span id="L1657"><span class="lineNum">    1657</span>                 :<span class="tlaGNC">      322893 :       sel_reg_1_1 &lt;= stateReg[2] ? _qds_cons_io_m_neg_0[8:1] : _IterBlock_io_nxt_sel_1_1;</span></span>
<span id="L1658"><span class="lineNum">    1658</span>                 :<span class="tlaGNC">      322893 :       sel_reg_2_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_2_0;</span></span>
<span id="L1659"><span class="lineNum">    1659</span>                 :<span class="tlaGNC">      322893 :       sel_reg_2_1 &lt;= stateReg[2] ? _qds_cons_io_m_pos_1[8:1] : _IterBlock_io_nxt_sel_2_1;</span></span>
<span id="L1660"><span class="lineNum">    1660</span>                 :<span class="tlaGNC">      322893 :       sel_reg_3_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_3_0;</span></span>
<span id="L1661"><span class="lineNum">    1661</span>                 :<span class="tlaGNC">      322893 :       sel_reg_3_1 &lt;= stateReg[2] ? _qds_cons_io_m_pos_2[8:1] : _IterBlock_io_nxt_sel_3_1;</span></span>
<span id="L1662"><span class="lineNum">    1662</span>                 :             :     end</span>
<span id="L1663"><span class="lineNum">    1663</span>                 :<span class="tlaGNC">      322893 :     if (stateReg[2] | stateReg[3]) begin</span></span>
<span id="L1664"><span class="lineNum">    1664</span>                 :<span class="tlaGNC">      322893 :       spec_reg_0_0_0 &lt;=</span></span>
<span id="L1665"><span class="lineNum">    1665</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_0_0;</span></span>
<span id="L1666"><span class="lineNum">    1666</span>                 :<span class="tlaGNC">      322893 :       spec_reg_0_0_1 &lt;= stateReg[2] ? {sel_cons_0_0, 1'h0} : _IterBlock_io_nxt_spec_0_0_1;</span></span>
<span id="L1667"><span class="lineNum">    1667</span>                 :<span class="tlaGNC">      322893 :       spec_reg_0_1_0 &lt;=</span></span>
<span id="L1668"><span class="lineNum">    1668</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_1_0;</span></span>
<span id="L1669"><span class="lineNum">    1669</span>                 :<span class="tlaGNC">      322893 :       spec_reg_0_1_1 &lt;= stateReg[2] ? {sel_cons_0_1, 1'h0} : _IterBlock_io_nxt_spec_0_1_1;</span></span>
<span id="L1670"><span class="lineNum">    1670</span>                 :<span class="tlaGNC">      322893 :       spec_reg_0_2_0 &lt;=</span></span>
<span id="L1671"><span class="lineNum">    1671</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_2_0;</span></span>
<span id="L1672"><span class="lineNum">    1672</span>                 :<span class="tlaGNC">      322893 :       spec_reg_0_2_1 &lt;= stateReg[2] ? {sel_cons_0_2, 1'h0} : _IterBlock_io_nxt_spec_0_2_1;</span></span>
<span id="L1673"><span class="lineNum">    1673</span>                 :<span class="tlaGNC">      322893 :       spec_reg_0_3_0 &lt;=</span></span>
<span id="L1674"><span class="lineNum">    1674</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_3_0;</span></span>
<span id="L1675"><span class="lineNum">    1675</span>                 :<span class="tlaGNC">      322893 :       spec_reg_0_3_1 &lt;= stateReg[2] ? {sel_cons_0_3, 1'h0} : _IterBlock_io_nxt_spec_0_3_1;</span></span>
<span id="L1676"><span class="lineNum">    1676</span>                 :<span class="tlaGNC">      322893 :       spec_reg_1_0_0 &lt;=</span></span>
<span id="L1677"><span class="lineNum">    1677</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_0_0;</span></span>
<span id="L1678"><span class="lineNum">    1678</span>                 :<span class="tlaGNC">      322893 :       spec_reg_1_0_1 &lt;= stateReg[2] ? {sel_cons_1_0, 1'h0} : _IterBlock_io_nxt_spec_1_0_1;</span></span>
<span id="L1679"><span class="lineNum">    1679</span>                 :<span class="tlaGNC">      322893 :       spec_reg_1_1_0 &lt;=</span></span>
<span id="L1680"><span class="lineNum">    1680</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_1_0;</span></span>
<span id="L1681"><span class="lineNum">    1681</span>                 :<span class="tlaGNC">      322893 :       spec_reg_1_1_1 &lt;= stateReg[2] ? {sel_cons_1_1, 1'h0} : _IterBlock_io_nxt_spec_1_1_1;</span></span>
<span id="L1682"><span class="lineNum">    1682</span>                 :<span class="tlaGNC">      322893 :       spec_reg_1_2_0 &lt;=</span></span>
<span id="L1683"><span class="lineNum">    1683</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_2_0;</span></span>
<span id="L1684"><span class="lineNum">    1684</span>                 :<span class="tlaGNC">      322893 :       spec_reg_1_2_1 &lt;= stateReg[2] ? {sel_cons_1_2, 1'h0} : _IterBlock_io_nxt_spec_1_2_1;</span></span>
<span id="L1685"><span class="lineNum">    1685</span>                 :<span class="tlaGNC">      322893 :       spec_reg_1_3_0 &lt;=</span></span>
<span id="L1686"><span class="lineNum">    1686</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_3_0;</span></span>
<span id="L1687"><span class="lineNum">    1687</span>                 :<span class="tlaGNC">      322893 :       spec_reg_1_3_1 &lt;= stateReg[2] ? {sel_cons_1_3, 1'h0} : _IterBlock_io_nxt_spec_1_3_1;</span></span>
<span id="L1688"><span class="lineNum">    1688</span>                 :<span class="tlaGNC">      322893 :       spec_reg_2_0_0 &lt;=</span></span>
<span id="L1689"><span class="lineNum">    1689</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_0_0;</span></span>
<span id="L1690"><span class="lineNum">    1690</span>                 :<span class="tlaGNC">      322893 :       spec_reg_2_0_1 &lt;=</span></span>
<span id="L1691"><span class="lineNum">    1691</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? {_qds_cons_io_m_neg_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_0_1;</span></span>
<span id="L1692"><span class="lineNum">    1692</span>                 :<span class="tlaGNC">      322893 :       spec_reg_2_1_0 &lt;=</span></span>
<span id="L1693"><span class="lineNum">    1693</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_1_0;</span></span>
<span id="L1694"><span class="lineNum">    1694</span>                 :<span class="tlaGNC">      322893 :       spec_reg_2_1_1 &lt;=</span></span>
<span id="L1695"><span class="lineNum">    1695</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? {_qds_cons_io_m_neg_0[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_1_1;</span></span>
<span id="L1696"><span class="lineNum">    1696</span>                 :<span class="tlaGNC">      322893 :       spec_reg_2_2_0 &lt;=</span></span>
<span id="L1697"><span class="lineNum">    1697</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_2_0;</span></span>
<span id="L1698"><span class="lineNum">    1698</span>                 :<span class="tlaGNC">      322893 :       spec_reg_2_2_1 &lt;=</span></span>
<span id="L1699"><span class="lineNum">    1699</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? {_qds_cons_io_m_pos_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_2_1;</span></span>
<span id="L1700"><span class="lineNum">    1700</span>                 :<span class="tlaGNC">      322893 :       spec_reg_2_3_0 &lt;=</span></span>
<span id="L1701"><span class="lineNum">    1701</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_3_0;</span></span>
<span id="L1702"><span class="lineNum">    1702</span>                 :<span class="tlaGNC">      322893 :       spec_reg_2_3_1 &lt;=</span></span>
<span id="L1703"><span class="lineNum">    1703</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? {_qds_cons_io_m_pos_2[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_3_1;</span></span>
<span id="L1704"><span class="lineNum">    1704</span>                 :<span class="tlaGNC">      322893 :       spec_reg_3_0_0 &lt;=</span></span>
<span id="L1705"><span class="lineNum">    1705</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_0_0;</span></span>
<span id="L1706"><span class="lineNum">    1706</span>                 :<span class="tlaGNC">      322893 :       spec_reg_3_0_1 &lt;= stateReg[2] ? {sel_cons_3_0, 1'h0} : _IterBlock_io_nxt_spec_3_0_1;</span></span>
<span id="L1707"><span class="lineNum">    1707</span>                 :<span class="tlaGNC">      322893 :       spec_reg_3_1_0 &lt;=</span></span>
<span id="L1708"><span class="lineNum">    1708</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_1_0;</span></span>
<span id="L1709"><span class="lineNum">    1709</span>                 :<span class="tlaGNC">      322893 :       spec_reg_3_1_1 &lt;= stateReg[2] ? {sel_cons_3_1, 1'h0} : _IterBlock_io_nxt_spec_3_1_1;</span></span>
<span id="L1710"><span class="lineNum">    1710</span>                 :<span class="tlaGNC">      322893 :       spec_reg_3_2_0 &lt;=</span></span>
<span id="L1711"><span class="lineNum">    1711</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_2_0;</span></span>
<span id="L1712"><span class="lineNum">    1712</span>                 :<span class="tlaGNC">      322893 :       spec_reg_3_2_1 &lt;= stateReg[2] ? {sel_cons_3_2, 1'h0} : _IterBlock_io_nxt_spec_3_2_1;</span></span>
<span id="L1713"><span class="lineNum">    1713</span>                 :<span class="tlaGNC">      322893 :       spec_reg_3_3_0 &lt;=</span></span>
<span id="L1714"><span class="lineNum">    1714</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_3_0;</span></span>
<span id="L1715"><span class="lineNum">    1715</span>                 :<span class="tlaGNC">      322893 :       spec_reg_3_3_1 &lt;= stateReg[2] ? {sel_cons_3_3, 1'h0} : _IterBlock_io_nxt_spec_3_3_1;</span></span>
<span id="L1716"><span class="lineNum">    1716</span>                 :<span class="tlaGNC">      322893 :       spec_reg_4_0_0 &lt;=</span></span>
<span id="L1717"><span class="lineNum">    1717</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_0_0;</span></span>
<span id="L1718"><span class="lineNum">    1718</span>                 :<span class="tlaGNC">      322893 :       spec_reg_4_0_1 &lt;= stateReg[2] ? {sel_cons_4_0, 1'h0} : _IterBlock_io_nxt_spec_4_0_1;</span></span>
<span id="L1719"><span class="lineNum">    1719</span>                 :<span class="tlaGNC">      322893 :       spec_reg_4_1_0 &lt;=</span></span>
<span id="L1720"><span class="lineNum">    1720</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_1_0;</span></span>
<span id="L1721"><span class="lineNum">    1721</span>                 :<span class="tlaGNC">      322893 :       spec_reg_4_1_1 &lt;= stateReg[2] ? {sel_cons_4_1, 1'h0} : _IterBlock_io_nxt_spec_4_1_1;</span></span>
<span id="L1722"><span class="lineNum">    1722</span>                 :<span class="tlaGNC">      322893 :       spec_reg_4_2_0 &lt;=</span></span>
<span id="L1723"><span class="lineNum">    1723</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_2_0;</span></span>
<span id="L1724"><span class="lineNum">    1724</span>                 :<span class="tlaGNC">      322893 :       spec_reg_4_2_1 &lt;= stateReg[2] ? {sel_cons_4_2, 1'h0} : _IterBlock_io_nxt_spec_4_2_1;</span></span>
<span id="L1725"><span class="lineNum">    1725</span>                 :<span class="tlaGNC">      322893 :       spec_reg_4_3_0 &lt;=</span></span>
<span id="L1726"><span class="lineNum">    1726</span>                 :<span class="tlaGNC">      322893 :         stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_3_0;</span></span>
<span id="L1727"><span class="lineNum">    1727</span>                 :<span class="tlaGNC">      322893 :       spec_reg_4_3_1 &lt;= stateReg[2] ? {sel_cons_4_3, 1'h0} : _IterBlock_io_nxt_spec_4_3_1;</span></span>
<span id="L1728"><span class="lineNum">    1728</span>                 :             :     end</span>
<span id="L1729"><span class="lineNum">    1729</span>                 :<span class="tlaGNC">      522915 :     if (stateReg[1] | stateReg[2] | stateReg[3]) begin</span></span>
<span id="L1730"><span class="lineNum">    1730</span>                 :<span class="tlaGNC">      200032 :       if (stateReg[1])</span></span>
<span id="L1731"><span class="lineNum">    1731</span>                 :<span class="tlaGNC">      200032 :         iterB_reg_0 &lt;= _GEN_6;</span></span>
<span id="L1732"><span class="lineNum">    1732</span>                 :<span class="tlaGNC">      122858 :       else if (stateReg[2]) begin</span></span>
<span id="L1733"><span class="lineNum">    1733</span>                 :<span class="tlaGNC">       90347 :         if (early_finish)</span></span>
<span id="L1734"><span class="lineNum">    1734</span>                 :<span class="tlaGNC">       90347 :           iterB_reg_0 &lt;= _GEN_1;</span></span>
<span id="L1735"><span class="lineNum">    1735</span>                 :             :         else</span>
<span id="L1736"><span class="lineNum">    1736</span>                 :<span class="tlaGNC">      109678 :           iterB_reg_0 &lt;= _w_align_init_0_T_9;</span></span>
<span id="L1737"><span class="lineNum">    1737</span>                 :             :       end</span>
<span id="L1738"><span class="lineNum">    1738</span>                 :             :       else</span>
<span id="L1739"><span class="lineNum">    1739</span>                 :<span class="tlaGNC">      122858 :         iterB_reg_0 &lt;= _IterBlock_io_nxt_iterB_0;</span></span>
<span id="L1740"><span class="lineNum">    1740</span>                 :<span class="tlaGNC">      522915 :       iterB_reg_1 &lt;=</span></span>
<span id="L1741"><span class="lineNum">    1741</span>                 :<span class="tlaGNC">      522915 :         stateReg[1]</span></span>
<span id="L1742"><span class="lineNum">    1742</span>                 :<span class="tlaGNC">      522915 :           ? _GEN_6</span></span>
<span id="L1743"><span class="lineNum">    1743</span>                 :<span class="tlaGNC">      522915 :           : stateReg[2] ? (early_finish ? _GEN_1 : 22'h0) : _IterBlock_io_nxt_iterB_1;</span></span>
<span id="L1744"><span class="lineNum">    1744</span>                 :             :     end</span>
<span id="L1745"><span class="lineNum">    1745</span>                 :<span class="tlaGNC">      200020 :     if (in_handshake) begin</span></span>
<span id="L1746"><span class="lineNum">    1746</span>                 :<span class="tlaGNC">      200020 :       abs_x_reg &lt;= x_sign ? neg_x_q : _GEN_4[io_sew][15:0];</span></span>
<span id="L1747"><span class="lineNum">    1747</span>                 :<span class="tlaGNC">      200020 :       abs_d_reg &lt;= d_sign ? neg_d_q : _GEN_5[io_sew][15:0];</span></span>
<span id="L1748"><span class="lineNum">    1748</span>                 :             :     end</span>
<span id="L1749"><span class="lineNum">    1749</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[1])</span></span>
<span id="L1750"><span class="lineNum">    1750</span>                 :<span class="tlaGNC">      200032 :       lzc_d_reg &lt;= _d_enc_T_31;</span></span>
<span id="L1751"><span class="lineNum">    1751</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[1])</span></span>
<span id="L1752"><span class="lineNum">    1752</span>                 :<span class="tlaGNC">      200032 :       zero_d_reg &lt;= zero_d;</span></span>
<span id="L1753"><span class="lineNum">    1753</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[1])</span></span>
<span id="L1754"><span class="lineNum">    1754</span>                 :<span class="tlaGNC">      200032 :       q_sign_reg &lt;= x_sign ^ d_sign;</span></span>
<span id="L1755"><span class="lineNum">    1755</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[2])</span></span>
<span id="L1756"><span class="lineNum">    1756</span>                 :<span class="tlaGNC">      200032 :       early_finish_q &lt;= early_finish;</span></span>
<span id="L1757"><span class="lineNum">    1757</span>                 :<span class="tlaGNC">      322893 :     if (stateReg[2] | stateReg[3]) begin</span></span>
<span id="L1758"><span class="lineNum">    1758</span>                 :<span class="tlaGNC">      122861 :       if (stateReg[2])</span></span>
<span id="L1759"><span class="lineNum">    1759</span>                 :<span class="tlaGNC">      200032 :         iter_num_reg &lt;= 2'(iterB_reg_0[3:2] + {1'h0, &amp;(iterB_reg_0[1:0])});</span></span>
<span id="L1760"><span class="lineNum">    1760</span>                 :             :       else</span>
<span id="L1761"><span class="lineNum">    1761</span>                 :<span class="tlaGNC">      122861 :         iter_num_reg &lt;= 2'(iter_num_reg - 2'h1);</span></span>
<span id="L1762"><span class="lineNum">    1762</span>                 :             :     end</span>
<span id="L1763"><span class="lineNum">    1763</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[2]) begin</span></span>
<span id="L1764"><span class="lineNum">    1764</span>                 :<span class="tlaGNC">      200032 :       iter_cons_reg_0 &lt;= {_GEN_0[17:0], 4'h0};</span></span>
<span id="L1765"><span class="lineNum">    1765</span>                 :<span class="tlaGNC">      200032 :       iter_cons_reg_1 &lt;= {_GEN_0, 3'h0};</span></span>
<span id="L1766"><span class="lineNum">    1766</span>                 :<span class="tlaGNC">      200032 :       iter_cons_reg_3 &lt;= {norm_d, 3'h0};</span></span>
<span id="L1767"><span class="lineNum">    1767</span>                 :<span class="tlaGNC">      200032 :       iter_cons_reg_4 &lt;= {norm_d[17:0], 4'h0};</span></span>
<span id="L1768"><span class="lineNum">    1768</span>                 :             :     end</span>
<span id="L1769"><span class="lineNum">    1769</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[2]) begin</span></span>
<span id="L1770"><span class="lineNum">    1770</span>                 :<span class="tlaGNC">      200032 :       spec_r2ud_reg_0 &lt;= _GEN_0[13:3];</span></span>
<span id="L1771"><span class="lineNum">    1771</span>                 :<span class="tlaGNC">      200032 :       spec_r2ud_reg_1 &lt;= _GEN_0[14:4];</span></span>
<span id="L1772"><span class="lineNum">    1772</span>                 :<span class="tlaGNC">      200032 :       spec_r2ud_reg_3 &lt;= norm_d[14:4];</span></span>
<span id="L1773"><span class="lineNum">    1773</span>                 :<span class="tlaGNC">      200032 :       spec_r2ud_reg_4 &lt;= norm_d[13:3];</span></span>
<span id="L1774"><span class="lineNum">    1774</span>                 :             :     end</span>
<span id="L1775"><span class="lineNum">    1775</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[2]) begin</span></span>
<span id="L1776"><span class="lineNum">    1776</span>                 :<span class="tlaGNC">      200032 :       d_trunc_reg_0 &lt;= _GEN_0[15:7];</span></span>
<span id="L1777"><span class="lineNum">    1777</span>                 :<span class="tlaGNC">      200032 :       d_trunc_reg_1 &lt;= _GEN_0[16:8];</span></span>
<span id="L1778"><span class="lineNum">    1778</span>                 :<span class="tlaGNC">      200032 :       d_trunc_reg_2 &lt;= norm_d[16:8];</span></span>
<span id="L1779"><span class="lineNum">    1779</span>                 :<span class="tlaGNC">      200032 :       d_trunc_reg_3 &lt;= norm_d[15:7];</span></span>
<span id="L1780"><span class="lineNum">    1780</span>                 :             :     end</span>
<span id="L1781"><span class="lineNum">    1781</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[2]) begin</span></span>
<span id="L1782"><span class="lineNum">    1782</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_0_0 &lt;= sel_cons_0_0;</span></span>
<span id="L1783"><span class="lineNum">    1783</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_0_1 &lt;= sel_cons_0_1;</span></span>
<span id="L1784"><span class="lineNum">    1784</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_0_2 &lt;= sel_cons_0_2;</span></span>
<span id="L1785"><span class="lineNum">    1785</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_0_3 &lt;= sel_cons_0_3;</span></span>
<span id="L1786"><span class="lineNum">    1786</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_1_0 &lt;= sel_cons_1_0;</span></span>
<span id="L1787"><span class="lineNum">    1787</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_1_1 &lt;= sel_cons_1_1;</span></span>
<span id="L1788"><span class="lineNum">    1788</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_1_2 &lt;= sel_cons_1_2;</span></span>
<span id="L1789"><span class="lineNum">    1789</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_1_3 &lt;= sel_cons_1_3;</span></span>
<span id="L1790"><span class="lineNum">    1790</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_2_0 &lt;= _qds_cons_io_m_neg_1[8:1];</span></span>
<span id="L1791"><span class="lineNum">    1791</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_2_1 &lt;= _qds_cons_io_m_neg_0[8:1];</span></span>
<span id="L1792"><span class="lineNum">    1792</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_2_2 &lt;= _qds_cons_io_m_pos_1[8:1];</span></span>
<span id="L1793"><span class="lineNum">    1793</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_2_3 &lt;= _qds_cons_io_m_pos_2[8:1];</span></span>
<span id="L1794"><span class="lineNum">    1794</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_3_0 &lt;= sel_cons_3_0;</span></span>
<span id="L1795"><span class="lineNum">    1795</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_3_1 &lt;= sel_cons_3_1;</span></span>
<span id="L1796"><span class="lineNum">    1796</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_3_2 &lt;= sel_cons_3_2;</span></span>
<span id="L1797"><span class="lineNum">    1797</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_3_3 &lt;= sel_cons_3_3;</span></span>
<span id="L1798"><span class="lineNum">    1798</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_4_0 &lt;= sel_cons_4_0;</span></span>
<span id="L1799"><span class="lineNum">    1799</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_4_1 &lt;= sel_cons_4_1;</span></span>
<span id="L1800"><span class="lineNum">    1800</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_4_2 &lt;= sel_cons_4_2;</span></span>
<span id="L1801"><span class="lineNum">    1801</span>                 :<span class="tlaGNC">      200032 :       sel_cons_reg_4_3 &lt;= sel_cons_4_3;</span></span>
<span id="L1802"><span class="lineNum">    1802</span>                 :             :     end</span>
<span id="L1803"><span class="lineNum">    1803</span>                 :<span class="tlaGNC">      200032 :     if (stateReg[2]) begin</span></span>
<span id="L1804"><span class="lineNum">    1804</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_0_0 &lt;= 9'(_GEN_0[13:5] + _qds_cons_io_m_neg_1);</span></span>
<span id="L1805"><span class="lineNum">    1805</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_0_1 &lt;= 9'(_GEN_0[13:5] + _qds_cons_io_m_neg_0);</span></span>
<span id="L1806"><span class="lineNum">    1806</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_0_2 &lt;= 9'(_GEN_0[13:5] + _qds_cons_io_m_pos_1);</span></span>
<span id="L1807"><span class="lineNum">    1807</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_0_3 &lt;= 9'(_GEN_0[13:5] + _qds_cons_io_m_pos_2);</span></span>
<span id="L1808"><span class="lineNum">    1808</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_1_0 &lt;= 9'(_GEN_0[14:6] + _qds_cons_io_m_neg_1);</span></span>
<span id="L1809"><span class="lineNum">    1809</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_1_1 &lt;= 9'(_GEN_0[14:6] + _qds_cons_io_m_neg_0);</span></span>
<span id="L1810"><span class="lineNum">    1810</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_1_2 &lt;= 9'(_GEN_0[14:6] + _qds_cons_io_m_pos_1);</span></span>
<span id="L1811"><span class="lineNum">    1811</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_1_3 &lt;= 9'(_GEN_0[14:6] + _qds_cons_io_m_pos_2);</span></span>
<span id="L1812"><span class="lineNum">    1812</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_2_0 &lt;= _qds_cons_io_m_neg_1;</span></span>
<span id="L1813"><span class="lineNum">    1813</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_2_1 &lt;= _qds_cons_io_m_neg_0;</span></span>
<span id="L1814"><span class="lineNum">    1814</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_2_2 &lt;= _qds_cons_io_m_pos_1;</span></span>
<span id="L1815"><span class="lineNum">    1815</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_2_3 &lt;= _qds_cons_io_m_pos_2;</span></span>
<span id="L1816"><span class="lineNum">    1816</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_3_0 &lt;= 9'(norm_d[14:6] + _qds_cons_io_m_neg_1);</span></span>
<span id="L1817"><span class="lineNum">    1817</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_3_1 &lt;= 9'(norm_d[14:6] + _qds_cons_io_m_neg_0);</span></span>
<span id="L1818"><span class="lineNum">    1818</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_3_2 &lt;= 9'(norm_d[14:6] + _qds_cons_io_m_pos_1);</span></span>
<span id="L1819"><span class="lineNum">    1819</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_3_3 &lt;= 9'(norm_d[14:6] + _qds_cons_io_m_pos_2);</span></span>
<span id="L1820"><span class="lineNum">    1820</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_4_0 &lt;= 9'(norm_d[13:5] + _qds_cons_io_m_neg_1);</span></span>
<span id="L1821"><span class="lineNum">    1821</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_4_1 &lt;= 9'(norm_d[13:5] + _qds_cons_io_m_neg_0);</span></span>
<span id="L1822"><span class="lineNum">    1822</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_4_2 &lt;= 9'(norm_d[13:5] + _qds_cons_io_m_pos_1);</span></span>
<span id="L1823"><span class="lineNum">    1823</span>                 :<span class="tlaGNC">      200032 :       spec_cons_reg_4_3 &lt;= 9'(norm_d[13:5] + _qds_cons_io_m_pos_2);</span></span>
<span id="L1824"><span class="lineNum">    1824</span>                 :             :     end</span>
<span id="L1825"><span class="lineNum">    1825</span>                 :<span class="tlaGNC">      200035 :     if (stateReg[4])</span></span>
<span id="L1826"><span class="lineNum">    1826</span>                 :<span class="tlaGNC">      200035 :       q_A_sign_c_reg &lt;= q_sign_reg &amp; ~zero_d_reg ? neg_x_q : iter_q_A_reg;</span></span>
<span id="L1827"><span class="lineNum">    1827</span>                 :<span class="tlaGNC">      200035 :     if (stateReg[4])</span></span>
<span id="L1828"><span class="lineNum">    1828</span>                 :<span class="tlaGNC">      200035 :       q_B_sign_c_reg &lt;= q_sign_reg &amp; ~zero_d_reg ? neg_d_q : iter_q_B_reg;</span></span>
<span id="L1829"><span class="lineNum">    1829</span>                 :<span class="tlaGNC">      200035 :     if (stateReg[4])</span></span>
<span id="L1830"><span class="lineNum">    1830</span>                 :<span class="tlaGNC">      200035 :       Bypass_final_rem_reg &lt;=</span></span>
<span id="L1831"><span class="lineNum">    1831</span>                 :<span class="tlaGNC">      200035 :         x_sign_reg</span></span>
<span id="L1832"><span class="lineNum">    1832</span>                 :<span class="tlaGNC">      200035 :           ? 22'(~iterB_reg_0 + 22'(~iterB_reg_1 + 22'h2))</span></span>
<span id="L1833"><span class="lineNum">    1833</span>                 :<span class="tlaGNC">      200035 :           : _Bypass_final_rem_plus_d_T_9;</span></span>
<span id="L1834"><span class="lineNum">    1834</span>                 :<span class="tlaGNC">      200035 :     if (stateReg[4])</span></span>
<span id="L1835"><span class="lineNum">    1835</span>                 :<span class="tlaGNC">      200035 :       Bypass_final_rem_plus_d_reg &lt;=</span></span>
<span id="L1836"><span class="lineNum">    1836</span>                 :<span class="tlaGNC">      200035 :         x_sign_reg</span></span>
<span id="L1837"><span class="lineNum">    1837</span>                 :<span class="tlaGNC">      200035 :           ? 22'(22'(~iterB_reg_0 + ~iterB_reg_1)</span></span>
<span id="L1838"><span class="lineNum">    1838</span>                 :<span class="tlaGNC">      200035 :                 + 22'({iter_cons_reg_1[19:0], 2'h0} + 22'h2))</span></span>
<span id="L1839"><span class="lineNum">    1839</span>                 :<span class="tlaGNC">      200035 :           : 22'(_Bypass_final_rem_plus_d_T_9 + {iter_cons_reg_3[19:0], 2'h0});</span></span>
<span id="L1840"><span class="lineNum">    1840</span>                 :             :   end // always @(posedge)</span>
<span id="L1841"><span class="lineNum">    1841</span>                 :             :   SRT4qdsCons qds_cons (</span>
<span id="L1842"><span class="lineNum">    1842</span>                 :             :     .io_d_trunc_3 (norm_d[14:12]),</span>
<span id="L1843"><span class="lineNum">    1843</span>                 :             :     .io_m_neg_1   (_qds_cons_io_m_neg_1),</span>
<span id="L1844"><span class="lineNum">    1844</span>                 :             :     .io_m_neg_0   (_qds_cons_io_m_neg_0),</span>
<span id="L1845"><span class="lineNum">    1845</span>                 :             :     .io_m_pos_1   (_qds_cons_io_m_pos_1),</span>
<span id="L1846"><span class="lineNum">    1846</span>                 :             :     .io_m_pos_2   (_qds_cons_io_m_pos_2)</span>
<span id="L1847"><span class="lineNum">    1847</span>                 :             :   );</span>
<span id="L1848"><span class="lineNum">    1848</span>                 :             :   IterBlock_v4 IterBlock (</span>
<span id="L1849"><span class="lineNum">    1849</span>                 :             :     .io_Sel_cons_0_0   (sel_cons_reg_0_0),</span>
<span id="L1850"><span class="lineNum">    1850</span>                 :             :     .io_Sel_cons_0_1   (sel_cons_reg_0_1),</span>
<span id="L1851"><span class="lineNum">    1851</span>                 :             :     .io_Sel_cons_0_2   (sel_cons_reg_0_2),</span>
<span id="L1852"><span class="lineNum">    1852</span>                 :             :     .io_Sel_cons_0_3   (sel_cons_reg_0_3),</span>
<span id="L1853"><span class="lineNum">    1853</span>                 :             :     .io_Sel_cons_1_0   (sel_cons_reg_1_0),</span>
<span id="L1854"><span class="lineNum">    1854</span>                 :             :     .io_Sel_cons_1_1   (sel_cons_reg_1_1),</span>
<span id="L1855"><span class="lineNum">    1855</span>                 :             :     .io_Sel_cons_1_2   (sel_cons_reg_1_2),</span>
<span id="L1856"><span class="lineNum">    1856</span>                 :             :     .io_Sel_cons_1_3   (sel_cons_reg_1_3),</span>
<span id="L1857"><span class="lineNum">    1857</span>                 :             :     .io_Sel_cons_2_0   (sel_cons_reg_2_0),</span>
<span id="L1858"><span class="lineNum">    1858</span>                 :             :     .io_Sel_cons_2_1   (sel_cons_reg_2_1),</span>
<span id="L1859"><span class="lineNum">    1859</span>                 :             :     .io_Sel_cons_2_2   (sel_cons_reg_2_2),</span>
<span id="L1860"><span class="lineNum">    1860</span>                 :             :     .io_Sel_cons_2_3   (sel_cons_reg_2_3),</span>
<span id="L1861"><span class="lineNum">    1861</span>                 :             :     .io_Sel_cons_3_0   (sel_cons_reg_3_0),</span>
<span id="L1862"><span class="lineNum">    1862</span>                 :             :     .io_Sel_cons_3_1   (sel_cons_reg_3_1),</span>
<span id="L1863"><span class="lineNum">    1863</span>                 :             :     .io_Sel_cons_3_2   (sel_cons_reg_3_2),</span>
<span id="L1864"><span class="lineNum">    1864</span>                 :             :     .io_Sel_cons_3_3   (sel_cons_reg_3_3),</span>
<span id="L1865"><span class="lineNum">    1865</span>                 :             :     .io_Sel_cons_4_0   (sel_cons_reg_4_0),</span>
<span id="L1866"><span class="lineNum">    1866</span>                 :             :     .io_Sel_cons_4_1   (sel_cons_reg_4_1),</span>
<span id="L1867"><span class="lineNum">    1867</span>                 :             :     .io_Sel_cons_4_2   (sel_cons_reg_4_2),</span>
<span id="L1868"><span class="lineNum">    1868</span>                 :             :     .io_Sel_cons_4_3   (sel_cons_reg_4_3),</span>
<span id="L1869"><span class="lineNum">    1869</span>                 :             :     .io_Spec_cons_0_0  (spec_cons_reg_0_0),</span>
<span id="L1870"><span class="lineNum">    1870</span>                 :             :     .io_Spec_cons_0_1  (spec_cons_reg_0_1),</span>
<span id="L1871"><span class="lineNum">    1871</span>                 :             :     .io_Spec_cons_0_2  (spec_cons_reg_0_2),</span>
<span id="L1872"><span class="lineNum">    1872</span>                 :             :     .io_Spec_cons_0_3  (spec_cons_reg_0_3),</span>
<span id="L1873"><span class="lineNum">    1873</span>                 :             :     .io_Spec_cons_1_0  (spec_cons_reg_1_0),</span>
<span id="L1874"><span class="lineNum">    1874</span>                 :             :     .io_Spec_cons_1_1  (spec_cons_reg_1_1),</span>
<span id="L1875"><span class="lineNum">    1875</span>                 :             :     .io_Spec_cons_1_2  (spec_cons_reg_1_2),</span>
<span id="L1876"><span class="lineNum">    1876</span>                 :             :     .io_Spec_cons_1_3  (spec_cons_reg_1_3),</span>
<span id="L1877"><span class="lineNum">    1877</span>                 :             :     .io_Spec_cons_2_0  (spec_cons_reg_2_0),</span>
<span id="L1878"><span class="lineNum">    1878</span>                 :             :     .io_Spec_cons_2_1  (spec_cons_reg_2_1),</span>
<span id="L1879"><span class="lineNum">    1879</span>                 :             :     .io_Spec_cons_2_2  (spec_cons_reg_2_2),</span>
<span id="L1880"><span class="lineNum">    1880</span>                 :             :     .io_Spec_cons_2_3  (spec_cons_reg_2_3),</span>
<span id="L1881"><span class="lineNum">    1881</span>                 :             :     .io_Spec_cons_3_0  (spec_cons_reg_3_0),</span>
<span id="L1882"><span class="lineNum">    1882</span>                 :             :     .io_Spec_cons_3_1  (spec_cons_reg_3_1),</span>
<span id="L1883"><span class="lineNum">    1883</span>                 :             :     .io_Spec_cons_3_2  (spec_cons_reg_3_2),</span>
<span id="L1884"><span class="lineNum">    1884</span>                 :             :     .io_Spec_cons_3_3  (spec_cons_reg_3_3),</span>
<span id="L1885"><span class="lineNum">    1885</span>                 :             :     .io_Spec_cons_4_0  (spec_cons_reg_4_0),</span>
<span id="L1886"><span class="lineNum">    1886</span>                 :             :     .io_Spec_cons_4_1  (spec_cons_reg_4_1),</span>
<span id="L1887"><span class="lineNum">    1887</span>                 :             :     .io_Spec_cons_4_2  (spec_cons_reg_4_2),</span>
<span id="L1888"><span class="lineNum">    1888</span>                 :             :     .io_Spec_cons_4_3  (spec_cons_reg_4_3),</span>
<span id="L1889"><span class="lineNum">    1889</span>                 :             :     .io_iter_cons_0    (iter_cons_reg_0),</span>
<span id="L1890"><span class="lineNum">    1890</span>                 :             :     .io_iter_cons_1    (iter_cons_reg_1),</span>
<span id="L1891"><span class="lineNum">    1891</span>                 :             :     .io_iter_cons_3    (iter_cons_reg_3),</span>
<span id="L1892"><span class="lineNum">    1892</span>                 :             :     .io_iter_cons_4    (iter_cons_reg_4),</span>
<span id="L1893"><span class="lineNum">    1893</span>                 :             :     .io_d_trunc_0      (d_trunc_reg_0),</span>
<span id="L1894"><span class="lineNum">    1894</span>                 :             :     .io_d_trunc_1      (d_trunc_reg_1),</span>
<span id="L1895"><span class="lineNum">    1895</span>                 :             :     .io_d_trunc_2      (d_trunc_reg_2),</span>
<span id="L1896"><span class="lineNum">    1896</span>                 :             :     .io_d_trunc_3      (d_trunc_reg_3),</span>
<span id="L1897"><span class="lineNum">    1897</span>                 :             :     .io_spec_r2ud_0    (spec_r2ud_reg_0),</span>
<span id="L1898"><span class="lineNum">    1898</span>                 :             :     .io_spec_r2ud_1    (spec_r2ud_reg_1),</span>
<span id="L1899"><span class="lineNum">    1899</span>                 :             :     .io_spec_r2ud_3    (spec_r2ud_reg_3),</span>
<span id="L1900"><span class="lineNum">    1900</span>                 :             :     .io_spec_r2ud_4    (spec_r2ud_reg_4),</span>
<span id="L1901"><span class="lineNum">    1901</span>                 :             :     .io_pre_q_A        (iter_q_A_reg),</span>
<span id="L1902"><span class="lineNum">    1902</span>                 :             :     .io_pre_q_B        (iter_q_B_reg),</span>
<span id="L1903"><span class="lineNum">    1903</span>                 :             :     .io_nxt_q_A        (_IterBlock_io_nxt_q_A),</span>
<span id="L1904"><span class="lineNum">    1904</span>                 :             :     .io_nxt_q_B        (_IterBlock_io_nxt_q_B),</span>
<span id="L1905"><span class="lineNum">    1905</span>                 :             :     .io_pre_sel_0_0    (sel_reg_0_0),</span>
<span id="L1906"><span class="lineNum">    1906</span>                 :             :     .io_pre_sel_0_1    (sel_reg_0_1),</span>
<span id="L1907"><span class="lineNum">    1907</span>                 :             :     .io_pre_sel_1_0    (sel_reg_1_0),</span>
<span id="L1908"><span class="lineNum">    1908</span>                 :             :     .io_pre_sel_1_1    (sel_reg_1_1),</span>
<span id="L1909"><span class="lineNum">    1909</span>                 :             :     .io_pre_sel_2_0    (sel_reg_2_0),</span>
<span id="L1910"><span class="lineNum">    1910</span>                 :             :     .io_pre_sel_2_1    (sel_reg_2_1),</span>
<span id="L1911"><span class="lineNum">    1911</span>                 :             :     .io_pre_sel_3_0    (sel_reg_3_0),</span>
<span id="L1912"><span class="lineNum">    1912</span>                 :             :     .io_pre_sel_3_1    (sel_reg_3_1),</span>
<span id="L1913"><span class="lineNum">    1913</span>                 :             :     .io_nxt_sel_0_0    (_IterBlock_io_nxt_sel_0_0),</span>
<span id="L1914"><span class="lineNum">    1914</span>                 :             :     .io_nxt_sel_0_1    (_IterBlock_io_nxt_sel_0_1),</span>
<span id="L1915"><span class="lineNum">    1915</span>                 :             :     .io_nxt_sel_1_0    (_IterBlock_io_nxt_sel_1_0),</span>
<span id="L1916"><span class="lineNum">    1916</span>                 :             :     .io_nxt_sel_1_1    (_IterBlock_io_nxt_sel_1_1),</span>
<span id="L1917"><span class="lineNum">    1917</span>                 :             :     .io_nxt_sel_2_0    (_IterBlock_io_nxt_sel_2_0),</span>
<span id="L1918"><span class="lineNum">    1918</span>                 :             :     .io_nxt_sel_2_1    (_IterBlock_io_nxt_sel_2_1),</span>
<span id="L1919"><span class="lineNum">    1919</span>                 :             :     .io_nxt_sel_3_0    (_IterBlock_io_nxt_sel_3_0),</span>
<span id="L1920"><span class="lineNum">    1920</span>                 :             :     .io_nxt_sel_3_1    (_IterBlock_io_nxt_sel_3_1),</span>
<span id="L1921"><span class="lineNum">    1921</span>                 :             :     .io_pre_spec_0_0_0 (spec_reg_0_0_0),</span>
<span id="L1922"><span class="lineNum">    1922</span>                 :             :     .io_pre_spec_0_0_1 (spec_reg_0_0_1),</span>
<span id="L1923"><span class="lineNum">    1923</span>                 :             :     .io_pre_spec_0_1_0 (spec_reg_0_1_0),</span>
<span id="L1924"><span class="lineNum">    1924</span>                 :             :     .io_pre_spec_0_1_1 (spec_reg_0_1_1),</span>
<span id="L1925"><span class="lineNum">    1925</span>                 :             :     .io_pre_spec_0_2_0 (spec_reg_0_2_0),</span>
<span id="L1926"><span class="lineNum">    1926</span>                 :             :     .io_pre_spec_0_2_1 (spec_reg_0_2_1),</span>
<span id="L1927"><span class="lineNum">    1927</span>                 :             :     .io_pre_spec_0_3_0 (spec_reg_0_3_0),</span>
<span id="L1928"><span class="lineNum">    1928</span>                 :             :     .io_pre_spec_0_3_1 (spec_reg_0_3_1),</span>
<span id="L1929"><span class="lineNum">    1929</span>                 :             :     .io_pre_spec_1_0_0 (spec_reg_1_0_0),</span>
<span id="L1930"><span class="lineNum">    1930</span>                 :             :     .io_pre_spec_1_0_1 (spec_reg_1_0_1),</span>
<span id="L1931"><span class="lineNum">    1931</span>                 :             :     .io_pre_spec_1_1_0 (spec_reg_1_1_0),</span>
<span id="L1932"><span class="lineNum">    1932</span>                 :             :     .io_pre_spec_1_1_1 (spec_reg_1_1_1),</span>
<span id="L1933"><span class="lineNum">    1933</span>                 :             :     .io_pre_spec_1_2_0 (spec_reg_1_2_0),</span>
<span id="L1934"><span class="lineNum">    1934</span>                 :             :     .io_pre_spec_1_2_1 (spec_reg_1_2_1),</span>
<span id="L1935"><span class="lineNum">    1935</span>                 :             :     .io_pre_spec_1_3_0 (spec_reg_1_3_0),</span>
<span id="L1936"><span class="lineNum">    1936</span>                 :             :     .io_pre_spec_1_3_1 (spec_reg_1_3_1),</span>
<span id="L1937"><span class="lineNum">    1937</span>                 :             :     .io_pre_spec_2_0_0 (spec_reg_2_0_0),</span>
<span id="L1938"><span class="lineNum">    1938</span>                 :             :     .io_pre_spec_2_0_1 (spec_reg_2_0_1),</span>
<span id="L1939"><span class="lineNum">    1939</span>                 :             :     .io_pre_spec_2_1_0 (spec_reg_2_1_0),</span>
<span id="L1940"><span class="lineNum">    1940</span>                 :             :     .io_pre_spec_2_1_1 (spec_reg_2_1_1),</span>
<span id="L1941"><span class="lineNum">    1941</span>                 :             :     .io_pre_spec_2_2_0 (spec_reg_2_2_0),</span>
<span id="L1942"><span class="lineNum">    1942</span>                 :             :     .io_pre_spec_2_2_1 (spec_reg_2_2_1),</span>
<span id="L1943"><span class="lineNum">    1943</span>                 :             :     .io_pre_spec_2_3_0 (spec_reg_2_3_0),</span>
<span id="L1944"><span class="lineNum">    1944</span>                 :             :     .io_pre_spec_2_3_1 (spec_reg_2_3_1),</span>
<span id="L1945"><span class="lineNum">    1945</span>                 :             :     .io_pre_spec_3_0_0 (spec_reg_3_0_0),</span>
<span id="L1946"><span class="lineNum">    1946</span>                 :             :     .io_pre_spec_3_0_1 (spec_reg_3_0_1),</span>
<span id="L1947"><span class="lineNum">    1947</span>                 :             :     .io_pre_spec_3_1_0 (spec_reg_3_1_0),</span>
<span id="L1948"><span class="lineNum">    1948</span>                 :             :     .io_pre_spec_3_1_1 (spec_reg_3_1_1),</span>
<span id="L1949"><span class="lineNum">    1949</span>                 :             :     .io_pre_spec_3_2_0 (spec_reg_3_2_0),</span>
<span id="L1950"><span class="lineNum">    1950</span>                 :             :     .io_pre_spec_3_2_1 (spec_reg_3_2_1),</span>
<span id="L1951"><span class="lineNum">    1951</span>                 :             :     .io_pre_spec_3_3_0 (spec_reg_3_3_0),</span>
<span id="L1952"><span class="lineNum">    1952</span>                 :             :     .io_pre_spec_3_3_1 (spec_reg_3_3_1),</span>
<span id="L1953"><span class="lineNum">    1953</span>                 :             :     .io_pre_spec_4_0_0 (spec_reg_4_0_0),</span>
<span id="L1954"><span class="lineNum">    1954</span>                 :             :     .io_pre_spec_4_0_1 (spec_reg_4_0_1),</span>
<span id="L1955"><span class="lineNum">    1955</span>                 :             :     .io_pre_spec_4_1_0 (spec_reg_4_1_0),</span>
<span id="L1956"><span class="lineNum">    1956</span>                 :             :     .io_pre_spec_4_1_1 (spec_reg_4_1_1),</span>
<span id="L1957"><span class="lineNum">    1957</span>                 :             :     .io_pre_spec_4_2_0 (spec_reg_4_2_0),</span>
<span id="L1958"><span class="lineNum">    1958</span>                 :             :     .io_pre_spec_4_2_1 (spec_reg_4_2_1),</span>
<span id="L1959"><span class="lineNum">    1959</span>                 :             :     .io_pre_spec_4_3_0 (spec_reg_4_3_0),</span>
<span id="L1960"><span class="lineNum">    1960</span>                 :             :     .io_pre_spec_4_3_1 (spec_reg_4_3_1),</span>
<span id="L1961"><span class="lineNum">    1961</span>                 :             :     .io_nxt_spec_0_0_0 (_IterBlock_io_nxt_spec_0_0_0),</span>
<span id="L1962"><span class="lineNum">    1962</span>                 :             :     .io_nxt_spec_0_0_1 (_IterBlock_io_nxt_spec_0_0_1),</span>
<span id="L1963"><span class="lineNum">    1963</span>                 :             :     .io_nxt_spec_0_1_0 (_IterBlock_io_nxt_spec_0_1_0),</span>
<span id="L1964"><span class="lineNum">    1964</span>                 :             :     .io_nxt_spec_0_1_1 (_IterBlock_io_nxt_spec_0_1_1),</span>
<span id="L1965"><span class="lineNum">    1965</span>                 :             :     .io_nxt_spec_0_2_0 (_IterBlock_io_nxt_spec_0_2_0),</span>
<span id="L1966"><span class="lineNum">    1966</span>                 :             :     .io_nxt_spec_0_2_1 (_IterBlock_io_nxt_spec_0_2_1),</span>
<span id="L1967"><span class="lineNum">    1967</span>                 :             :     .io_nxt_spec_0_3_0 (_IterBlock_io_nxt_spec_0_3_0),</span>
<span id="L1968"><span class="lineNum">    1968</span>                 :             :     .io_nxt_spec_0_3_1 (_IterBlock_io_nxt_spec_0_3_1),</span>
<span id="L1969"><span class="lineNum">    1969</span>                 :             :     .io_nxt_spec_1_0_0 (_IterBlock_io_nxt_spec_1_0_0),</span>
<span id="L1970"><span class="lineNum">    1970</span>                 :             :     .io_nxt_spec_1_0_1 (_IterBlock_io_nxt_spec_1_0_1),</span>
<span id="L1971"><span class="lineNum">    1971</span>                 :             :     .io_nxt_spec_1_1_0 (_IterBlock_io_nxt_spec_1_1_0),</span>
<span id="L1972"><span class="lineNum">    1972</span>                 :             :     .io_nxt_spec_1_1_1 (_IterBlock_io_nxt_spec_1_1_1),</span>
<span id="L1973"><span class="lineNum">    1973</span>                 :             :     .io_nxt_spec_1_2_0 (_IterBlock_io_nxt_spec_1_2_0),</span>
<span id="L1974"><span class="lineNum">    1974</span>                 :             :     .io_nxt_spec_1_2_1 (_IterBlock_io_nxt_spec_1_2_1),</span>
<span id="L1975"><span class="lineNum">    1975</span>                 :             :     .io_nxt_spec_1_3_0 (_IterBlock_io_nxt_spec_1_3_0),</span>
<span id="L1976"><span class="lineNum">    1976</span>                 :             :     .io_nxt_spec_1_3_1 (_IterBlock_io_nxt_spec_1_3_1),</span>
<span id="L1977"><span class="lineNum">    1977</span>                 :             :     .io_nxt_spec_2_0_0 (_IterBlock_io_nxt_spec_2_0_0),</span>
<span id="L1978"><span class="lineNum">    1978</span>                 :             :     .io_nxt_spec_2_0_1 (_IterBlock_io_nxt_spec_2_0_1),</span>
<span id="L1979"><span class="lineNum">    1979</span>                 :             :     .io_nxt_spec_2_1_0 (_IterBlock_io_nxt_spec_2_1_0),</span>
<span id="L1980"><span class="lineNum">    1980</span>                 :             :     .io_nxt_spec_2_1_1 (_IterBlock_io_nxt_spec_2_1_1),</span>
<span id="L1981"><span class="lineNum">    1981</span>                 :             :     .io_nxt_spec_2_2_0 (_IterBlock_io_nxt_spec_2_2_0),</span>
<span id="L1982"><span class="lineNum">    1982</span>                 :             :     .io_nxt_spec_2_2_1 (_IterBlock_io_nxt_spec_2_2_1),</span>
<span id="L1983"><span class="lineNum">    1983</span>                 :             :     .io_nxt_spec_2_3_0 (_IterBlock_io_nxt_spec_2_3_0),</span>
<span id="L1984"><span class="lineNum">    1984</span>                 :             :     .io_nxt_spec_2_3_1 (_IterBlock_io_nxt_spec_2_3_1),</span>
<span id="L1985"><span class="lineNum">    1985</span>                 :             :     .io_nxt_spec_3_0_0 (_IterBlock_io_nxt_spec_3_0_0),</span>
<span id="L1986"><span class="lineNum">    1986</span>                 :             :     .io_nxt_spec_3_0_1 (_IterBlock_io_nxt_spec_3_0_1),</span>
<span id="L1987"><span class="lineNum">    1987</span>                 :             :     .io_nxt_spec_3_1_0 (_IterBlock_io_nxt_spec_3_1_0),</span>
<span id="L1988"><span class="lineNum">    1988</span>                 :             :     .io_nxt_spec_3_1_1 (_IterBlock_io_nxt_spec_3_1_1),</span>
<span id="L1989"><span class="lineNum">    1989</span>                 :             :     .io_nxt_spec_3_2_0 (_IterBlock_io_nxt_spec_3_2_0),</span>
<span id="L1990"><span class="lineNum">    1990</span>                 :             :     .io_nxt_spec_3_2_1 (_IterBlock_io_nxt_spec_3_2_1),</span>
<span id="L1991"><span class="lineNum">    1991</span>                 :             :     .io_nxt_spec_3_3_0 (_IterBlock_io_nxt_spec_3_3_0),</span>
<span id="L1992"><span class="lineNum">    1992</span>                 :             :     .io_nxt_spec_3_3_1 (_IterBlock_io_nxt_spec_3_3_1),</span>
<span id="L1993"><span class="lineNum">    1993</span>                 :             :     .io_nxt_spec_4_0_0 (_IterBlock_io_nxt_spec_4_0_0),</span>
<span id="L1994"><span class="lineNum">    1994</span>                 :             :     .io_nxt_spec_4_0_1 (_IterBlock_io_nxt_spec_4_0_1),</span>
<span id="L1995"><span class="lineNum">    1995</span>                 :             :     .io_nxt_spec_4_1_0 (_IterBlock_io_nxt_spec_4_1_0),</span>
<span id="L1996"><span class="lineNum">    1996</span>                 :             :     .io_nxt_spec_4_1_1 (_IterBlock_io_nxt_spec_4_1_1),</span>
<span id="L1997"><span class="lineNum">    1997</span>                 :             :     .io_nxt_spec_4_2_0 (_IterBlock_io_nxt_spec_4_2_0),</span>
<span id="L1998"><span class="lineNum">    1998</span>                 :             :     .io_nxt_spec_4_2_1 (_IterBlock_io_nxt_spec_4_2_1),</span>
<span id="L1999"><span class="lineNum">    1999</span>                 :             :     .io_nxt_spec_4_3_0 (_IterBlock_io_nxt_spec_4_3_0),</span>
<span id="L2000"><span class="lineNum">    2000</span>                 :             :     .io_nxt_spec_4_3_1 (_IterBlock_io_nxt_spec_4_3_1),</span>
<span id="L2001"><span class="lineNum">    2001</span>                 :             :     .io_pre_iterB_0    (iterB_reg_0),</span>
<span id="L2002"><span class="lineNum">    2002</span>                 :             :     .io_pre_iterB_1    (iterB_reg_1),</span>
<span id="L2003"><span class="lineNum">    2003</span>                 :             :     .io_nxt_iterB_0    (_IterBlock_io_nxt_iterB_0),</span>
<span id="L2004"><span class="lineNum">    2004</span>                 :             :     .io_nxt_iterB_1    (_IterBlock_io_nxt_iterB_1)</span>
<span id="L2005"><span class="lineNum">    2005</span>                 :             :   );</span>
<span id="L2006"><span class="lineNum">    2006</span>                 :             :   assign io_d_zero = zero_d_reg;</span>
<span id="L2007"><span class="lineNum">    2007</span>                 :             :   assign io_div_out_valid = stateReg[5];</span>
<span id="L2008"><span class="lineNum">    2008</span>                 :             :   assign io_div_out_q = adjust ? q_B_sign_c_reg : q_A_sign_c_reg;</span>
<span id="L2009"><span class="lineNum">    2009</span>                 :             :   assign io_div_out_rem = early_finish_q ? rem_adjust[18:3] : rem_adjust_ralign[15:0];</span>
<span id="L2010"><span class="lineNum">    2010</span>                 :             : endmodule</span>
<span id="L2011"><span class="lineNum">    2011</span>                 :             : </span>
<span id="L2012"><span class="lineNum">    2012</span>                 :             : module CSA3_2_124(</span>
<span id="L2013"><span class="lineNum">    2013</span>                 :<span class="tlaGNC">       89275 :   input  [37:0] io_in_0,</span></span>
<span id="L2014"><span class="lineNum">    2014</span>                 :<span class="tlaGNC">       75568 :   input  [37:0] io_in_1,</span></span>
<span id="L2015"><span class="lineNum">    2015</span>                 :<span class="tlaGNC">          16 :   input  [37:0] io_in_2,</span></span>
<span id="L2016"><span class="lineNum">    2016</span>                 :<span class="tlaGNC">        3910 :   output [37:0] io_out_0,</span></span>
<span id="L2017"><span class="lineNum">    2017</span>                 :<span class="tlaGNC">       75569 :   output [37:0] io_out_1</span></span>
<span id="L2018"><span class="lineNum">    2018</span>                 :             : );</span>
<span id="L2019"><span class="lineNum">    2019</span>                 :             : </span>
<span id="L2020"><span class="lineNum">    2020</span>                 :<span class="tlaGNC">        3903 :   wire a_xor_b = io_in_0[0] ^ io_in_1[0];</span></span>
<span id="L2021"><span class="lineNum">    2021</span>                 :<span class="tlaGNC">       33656 :   wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];</span></span>
<span id="L2022"><span class="lineNum">    2022</span>                 :<span class="tlaGNC">       50250 :   wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];</span></span>
<span id="L2023"><span class="lineNum">    2023</span>                 :<span class="tlaGNC">      171515 :   wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];</span></span>
<span id="L2024"><span class="lineNum">    2024</span>                 :<span class="tlaGNC">      191632 :   wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];</span></span>
<span id="L2025"><span class="lineNum">    2025</span>                 :<span class="tlaGNC">      198979 :   wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];</span></span>
<span id="L2026"><span class="lineNum">    2026</span>                 :<span class="tlaGNC">      209452 :   wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];</span></span>
<span id="L2027"><span class="lineNum">    2027</span>                 :<span class="tlaGNC">      215208 :   wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];</span></span>
<span id="L2028"><span class="lineNum">    2028</span>                 :<span class="tlaGNC">      218693 :   wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];</span></span>
<span id="L2029"><span class="lineNum">    2029</span>                 :<span class="tlaGNC">      223860 :   wire a_xor_b_9 = io_in_0[9] ^ io_in_1[9];</span></span>
<span id="L2030"><span class="lineNum">    2030</span>                 :<span class="tlaGNC">      228979 :   wire a_xor_b_10 = io_in_0[10] ^ io_in_1[10];</span></span>
<span id="L2031"><span class="lineNum">    2031</span>                 :<span class="tlaGNC">      230415 :   wire a_xor_b_11 = io_in_0[11] ^ io_in_1[11];</span></span>
<span id="L2032"><span class="lineNum">    2032</span>                 :<span class="tlaGNC">      230600 :   wire a_xor_b_12 = io_in_0[12] ^ io_in_1[12];</span></span>
<span id="L2033"><span class="lineNum">    2033</span>                 :<span class="tlaGNC">      232882 :   wire a_xor_b_13 = io_in_0[13] ^ io_in_1[13];</span></span>
<span id="L2034"><span class="lineNum">    2034</span>                 :<span class="tlaGNC">      239628 :   wire a_xor_b_14 = io_in_0[14] ^ io_in_1[14];</span></span>
<span id="L2035"><span class="lineNum">    2035</span>                 :<span class="tlaGNC">      240240 :   wire a_xor_b_15 = io_in_0[15] ^ io_in_1[15];</span></span>
<span id="L2036"><span class="lineNum">    2036</span>                 :<span class="tlaGNC">      241545 :   wire a_xor_b_16 = io_in_0[16] ^ io_in_1[16];</span></span>
<span id="L2037"><span class="lineNum">    2037</span>                 :<span class="tlaGNC">      243485 :   wire a_xor_b_17 = io_in_0[17] ^ io_in_1[17];</span></span>
<span id="L2038"><span class="lineNum">    2038</span>                 :<span class="tlaGNC">      245744 :   wire a_xor_b_18 = io_in_0[18] ^ io_in_1[18];</span></span>
<span id="L2039"><span class="lineNum">    2039</span>                 :<span class="tlaGNC">      248544 :   wire a_xor_b_19 = io_in_0[19] ^ io_in_1[19];</span></span>
<span id="L2040"><span class="lineNum">    2040</span>                 :<span class="tlaGNC">      251339 :   wire a_xor_b_20 = io_in_0[20] ^ io_in_1[20];</span></span>
<span id="L2041"><span class="lineNum">    2041</span>                 :<span class="tlaGNC">      253627 :   wire a_xor_b_21 = io_in_0[21] ^ io_in_1[21];</span></span>
<span id="L2042"><span class="lineNum">    2042</span>                 :<span class="tlaGNC">      255464 :   wire a_xor_b_22 = io_in_0[22] ^ io_in_1[22];</span></span>
<span id="L2043"><span class="lineNum">    2043</span>                 :<span class="tlaGNC">      258532 :   wire a_xor_b_23 = io_in_0[23] ^ io_in_1[23];</span></span>
<span id="L2044"><span class="lineNum">    2044</span>                 :<span class="tlaGNC">      259685 :   wire a_xor_b_24 = io_in_0[24] ^ io_in_1[24];</span></span>
<span id="L2045"><span class="lineNum">    2045</span>                 :<span class="tlaGNC">      259926 :   wire a_xor_b_25 = io_in_0[25] ^ io_in_1[25];</span></span>
<span id="L2046"><span class="lineNum">    2046</span>                 :<span class="tlaGNC">      260212 :   wire a_xor_b_26 = io_in_0[26] ^ io_in_1[26];</span></span>
<span id="L2047"><span class="lineNum">    2047</span>                 :<span class="tlaGNC">      260868 :   wire a_xor_b_27 = io_in_0[27] ^ io_in_1[27];</span></span>
<span id="L2048"><span class="lineNum">    2048</span>                 :<span class="tlaGNC">      260409 :   wire a_xor_b_28 = io_in_0[28] ^ io_in_1[28];</span></span>
<span id="L2049"><span class="lineNum">    2049</span>                 :<span class="tlaGNC">      260385 :   wire a_xor_b_29 = io_in_0[29] ^ io_in_1[29];</span></span>
<span id="L2050"><span class="lineNum">    2050</span>                 :<span class="tlaGNC">      260811 :   wire a_xor_b_30 = io_in_0[30] ^ io_in_1[30];</span></span>
<span id="L2051"><span class="lineNum">    2051</span>                 :<span class="tlaGNC">      263488 :   wire a_xor_b_31 = io_in_0[31] ^ io_in_1[31];</span></span>
<span id="L2052"><span class="lineNum">    2052</span>                 :<span class="tlaGNC">      274535 :   wire a_xor_b_32 = io_in_0[32] ^ io_in_1[32];</span></span>
<span id="L2053"><span class="lineNum">    2053</span>                 :<span class="tlaGNC">      245756 :   wire a_xor_b_33 = io_in_0[33] ^ io_in_1[33];</span></span>
<span id="L2054"><span class="lineNum">    2054</span>                 :<span class="tlaGNC">      245350 :   wire a_xor_b_34 = io_in_0[34] ^ io_in_1[34];</span></span>
<span id="L2055"><span class="lineNum">    2055</span>                 :<span class="tlaGNC">      210107 :   wire a_xor_b_35 = io_in_0[35] ^ io_in_1[35];</span></span>
<span id="L2056"><span class="lineNum">    2056</span>                 :<span class="tlaGNC">      232040 :   wire a_xor_b_36 = io_in_0[36] ^ io_in_1[36];</span></span>
<span id="L2057"><span class="lineNum">    2057</span>                 :<span class="tlaGNC">      238682 :   wire a_xor_b_37 = io_in_0[37] ^ io_in_1[37];</span></span>
<span id="L2058"><span class="lineNum">    2058</span>                 :             :   assign io_out_0 =</span>
<span id="L2059"><span class="lineNum">    2059</span>                 :             :     {a_xor_b_37 ^ io_in_2[37],</span>
<span id="L2060"><span class="lineNum">    2060</span>                 :             :      a_xor_b_36 ^ io_in_2[36],</span>
<span id="L2061"><span class="lineNum">    2061</span>                 :             :      a_xor_b_35 ^ io_in_2[35],</span>
<span id="L2062"><span class="lineNum">    2062</span>                 :             :      a_xor_b_34 ^ io_in_2[34],</span>
<span id="L2063"><span class="lineNum">    2063</span>                 :             :      a_xor_b_33 ^ io_in_2[33],</span>
<span id="L2064"><span class="lineNum">    2064</span>                 :             :      a_xor_b_32 ^ io_in_2[32],</span>
<span id="L2065"><span class="lineNum">    2065</span>                 :             :      a_xor_b_31 ^ io_in_2[31],</span>
<span id="L2066"><span class="lineNum">    2066</span>                 :             :      a_xor_b_30 ^ io_in_2[30],</span>
<span id="L2067"><span class="lineNum">    2067</span>                 :             :      a_xor_b_29 ^ io_in_2[29],</span>
<span id="L2068"><span class="lineNum">    2068</span>                 :             :      a_xor_b_28 ^ io_in_2[28],</span>
<span id="L2069"><span class="lineNum">    2069</span>                 :             :      a_xor_b_27 ^ io_in_2[27],</span>
<span id="L2070"><span class="lineNum">    2070</span>                 :             :      a_xor_b_26 ^ io_in_2[26],</span>
<span id="L2071"><span class="lineNum">    2071</span>                 :             :      a_xor_b_25 ^ io_in_2[25],</span>
<span id="L2072"><span class="lineNum">    2072</span>                 :             :      a_xor_b_24 ^ io_in_2[24],</span>
<span id="L2073"><span class="lineNum">    2073</span>                 :             :      a_xor_b_23 ^ io_in_2[23],</span>
<span id="L2074"><span class="lineNum">    2074</span>                 :             :      a_xor_b_22 ^ io_in_2[22],</span>
<span id="L2075"><span class="lineNum">    2075</span>                 :             :      a_xor_b_21 ^ io_in_2[21],</span>
<span id="L2076"><span class="lineNum">    2076</span>                 :             :      a_xor_b_20 ^ io_in_2[20],</span>
<span id="L2077"><span class="lineNum">    2077</span>                 :             :      a_xor_b_19 ^ io_in_2[19],</span>
<span id="L2078"><span class="lineNum">    2078</span>                 :             :      a_xor_b_18 ^ io_in_2[18],</span>
<span id="L2079"><span class="lineNum">    2079</span>                 :             :      a_xor_b_17 ^ io_in_2[17],</span>
<span id="L2080"><span class="lineNum">    2080</span>                 :             :      a_xor_b_16 ^ io_in_2[16],</span>
<span id="L2081"><span class="lineNum">    2081</span>                 :             :      a_xor_b_15 ^ io_in_2[15],</span>
<span id="L2082"><span class="lineNum">    2082</span>                 :             :      a_xor_b_14 ^ io_in_2[14],</span>
<span id="L2083"><span class="lineNum">    2083</span>                 :             :      a_xor_b_13 ^ io_in_2[13],</span>
<span id="L2084"><span class="lineNum">    2084</span>                 :             :      a_xor_b_12 ^ io_in_2[12],</span>
<span id="L2085"><span class="lineNum">    2085</span>                 :             :      a_xor_b_11 ^ io_in_2[11],</span>
<span id="L2086"><span class="lineNum">    2086</span>                 :             :      a_xor_b_10 ^ io_in_2[10],</span>
<span id="L2087"><span class="lineNum">    2087</span>                 :             :      a_xor_b_9 ^ io_in_2[9],</span>
<span id="L2088"><span class="lineNum">    2088</span>                 :             :      a_xor_b_8 ^ io_in_2[8],</span>
<span id="L2089"><span class="lineNum">    2089</span>                 :             :      a_xor_b_7 ^ io_in_2[7],</span>
<span id="L2090"><span class="lineNum">    2090</span>                 :             :      a_xor_b_6 ^ io_in_2[6],</span>
<span id="L2091"><span class="lineNum">    2091</span>                 :             :      a_xor_b_5 ^ io_in_2[5],</span>
<span id="L2092"><span class="lineNum">    2092</span>                 :             :      a_xor_b_4 ^ io_in_2[4],</span>
<span id="L2093"><span class="lineNum">    2093</span>                 :             :      a_xor_b_3 ^ io_in_2[3],</span>
<span id="L2094"><span class="lineNum">    2094</span>                 :             :      a_xor_b_2 ^ io_in_2[2],</span>
<span id="L2095"><span class="lineNum">    2095</span>                 :             :      a_xor_b_1 ^ io_in_2[1],</span>
<span id="L2096"><span class="lineNum">    2096</span>                 :             :      a_xor_b ^ io_in_2[0]};</span>
<span id="L2097"><span class="lineNum">    2097</span>                 :             :   assign io_out_1 =</span>
<span id="L2098"><span class="lineNum">    2098</span>                 :             :     {io_in_0[37] &amp; io_in_1[37] | a_xor_b_37 &amp; io_in_2[37],</span>
<span id="L2099"><span class="lineNum">    2099</span>                 :             :      io_in_0[36] &amp; io_in_1[36] | a_xor_b_36 &amp; io_in_2[36],</span>
<span id="L2100"><span class="lineNum">    2100</span>                 :             :      io_in_0[35] &amp; io_in_1[35] | a_xor_b_35 &amp; io_in_2[35],</span>
<span id="L2101"><span class="lineNum">    2101</span>                 :             :      io_in_0[34] &amp; io_in_1[34] | a_xor_b_34 &amp; io_in_2[34],</span>
<span id="L2102"><span class="lineNum">    2102</span>                 :             :      io_in_0[33] &amp; io_in_1[33] | a_xor_b_33 &amp; io_in_2[33],</span>
<span id="L2103"><span class="lineNum">    2103</span>                 :             :      io_in_0[32] &amp; io_in_1[32] | a_xor_b_32 &amp; io_in_2[32],</span>
<span id="L2104"><span class="lineNum">    2104</span>                 :             :      io_in_0[31] &amp; io_in_1[31] | a_xor_b_31 &amp; io_in_2[31],</span>
<span id="L2105"><span class="lineNum">    2105</span>                 :             :      io_in_0[30] &amp; io_in_1[30] | a_xor_b_30 &amp; io_in_2[30],</span>
<span id="L2106"><span class="lineNum">    2106</span>                 :             :      io_in_0[29] &amp; io_in_1[29] | a_xor_b_29 &amp; io_in_2[29],</span>
<span id="L2107"><span class="lineNum">    2107</span>                 :             :      io_in_0[28] &amp; io_in_1[28] | a_xor_b_28 &amp; io_in_2[28],</span>
<span id="L2108"><span class="lineNum">    2108</span>                 :             :      io_in_0[27] &amp; io_in_1[27] | a_xor_b_27 &amp; io_in_2[27],</span>
<span id="L2109"><span class="lineNum">    2109</span>                 :             :      io_in_0[26] &amp; io_in_1[26] | a_xor_b_26 &amp; io_in_2[26],</span>
<span id="L2110"><span class="lineNum">    2110</span>                 :             :      io_in_0[25] &amp; io_in_1[25] | a_xor_b_25 &amp; io_in_2[25],</span>
<span id="L2111"><span class="lineNum">    2111</span>                 :             :      io_in_0[24] &amp; io_in_1[24] | a_xor_b_24 &amp; io_in_2[24],</span>
<span id="L2112"><span class="lineNum">    2112</span>                 :             :      io_in_0[23] &amp; io_in_1[23] | a_xor_b_23 &amp; io_in_2[23],</span>
<span id="L2113"><span class="lineNum">    2113</span>                 :             :      io_in_0[22] &amp; io_in_1[22] | a_xor_b_22 &amp; io_in_2[22],</span>
<span id="L2114"><span class="lineNum">    2114</span>                 :             :      io_in_0[21] &amp; io_in_1[21] | a_xor_b_21 &amp; io_in_2[21],</span>
<span id="L2115"><span class="lineNum">    2115</span>                 :             :      io_in_0[20] &amp; io_in_1[20] | a_xor_b_20 &amp; io_in_2[20],</span>
<span id="L2116"><span class="lineNum">    2116</span>                 :             :      io_in_0[19] &amp; io_in_1[19] | a_xor_b_19 &amp; io_in_2[19],</span>
<span id="L2117"><span class="lineNum">    2117</span>                 :             :      io_in_0[18] &amp; io_in_1[18] | a_xor_b_18 &amp; io_in_2[18],</span>
<span id="L2118"><span class="lineNum">    2118</span>                 :             :      io_in_0[17] &amp; io_in_1[17] | a_xor_b_17 &amp; io_in_2[17],</span>
<span id="L2119"><span class="lineNum">    2119</span>                 :             :      io_in_0[16] &amp; io_in_1[16] | a_xor_b_16 &amp; io_in_2[16],</span>
<span id="L2120"><span class="lineNum">    2120</span>                 :             :      io_in_0[15] &amp; io_in_1[15] | a_xor_b_15 &amp; io_in_2[15],</span>
<span id="L2121"><span class="lineNum">    2121</span>                 :             :      io_in_0[14] &amp; io_in_1[14] | a_xor_b_14 &amp; io_in_2[14],</span>
<span id="L2122"><span class="lineNum">    2122</span>                 :             :      io_in_0[13] &amp; io_in_1[13] | a_xor_b_13 &amp; io_in_2[13],</span>
<span id="L2123"><span class="lineNum">    2123</span>                 :             :      io_in_0[12] &amp; io_in_1[12] | a_xor_b_12 &amp; io_in_2[12],</span>
<span id="L2124"><span class="lineNum">    2124</span>                 :             :      io_in_0[11] &amp; io_in_1[11] | a_xor_b_11 &amp; io_in_2[11],</span>
<span id="L2125"><span class="lineNum">    2125</span>                 :             :      io_in_0[10] &amp; io_in_1[10] | a_xor_b_10 &amp; io_in_2[10],</span>
<span id="L2126"><span class="lineNum">    2126</span>                 :             :      io_in_0[9] &amp; io_in_1[9] | a_xor_b_9 &amp; io_in_2[9],</span>
<span id="L2127"><span class="lineNum">    2127</span>                 :             :      io_in_0[8] &amp; io_in_1[8] | a_xor_b_8 &amp; io_in_2[8],</span>
<span id="L2128"><span class="lineNum">    2128</span>                 :             :      io_in_0[7] &amp; io_in_1[7] | a_xor_b_7 &amp; io_in_2[7],</span>
<span id="L2129"><span class="lineNum">    2129</span>                 :             :      io_in_0[6] &amp; io_in_1[6] | a_xor_b_6 &amp; io_in_2[6],</span>
<span id="L2130"><span class="lineNum">    2130</span>                 :             :      io_in_0[5] &amp; io_in_1[5] | a_xor_b_5 &amp; io_in_2[5],</span>
<span id="L2131"><span class="lineNum">    2131</span>                 :             :      io_in_0[4] &amp; io_in_1[4] | a_xor_b_4 &amp; io_in_2[4],</span>
<span id="L2132"><span class="lineNum">    2132</span>                 :             :      io_in_0[3] &amp; io_in_1[3] | a_xor_b_3 &amp; io_in_2[3],</span>
<span id="L2133"><span class="lineNum">    2133</span>                 :             :      io_in_0[2] &amp; io_in_1[2] | a_xor_b_2 &amp; io_in_2[2],</span>
<span id="L2134"><span class="lineNum">    2134</span>                 :             :      io_in_0[1] &amp; io_in_1[1] | a_xor_b_1 &amp; io_in_2[1],</span>
<span id="L2135"><span class="lineNum">    2135</span>                 :             :      io_in_0[0] &amp; io_in_1[0] | a_xor_b &amp; io_in_2[0]};</span>
<span id="L2136"><span class="lineNum">    2136</span>                 :             : endmodule</span>
<span id="L2137"><span class="lineNum">    2137</span>                 :             : </span>
<span id="L2138"><span class="lineNum">    2138</span>                 :             : module Conversion_8(</span>
<span id="L2139"><span class="lineNum">    2139</span>                 :<span class="tlaGNC">       48841 :   input  [4:0]  io_q_j_1,</span></span>
<span id="L2140"><span class="lineNum">    2140</span>                 :<span class="tlaGNC">      199794 :   input  [31:0] io_pre_q_A,</span></span>
<span id="L2141"><span class="lineNum">    2141</span>                 :<span class="tlaGNC">      168494 :   input  [31:0] io_pre_q_B,</span></span>
<span id="L2142"><span class="lineNum">    2142</span>                 :<span class="tlaGNC">      181394 :   output [31:0] io_nxt_q_A,</span></span>
<span id="L2143"><span class="lineNum">    2143</span>                 :<span class="tlaGNC">      184431 :   output [31:0] io_nxt_q_B</span></span>
<span id="L2144"><span class="lineNum">    2144</span>                 :             : );</span>
<span id="L2145"><span class="lineNum">    2145</span>                 :             : </span>
<span id="L2146"><span class="lineNum">    2146</span>                 :<span class="tlaGNC">          12 :   wire [31:0] new_q_B_0 = {io_pre_q_A[29:0], 2'h1};</span></span>
<span id="L2147"><span class="lineNum">    2147</span>                 :<span class="tlaGNC">           9 :   wire [31:0] new_q_B_1 = {io_pre_q_A[29:0], 2'h0};</span></span>
<span id="L2148"><span class="lineNum">    2148</span>                 :<span class="tlaGNC">          12 :   wire [31:0] new_q_B_2 = {io_pre_q_B[29:0], 2'h3};</span></span>
<span id="L2149"><span class="lineNum">    2149</span>                 :<span class="tlaGNC">          12 :   wire [31:0] new_q_B_3 = {io_pre_q_B[29:0], 2'h2};</span></span>
<span id="L2150"><span class="lineNum">    2150</span>                 :             :   assign io_nxt_q_A =</span>
<span id="L2151"><span class="lineNum">    2151</span>                 :             :     (io_q_j_1[0] ? {io_pre_q_A[29:0], 2'h2} : 32'h0) | (io_q_j_1[1] ? new_q_B_0 : 32'h0)</span>
<span id="L2152"><span class="lineNum">    2152</span>                 :             :     | (io_q_j_1[2] ? new_q_B_1 : 32'h0) | (io_q_j_1[3] ? new_q_B_2 : 32'h0)</span>
<span id="L2153"><span class="lineNum">    2153</span>                 :             :     | (io_q_j_1[4] ? new_q_B_3 : 32'h0);</span>
<span id="L2154"><span class="lineNum">    2154</span>                 :             :   assign io_nxt_q_B =</span>
<span id="L2155"><span class="lineNum">    2155</span>                 :             :     (io_q_j_1[0] ? new_q_B_0 : 32'h0) | (io_q_j_1[1] ? new_q_B_1 : 32'h0)</span>
<span id="L2156"><span class="lineNum">    2156</span>                 :             :     | (io_q_j_1[2] ? new_q_B_2 : 32'h0) | (io_q_j_1[3] ? new_q_B_3 : 32'h0)</span>
<span id="L2157"><span class="lineNum">    2157</span>                 :             :     | (io_q_j_1[4] ? {io_pre_q_B[29:0], 2'h1} : 32'h0);</span>
<span id="L2158"><span class="lineNum">    2158</span>                 :             : endmodule</span>
<span id="L2159"><span class="lineNum">    2159</span>                 :             : </span>
<span id="L2160"><span class="lineNum">    2160</span>                 :             : module IterBlock_v4_4(</span>
<span id="L2161"><span class="lineNum">    2161</span>                 :<span class="tlaGNC">       25329 :   input  [7:0]  io_Sel_cons_0_0,</span></span>
<span id="L2162"><span class="lineNum">    2162</span>                 :<span class="tlaGNC">        8133 :   input  [7:0]  io_Sel_cons_0_1,</span></span>
<span id="L2163"><span class="lineNum">    2163</span>                 :<span class="tlaGNC">       25637 :   input  [7:0]  io_Sel_cons_0_2,</span></span>
<span id="L2164"><span class="lineNum">    2164</span>                 :<span class="tlaGNC">       35577 :   input  [7:0]  io_Sel_cons_0_3,</span></span>
<span id="L2165"><span class="lineNum">    2165</span>                 :<span class="tlaGNC">       15893 :   input  [7:0]  io_Sel_cons_1_0,</span></span>
<span id="L2166"><span class="lineNum">    2166</span>                 :<span class="tlaGNC">       15899 :   input  [7:0]  io_Sel_cons_1_1,</span></span>
<span id="L2167"><span class="lineNum">    2167</span>                 :<span class="tlaGNC">       35762 :   input  [7:0]  io_Sel_cons_1_2,</span></span>
<span id="L2168"><span class="lineNum">    2168</span>                 :<span class="tlaGNC">       37272 :   input  [7:0]  io_Sel_cons_1_3,</span></span>
<span id="L2169"><span class="lineNum">    2169</span>                 :<span class="tlaGNC">           7 :   input  [7:0]  io_Sel_cons_2_0,</span></span>
<span id="L2170"><span class="lineNum">    2170</span>                 :<span class="tlaGNC">           8 :   input  [7:0]  io_Sel_cons_2_1,</span></span>
<span id="L2171"><span class="lineNum">    2171</span>                 :<span class="tlaGNC">           7 :   input  [7:0]  io_Sel_cons_2_2,</span></span>
<span id="L2172"><span class="lineNum">    2172</span>                 :<span class="tlaGNC">          10 :   input  [7:0]  io_Sel_cons_2_3,</span></span>
<span id="L2173"><span class="lineNum">    2173</span>                 :<span class="tlaGNC">       36497 :   input  [7:0]  io_Sel_cons_3_0,</span></span>
<span id="L2174"><span class="lineNum">    2174</span>                 :<span class="tlaGNC">       35447 :   input  [7:0]  io_Sel_cons_3_1,</span></span>
<span id="L2175"><span class="lineNum">    2175</span>                 :<span class="tlaGNC">       11782 :   input  [7:0]  io_Sel_cons_3_2,</span></span>
<span id="L2176"><span class="lineNum">    2176</span>                 :<span class="tlaGNC">       15900 :   input  [7:0]  io_Sel_cons_3_3,</span></span>
<span id="L2177"><span class="lineNum">    2177</span>                 :<span class="tlaGNC">       35771 :   input  [7:0]  io_Sel_cons_4_0,</span></span>
<span id="L2178"><span class="lineNum">    2178</span>                 :<span class="tlaGNC">       28413 :   input  [7:0]  io_Sel_cons_4_1,</span></span>
<span id="L2179"><span class="lineNum">    2179</span>                 :<span class="tlaGNC">        6164 :   input  [7:0]  io_Sel_cons_4_2,</span></span>
<span id="L2180"><span class="lineNum">    2180</span>                 :<span class="tlaGNC">       24128 :   input  [7:0]  io_Sel_cons_4_3,</span></span>
<span id="L2181"><span class="lineNum">    2181</span>                 :<span class="tlaGNC">       46602 :   input  [8:0]  io_Spec_cons_0_0,</span></span>
<span id="L2182"><span class="lineNum">    2182</span>                 :<span class="tlaGNC">       45235 :   input  [8:0]  io_Spec_cons_0_1,</span></span>
<span id="L2183"><span class="lineNum">    2183</span>                 :<span class="tlaGNC">       43589 :   input  [8:0]  io_Spec_cons_0_2,</span></span>
<span id="L2184"><span class="lineNum">    2184</span>                 :<span class="tlaGNC">       48166 :   input  [8:0]  io_Spec_cons_0_3,</span></span>
<span id="L2185"><span class="lineNum">    2185</span>                 :<span class="tlaGNC">       38521 :   input  [8:0]  io_Spec_cons_1_0,</span></span>
<span id="L2186"><span class="lineNum">    2186</span>                 :<span class="tlaGNC">       38114 :   input  [8:0]  io_Spec_cons_1_1,</span></span>
<span id="L2187"><span class="lineNum">    2187</span>                 :<span class="tlaGNC">       47254 :   input  [8:0]  io_Spec_cons_1_2,</span></span>
<span id="L2188"><span class="lineNum">    2188</span>                 :<span class="tlaGNC">       48861 :   input  [8:0]  io_Spec_cons_1_3,</span></span>
<span id="L2189"><span class="lineNum">    2189</span>                 :<span class="tlaGNC">           6 :   input  [8:0]  io_Spec_cons_2_0,</span></span>
<span id="L2190"><span class="lineNum">    2190</span>                 :<span class="tlaGNC">           7 :   input  [8:0]  io_Spec_cons_2_1,</span></span>
<span id="L2191"><span class="lineNum">    2191</span>                 :<span class="tlaGNC">           9 :   input  [8:0]  io_Spec_cons_2_2,</span></span>
<span id="L2192"><span class="lineNum">    2192</span>                 :<span class="tlaGNC">           5 :   input  [8:0]  io_Spec_cons_2_3,</span></span>
<span id="L2193"><span class="lineNum">    2193</span>                 :<span class="tlaGNC">       48758 :   input  [8:0]  io_Spec_cons_3_0,</span></span>
<span id="L2194"><span class="lineNum">    2194</span>                 :<span class="tlaGNC">       47928 :   input  [8:0]  io_Spec_cons_3_1,</span></span>
<span id="L2195"><span class="lineNum">    2195</span>                 :<span class="tlaGNC">       37975 :   input  [8:0]  io_Spec_cons_3_2,</span></span>
<span id="L2196"><span class="lineNum">    2196</span>                 :<span class="tlaGNC">       38446 :   input  [8:0]  io_Spec_cons_3_3,</span></span>
<span id="L2197"><span class="lineNum">    2197</span>                 :<span class="tlaGNC">       48116 :   input  [8:0]  io_Spec_cons_4_0,</span></span>
<span id="L2198"><span class="lineNum">    2198</span>                 :<span class="tlaGNC">       45103 :   input  [8:0]  io_Spec_cons_4_1,</span></span>
<span id="L2199"><span class="lineNum">    2199</span>                 :<span class="tlaGNC">       43644 :   input  [8:0]  io_Spec_cons_4_2,</span></span>
<span id="L2200"><span class="lineNum">    2200</span>                 :<span class="tlaGNC">       47062 :   input  [8:0]  io_Spec_cons_4_3,</span></span>
<span id="L2201"><span class="lineNum">    2201</span>                 :<span class="tlaGNC">           9 :   input  [37:0] io_iter_cons_0,</span></span>
<span id="L2202"><span class="lineNum">    2202</span>                 :<span class="tlaGNC">           9 :   input  [37:0] io_iter_cons_1,</span></span>
<span id="L2203"><span class="lineNum">    2203</span>                 :<span class="tlaGNC">           5 :   input  [37:0] io_iter_cons_3,</span></span>
<span id="L2204"><span class="lineNum">    2204</span>                 :<span class="tlaGNC">           9 :   input  [37:0] io_iter_cons_4,</span></span>
<span id="L2205"><span class="lineNum">    2205</span>                 :<span class="tlaGNC">          13 :   input  [8:0]  io_d_trunc_0,</span></span>
<span id="L2206"><span class="lineNum">    2206</span>                 :<span class="tlaGNC">          12 :   input  [8:0]  io_d_trunc_1,</span></span>
<span id="L2207"><span class="lineNum">    2207</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_d_trunc_2,</span></span>
<span id="L2208"><span class="lineNum">    2208</span>                 :<span class="tlaGNC">       15893 :   input  [8:0]  io_d_trunc_3,</span></span>
<span id="L2209"><span class="lineNum">    2209</span>                 :<span class="tlaGNC">       37750 :   input  [10:0] io_spec_r2ud_0,</span></span>
<span id="L2210"><span class="lineNum">    2210</span>                 :<span class="tlaGNC">       37757 :   input  [10:0] io_spec_r2ud_1,</span></span>
<span id="L2211"><span class="lineNum">    2211</span>                 :<span class="tlaGNC">       37628 :   input  [10:0] io_spec_r2ud_3,</span></span>
<span id="L2212"><span class="lineNum">    2212</span>                 :<span class="tlaGNC">       37631 :   input  [10:0] io_spec_r2ud_4,</span></span>
<span id="L2213"><span class="lineNum">    2213</span>                 :<span class="tlaGNC">       99663 :   input  [31:0] io_pre_q_A,</span></span>
<span id="L2214"><span class="lineNum">    2214</span>                 :<span class="tlaGNC">       72756 :   input  [31:0] io_pre_q_B,</span></span>
<span id="L2215"><span class="lineNum">    2215</span>                 :<span class="tlaGNC">       90742 :   output [31:0] io_nxt_q_A,</span></span>
<span id="L2216"><span class="lineNum">    2216</span>                 :<span class="tlaGNC">       92322 :   output [31:0] io_nxt_q_B,</span></span>
<span id="L2217"><span class="lineNum">    2217</span>                 :<span class="tlaGNC">       82011 :   input  [7:0]  io_pre_sel_0_0,</span></span>
<span id="L2218"><span class="lineNum">    2218</span>                 :<span class="tlaGNC">          10 :   input  [7:0]  io_pre_sel_0_1,</span></span>
<span id="L2219"><span class="lineNum">    2219</span>                 :<span class="tlaGNC">       74962 :   input  [7:0]  io_pre_sel_1_0,</span></span>
<span id="L2220"><span class="lineNum">    2220</span>                 :<span class="tlaGNC">           9 :   input  [7:0]  io_pre_sel_1_1,</span></span>
<span id="L2221"><span class="lineNum">    2221</span>                 :<span class="tlaGNC">       81395 :   input  [7:0]  io_pre_sel_2_0,</span></span>
<span id="L2222"><span class="lineNum">    2222</span>                 :<span class="tlaGNC">          10 :   input  [7:0]  io_pre_sel_2_1,</span></span>
<span id="L2223"><span class="lineNum">    2223</span>                 :<span class="tlaGNC">       54638 :   input  [7:0]  io_pre_sel_3_0,</span></span>
<span id="L2224"><span class="lineNum">    2224</span>                 :<span class="tlaGNC">           9 :   input  [7:0]  io_pre_sel_3_1,</span></span>
<span id="L2225"><span class="lineNum">    2225</span>                 :<span class="tlaGNC">      129076 :   output [7:0]  io_nxt_sel_0_0,</span></span>
<span id="L2226"><span class="lineNum">    2226</span>                 :<span class="tlaGNC">           5 :   output [7:0]  io_nxt_sel_0_1,</span></span>
<span id="L2227"><span class="lineNum">    2227</span>                 :<span class="tlaGNC">      131130 :   output [7:0]  io_nxt_sel_1_0,</span></span>
<span id="L2228"><span class="lineNum">    2228</span>                 :<span class="tlaGNC">           4 :   output [7:0]  io_nxt_sel_1_1,</span></span>
<span id="L2229"><span class="lineNum">    2229</span>                 :<span class="tlaGNC">      142869 :   output [7:0]  io_nxt_sel_2_0,</span></span>
<span id="L2230"><span class="lineNum">    2230</span>                 :<span class="tlaGNC">           4 :   output [7:0]  io_nxt_sel_2_1,</span></span>
<span id="L2231"><span class="lineNum">    2231</span>                 :<span class="tlaGNC">      141764 :   output [7:0]  io_nxt_sel_3_0,</span></span>
<span id="L2232"><span class="lineNum">    2232</span>                 :<span class="tlaGNC">           5 :   output [7:0]  io_nxt_sel_3_1,</span></span>
<span id="L2233"><span class="lineNum">    2233</span>                 :<span class="tlaGNC">       79854 :   input  [8:0]  io_pre_spec_0_0_0,</span></span>
<span id="L2234"><span class="lineNum">    2234</span>                 :<span class="tlaGNC">          10 :   input  [8:0]  io_pre_spec_0_0_1,</span></span>
<span id="L2235"><span class="lineNum">    2235</span>                 :<span class="tlaGNC">       79063 :   input  [8:0]  io_pre_spec_0_1_0,</span></span>
<span id="L2236"><span class="lineNum">    2236</span>                 :<span class="tlaGNC">           8 :   input  [8:0]  io_pre_spec_0_1_1,</span></span>
<span id="L2237"><span class="lineNum">    2237</span>                 :<span class="tlaGNC">       77905 :   input  [8:0]  io_pre_spec_0_2_0,</span></span>
<span id="L2238"><span class="lineNum">    2238</span>                 :<span class="tlaGNC">          12 :   input  [8:0]  io_pre_spec_0_2_1,</span></span>
<span id="L2239"><span class="lineNum">    2239</span>                 :<span class="tlaGNC">       77199 :   input  [8:0]  io_pre_spec_0_3_0,</span></span>
<span id="L2240"><span class="lineNum">    2240</span>                 :<span class="tlaGNC">          13 :   input  [8:0]  io_pre_spec_0_3_1,</span></span>
<span id="L2241"><span class="lineNum">    2241</span>                 :<span class="tlaGNC">       84053 :   input  [8:0]  io_pre_spec_1_0_0,</span></span>
<span id="L2242"><span class="lineNum">    2242</span>                 :<span class="tlaGNC">          10 :   input  [8:0]  io_pre_spec_1_0_1,</span></span>
<span id="L2243"><span class="lineNum">    2243</span>                 :<span class="tlaGNC">       82876 :   input  [8:0]  io_pre_spec_1_1_0,</span></span>
<span id="L2244"><span class="lineNum">    2244</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_1_1_1,</span></span>
<span id="L2245"><span class="lineNum">    2245</span>                 :<span class="tlaGNC">       81167 :   input  [8:0]  io_pre_spec_1_2_0,</span></span>
<span id="L2246"><span class="lineNum">    2246</span>                 :<span class="tlaGNC">          13 :   input  [8:0]  io_pre_spec_1_2_1,</span></span>
<span id="L2247"><span class="lineNum">    2247</span>                 :<span class="tlaGNC">       79254 :   input  [8:0]  io_pre_spec_1_3_0,</span></span>
<span id="L2248"><span class="lineNum">    2248</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_1_3_1,</span></span>
<span id="L2249"><span class="lineNum">    2249</span>                 :<span class="tlaGNC">       75435 :   input  [8:0]  io_pre_spec_2_0_0,</span></span>
<span id="L2250"><span class="lineNum">    2250</span>                 :<span class="tlaGNC">           7 :   input  [8:0]  io_pre_spec_2_0_1,</span></span>
<span id="L2251"><span class="lineNum">    2251</span>                 :<span class="tlaGNC">       77292 :   input  [8:0]  io_pre_spec_2_1_0,</span></span>
<span id="L2252"><span class="lineNum">    2252</span>                 :<span class="tlaGNC">          12 :   input  [8:0]  io_pre_spec_2_1_1,</span></span>
<span id="L2253"><span class="lineNum">    2253</span>                 :<span class="tlaGNC">       79393 :   input  [8:0]  io_pre_spec_2_2_0,</span></span>
<span id="L2254"><span class="lineNum">    2254</span>                 :<span class="tlaGNC">          13 :   input  [8:0]  io_pre_spec_2_2_1,</span></span>
<span id="L2255"><span class="lineNum">    2255</span>                 :<span class="tlaGNC">       81043 :   input  [8:0]  io_pre_spec_2_3_0,</span></span>
<span id="L2256"><span class="lineNum">    2256</span>                 :<span class="tlaGNC">          13 :   input  [8:0]  io_pre_spec_2_3_1,</span></span>
<span id="L2257"><span class="lineNum">    2257</span>                 :<span class="tlaGNC">       81424 :   input  [8:0]  io_pre_spec_3_0_0,</span></span>
<span id="L2258"><span class="lineNum">    2258</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_3_0_1,</span></span>
<span id="L2259"><span class="lineNum">    2259</span>                 :<span class="tlaGNC">       79920 :   input  [8:0]  io_pre_spec_3_1_0,</span></span>
<span id="L2260"><span class="lineNum">    2260</span>                 :<span class="tlaGNC">          10 :   input  [8:0]  io_pre_spec_3_1_1,</span></span>
<span id="L2261"><span class="lineNum">    2261</span>                 :<span class="tlaGNC">       77094 :   input  [8:0]  io_pre_spec_3_2_0,</span></span>
<span id="L2262"><span class="lineNum">    2262</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_3_2_1,</span></span>
<span id="L2263"><span class="lineNum">    2263</span>                 :<span class="tlaGNC">       75903 :   input  [8:0]  io_pre_spec_3_3_0,</span></span>
<span id="L2264"><span class="lineNum">    2264</span>                 :<span class="tlaGNC">           9 :   input  [8:0]  io_pre_spec_3_3_1,</span></span>
<span id="L2265"><span class="lineNum">    2265</span>                 :<span class="tlaGNC">       82354 :   input  [8:0]  io_pre_spec_4_0_0,</span></span>
<span id="L2266"><span class="lineNum">    2266</span>                 :<span class="tlaGNC">           7 :   input  [8:0]  io_pre_spec_4_0_1,</span></span>
<span id="L2267"><span class="lineNum">    2267</span>                 :<span class="tlaGNC">       81961 :   input  [8:0]  io_pre_spec_4_1_0,</span></span>
<span id="L2268"><span class="lineNum">    2268</span>                 :<span class="tlaGNC">          13 :   input  [8:0]  io_pre_spec_4_1_1,</span></span>
<span id="L2269"><span class="lineNum">    2269</span>                 :<span class="tlaGNC">       81977 :   input  [8:0]  io_pre_spec_4_2_0,</span></span>
<span id="L2270"><span class="lineNum">    2270</span>                 :<span class="tlaGNC">           8 :   input  [8:0]  io_pre_spec_4_2_1,</span></span>
<span id="L2271"><span class="lineNum">    2271</span>                 :<span class="tlaGNC">       80349 :   input  [8:0]  io_pre_spec_4_3_0,</span></span>
<span id="L2272"><span class="lineNum">    2272</span>                 :<span class="tlaGNC">           8 :   input  [8:0]  io_pre_spec_4_3_1,</span></span>
<span id="L2273"><span class="lineNum">    2273</span>                 :<span class="tlaGNC">      128703 :   output [8:0]  io_nxt_spec_0_0_0,</span></span>
<span id="L2274"><span class="lineNum">    2274</span>                 :<span class="tlaGNC">           6 :   output [8:0]  io_nxt_spec_0_0_1,</span></span>
<span id="L2275"><span class="lineNum">    2275</span>                 :<span class="tlaGNC">      128700 :   output [8:0]  io_nxt_spec_0_1_0,</span></span>
<span id="L2276"><span class="lineNum">    2276</span>                 :<span class="tlaGNC">           7 :   output [8:0]  io_nxt_spec_0_1_1,</span></span>
<span id="L2277"><span class="lineNum">    2277</span>                 :<span class="tlaGNC">      128703 :   output [8:0]  io_nxt_spec_0_2_0,</span></span>
<span id="L2278"><span class="lineNum">    2278</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_0_2_1,</span></span>
<span id="L2279"><span class="lineNum">    2279</span>                 :<span class="tlaGNC">      128704 :   output [8:0]  io_nxt_spec_0_3_0,</span></span>
<span id="L2280"><span class="lineNum">    2280</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_0_3_1,</span></span>
<span id="L2281"><span class="lineNum">    2281</span>                 :<span class="tlaGNC">      128765 :   output [8:0]  io_nxt_spec_1_0_0,</span></span>
<span id="L2282"><span class="lineNum">    2282</span>                 :<span class="tlaGNC">           3 :   output [8:0]  io_nxt_spec_1_0_1,</span></span>
<span id="L2283"><span class="lineNum">    2283</span>                 :<span class="tlaGNC">      128762 :   output [8:0]  io_nxt_spec_1_1_0,</span></span>
<span id="L2284"><span class="lineNum">    2284</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_1_1_1,</span></span>
<span id="L2285"><span class="lineNum">    2285</span>                 :<span class="tlaGNC">      128765 :   output [8:0]  io_nxt_spec_1_2_0,</span></span>
<span id="L2286"><span class="lineNum">    2286</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_1_2_1,</span></span>
<span id="L2287"><span class="lineNum">    2287</span>                 :<span class="tlaGNC">      128764 :   output [8:0]  io_nxt_spec_1_3_0,</span></span>
<span id="L2288"><span class="lineNum">    2288</span>                 :<span class="tlaGNC">           6 :   output [8:0]  io_nxt_spec_1_3_1,</span></span>
<span id="L2289"><span class="lineNum">    2289</span>                 :<span class="tlaGNC">      127422 :   output [8:0]  io_nxt_spec_2_0_0,</span></span>
<span id="L2290"><span class="lineNum">    2290</span>                 :<span class="tlaGNC">           6 :   output [8:0]  io_nxt_spec_2_0_1,</span></span>
<span id="L2291"><span class="lineNum">    2291</span>                 :<span class="tlaGNC">      127418 :   output [8:0]  io_nxt_spec_2_1_0,</span></span>
<span id="L2292"><span class="lineNum">    2292</span>                 :<span class="tlaGNC">           3 :   output [8:0]  io_nxt_spec_2_1_1,</span></span>
<span id="L2293"><span class="lineNum">    2293</span>                 :<span class="tlaGNC">      127424 :   output [8:0]  io_nxt_spec_2_2_0,</span></span>
<span id="L2294"><span class="lineNum">    2294</span>                 :<span class="tlaGNC">           7 :   output [8:0]  io_nxt_spec_2_2_1,</span></span>
<span id="L2295"><span class="lineNum">    2295</span>                 :<span class="tlaGNC">      127416 :   output [8:0]  io_nxt_spec_2_3_0,</span></span>
<span id="L2296"><span class="lineNum">    2296</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_2_3_1,</span></span>
<span id="L2297"><span class="lineNum">    2297</span>                 :<span class="tlaGNC">      128781 :   output [8:0]  io_nxt_spec_3_0_0,</span></span>
<span id="L2298"><span class="lineNum">    2298</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_3_0_1,</span></span>
<span id="L2299"><span class="lineNum">    2299</span>                 :<span class="tlaGNC">      128779 :   output [8:0]  io_nxt_spec_3_1_0,</span></span>
<span id="L2300"><span class="lineNum">    2300</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_3_1_1,</span></span>
<span id="L2301"><span class="lineNum">    2301</span>                 :<span class="tlaGNC">      128781 :   output [8:0]  io_nxt_spec_3_2_0,</span></span>
<span id="L2302"><span class="lineNum">    2302</span>                 :<span class="tlaGNC">           7 :   output [8:0]  io_nxt_spec_3_2_1,</span></span>
<span id="L2303"><span class="lineNum">    2303</span>                 :<span class="tlaGNC">      128780 :   output [8:0]  io_nxt_spec_3_3_0,</span></span>
<span id="L2304"><span class="lineNum">    2304</span>                 :<span class="tlaGNC">           7 :   output [8:0]  io_nxt_spec_3_3_1,</span></span>
<span id="L2305"><span class="lineNum">    2305</span>                 :<span class="tlaGNC">      128786 :   output [8:0]  io_nxt_spec_4_0_0,</span></span>
<span id="L2306"><span class="lineNum">    2306</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_4_0_1,</span></span>
<span id="L2307"><span class="lineNum">    2307</span>                 :<span class="tlaGNC">      128784 :   output [8:0]  io_nxt_spec_4_1_0,</span></span>
<span id="L2308"><span class="lineNum">    2308</span>                 :<span class="tlaGNC">           8 :   output [8:0]  io_nxt_spec_4_1_1,</span></span>
<span id="L2309"><span class="lineNum">    2309</span>                 :<span class="tlaGNC">      128791 :   output [8:0]  io_nxt_spec_4_2_0,</span></span>
<span id="L2310"><span class="lineNum">    2310</span>                 :<span class="tlaGNC">           6 :   output [8:0]  io_nxt_spec_4_2_1,</span></span>
<span id="L2311"><span class="lineNum">    2311</span>                 :<span class="tlaGNC">      128788 :   output [8:0]  io_nxt_spec_4_3_0,</span></span>
<span id="L2312"><span class="lineNum">    2312</span>                 :<span class="tlaGNC">           6 :   output [8:0]  io_nxt_spec_4_3_1,</span></span>
<span id="L2313"><span class="lineNum">    2313</span>                 :<span class="tlaGNC">       78523 :   input  [37:0] io_pre_iterB_0,</span></span>
<span id="L2314"><span class="lineNum">    2314</span>                 :<span class="tlaGNC">       33227 :   input  [37:0] io_pre_iterB_1,</span></span>
<span id="L2315"><span class="lineNum">    2315</span>                 :<span class="tlaGNC">           2 :   output [37:0] io_nxt_iterB_0,</span></span>
<span id="L2316"><span class="lineNum">    2316</span>                 :<span class="tlaGNC">           2 :   output [37:0] io_nxt_iterB_1</span></span>
<span id="L2317"><span class="lineNum">    2317</span>                 :             : );</span>
<span id="L2318"><span class="lineNum">    2318</span>                 :             : </span>
<span id="L2319"><span class="lineNum">    2319</span>                 :             :   wire [31:0] _iter_conv_io_nxt_q_A;</span>
<span id="L2320"><span class="lineNum">    2320</span>                 :             :   wire [31:0] _iter_conv_io_nxt_q_B;</span>
<span id="L2321"><span class="lineNum">    2321</span>                 :             :   wire [10:0] _csa_3_io_out_0;</span>
<span id="L2322"><span class="lineNum">    2322</span>                 :             :   wire [10:0] _csa_3_io_out_1;</span>
<span id="L2323"><span class="lineNum">    2323</span>                 :             :   wire [37:0] _csa_iter_2_io_out_0;</span>
<span id="L2324"><span class="lineNum">    2324</span>                 :             :   wire [37:0] _csa_iter_2_io_out_1;</span>
<span id="L2325"><span class="lineNum">    2325</span>                 :             :   wire [4:0]  _specB_io_q_j_2;</span>
<span id="L2326"><span class="lineNum">    2326</span>                 :             :   wire [4:0]  _selB_io_q_j_1;</span>
<span id="L2327"><span class="lineNum">    2327</span>                 :             :   wire [37:0] _csa_iter_1_io_out_0;</span>
<span id="L2328"><span class="lineNum">    2328</span>                 :             :   wire [37:0] _csa_iter_1_io_out_1;</span>
<span id="L2329"><span class="lineNum">    2329</span>                 :             :   CSA3_2_124 csa_iter_1 (</span>
<span id="L2330"><span class="lineNum">    2330</span>                 :             :     .io_in_0  ({_csa_iter_2_io_out_0[35:0], 2'h0}),</span>
<span id="L2331"><span class="lineNum">    2331</span>                 :             :     .io_in_1  ({_csa_iter_2_io_out_1[34:0], 3'h0}),</span>
<span id="L2332"><span class="lineNum">    2332</span>                 :             :     .io_in_2</span>
<span id="L2333"><span class="lineNum">    2333</span>                 :             :       ((_specB_io_q_j_2[0] ? io_iter_cons_0 : 38'h0)</span>
<span id="L2334"><span class="lineNum">    2334</span>                 :             :        | (_specB_io_q_j_2[1] ? io_iter_cons_1 : 38'h0)</span>
<span id="L2335"><span class="lineNum">    2335</span>                 :             :        | (_specB_io_q_j_2[3] ? io_iter_cons_3 : 38'h0)</span>
<span id="L2336"><span class="lineNum">    2336</span>                 :             :        | (_specB_io_q_j_2[4] ? io_iter_cons_4 : 38'h0)),</span>
<span id="L2337"><span class="lineNum">    2337</span>                 :             :     .io_out_0 (_csa_iter_1_io_out_0),</span>
<span id="L2338"><span class="lineNum">    2338</span>                 :             :     .io_out_1 (_csa_iter_1_io_out_1)</span>
<span id="L2339"><span class="lineNum">    2339</span>                 :             :   );</span>
<span id="L2340"><span class="lineNum">    2340</span>                 :             :   SelBlock_v4 selB (</span>
<span id="L2341"><span class="lineNum">    2341</span>                 :             :     .io_q_j         (_specB_io_q_j_2),</span>
<span id="L2342"><span class="lineNum">    2342</span>                 :             :     .io_q_j_1       (_selB_io_q_j_1),</span>
<span id="L2343"><span class="lineNum">    2343</span>                 :             :     .io_cons_0_0    (io_Sel_cons_0_0),</span>
<span id="L2344"><span class="lineNum">    2344</span>                 :             :     .io_cons_0_1    (io_Sel_cons_0_1),</span>
<span id="L2345"><span class="lineNum">    2345</span>                 :             :     .io_cons_0_2    (io_Sel_cons_0_2),</span>
<span id="L2346"><span class="lineNum">    2346</span>                 :             :     .io_cons_0_3    (io_Sel_cons_0_3),</span>
<span id="L2347"><span class="lineNum">    2347</span>                 :             :     .io_cons_1_0    (io_Sel_cons_1_0),</span>
<span id="L2348"><span class="lineNum">    2348</span>                 :             :     .io_cons_1_1    (io_Sel_cons_1_1),</span>
<span id="L2349"><span class="lineNum">    2349</span>                 :             :     .io_cons_1_2    (io_Sel_cons_1_2),</span>
<span id="L2350"><span class="lineNum">    2350</span>                 :             :     .io_cons_1_3    (io_Sel_cons_1_3),</span>
<span id="L2351"><span class="lineNum">    2351</span>                 :             :     .io_cons_2_0    (io_Sel_cons_2_0),</span>
<span id="L2352"><span class="lineNum">    2352</span>                 :             :     .io_cons_2_1    (io_Sel_cons_2_1),</span>
<span id="L2353"><span class="lineNum">    2353</span>                 :             :     .io_cons_2_2    (io_Sel_cons_2_2),</span>
<span id="L2354"><span class="lineNum">    2354</span>                 :             :     .io_cons_2_3    (io_Sel_cons_2_3),</span>
<span id="L2355"><span class="lineNum">    2355</span>                 :             :     .io_cons_3_0    (io_Sel_cons_3_0),</span>
<span id="L2356"><span class="lineNum">    2356</span>                 :             :     .io_cons_3_1    (io_Sel_cons_3_1),</span>
<span id="L2357"><span class="lineNum">    2357</span>                 :             :     .io_cons_3_2    (io_Sel_cons_3_2),</span>
<span id="L2358"><span class="lineNum">    2358</span>                 :             :     .io_cons_3_3    (io_Sel_cons_3_3),</span>
<span id="L2359"><span class="lineNum">    2359</span>                 :             :     .io_cons_4_0    (io_Sel_cons_4_0),</span>
<span id="L2360"><span class="lineNum">    2360</span>                 :             :     .io_cons_4_1    (io_Sel_cons_4_1),</span>
<span id="L2361"><span class="lineNum">    2361</span>                 :             :     .io_cons_4_2    (io_Sel_cons_4_2),</span>
<span id="L2362"><span class="lineNum">    2362</span>                 :             :     .io_cons_4_3    (io_Sel_cons_4_3),</span>
<span id="L2363"><span class="lineNum">    2363</span>                 :             :     .io_rem_3_5_0   (_csa_3_io_out_0[10:3]),</span>
<span id="L2364"><span class="lineNum">    2364</span>                 :             :     .io_rem_3_5_1   (_csa_3_io_out_1[9:2]),</span>
<span id="L2365"><span class="lineNum">    2365</span>                 :             :     .io_pre_sel_0_0 (io_pre_sel_0_0),</span>
<span id="L2366"><span class="lineNum">    2366</span>                 :             :     .io_pre_sel_0_1 (io_pre_sel_0_1),</span>
<span id="L2367"><span class="lineNum">    2367</span>                 :             :     .io_pre_sel_1_0 (io_pre_sel_1_0),</span>
<span id="L2368"><span class="lineNum">    2368</span>                 :             :     .io_pre_sel_1_1 (io_pre_sel_1_1),</span>
<span id="L2369"><span class="lineNum">    2369</span>                 :             :     .io_pre_sel_2_0 (io_pre_sel_2_0),</span>
<span id="L2370"><span class="lineNum">    2370</span>                 :             :     .io_pre_sel_2_1 (io_pre_sel_2_1),</span>
<span id="L2371"><span class="lineNum">    2371</span>                 :             :     .io_pre_sel_3_0 (io_pre_sel_3_0),</span>
<span id="L2372"><span class="lineNum">    2372</span>                 :             :     .io_pre_sel_3_1 (io_pre_sel_3_1),</span>
<span id="L2373"><span class="lineNum">    2373</span>                 :             :     .io_nxt_sel_0_0 (io_nxt_sel_0_0),</span>
<span id="L2374"><span class="lineNum">    2374</span>                 :             :     .io_nxt_sel_0_1 (io_nxt_sel_0_1),</span>
<span id="L2375"><span class="lineNum">    2375</span>                 :             :     .io_nxt_sel_1_0 (io_nxt_sel_1_0),</span>
<span id="L2376"><span class="lineNum">    2376</span>                 :             :     .io_nxt_sel_1_1 (io_nxt_sel_1_1),</span>
<span id="L2377"><span class="lineNum">    2377</span>                 :             :     .io_nxt_sel_2_0 (io_nxt_sel_2_0),</span>
<span id="L2378"><span class="lineNum">    2378</span>                 :             :     .io_nxt_sel_2_1 (io_nxt_sel_2_1),</span>
<span id="L2379"><span class="lineNum">    2379</span>                 :             :     .io_nxt_sel_3_0 (io_nxt_sel_3_0),</span>
<span id="L2380"><span class="lineNum">    2380</span>                 :             :     .io_nxt_sel_3_1 (io_nxt_sel_3_1)</span>
<span id="L2381"><span class="lineNum">    2381</span>                 :             :   );</span>
<span id="L2382"><span class="lineNum">    2382</span>                 :             :   SpecBlock_v4 specB (</span>
<span id="L2383"><span class="lineNum">    2383</span>                 :             :     .io_q_j            (_specB_io_q_j_2),</span>
<span id="L2384"><span class="lineNum">    2384</span>                 :             :     .io_cons_0_0       (io_Spec_cons_0_0),</span>
<span id="L2385"><span class="lineNum">    2385</span>                 :             :     .io_cons_0_1       (io_Spec_cons_0_1),</span>
<span id="L2386"><span class="lineNum">    2386</span>                 :             :     .io_cons_0_2       (io_Spec_cons_0_2),</span>
<span id="L2387"><span class="lineNum">    2387</span>                 :             :     .io_cons_0_3       (io_Spec_cons_0_3),</span>
<span id="L2388"><span class="lineNum">    2388</span>                 :             :     .io_cons_1_0       (io_Spec_cons_1_0),</span>
<span id="L2389"><span class="lineNum">    2389</span>                 :             :     .io_cons_1_1       (io_Spec_cons_1_1),</span>
<span id="L2390"><span class="lineNum">    2390</span>                 :             :     .io_cons_1_2       (io_Spec_cons_1_2),</span>
<span id="L2391"><span class="lineNum">    2391</span>                 :             :     .io_cons_1_3       (io_Spec_cons_1_3),</span>
<span id="L2392"><span class="lineNum">    2392</span>                 :             :     .io_cons_2_0       (io_Spec_cons_2_0),</span>
<span id="L2393"><span class="lineNum">    2393</span>                 :             :     .io_cons_2_1       (io_Spec_cons_2_1),</span>
<span id="L2394"><span class="lineNum">    2394</span>                 :             :     .io_cons_2_2       (io_Spec_cons_2_2),</span>
<span id="L2395"><span class="lineNum">    2395</span>                 :             :     .io_cons_2_3       (io_Spec_cons_2_3),</span>
<span id="L2396"><span class="lineNum">    2396</span>                 :             :     .io_cons_3_0       (io_Spec_cons_3_0),</span>
<span id="L2397"><span class="lineNum">    2397</span>                 :             :     .io_cons_3_1       (io_Spec_cons_3_1),</span>
<span id="L2398"><span class="lineNum">    2398</span>                 :             :     .io_cons_3_2       (io_Spec_cons_3_2),</span>
<span id="L2399"><span class="lineNum">    2399</span>                 :             :     .io_cons_3_3       (io_Spec_cons_3_3),</span>
<span id="L2400"><span class="lineNum">    2400</span>                 :             :     .io_cons_4_0       (io_Spec_cons_4_0),</span>
<span id="L2401"><span class="lineNum">    2401</span>                 :             :     .io_cons_4_1       (io_Spec_cons_4_1),</span>
<span id="L2402"><span class="lineNum">    2402</span>                 :             :     .io_cons_4_2       (io_Spec_cons_4_2),</span>
<span id="L2403"><span class="lineNum">    2403</span>                 :             :     .io_cons_4_3       (io_Spec_cons_4_3),</span>
<span id="L2404"><span class="lineNum">    2404</span>                 :             :     .io_d_trunc_0      (io_d_trunc_0),</span>
<span id="L2405"><span class="lineNum">    2405</span>                 :             :     .io_d_trunc_1      (io_d_trunc_1),</span>
<span id="L2406"><span class="lineNum">    2406</span>                 :             :     .io_d_trunc_2      (io_d_trunc_2),</span>
<span id="L2407"><span class="lineNum">    2407</span>                 :             :     .io_d_trunc_3      (io_d_trunc_3),</span>
<span id="L2408"><span class="lineNum">    2408</span>                 :             :     .io_q_j_1          (_selB_io_q_j_1),</span>
<span id="L2409"><span class="lineNum">    2409</span>                 :             :     .io_rem_3_5_0      (_csa_3_io_out_0[8:0]),</span>
<span id="L2410"><span class="lineNum">    2410</span>                 :             :     .io_rem_3_5_1      ({_csa_3_io_out_1[7:0], 1'h0}),</span>
<span id="L2411"><span class="lineNum">    2411</span>                 :             :     .io_q_j_2          (_specB_io_q_j_2),</span>
<span id="L2412"><span class="lineNum">    2412</span>                 :             :     .io_pre_spec_0_0_0 (io_pre_spec_0_0_0),</span>
<span id="L2413"><span class="lineNum">    2413</span>                 :             :     .io_pre_spec_0_0_1 (io_pre_spec_0_0_1),</span>
<span id="L2414"><span class="lineNum">    2414</span>                 :             :     .io_pre_spec_0_1_0 (io_pre_spec_0_1_0),</span>
<span id="L2415"><span class="lineNum">    2415</span>                 :             :     .io_pre_spec_0_1_1 (io_pre_spec_0_1_1),</span>
<span id="L2416"><span class="lineNum">    2416</span>                 :             :     .io_pre_spec_0_2_0 (io_pre_spec_0_2_0),</span>
<span id="L2417"><span class="lineNum">    2417</span>                 :             :     .io_pre_spec_0_2_1 (io_pre_spec_0_2_1),</span>
<span id="L2418"><span class="lineNum">    2418</span>                 :             :     .io_pre_spec_0_3_0 (io_pre_spec_0_3_0),</span>
<span id="L2419"><span class="lineNum">    2419</span>                 :             :     .io_pre_spec_0_3_1 (io_pre_spec_0_3_1),</span>
<span id="L2420"><span class="lineNum">    2420</span>                 :             :     .io_pre_spec_1_0_0 (io_pre_spec_1_0_0),</span>
<span id="L2421"><span class="lineNum">    2421</span>                 :             :     .io_pre_spec_1_0_1 (io_pre_spec_1_0_1),</span>
<span id="L2422"><span class="lineNum">    2422</span>                 :             :     .io_pre_spec_1_1_0 (io_pre_spec_1_1_0),</span>
<span id="L2423"><span class="lineNum">    2423</span>                 :             :     .io_pre_spec_1_1_1 (io_pre_spec_1_1_1),</span>
<span id="L2424"><span class="lineNum">    2424</span>                 :             :     .io_pre_spec_1_2_0 (io_pre_spec_1_2_0),</span>
<span id="L2425"><span class="lineNum">    2425</span>                 :             :     .io_pre_spec_1_2_1 (io_pre_spec_1_2_1),</span>
<span id="L2426"><span class="lineNum">    2426</span>                 :             :     .io_pre_spec_1_3_0 (io_pre_spec_1_3_0),</span>
<span id="L2427"><span class="lineNum">    2427</span>                 :             :     .io_pre_spec_1_3_1 (io_pre_spec_1_3_1),</span>
<span id="L2428"><span class="lineNum">    2428</span>                 :             :     .io_pre_spec_2_0_0 (io_pre_spec_2_0_0),</span>
<span id="L2429"><span class="lineNum">    2429</span>                 :             :     .io_pre_spec_2_0_1 (io_pre_spec_2_0_1),</span>
<span id="L2430"><span class="lineNum">    2430</span>                 :             :     .io_pre_spec_2_1_0 (io_pre_spec_2_1_0),</span>
<span id="L2431"><span class="lineNum">    2431</span>                 :             :     .io_pre_spec_2_1_1 (io_pre_spec_2_1_1),</span>
<span id="L2432"><span class="lineNum">    2432</span>                 :             :     .io_pre_spec_2_2_0 (io_pre_spec_2_2_0),</span>
<span id="L2433"><span class="lineNum">    2433</span>                 :             :     .io_pre_spec_2_2_1 (io_pre_spec_2_2_1),</span>
<span id="L2434"><span class="lineNum">    2434</span>                 :             :     .io_pre_spec_2_3_0 (io_pre_spec_2_3_0),</span>
<span id="L2435"><span class="lineNum">    2435</span>                 :             :     .io_pre_spec_2_3_1 (io_pre_spec_2_3_1),</span>
<span id="L2436"><span class="lineNum">    2436</span>                 :             :     .io_pre_spec_3_0_0 (io_pre_spec_3_0_0),</span>
<span id="L2437"><span class="lineNum">    2437</span>                 :             :     .io_pre_spec_3_0_1 (io_pre_spec_3_0_1),</span>
<span id="L2438"><span class="lineNum">    2438</span>                 :             :     .io_pre_spec_3_1_0 (io_pre_spec_3_1_0),</span>
<span id="L2439"><span class="lineNum">    2439</span>                 :             :     .io_pre_spec_3_1_1 (io_pre_spec_3_1_1),</span>
<span id="L2440"><span class="lineNum">    2440</span>                 :             :     .io_pre_spec_3_2_0 (io_pre_spec_3_2_0),</span>
<span id="L2441"><span class="lineNum">    2441</span>                 :             :     .io_pre_spec_3_2_1 (io_pre_spec_3_2_1),</span>
<span id="L2442"><span class="lineNum">    2442</span>                 :             :     .io_pre_spec_3_3_0 (io_pre_spec_3_3_0),</span>
<span id="L2443"><span class="lineNum">    2443</span>                 :             :     .io_pre_spec_3_3_1 (io_pre_spec_3_3_1),</span>
<span id="L2444"><span class="lineNum">    2444</span>                 :             :     .io_pre_spec_4_0_0 (io_pre_spec_4_0_0),</span>
<span id="L2445"><span class="lineNum">    2445</span>                 :             :     .io_pre_spec_4_0_1 (io_pre_spec_4_0_1),</span>
<span id="L2446"><span class="lineNum">    2446</span>                 :             :     .io_pre_spec_4_1_0 (io_pre_spec_4_1_0),</span>
<span id="L2447"><span class="lineNum">    2447</span>                 :             :     .io_pre_spec_4_1_1 (io_pre_spec_4_1_1),</span>
<span id="L2448"><span class="lineNum">    2448</span>                 :             :     .io_pre_spec_4_2_0 (io_pre_spec_4_2_0),</span>
<span id="L2449"><span class="lineNum">    2449</span>                 :             :     .io_pre_spec_4_2_1 (io_pre_spec_4_2_1),</span>
<span id="L2450"><span class="lineNum">    2450</span>                 :             :     .io_pre_spec_4_3_0 (io_pre_spec_4_3_0),</span>
<span id="L2451"><span class="lineNum">    2451</span>                 :             :     .io_pre_spec_4_3_1 (io_pre_spec_4_3_1),</span>
<span id="L2452"><span class="lineNum">    2452</span>                 :             :     .io_nxt_spec_0_0_0 (io_nxt_spec_0_0_0),</span>
<span id="L2453"><span class="lineNum">    2453</span>                 :             :     .io_nxt_spec_0_0_1 (io_nxt_spec_0_0_1),</span>
<span id="L2454"><span class="lineNum">    2454</span>                 :             :     .io_nxt_spec_0_1_0 (io_nxt_spec_0_1_0),</span>
<span id="L2455"><span class="lineNum">    2455</span>                 :             :     .io_nxt_spec_0_1_1 (io_nxt_spec_0_1_1),</span>
<span id="L2456"><span class="lineNum">    2456</span>                 :             :     .io_nxt_spec_0_2_0 (io_nxt_spec_0_2_0),</span>
<span id="L2457"><span class="lineNum">    2457</span>                 :             :     .io_nxt_spec_0_2_1 (io_nxt_spec_0_2_1),</span>
<span id="L2458"><span class="lineNum">    2458</span>                 :             :     .io_nxt_spec_0_3_0 (io_nxt_spec_0_3_0),</span>
<span id="L2459"><span class="lineNum">    2459</span>                 :             :     .io_nxt_spec_0_3_1 (io_nxt_spec_0_3_1),</span>
<span id="L2460"><span class="lineNum">    2460</span>                 :             :     .io_nxt_spec_1_0_0 (io_nxt_spec_1_0_0),</span>
<span id="L2461"><span class="lineNum">    2461</span>                 :             :     .io_nxt_spec_1_0_1 (io_nxt_spec_1_0_1),</span>
<span id="L2462"><span class="lineNum">    2462</span>                 :             :     .io_nxt_spec_1_1_0 (io_nxt_spec_1_1_0),</span>
<span id="L2463"><span class="lineNum">    2463</span>                 :             :     .io_nxt_spec_1_1_1 (io_nxt_spec_1_1_1),</span>
<span id="L2464"><span class="lineNum">    2464</span>                 :             :     .io_nxt_spec_1_2_0 (io_nxt_spec_1_2_0),</span>
<span id="L2465"><span class="lineNum">    2465</span>                 :             :     .io_nxt_spec_1_2_1 (io_nxt_spec_1_2_1),</span>
<span id="L2466"><span class="lineNum">    2466</span>                 :             :     .io_nxt_spec_1_3_0 (io_nxt_spec_1_3_0),</span>
<span id="L2467"><span class="lineNum">    2467</span>                 :             :     .io_nxt_spec_1_3_1 (io_nxt_spec_1_3_1),</span>
<span id="L2468"><span class="lineNum">    2468</span>                 :             :     .io_nxt_spec_2_0_0 (io_nxt_spec_2_0_0),</span>
<span id="L2469"><span class="lineNum">    2469</span>                 :             :     .io_nxt_spec_2_0_1 (io_nxt_spec_2_0_1),</span>
<span id="L2470"><span class="lineNum">    2470</span>                 :             :     .io_nxt_spec_2_1_0 (io_nxt_spec_2_1_0),</span>
<span id="L2471"><span class="lineNum">    2471</span>                 :             :     .io_nxt_spec_2_1_1 (io_nxt_spec_2_1_1),</span>
<span id="L2472"><span class="lineNum">    2472</span>                 :             :     .io_nxt_spec_2_2_0 (io_nxt_spec_2_2_0),</span>
<span id="L2473"><span class="lineNum">    2473</span>                 :             :     .io_nxt_spec_2_2_1 (io_nxt_spec_2_2_1),</span>
<span id="L2474"><span class="lineNum">    2474</span>                 :             :     .io_nxt_spec_2_3_0 (io_nxt_spec_2_3_0),</span>
<span id="L2475"><span class="lineNum">    2475</span>                 :             :     .io_nxt_spec_2_3_1 (io_nxt_spec_2_3_1),</span>
<span id="L2476"><span class="lineNum">    2476</span>                 :             :     .io_nxt_spec_3_0_0 (io_nxt_spec_3_0_0),</span>
<span id="L2477"><span class="lineNum">    2477</span>                 :             :     .io_nxt_spec_3_0_1 (io_nxt_spec_3_0_1),</span>
<span id="L2478"><span class="lineNum">    2478</span>                 :             :     .io_nxt_spec_3_1_0 (io_nxt_spec_3_1_0),</span>
<span id="L2479"><span class="lineNum">    2479</span>                 :             :     .io_nxt_spec_3_1_1 (io_nxt_spec_3_1_1),</span>
<span id="L2480"><span class="lineNum">    2480</span>                 :             :     .io_nxt_spec_3_2_0 (io_nxt_spec_3_2_0),</span>
<span id="L2481"><span class="lineNum">    2481</span>                 :             :     .io_nxt_spec_3_2_1 (io_nxt_spec_3_2_1),</span>
<span id="L2482"><span class="lineNum">    2482</span>                 :             :     .io_nxt_spec_3_3_0 (io_nxt_spec_3_3_0),</span>
<span id="L2483"><span class="lineNum">    2483</span>                 :             :     .io_nxt_spec_3_3_1 (io_nxt_spec_3_3_1),</span>
<span id="L2484"><span class="lineNum">    2484</span>                 :             :     .io_nxt_spec_4_0_0 (io_nxt_spec_4_0_0),</span>
<span id="L2485"><span class="lineNum">    2485</span>                 :             :     .io_nxt_spec_4_0_1 (io_nxt_spec_4_0_1),</span>
<span id="L2486"><span class="lineNum">    2486</span>                 :             :     .io_nxt_spec_4_1_0 (io_nxt_spec_4_1_0),</span>
<span id="L2487"><span class="lineNum">    2487</span>                 :             :     .io_nxt_spec_4_1_1 (io_nxt_spec_4_1_1),</span>
<span id="L2488"><span class="lineNum">    2488</span>                 :             :     .io_nxt_spec_4_2_0 (io_nxt_spec_4_2_0),</span>
<span id="L2489"><span class="lineNum">    2489</span>                 :             :     .io_nxt_spec_4_2_1 (io_nxt_spec_4_2_1),</span>
<span id="L2490"><span class="lineNum">    2490</span>                 :             :     .io_nxt_spec_4_3_0 (io_nxt_spec_4_3_0),</span>
<span id="L2491"><span class="lineNum">    2491</span>                 :             :     .io_nxt_spec_4_3_1 (io_nxt_spec_4_3_1)</span>
<span id="L2492"><span class="lineNum">    2492</span>                 :             :   );</span>
<span id="L2493"><span class="lineNum">    2493</span>                 :             :   CSA3_2_124 csa_iter_2 (</span>
<span id="L2494"><span class="lineNum">    2494</span>                 :             :     .io_in_0  (io_pre_iterB_0),</span>
<span id="L2495"><span class="lineNum">    2495</span>                 :             :     .io_in_1  (io_pre_iterB_1),</span>
<span id="L2496"><span class="lineNum">    2496</span>                 :             :     .io_in_2</span>
<span id="L2497"><span class="lineNum">    2497</span>                 :             :       ((_selB_io_q_j_1[0] ? io_iter_cons_0 : 38'h0)</span>
<span id="L2498"><span class="lineNum">    2498</span>                 :             :        | (_selB_io_q_j_1[1] ? io_iter_cons_1 : 38'h0)</span>
<span id="L2499"><span class="lineNum">    2499</span>                 :             :        | (_selB_io_q_j_1[3] ? io_iter_cons_3 : 38'h0)</span>
<span id="L2500"><span class="lineNum">    2500</span>                 :             :        | (_selB_io_q_j_1[4] ? io_iter_cons_4 : 38'h0)),</span>
<span id="L2501"><span class="lineNum">    2501</span>                 :             :     .io_out_0 (_csa_iter_2_io_out_0),</span>
<span id="L2502"><span class="lineNum">    2502</span>                 :             :     .io_out_1 (_csa_iter_2_io_out_1)</span>
<span id="L2503"><span class="lineNum">    2503</span>                 :             :   );</span>
<span id="L2504"><span class="lineNum">    2504</span>                 :             :   CSA3_2_30 csa_3 (</span>
<span id="L2505"><span class="lineNum">    2505</span>                 :             :     .io_in_0  (io_pre_iterB_0[33:23]),</span>
<span id="L2506"><span class="lineNum">    2506</span>                 :             :     .io_in_1  (io_pre_iterB_1[33:23]),</span>
<span id="L2507"><span class="lineNum">    2507</span>                 :             :     .io_in_2</span>
<span id="L2508"><span class="lineNum">    2508</span>                 :             :       ((_selB_io_q_j_1[0] ? io_spec_r2ud_0 : 11'h0)</span>
<span id="L2509"><span class="lineNum">    2509</span>                 :             :        | (_selB_io_q_j_1[1] ? io_spec_r2ud_1 : 11'h0)</span>
<span id="L2510"><span class="lineNum">    2510</span>                 :             :        | (_selB_io_q_j_1[3] ? io_spec_r2ud_3 : 11'h0)</span>
<span id="L2511"><span class="lineNum">    2511</span>                 :             :        | (_selB_io_q_j_1[4] ? io_spec_r2ud_4 : 11'h0)),</span>
<span id="L2512"><span class="lineNum">    2512</span>                 :             :     .io_out_0 (_csa_3_io_out_0),</span>
<span id="L2513"><span class="lineNum">    2513</span>                 :             :     .io_out_1 (_csa_3_io_out_1)</span>
<span id="L2514"><span class="lineNum">    2514</span>                 :             :   );</span>
<span id="L2515"><span class="lineNum">    2515</span>                 :             :   Conversion_8 iter_conv (</span>
<span id="L2516"><span class="lineNum">    2516</span>                 :             :     .io_q_j_1   (_selB_io_q_j_1),</span>
<span id="L2517"><span class="lineNum">    2517</span>                 :             :     .io_pre_q_A (io_pre_q_A),</span>
<span id="L2518"><span class="lineNum">    2518</span>                 :             :     .io_pre_q_B (io_pre_q_B),</span>
<span id="L2519"><span class="lineNum">    2519</span>                 :             :     .io_nxt_q_A (_iter_conv_io_nxt_q_A),</span>
<span id="L2520"><span class="lineNum">    2520</span>                 :             :     .io_nxt_q_B (_iter_conv_io_nxt_q_B)</span>
<span id="L2521"><span class="lineNum">    2521</span>                 :             :   );</span>
<span id="L2522"><span class="lineNum">    2522</span>                 :             :   Conversion_8 iter_conv_2 (</span>
<span id="L2523"><span class="lineNum">    2523</span>                 :             :     .io_q_j_1   (_specB_io_q_j_2),</span>
<span id="L2524"><span class="lineNum">    2524</span>                 :             :     .io_pre_q_A (_iter_conv_io_nxt_q_A),</span>
<span id="L2525"><span class="lineNum">    2525</span>                 :             :     .io_pre_q_B (_iter_conv_io_nxt_q_B),</span>
<span id="L2526"><span class="lineNum">    2526</span>                 :             :     .io_nxt_q_A (io_nxt_q_A),</span>
<span id="L2527"><span class="lineNum">    2527</span>                 :             :     .io_nxt_q_B (io_nxt_q_B)</span>
<span id="L2528"><span class="lineNum">    2528</span>                 :             :   );</span>
<span id="L2529"><span class="lineNum">    2529</span>                 :             :   assign io_nxt_iterB_0 = {_csa_iter_1_io_out_0[35:0], 2'h0};</span>
<span id="L2530"><span class="lineNum">    2530</span>                 :             :   assign io_nxt_iterB_1 = {_csa_iter_1_io_out_1[34:0], 3'h0};</span>
<span id="L2531"><span class="lineNum">    2531</span>                 :             : endmodule</span>
<span id="L2532"><span class="lineNum">    2532</span>                 :             : </span>
<span id="L2533"><span class="lineNum">    2533</span>                 :             : module SRT16Divint_4(</span>
<span id="L2534"><span class="lineNum">    2534</span>                 :<span class="tlaGNC">     2588444 :   input         clock,</span></span>
<span id="L2535"><span class="lineNum">    2535</span>                 :<span class="tlaGNC">          16 :   input         reset,</span></span>
<span id="L2536"><span class="lineNum">    2536</span>                 :<span class="tlaGNC">          10 :   input         io_sign,</span></span>
<span id="L2537"><span class="lineNum">    2537</span>                 :<span class="tlaGNC">       49650 :   input  [31:0] io_dividend,</span></span>
<span id="L2538"><span class="lineNum">    2538</span>                 :<span class="tlaGNC">       37036 :   input  [31:0] io_divisor,</span></span>
<span id="L2539"><span class="lineNum">    2539</span>                 :<span class="tlaGNC">          12 :   input         io_flush,</span></span>
<span id="L2540"><span class="lineNum">    2540</span>                 :<span class="tlaGNC">       15899 :   output        io_d_zero,</span></span>
<span id="L2541"><span class="lineNum">    2541</span>                 :<span class="tlaGNC">           8 :   input  [1:0]  io_sew,</span></span>
<span id="L2542"><span class="lineNum">    2542</span>                 :<span class="tlaGNC">      200024 :   input         io_div_in_valid,</span></span>
<span id="L2543"><span class="lineNum">    2543</span>                 :<span class="tlaGNC">      200026 :   input         io_div_out_ready,</span></span>
<span id="L2544"><span class="lineNum">    2544</span>                 :<span class="tlaGNC">      200026 :   output        io_div_out_valid,</span></span>
<span id="L2545"><span class="lineNum">    2545</span>                 :<span class="tlaGNC">       15901 :   output [31:0] io_div_out_q,</span></span>
<span id="L2546"><span class="lineNum">    2546</span>                 :<span class="tlaGNC">       53941 :   output [31:0] io_div_out_rem</span></span>
<span id="L2547"><span class="lineNum">    2547</span>                 :             : );</span>
<span id="L2548"><span class="lineNum">    2548</span>                 :             : </span>
<span id="L2549"><span class="lineNum">    2549</span>                 :             :   wire [31:0]      _IterBlock_io_nxt_q_A;</span>
<span id="L2550"><span class="lineNum">    2550</span>                 :             :   wire [31:0]      _IterBlock_io_nxt_q_B;</span>
<span id="L2551"><span class="lineNum">    2551</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_0_0;</span>
<span id="L2552"><span class="lineNum">    2552</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_0_1;</span>
<span id="L2553"><span class="lineNum">    2553</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_1_0;</span>
<span id="L2554"><span class="lineNum">    2554</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_1_1;</span>
<span id="L2555"><span class="lineNum">    2555</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_2_0;</span>
<span id="L2556"><span class="lineNum">    2556</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_2_1;</span>
<span id="L2557"><span class="lineNum">    2557</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_3_0;</span>
<span id="L2558"><span class="lineNum">    2558</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_3_1;</span>
<span id="L2559"><span class="lineNum">    2559</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_0_0;</span>
<span id="L2560"><span class="lineNum">    2560</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_0_1;</span>
<span id="L2561"><span class="lineNum">    2561</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_1_0;</span>
<span id="L2562"><span class="lineNum">    2562</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_1_1;</span>
<span id="L2563"><span class="lineNum">    2563</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_2_0;</span>
<span id="L2564"><span class="lineNum">    2564</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_2_1;</span>
<span id="L2565"><span class="lineNum">    2565</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_3_0;</span>
<span id="L2566"><span class="lineNum">    2566</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_3_1;</span>
<span id="L2567"><span class="lineNum">    2567</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_0_0;</span>
<span id="L2568"><span class="lineNum">    2568</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_0_1;</span>
<span id="L2569"><span class="lineNum">    2569</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_1_0;</span>
<span id="L2570"><span class="lineNum">    2570</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_1_1;</span>
<span id="L2571"><span class="lineNum">    2571</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_2_0;</span>
<span id="L2572"><span class="lineNum">    2572</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_2_1;</span>
<span id="L2573"><span class="lineNum">    2573</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_3_0;</span>
<span id="L2574"><span class="lineNum">    2574</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_3_1;</span>
<span id="L2575"><span class="lineNum">    2575</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_0_0;</span>
<span id="L2576"><span class="lineNum">    2576</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_0_1;</span>
<span id="L2577"><span class="lineNum">    2577</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_1_0;</span>
<span id="L2578"><span class="lineNum">    2578</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_1_1;</span>
<span id="L2579"><span class="lineNum">    2579</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_2_0;</span>
<span id="L2580"><span class="lineNum">    2580</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_2_1;</span>
<span id="L2581"><span class="lineNum">    2581</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_3_0;</span>
<span id="L2582"><span class="lineNum">    2582</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_3_1;</span>
<span id="L2583"><span class="lineNum">    2583</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_0_0;</span>
<span id="L2584"><span class="lineNum">    2584</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_0_1;</span>
<span id="L2585"><span class="lineNum">    2585</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_1_0;</span>
<span id="L2586"><span class="lineNum">    2586</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_1_1;</span>
<span id="L2587"><span class="lineNum">    2587</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_2_0;</span>
<span id="L2588"><span class="lineNum">    2588</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_2_1;</span>
<span id="L2589"><span class="lineNum">    2589</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_3_0;</span>
<span id="L2590"><span class="lineNum">    2590</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_3_1;</span>
<span id="L2591"><span class="lineNum">    2591</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_0_0;</span>
<span id="L2592"><span class="lineNum">    2592</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_0_1;</span>
<span id="L2593"><span class="lineNum">    2593</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_1_0;</span>
<span id="L2594"><span class="lineNum">    2594</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_1_1;</span>
<span id="L2595"><span class="lineNum">    2595</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_2_0;</span>
<span id="L2596"><span class="lineNum">    2596</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_2_1;</span>
<span id="L2597"><span class="lineNum">    2597</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_3_0;</span>
<span id="L2598"><span class="lineNum">    2598</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_3_1;</span>
<span id="L2599"><span class="lineNum">    2599</span>                 :             :   wire [37:0]      _IterBlock_io_nxt_iterB_0;</span>
<span id="L2600"><span class="lineNum">    2600</span>                 :             :   wire [37:0]      _IterBlock_io_nxt_iterB_1;</span>
<span id="L2601"><span class="lineNum">    2601</span>                 :             :   wire [8:0]       _qds_cons_io_m_neg_1;</span>
<span id="L2602"><span class="lineNum">    2602</span>                 :             :   wire [8:0]       _qds_cons_io_m_neg_0;</span>
<span id="L2603"><span class="lineNum">    2603</span>                 :             :   wire [8:0]       _qds_cons_io_m_pos_1;</span>
<span id="L2604"><span class="lineNum">    2604</span>                 :             :   wire [8:0]       _qds_cons_io_m_pos_2;</span>
<span id="L2605"><span class="lineNum">    2605</span>                 :<span class="tlaGNC">      117919 :   reg  [5:0]       stateReg;</span></span>
<span id="L2606"><span class="lineNum">    2606</span>                 :<span class="tlaGNC">           6 :   reg              x_sign_reg;</span></span>
<span id="L2607"><span class="lineNum">    2607</span>                 :<span class="tlaGNC">       99663 :   reg  [31:0]      iter_q_A_reg;</span></span>
<span id="L2608"><span class="lineNum">    2608</span>                 :<span class="tlaGNC">       72756 :   reg  [31:0]      iter_q_B_reg;</span></span>
<span id="L2609"><span class="lineNum">    2609</span>                 :<span class="tlaGNC">       82011 :   reg  [7:0]       sel_reg_0_0;</span></span>
<span id="L2610"><span class="lineNum">    2610</span>                 :<span class="tlaGNC">          10 :   reg  [7:0]       sel_reg_0_1;</span></span>
<span id="L2611"><span class="lineNum">    2611</span>                 :<span class="tlaGNC">       74962 :   reg  [7:0]       sel_reg_1_0;</span></span>
<span id="L2612"><span class="lineNum">    2612</span>                 :<span class="tlaGNC">           9 :   reg  [7:0]       sel_reg_1_1;</span></span>
<span id="L2613"><span class="lineNum">    2613</span>                 :<span class="tlaGNC">       81395 :   reg  [7:0]       sel_reg_2_0;</span></span>
<span id="L2614"><span class="lineNum">    2614</span>                 :<span class="tlaGNC">          10 :   reg  [7:0]       sel_reg_2_1;</span></span>
<span id="L2615"><span class="lineNum">    2615</span>                 :<span class="tlaGNC">       54638 :   reg  [7:0]       sel_reg_3_0;</span></span>
<span id="L2616"><span class="lineNum">    2616</span>                 :<span class="tlaGNC">           9 :   reg  [7:0]       sel_reg_3_1;</span></span>
<span id="L2617"><span class="lineNum">    2617</span>                 :<span class="tlaGNC">       79854 :   reg  [8:0]       spec_reg_0_0_0;</span></span>
<span id="L2618"><span class="lineNum">    2618</span>                 :<span class="tlaGNC">          10 :   reg  [8:0]       spec_reg_0_0_1;</span></span>
<span id="L2619"><span class="lineNum">    2619</span>                 :<span class="tlaGNC">       79063 :   reg  [8:0]       spec_reg_0_1_0;</span></span>
<span id="L2620"><span class="lineNum">    2620</span>                 :<span class="tlaGNC">           8 :   reg  [8:0]       spec_reg_0_1_1;</span></span>
<span id="L2621"><span class="lineNum">    2621</span>                 :<span class="tlaGNC">       77905 :   reg  [8:0]       spec_reg_0_2_0;</span></span>
<span id="L2622"><span class="lineNum">    2622</span>                 :<span class="tlaGNC">          12 :   reg  [8:0]       spec_reg_0_2_1;</span></span>
<span id="L2623"><span class="lineNum">    2623</span>                 :<span class="tlaGNC">       77199 :   reg  [8:0]       spec_reg_0_3_0;</span></span>
<span id="L2624"><span class="lineNum">    2624</span>                 :<span class="tlaGNC">          13 :   reg  [8:0]       spec_reg_0_3_1;</span></span>
<span id="L2625"><span class="lineNum">    2625</span>                 :<span class="tlaGNC">       84053 :   reg  [8:0]       spec_reg_1_0_0;</span></span>
<span id="L2626"><span class="lineNum">    2626</span>                 :<span class="tlaGNC">          10 :   reg  [8:0]       spec_reg_1_0_1;</span></span>
<span id="L2627"><span class="lineNum">    2627</span>                 :<span class="tlaGNC">       82876 :   reg  [8:0]       spec_reg_1_1_0;</span></span>
<span id="L2628"><span class="lineNum">    2628</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_1_1_1;</span></span>
<span id="L2629"><span class="lineNum">    2629</span>                 :<span class="tlaGNC">       81167 :   reg  [8:0]       spec_reg_1_2_0;</span></span>
<span id="L2630"><span class="lineNum">    2630</span>                 :<span class="tlaGNC">          13 :   reg  [8:0]       spec_reg_1_2_1;</span></span>
<span id="L2631"><span class="lineNum">    2631</span>                 :<span class="tlaGNC">       79254 :   reg  [8:0]       spec_reg_1_3_0;</span></span>
<span id="L2632"><span class="lineNum">    2632</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_1_3_1;</span></span>
<span id="L2633"><span class="lineNum">    2633</span>                 :<span class="tlaGNC">       75435 :   reg  [8:0]       spec_reg_2_0_0;</span></span>
<span id="L2634"><span class="lineNum">    2634</span>                 :<span class="tlaGNC">           7 :   reg  [8:0]       spec_reg_2_0_1;</span></span>
<span id="L2635"><span class="lineNum">    2635</span>                 :<span class="tlaGNC">       77292 :   reg  [8:0]       spec_reg_2_1_0;</span></span>
<span id="L2636"><span class="lineNum">    2636</span>                 :<span class="tlaGNC">          12 :   reg  [8:0]       spec_reg_2_1_1;</span></span>
<span id="L2637"><span class="lineNum">    2637</span>                 :<span class="tlaGNC">       79393 :   reg  [8:0]       spec_reg_2_2_0;</span></span>
<span id="L2638"><span class="lineNum">    2638</span>                 :<span class="tlaGNC">          13 :   reg  [8:0]       spec_reg_2_2_1;</span></span>
<span id="L2639"><span class="lineNum">    2639</span>                 :<span class="tlaGNC">       81043 :   reg  [8:0]       spec_reg_2_3_0;</span></span>
<span id="L2640"><span class="lineNum">    2640</span>                 :<span class="tlaGNC">          13 :   reg  [8:0]       spec_reg_2_3_1;</span></span>
<span id="L2641"><span class="lineNum">    2641</span>                 :<span class="tlaGNC">       81424 :   reg  [8:0]       spec_reg_3_0_0;</span></span>
<span id="L2642"><span class="lineNum">    2642</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_3_0_1;</span></span>
<span id="L2643"><span class="lineNum">    2643</span>                 :<span class="tlaGNC">       79920 :   reg  [8:0]       spec_reg_3_1_0;</span></span>
<span id="L2644"><span class="lineNum">    2644</span>                 :<span class="tlaGNC">          10 :   reg  [8:0]       spec_reg_3_1_1;</span></span>
<span id="L2645"><span class="lineNum">    2645</span>                 :<span class="tlaGNC">       77094 :   reg  [8:0]       spec_reg_3_2_0;</span></span>
<span id="L2646"><span class="lineNum">    2646</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_3_2_1;</span></span>
<span id="L2647"><span class="lineNum">    2647</span>                 :<span class="tlaGNC">       75903 :   reg  [8:0]       spec_reg_3_3_0;</span></span>
<span id="L2648"><span class="lineNum">    2648</span>                 :<span class="tlaGNC">           9 :   reg  [8:0]       spec_reg_3_3_1;</span></span>
<span id="L2649"><span class="lineNum">    2649</span>                 :<span class="tlaGNC">       82354 :   reg  [8:0]       spec_reg_4_0_0;</span></span>
<span id="L2650"><span class="lineNum">    2650</span>                 :<span class="tlaGNC">           7 :   reg  [8:0]       spec_reg_4_0_1;</span></span>
<span id="L2651"><span class="lineNum">    2651</span>                 :<span class="tlaGNC">       81961 :   reg  [8:0]       spec_reg_4_1_0;</span></span>
<span id="L2652"><span class="lineNum">    2652</span>                 :<span class="tlaGNC">          13 :   reg  [8:0]       spec_reg_4_1_1;</span></span>
<span id="L2653"><span class="lineNum">    2653</span>                 :<span class="tlaGNC">       81977 :   reg  [8:0]       spec_reg_4_2_0;</span></span>
<span id="L2654"><span class="lineNum">    2654</span>                 :<span class="tlaGNC">           8 :   reg  [8:0]       spec_reg_4_2_1;</span></span>
<span id="L2655"><span class="lineNum">    2655</span>                 :<span class="tlaGNC">       80349 :   reg  [8:0]       spec_reg_4_3_0;</span></span>
<span id="L2656"><span class="lineNum">    2656</span>                 :<span class="tlaGNC">           8 :   reg  [8:0]       spec_reg_4_3_1;</span></span>
<span id="L2657"><span class="lineNum">    2657</span>                 :<span class="tlaGNC">       78523 :   reg  [37:0]      iterB_reg_0;</span></span>
<span id="L2658"><span class="lineNum">    2658</span>                 :<span class="tlaGNC">       33227 :   reg  [37:0]      iterB_reg_1;</span></span>
<span id="L2659"><span class="lineNum">    2659</span>                 :<span class="tlaGNC">       49648 :   reg  [31:0]      abs_x_reg;</span></span>
<span id="L2660"><span class="lineNum">    2660</span>                 :<span class="tlaGNC">       37035 :   reg  [31:0]      abs_d_reg;</span></span>
<span id="L2661"><span class="lineNum">    2661</span>                 :<span class="tlaGNC">       22855 :   reg  [4:0]       lzc_d_reg;</span></span>
<span id="L2662"><span class="lineNum">    2662</span>                 :<span class="tlaGNC">       15899 :   reg              zero_d_reg;</span></span>
<span id="L2663"><span class="lineNum">    2663</span>                 :<span class="tlaGNC">          20 :   reg              q_sign_reg;</span></span>
<span id="L2664"><span class="lineNum">    2664</span>                 :<span class="tlaGNC">        4938 :   wire [34:0]      norm_x = {3'h0, iter_q_A_reg} &lt;&lt; iterB_reg_0[12:11];</span></span>
<span id="L2665"><span class="lineNum">    2665</span>                 :<span class="tlaGNC">           7 :   wire [34:0]      norm_d = {3'h0, iter_q_B_reg} &lt;&lt; iterB_reg_0[8:7];</span></span>
<span id="L2666"><span class="lineNum">    2666</span>                 :             :   wire             _early_rem_T = iterB_reg_0[5] | iterB_reg_0[10];</span>
<span id="L2667"><span class="lineNum">    2667</span>                 :<span class="tlaGNC">      133606 :   wire             early_finish = _early_rem_T | iterB_reg_0[9];</span></span>
<span id="L2668"><span class="lineNum">    2668</span>                 :<span class="tlaGNC">       44322 :   reg              early_finish_q;</span></span>
<span id="L2669"><span class="lineNum">    2669</span>                 :<span class="tlaGNC">      129249 :   reg  [2:0]       iter_num_reg;</span></span>
<span id="L2670"><span class="lineNum">    2670</span>                 :             :   wire [3:0][37:0] _GEN =</span>
<span id="L2671"><span class="lineNum">    2671</span>                 :             :     {{{3'h0, norm_x}}, {{norm_x, 3'h0}}, {{1'h0, norm_x, 2'h0}}, {{2'h0, norm_x, 1'h0}}};</span>
<span id="L2672"><span class="lineNum">    2672</span>                 :             :   wire [37:0]      _w_align_init_0_T_9 = _GEN[iterB_reg_0[1:0]];</span>
<span id="L2673"><span class="lineNum">    2673</span>                 :             :   wire [34:0]      _GEN_0 = 35'(35'h0 - norm_d);</span>
<span id="L2674"><span class="lineNum">    2674</span>                 :<span class="tlaGNC">           9 :   reg  [37:0]      iter_cons_reg_0;</span></span>
<span id="L2675"><span class="lineNum">    2675</span>                 :<span class="tlaGNC">           9 :   reg  [37:0]      iter_cons_reg_1;</span></span>
<span id="L2676"><span class="lineNum">    2676</span>                 :<span class="tlaGNC">           5 :   reg  [37:0]      iter_cons_reg_3;</span></span>
<span id="L2677"><span class="lineNum">    2677</span>                 :<span class="tlaGNC">           9 :   reg  [37:0]      iter_cons_reg_4;</span></span>
<span id="L2678"><span class="lineNum">    2678</span>                 :<span class="tlaGNC">       37750 :   reg  [10:0]      spec_r2ud_reg_0;</span></span>
<span id="L2679"><span class="lineNum">    2679</span>                 :<span class="tlaGNC">       37757 :   reg  [10:0]      spec_r2ud_reg_1;</span></span>
<span id="L2680"><span class="lineNum">    2680</span>                 :<span class="tlaGNC">       37628 :   reg  [10:0]      spec_r2ud_reg_3;</span></span>
<span id="L2681"><span class="lineNum">    2681</span>                 :<span class="tlaGNC">       37631 :   reg  [10:0]      spec_r2ud_reg_4;</span></span>
<span id="L2682"><span class="lineNum">    2682</span>                 :<span class="tlaGNC">          13 :   reg  [8:0]       d_trunc_reg_0;</span></span>
<span id="L2683"><span class="lineNum">    2683</span>                 :<span class="tlaGNC">          12 :   reg  [8:0]       d_trunc_reg_1;</span></span>
<span id="L2684"><span class="lineNum">    2684</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       d_trunc_reg_2;</span></span>
<span id="L2685"><span class="lineNum">    2685</span>                 :<span class="tlaGNC">       15893 :   reg  [8:0]       d_trunc_reg_3;</span></span>
<span id="L2686"><span class="lineNum">    2686</span>                 :<span class="tlaGNC">       25329 :   reg  [7:0]       sel_cons_reg_0_0;</span></span>
<span id="L2687"><span class="lineNum">    2687</span>                 :<span class="tlaGNC">        8133 :   reg  [7:0]       sel_cons_reg_0_1;</span></span>
<span id="L2688"><span class="lineNum">    2688</span>                 :<span class="tlaGNC">       25637 :   reg  [7:0]       sel_cons_reg_0_2;</span></span>
<span id="L2689"><span class="lineNum">    2689</span>                 :<span class="tlaGNC">       35577 :   reg  [7:0]       sel_cons_reg_0_3;</span></span>
<span id="L2690"><span class="lineNum">    2690</span>                 :<span class="tlaGNC">       15893 :   reg  [7:0]       sel_cons_reg_1_0;</span></span>
<span id="L2691"><span class="lineNum">    2691</span>                 :<span class="tlaGNC">       15899 :   reg  [7:0]       sel_cons_reg_1_1;</span></span>
<span id="L2692"><span class="lineNum">    2692</span>                 :<span class="tlaGNC">       35762 :   reg  [7:0]       sel_cons_reg_1_2;</span></span>
<span id="L2693"><span class="lineNum">    2693</span>                 :<span class="tlaGNC">       37272 :   reg  [7:0]       sel_cons_reg_1_3;</span></span>
<span id="L2694"><span class="lineNum">    2694</span>                 :<span class="tlaGNC">           7 :   reg  [7:0]       sel_cons_reg_2_0;</span></span>
<span id="L2695"><span class="lineNum">    2695</span>                 :<span class="tlaGNC">           8 :   reg  [7:0]       sel_cons_reg_2_1;</span></span>
<span id="L2696"><span class="lineNum">    2696</span>                 :<span class="tlaGNC">           7 :   reg  [7:0]       sel_cons_reg_2_2;</span></span>
<span id="L2697"><span class="lineNum">    2697</span>                 :<span class="tlaGNC">          10 :   reg  [7:0]       sel_cons_reg_2_3;</span></span>
<span id="L2698"><span class="lineNum">    2698</span>                 :<span class="tlaGNC">       36497 :   reg  [7:0]       sel_cons_reg_3_0;</span></span>
<span id="L2699"><span class="lineNum">    2699</span>                 :<span class="tlaGNC">       35447 :   reg  [7:0]       sel_cons_reg_3_1;</span></span>
<span id="L2700"><span class="lineNum">    2700</span>                 :<span class="tlaGNC">       11782 :   reg  [7:0]       sel_cons_reg_3_2;</span></span>
<span id="L2701"><span class="lineNum">    2701</span>                 :<span class="tlaGNC">       15900 :   reg  [7:0]       sel_cons_reg_3_3;</span></span>
<span id="L2702"><span class="lineNum">    2702</span>                 :<span class="tlaGNC">       35771 :   reg  [7:0]       sel_cons_reg_4_0;</span></span>
<span id="L2703"><span class="lineNum">    2703</span>                 :<span class="tlaGNC">       28413 :   reg  [7:0]       sel_cons_reg_4_1;</span></span>
<span id="L2704"><span class="lineNum">    2704</span>                 :<span class="tlaGNC">        6164 :   reg  [7:0]       sel_cons_reg_4_2;</span></span>
<span id="L2705"><span class="lineNum">    2705</span>                 :<span class="tlaGNC">       24128 :   reg  [7:0]       sel_cons_reg_4_3;</span></span>
<span id="L2706"><span class="lineNum">    2706</span>                 :<span class="tlaGNC">       46602 :   reg  [8:0]       spec_cons_reg_0_0;</span></span>
<span id="L2707"><span class="lineNum">    2707</span>                 :<span class="tlaGNC">       45235 :   reg  [8:0]       spec_cons_reg_0_1;</span></span>
<span id="L2708"><span class="lineNum">    2708</span>                 :<span class="tlaGNC">       43589 :   reg  [8:0]       spec_cons_reg_0_2;</span></span>
<span id="L2709"><span class="lineNum">    2709</span>                 :<span class="tlaGNC">       48166 :   reg  [8:0]       spec_cons_reg_0_3;</span></span>
<span id="L2710"><span class="lineNum">    2710</span>                 :<span class="tlaGNC">       38521 :   reg  [8:0]       spec_cons_reg_1_0;</span></span>
<span id="L2711"><span class="lineNum">    2711</span>                 :<span class="tlaGNC">       38114 :   reg  [8:0]       spec_cons_reg_1_1;</span></span>
<span id="L2712"><span class="lineNum">    2712</span>                 :<span class="tlaGNC">       47254 :   reg  [8:0]       spec_cons_reg_1_2;</span></span>
<span id="L2713"><span class="lineNum">    2713</span>                 :<span class="tlaGNC">       48861 :   reg  [8:0]       spec_cons_reg_1_3;</span></span>
<span id="L2714"><span class="lineNum">    2714</span>                 :<span class="tlaGNC">           6 :   reg  [8:0]       spec_cons_reg_2_0;</span></span>
<span id="L2715"><span class="lineNum">    2715</span>                 :<span class="tlaGNC">           7 :   reg  [8:0]       spec_cons_reg_2_1;</span></span>
<span id="L2716"><span class="lineNum">    2716</span>                 :<span class="tlaGNC">           9 :   reg  [8:0]       spec_cons_reg_2_2;</span></span>
<span id="L2717"><span class="lineNum">    2717</span>                 :<span class="tlaGNC">           5 :   reg  [8:0]       spec_cons_reg_2_3;</span></span>
<span id="L2718"><span class="lineNum">    2718</span>                 :<span class="tlaGNC">       48758 :   reg  [8:0]       spec_cons_reg_3_0;</span></span>
<span id="L2719"><span class="lineNum">    2719</span>                 :<span class="tlaGNC">       47928 :   reg  [8:0]       spec_cons_reg_3_1;</span></span>
<span id="L2720"><span class="lineNum">    2720</span>                 :<span class="tlaGNC">       37975 :   reg  [8:0]       spec_cons_reg_3_2;</span></span>
<span id="L2721"><span class="lineNum">    2721</span>                 :<span class="tlaGNC">       38446 :   reg  [8:0]       spec_cons_reg_3_3;</span></span>
<span id="L2722"><span class="lineNum">    2722</span>                 :<span class="tlaGNC">       48116 :   reg  [8:0]       spec_cons_reg_4_0;</span></span>
<span id="L2723"><span class="lineNum">    2723</span>                 :<span class="tlaGNC">       45103 :   reg  [8:0]       spec_cons_reg_4_1;</span></span>
<span id="L2724"><span class="lineNum">    2724</span>                 :<span class="tlaGNC">       43644 :   reg  [8:0]       spec_cons_reg_4_2;</span></span>
<span id="L2725"><span class="lineNum">    2725</span>                 :<span class="tlaGNC">       47062 :   reg  [8:0]       spec_cons_reg_4_3;</span></span>
<span id="L2726"><span class="lineNum">    2726</span>                 :<span class="tlaGNC">       31875 :   wire [7:0]       sel_cons_0_0 = 8'(_GEN_0[31:24] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L2727"><span class="lineNum">    2727</span>                 :<span class="tlaGNC">        8606 :   wire [7:0]       sel_cons_0_1 = 8'(_GEN_0[31:24] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L2728"><span class="lineNum">    2728</span>                 :<span class="tlaGNC">       90140 :   wire [7:0]       sel_cons_0_2 = 8'(_GEN_0[31:24] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L2729"><span class="lineNum">    2729</span>                 :<span class="tlaGNC">       55244 :   wire [7:0]       sel_cons_0_3 = 8'(_GEN_0[31:24] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L2730"><span class="lineNum">    2730</span>                 :<span class="tlaGNC">       54021 :   wire [7:0]       sel_cons_1_0 = 8'(_GEN_0[32:25] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L2731"><span class="lineNum">    2731</span>                 :<span class="tlaGNC">       25632 :   wire [7:0]       sel_cons_1_1 = 8'(_GEN_0[32:25] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L2732"><span class="lineNum">    2732</span>                 :<span class="tlaGNC">       48071 :   wire [7:0]       sel_cons_1_2 = 8'(_GEN_0[32:25] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L2733"><span class="lineNum">    2733</span>                 :<span class="tlaGNC">       64016 :   wire [7:0]       sel_cons_1_3 = 8'(_GEN_0[32:25] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L2734"><span class="lineNum">    2734</span>                 :<span class="tlaGNC">       59642 :   wire [7:0]       sel_cons_3_0 = 8'(norm_d[32:25] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L2735"><span class="lineNum">    2735</span>                 :<span class="tlaGNC">       56264 :   wire [7:0]       sel_cons_3_1 = 8'(norm_d[32:25] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L2736"><span class="lineNum">    2736</span>                 :<span class="tlaGNC">       12848 :   wire [7:0]       sel_cons_3_2 = 8'(norm_d[32:25] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L2737"><span class="lineNum">    2737</span>                 :<span class="tlaGNC">       54367 :   wire [7:0]       sel_cons_3_3 = 8'(norm_d[32:25] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L2738"><span class="lineNum">    2738</span>                 :<span class="tlaGNC">       55616 :   wire [7:0]       sel_cons_4_0 = 8'(norm_d[31:24] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L2739"><span class="lineNum">    2739</span>                 :<span class="tlaGNC">       89760 :   wire [7:0]       sel_cons_4_1 = 8'(norm_d[31:24] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L2740"><span class="lineNum">    2740</span>                 :<span class="tlaGNC">        6445 :   wire [7:0]       sel_cons_4_2 = 8'(norm_d[31:24] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L2741"><span class="lineNum">    2741</span>                 :<span class="tlaGNC">       29820 :   wire [7:0]       sel_cons_4_3 = 8'(norm_d[31:24] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L2742"><span class="lineNum">    2742</span>                 :<span class="tlaGNC">       15900 :   reg  [31:0]      q_A_sign_c_reg;</span></span>
<span id="L2743"><span class="lineNum">    2743</span>                 :<span class="tlaGNC">           5 :   reg  [31:0]      q_B_sign_c_reg;</span></span>
<span id="L2744"><span class="lineNum">    2744</span>                 :<span class="tlaGNC">           9 :   reg  [37:0]      Bypass_final_rem_reg;</span></span>
<span id="L2745"><span class="lineNum">    2745</span>                 :<span class="tlaGNC">          10 :   reg  [37:0]      Bypass_final_rem_plus_d_reg;</span></span>
<span id="L2746"><span class="lineNum">    2746</span>                 :<span class="tlaGNC">       46067 :   wire             adjust =</span></span>
<span id="L2747"><span class="lineNum">    2747</span>                 :             :     (x_sign_reg</span>
<span id="L2748"><span class="lineNum">    2748</span>                 :             :        ? (|Bypass_final_rem_reg) &amp; ~(Bypass_final_rem_reg[37])</span>
<span id="L2749"><span class="lineNum">    2749</span>                 :             :        : Bypass_final_rem_reg[37]) &amp; ~early_finish_q;</span>
<span id="L2750"><span class="lineNum">    2750</span>                 :<span class="tlaGNC">          12 :   wire [37:0]      rem_adjust =</span></span>
<span id="L2751"><span class="lineNum">    2751</span>                 :             :     adjust ? Bypass_final_rem_plus_d_reg : Bypass_final_rem_reg;</span>
<span id="L2752"><span class="lineNum">    2752</span>                 :<span class="tlaGNC">       28587 :   wire [37:0]      rem_adjust_ralign =</span></span>
<span id="L2753"><span class="lineNum">    2753</span>                 :             :     $signed($signed(rem_adjust) &gt;&gt;&gt; 6'({1'h0, lzc_d_reg} + 6'h5));</span>
<span id="L2754"><span class="lineNum">    2754</span>                 :             :   wire [37:0]      _GEN_1 = {4'h0, _early_rem_T ? {abs_x_reg, 2'h0} : 34'h0};</span>
<span id="L2755"><span class="lineNum">    2755</span>                 :<span class="tlaGNC">      200029 :   wire             in_handshake = io_div_in_valid &amp; stateReg[0];</span></span>
<span id="L2756"><span class="lineNum">    2756</span>                 :             :   wire [3:0]       _GEN_2 =</span>
<span id="L2757"><span class="lineNum">    2757</span>                 :             :     {{1'h0}, {io_dividend[31]}, {io_dividend[15]}, {io_dividend[7]}};</span>
<span id="L2758"><span class="lineNum">    2758</span>                 :<span class="tlaGNC">           9 :   wire             x_sign = io_sign &amp; _GEN_2[io_sew];</span></span>
<span id="L2759"><span class="lineNum">    2759</span>                 :             :   wire [3:0]       _GEN_3 = {{1'h0}, {io_divisor[31]}, {io_divisor[15]}, {io_divisor[7]}};</span>
<span id="L2760"><span class="lineNum">    2760</span>                 :<span class="tlaGNC">           8 :   wire             d_sign = io_sign &amp; _GEN_3[io_sew];</span></span>
<span id="L2761"><span class="lineNum">    2761</span>                 :             :   wire [3:0][63:0] _GEN_4 =</span>
<span id="L2762"><span class="lineNum">    2762</span>                 :             :     {{{32'h0, io_dividend}},</span>
<span id="L2763"><span class="lineNum">    2763</span>                 :             :      {{{32{io_sign &amp; io_dividend[31]}}, io_dividend}},</span>
<span id="L2764"><span class="lineNum">    2764</span>                 :             :      {{{48{io_sign &amp; io_dividend[15]}}, io_dividend[15:0]}},</span>
<span id="L2765"><span class="lineNum">    2765</span>                 :             :      {{{56{io_sign &amp; io_dividend[7]}}, io_dividend[7:0]}}};</span>
<span id="L2766"><span class="lineNum">    2766</span>                 :<span class="tlaGNC">      256151 :   wire [31:0]      neg_x_q =</span></span>
<span id="L2767"><span class="lineNum">    2767</span>                 :             :     32'(32'h0 - (in_handshake ? _GEN_4[io_sew][31:0] : iter_q_A_reg));</span>
<span id="L2768"><span class="lineNum">    2768</span>                 :             :   wire [3:0][63:0] _GEN_5 =</span>
<span id="L2769"><span class="lineNum">    2769</span>                 :             :     {{{32'h0, io_divisor}},</span>
<span id="L2770"><span class="lineNum">    2770</span>                 :             :      {{{32{io_sign &amp; io_divisor[31]}}, io_divisor}},</span>
<span id="L2771"><span class="lineNum">    2771</span>                 :             :      {{{48{io_sign &amp; io_divisor[15]}}, io_divisor[15:0]}},</span>
<span id="L2772"><span class="lineNum">    2772</span>                 :             :      {{{56{io_sign &amp; io_divisor[7]}}, io_divisor[7:0]}}};</span>
<span id="L2773"><span class="lineNum">    2773</span>                 :<span class="tlaGNC">      168799 :   wire [31:0]      neg_d_q =</span></span>
<span id="L2774"><span class="lineNum">    2774</span>                 :             :     32'(32'h0 - (in_handshake ? _GEN_5[io_sew][31:0] : iter_q_B_reg));</span>
<span id="L2775"><span class="lineNum">    2775</span>                 :             :   wire [4:0]       _x_enc_T_63 =</span>
<span id="L2776"><span class="lineNum">    2776</span>                 :             :     abs_x_reg[31]</span>
<span id="L2777"><span class="lineNum">    2777</span>                 :             :       ? 5'h0</span>
<span id="L2778"><span class="lineNum">    2778</span>                 :             :       : abs_x_reg[30]</span>
<span id="L2779"><span class="lineNum">    2779</span>                 :             :           ? 5'h1</span>
<span id="L2780"><span class="lineNum">    2780</span>                 :             :           : abs_x_reg[29]</span>
<span id="L2781"><span class="lineNum">    2781</span>                 :             :               ? 5'h2</span>
<span id="L2782"><span class="lineNum">    2782</span>                 :             :               : abs_x_reg[28]</span>
<span id="L2783"><span class="lineNum">    2783</span>                 :             :                   ? 5'h3</span>
<span id="L2784"><span class="lineNum">    2784</span>                 :             :                   : abs_x_reg[27]</span>
<span id="L2785"><span class="lineNum">    2785</span>                 :             :                       ? 5'h4</span>
<span id="L2786"><span class="lineNum">    2786</span>                 :             :                       : abs_x_reg[26]</span>
<span id="L2787"><span class="lineNum">    2787</span>                 :             :                           ? 5'h5</span>
<span id="L2788"><span class="lineNum">    2788</span>                 :             :                           : abs_x_reg[25]</span>
<span id="L2789"><span class="lineNum">    2789</span>                 :             :                               ? 5'h6</span>
<span id="L2790"><span class="lineNum">    2790</span>                 :             :                               : abs_x_reg[24]</span>
<span id="L2791"><span class="lineNum">    2791</span>                 :             :                                   ? 5'h7</span>
<span id="L2792"><span class="lineNum">    2792</span>                 :             :                                   : abs_x_reg[23]</span>
<span id="L2793"><span class="lineNum">    2793</span>                 :             :                                       ? 5'h8</span>
<span id="L2794"><span class="lineNum">    2794</span>                 :             :                                       : abs_x_reg[22]</span>
<span id="L2795"><span class="lineNum">    2795</span>                 :             :                                           ? 5'h9</span>
<span id="L2796"><span class="lineNum">    2796</span>                 :             :                                           : abs_x_reg[21]</span>
<span id="L2797"><span class="lineNum">    2797</span>                 :             :                                               ? 5'hA</span>
<span id="L2798"><span class="lineNum">    2798</span>                 :             :                                               : abs_x_reg[20]</span>
<span id="L2799"><span class="lineNum">    2799</span>                 :             :                                                   ? 5'hB</span>
<span id="L2800"><span class="lineNum">    2800</span>                 :             :                                                   : abs_x_reg[19]</span>
<span id="L2801"><span class="lineNum">    2801</span>                 :             :                                                       ? 5'hC</span>
<span id="L2802"><span class="lineNum">    2802</span>                 :             :                                                       : abs_x_reg[18]</span>
<span id="L2803"><span class="lineNum">    2803</span>                 :             :                                                           ? 5'hD</span>
<span id="L2804"><span class="lineNum">    2804</span>                 :             :                                                           : abs_x_reg[17]</span>
<span id="L2805"><span class="lineNum">    2805</span>                 :             :                                                               ? 5'hE</span>
<span id="L2806"><span class="lineNum">    2806</span>                 :             :                                                               : abs_x_reg[16]</span>
<span id="L2807"><span class="lineNum">    2807</span>                 :             :                                                                   ? 5'hF</span>
<span id="L2808"><span class="lineNum">    2808</span>                 :             :                                                                   : abs_x_reg[15]</span>
<span id="L2809"><span class="lineNum">    2809</span>                 :             :                                                                       ? 5'h10</span>
<span id="L2810"><span class="lineNum">    2810</span>                 :             :                                                                       : abs_x_reg[14]</span>
<span id="L2811"><span class="lineNum">    2811</span>                 :             :                                                                           ? 5'h11</span>
<span id="L2812"><span class="lineNum">    2812</span>                 :             :                                                                           : abs_x_reg[13]</span>
<span id="L2813"><span class="lineNum">    2813</span>                 :             :                                                                               ? 5'h12</span>
<span id="L2814"><span class="lineNum">    2814</span>                 :             :                                                                               : abs_x_reg[12]</span>
<span id="L2815"><span class="lineNum">    2815</span>                 :             :                                                                                   ? 5'h13</span>
<span id="L2816"><span class="lineNum">    2816</span>                 :             :                                                                                   : abs_x_reg[11]</span>
<span id="L2817"><span class="lineNum">    2817</span>                 :             :                                                                                       ? 5'h14</span>
<span id="L2818"><span class="lineNum">    2818</span>                 :             :                                                                                       : abs_x_reg[10]</span>
<span id="L2819"><span class="lineNum">    2819</span>                 :             :                                                                                           ? 5'h15</span>
<span id="L2820"><span class="lineNum">    2820</span>                 :             :                                                                                           : abs_x_reg[9]</span>
<span id="L2821"><span class="lineNum">    2821</span>                 :             :                                                                                               ? 5'h16</span>
<span id="L2822"><span class="lineNum">    2822</span>                 :             :                                                                                               : abs_x_reg[8]</span>
<span id="L2823"><span class="lineNum">    2823</span>                 :             :                                                                                                   ? 5'h17</span>
<span id="L2824"><span class="lineNum">    2824</span>                 :             :                                                                                                   : abs_x_reg[7]</span>
<span id="L2825"><span class="lineNum">    2825</span>                 :             :                                                                                                       ? 5'h18</span>
<span id="L2826"><span class="lineNum">    2826</span>                 :             :                                                                                                       : abs_x_reg[6]</span>
<span id="L2827"><span class="lineNum">    2827</span>                 :             :                                                                                                           ? 5'h19</span>
<span id="L2828"><span class="lineNum">    2828</span>                 :             :                                                                                                           : abs_x_reg[5]</span>
<span id="L2829"><span class="lineNum">    2829</span>                 :             :                                                                                                               ? 5'h1A</span>
<span id="L2830"><span class="lineNum">    2830</span>                 :             :                                                                                                               : abs_x_reg[4]</span>
<span id="L2831"><span class="lineNum">    2831</span>                 :             :                                                                                                                   ? 5'h1B</span>
<span id="L2832"><span class="lineNum">    2832</span>                 :             :                                                                                                                   : abs_x_reg[3]</span>
<span id="L2833"><span class="lineNum">    2833</span>                 :             :                                                                                                                       ? 5'h1C</span>
<span id="L2834"><span class="lineNum">    2834</span>                 :             :                                                                                                                       : abs_x_reg[2]</span>
<span id="L2835"><span class="lineNum">    2835</span>                 :             :                                                                                                                           ? 5'h1D</span>
<span id="L2836"><span class="lineNum">    2836</span>                 :             :                                                                                                                           : {4'hF,</span>
<span id="L2837"><span class="lineNum">    2837</span>                 :             :                                                                                                                              ~(abs_x_reg[1])};</span>
<span id="L2838"><span class="lineNum">    2838</span>                 :             :   wire [4:0]       _d_enc_T_63 =</span>
<span id="L2839"><span class="lineNum">    2839</span>                 :             :     abs_d_reg[31]</span>
<span id="L2840"><span class="lineNum">    2840</span>                 :             :       ? 5'h0</span>
<span id="L2841"><span class="lineNum">    2841</span>                 :             :       : abs_d_reg[30]</span>
<span id="L2842"><span class="lineNum">    2842</span>                 :             :           ? 5'h1</span>
<span id="L2843"><span class="lineNum">    2843</span>                 :             :           : abs_d_reg[29]</span>
<span id="L2844"><span class="lineNum">    2844</span>                 :             :               ? 5'h2</span>
<span id="L2845"><span class="lineNum">    2845</span>                 :             :               : abs_d_reg[28]</span>
<span id="L2846"><span class="lineNum">    2846</span>                 :             :                   ? 5'h3</span>
<span id="L2847"><span class="lineNum">    2847</span>                 :             :                   : abs_d_reg[27]</span>
<span id="L2848"><span class="lineNum">    2848</span>                 :             :                       ? 5'h4</span>
<span id="L2849"><span class="lineNum">    2849</span>                 :             :                       : abs_d_reg[26]</span>
<span id="L2850"><span class="lineNum">    2850</span>                 :             :                           ? 5'h5</span>
<span id="L2851"><span class="lineNum">    2851</span>                 :             :                           : abs_d_reg[25]</span>
<span id="L2852"><span class="lineNum">    2852</span>                 :             :                               ? 5'h6</span>
<span id="L2853"><span class="lineNum">    2853</span>                 :             :                               : abs_d_reg[24]</span>
<span id="L2854"><span class="lineNum">    2854</span>                 :             :                                   ? 5'h7</span>
<span id="L2855"><span class="lineNum">    2855</span>                 :             :                                   : abs_d_reg[23]</span>
<span id="L2856"><span class="lineNum">    2856</span>                 :             :                                       ? 5'h8</span>
<span id="L2857"><span class="lineNum">    2857</span>                 :             :                                       : abs_d_reg[22]</span>
<span id="L2858"><span class="lineNum">    2858</span>                 :             :                                           ? 5'h9</span>
<span id="L2859"><span class="lineNum">    2859</span>                 :             :                                           : abs_d_reg[21]</span>
<span id="L2860"><span class="lineNum">    2860</span>                 :             :                                               ? 5'hA</span>
<span id="L2861"><span class="lineNum">    2861</span>                 :             :                                               : abs_d_reg[20]</span>
<span id="L2862"><span class="lineNum">    2862</span>                 :             :                                                   ? 5'hB</span>
<span id="L2863"><span class="lineNum">    2863</span>                 :             :                                                   : abs_d_reg[19]</span>
<span id="L2864"><span class="lineNum">    2864</span>                 :             :                                                       ? 5'hC</span>
<span id="L2865"><span class="lineNum">    2865</span>                 :             :                                                       : abs_d_reg[18]</span>
<span id="L2866"><span class="lineNum">    2866</span>                 :             :                                                           ? 5'hD</span>
<span id="L2867"><span class="lineNum">    2867</span>                 :             :                                                           : abs_d_reg[17]</span>
<span id="L2868"><span class="lineNum">    2868</span>                 :             :                                                               ? 5'hE</span>
<span id="L2869"><span class="lineNum">    2869</span>                 :             :                                                               : abs_d_reg[16]</span>
<span id="L2870"><span class="lineNum">    2870</span>                 :             :                                                                   ? 5'hF</span>
<span id="L2871"><span class="lineNum">    2871</span>                 :             :                                                                   : abs_d_reg[15]</span>
<span id="L2872"><span class="lineNum">    2872</span>                 :             :                                                                       ? 5'h10</span>
<span id="L2873"><span class="lineNum">    2873</span>                 :             :                                                                       : abs_d_reg[14]</span>
<span id="L2874"><span class="lineNum">    2874</span>                 :             :                                                                           ? 5'h11</span>
<span id="L2875"><span class="lineNum">    2875</span>                 :             :                                                                           : abs_d_reg[13]</span>
<span id="L2876"><span class="lineNum">    2876</span>                 :             :                                                                               ? 5'h12</span>
<span id="L2877"><span class="lineNum">    2877</span>                 :             :                                                                               : abs_d_reg[12]</span>
<span id="L2878"><span class="lineNum">    2878</span>                 :             :                                                                                   ? 5'h13</span>
<span id="L2879"><span class="lineNum">    2879</span>                 :             :                                                                                   : abs_d_reg[11]</span>
<span id="L2880"><span class="lineNum">    2880</span>                 :             :                                                                                       ? 5'h14</span>
<span id="L2881"><span class="lineNum">    2881</span>                 :             :                                                                                       : abs_d_reg[10]</span>
<span id="L2882"><span class="lineNum">    2882</span>                 :             :                                                                                           ? 5'h15</span>
<span id="L2883"><span class="lineNum">    2883</span>                 :             :                                                                                           : abs_d_reg[9]</span>
<span id="L2884"><span class="lineNum">    2884</span>                 :             :                                                                                               ? 5'h16</span>
<span id="L2885"><span class="lineNum">    2885</span>                 :             :                                                                                               : abs_d_reg[8]</span>
<span id="L2886"><span class="lineNum">    2886</span>                 :             :                                                                                                   ? 5'h17</span>
<span id="L2887"><span class="lineNum">    2887</span>                 :             :                                                                                                   : abs_d_reg[7]</span>
<span id="L2888"><span class="lineNum">    2888</span>                 :             :                                                                                                       ? 5'h18</span>
<span id="L2889"><span class="lineNum">    2889</span>                 :             :                                                                                                       : abs_d_reg[6]</span>
<span id="L2890"><span class="lineNum">    2890</span>                 :             :                                                                                                           ? 5'h19</span>
<span id="L2891"><span class="lineNum">    2891</span>                 :             :                                                                                                           : abs_d_reg[5]</span>
<span id="L2892"><span class="lineNum">    2892</span>                 :             :                                                                                                               ? 5'h1A</span>
<span id="L2893"><span class="lineNum">    2893</span>                 :             :                                                                                                               : abs_d_reg[4]</span>
<span id="L2894"><span class="lineNum">    2894</span>                 :             :                                                                                                                   ? 5'h1B</span>
<span id="L2895"><span class="lineNum">    2895</span>                 :             :                                                                                                                   : abs_d_reg[3]</span>
<span id="L2896"><span class="lineNum">    2896</span>                 :             :                                                                                                                       ? 5'h1C</span>
<span id="L2897"><span class="lineNum">    2897</span>                 :             :                                                                                                                       : abs_d_reg[2]</span>
<span id="L2898"><span class="lineNum">    2898</span>                 :             :                                                                                                                           ? 5'h1D</span>
<span id="L2899"><span class="lineNum">    2899</span>                 :             :                                                                                                                           : {4'hF,</span>
<span id="L2900"><span class="lineNum">    2900</span>                 :             :                                                                                                                              ~(abs_d_reg[1])};</span>
<span id="L2901"><span class="lineNum">    2901</span>                 :<span class="tlaGNC">       15900 :   wire             zero_d = abs_d_reg == 32'h0;</span></span>
<span id="L2902"><span class="lineNum">    2902</span>                 :             :   wire [37:0]      _Bypass_final_rem_plus_d_T_9 = 38'(iterB_reg_0 + iterB_reg_1);</span>
<span id="L2903"><span class="lineNum">    2903</span>                 :             :   wire [94:0]      _norm_x_part_T_2 =</span>
<span id="L2904"><span class="lineNum">    2904</span>                 :             :     {63'h0, abs_x_reg} &lt;&lt; {90'h0, _x_enc_T_63[4:2], 2'h0};</span>
<span id="L2905"><span class="lineNum">    2905</span>                 :             :   wire [94:0]      _norm_d_part_T_2 =</span>
<span id="L2906"><span class="lineNum">    2906</span>                 :             :     {63'h0, abs_d_reg} &lt;&lt; {90'h0, _d_enc_T_63[4:2], 2'h0};</span>
<span id="L2907"><span class="lineNum">    2907</span>                 :             :   wire [5:0]       _lzc_diff_T_2 = 6'({1'h0, _d_enc_T_63} - {1'h0, _x_enc_T_63});</span>
<span id="L2908"><span class="lineNum">    2908</span>                 :             :   wire [37:0]      _GEN_6 =</span>
<span id="L2909"><span class="lineNum">    2909</span>                 :             :     {24'h0,</span>
<span id="L2910"><span class="lineNum">    2910</span>                 :             :      abs_x_reg == 32'h0,</span>
<span id="L2911"><span class="lineNum">    2911</span>                 :             :      _x_enc_T_63[1:0],</span>
<span id="L2912"><span class="lineNum">    2912</span>                 :             :      zero_d,</span>
<span id="L2913"><span class="lineNum">    2913</span>                 :             :      &amp;_d_enc_T_63,</span>
<span id="L2914"><span class="lineNum">    2914</span>                 :             :      _d_enc_T_63[1:0],</span>
<span id="L2915"><span class="lineNum">    2915</span>                 :             :      _lzc_diff_T_2[5],</span>
<span id="L2916"><span class="lineNum">    2916</span>                 :             :      _lzc_diff_T_2};</span>
<span id="L2917"><span class="lineNum">    2917</span>                 :<span class="tlaGNC">     1294224 :   always @(posedge clock) begin</span></span>
<span id="L2918"><span class="lineNum">    2918</span>                 :<span class="tlaGNC">          44 :     if (reset)</span></span>
<span id="L2919"><span class="lineNum">    2919</span>                 :<span class="tlaGNC">          44 :       stateReg &lt;= 6'h1;</span></span>
<span id="L2920"><span class="lineNum">    2920</span>                 :<span class="tlaGNC">           6 :     else if (io_flush)</span></span>
<span id="L2921"><span class="lineNum">    2921</span>                 :<span class="tlaGNC">           6 :       stateReg &lt;= 6'h1;</span></span>
<span id="L2922"><span class="lineNum">    2922</span>                 :<span class="tlaGNC">      300078 :     else if (stateReg == 6'h1) begin</span></span>
<span id="L2923"><span class="lineNum">    2923</span>                 :<span class="tlaGNC">      100010 :       if (in_handshake)</span></span>
<span id="L2924"><span class="lineNum">    2924</span>                 :<span class="tlaGNC">      100010 :         stateReg &lt;= 6'h2;</span></span>
<span id="L2925"><span class="lineNum">    2925</span>                 :             :     end</span>
<span id="L2926"><span class="lineNum">    2926</span>                 :<span class="tlaGNC">      100011 :     else if (stateReg == 6'h2)</span></span>
<span id="L2927"><span class="lineNum">    2927</span>                 :<span class="tlaGNC">      100011 :       stateReg &lt;= 6'h4;</span></span>
<span id="L2928"><span class="lineNum">    2928</span>                 :<span class="tlaGNC">      100010 :     else if (stateReg == 6'h4)</span></span>
<span id="L2929"><span class="lineNum">    2929</span>                 :<span class="tlaGNC">      100010 :       stateReg &lt;= early_finish ? 6'h10 : 6'h8;</span></span>
<span id="L2930"><span class="lineNum">    2930</span>                 :<span class="tlaGNC">      101421 :     else if (stateReg == 6'h8)</span></span>
<span id="L2931"><span class="lineNum">    2931</span>                 :<span class="tlaGNC">      101421 :       stateReg &lt;= (|iter_num_reg) ? 6'h8 : 6'h10;</span></span>
<span id="L2932"><span class="lineNum">    2932</span>                 :<span class="tlaGNC">      100010 :     else if (stateReg == 6'h10)</span></span>
<span id="L2933"><span class="lineNum">    2933</span>                 :<span class="tlaGNC">      100010 :       stateReg &lt;= 6'h20;</span></span>
<span id="L2934"><span class="lineNum">    2934</span>                 :<span class="tlaGNC">      100004 :     else if (stateReg == 6'h20 &amp; io_div_out_ready)</span></span>
<span id="L2935"><span class="lineNum">    2935</span>                 :<span class="tlaGNC">      100004 :       stateReg &lt;= 6'h1;</span></span>
<span id="L2936"><span class="lineNum">    2936</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[1])</span></span>
<span id="L2937"><span class="lineNum">    2937</span>                 :<span class="tlaGNC">      100017 :       x_sign_reg &lt;= x_sign;</span></span>
<span id="L2938"><span class="lineNum">    2938</span>                 :<span class="tlaGNC">      301452 :     if (stateReg[1] | stateReg[2] | stateReg[3])</span></span>
<span id="L2939"><span class="lineNum">    2939</span>                 :<span class="tlaGNC">      301452 :       iter_q_A_reg &lt;=</span></span>
<span id="L2940"><span class="lineNum">    2940</span>                 :<span class="tlaGNC">      301452 :         stateReg[1]</span></span>
<span id="L2941"><span class="lineNum">    2941</span>                 :<span class="tlaGNC">      301452 :           ? _norm_x_part_T_2[31:0]</span></span>
<span id="L2942"><span class="lineNum">    2942</span>                 :<span class="tlaGNC">      301452 :           : stateReg[2]</span></span>
<span id="L2943"><span class="lineNum">    2943</span>                 :<span class="tlaGNC">      301452 :               ? (~early_finish | iterB_reg_0[5]</span></span>
<span id="L2944"><span class="lineNum">    2944</span>                 :<span class="tlaGNC">      301452 :                    ? 32'h0</span></span>
<span id="L2945"><span class="lineNum">    2945</span>                 :<span class="tlaGNC">      301452 :                    : iterB_reg_0[10] ? 32'hFFFFFFFF : abs_x_reg)</span></span>
<span id="L2946"><span class="lineNum">    2946</span>                 :<span class="tlaGNC">      301452 :               : _IterBlock_io_nxt_q_A;</span></span>
<span id="L2947"><span class="lineNum">    2947</span>                 :<span class="tlaGNC">      301452 :     if (stateReg[1] | stateReg[2] | stateReg[3])</span></span>
<span id="L2948"><span class="lineNum">    2948</span>                 :<span class="tlaGNC">      301452 :       iter_q_B_reg &lt;=</span></span>
<span id="L2949"><span class="lineNum">    2949</span>                 :<span class="tlaGNC">      301452 :         stateReg[1]</span></span>
<span id="L2950"><span class="lineNum">    2950</span>                 :<span class="tlaGNC">      301452 :           ? _norm_d_part_T_2[31:0]</span></span>
<span id="L2951"><span class="lineNum">    2951</span>                 :<span class="tlaGNC">      301452 :           : stateReg[2] ? 32'h0 : _IterBlock_io_nxt_q_B;</span></span>
<span id="L2952"><span class="lineNum">    2952</span>                 :<span class="tlaGNC">      201437 :     if (stateReg[2] | stateReg[3]) begin</span></span>
<span id="L2953"><span class="lineNum">    2953</span>                 :<span class="tlaGNC">      201437 :       sel_reg_0_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[37:30] : _IterBlock_io_nxt_sel_0_0;</span></span>
<span id="L2954"><span class="lineNum">    2954</span>                 :<span class="tlaGNC">      201437 :       sel_reg_0_1 &lt;= stateReg[2] ? _qds_cons_io_m_neg_1[8:1] : _IterBlock_io_nxt_sel_0_1;</span></span>
<span id="L2955"><span class="lineNum">    2955</span>                 :<span class="tlaGNC">      201437 :       sel_reg_1_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[37:30] : _IterBlock_io_nxt_sel_1_0;</span></span>
<span id="L2956"><span class="lineNum">    2956</span>                 :<span class="tlaGNC">      201437 :       sel_reg_1_1 &lt;= stateReg[2] ? _qds_cons_io_m_neg_0[8:1] : _IterBlock_io_nxt_sel_1_1;</span></span>
<span id="L2957"><span class="lineNum">    2957</span>                 :<span class="tlaGNC">      201437 :       sel_reg_2_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[37:30] : _IterBlock_io_nxt_sel_2_0;</span></span>
<span id="L2958"><span class="lineNum">    2958</span>                 :<span class="tlaGNC">      201437 :       sel_reg_2_1 &lt;= stateReg[2] ? _qds_cons_io_m_pos_1[8:1] : _IterBlock_io_nxt_sel_2_1;</span></span>
<span id="L2959"><span class="lineNum">    2959</span>                 :<span class="tlaGNC">      201437 :       sel_reg_3_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[37:30] : _IterBlock_io_nxt_sel_3_0;</span></span>
<span id="L2960"><span class="lineNum">    2960</span>                 :<span class="tlaGNC">      201437 :       sel_reg_3_1 &lt;= stateReg[2] ? _qds_cons_io_m_pos_2[8:1] : _IterBlock_io_nxt_sel_3_1;</span></span>
<span id="L2961"><span class="lineNum">    2961</span>                 :             :     end</span>
<span id="L2962"><span class="lineNum">    2962</span>                 :<span class="tlaGNC">      201437 :     if (stateReg[2] | stateReg[3]) begin</span></span>
<span id="L2963"><span class="lineNum">    2963</span>                 :<span class="tlaGNC">      201437 :       spec_reg_0_0_0 &lt;=</span></span>
<span id="L2964"><span class="lineNum">    2964</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_0_0_0;</span></span>
<span id="L2965"><span class="lineNum">    2965</span>                 :<span class="tlaGNC">      201437 :       spec_reg_0_0_1 &lt;= stateReg[2] ? {sel_cons_0_0, 1'h0} : _IterBlock_io_nxt_spec_0_0_1;</span></span>
<span id="L2966"><span class="lineNum">    2966</span>                 :<span class="tlaGNC">      201437 :       spec_reg_0_1_0 &lt;=</span></span>
<span id="L2967"><span class="lineNum">    2967</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_0_1_0;</span></span>
<span id="L2968"><span class="lineNum">    2968</span>                 :<span class="tlaGNC">      201437 :       spec_reg_0_1_1 &lt;= stateReg[2] ? {sel_cons_0_1, 1'h0} : _IterBlock_io_nxt_spec_0_1_1;</span></span>
<span id="L2969"><span class="lineNum">    2969</span>                 :<span class="tlaGNC">      201437 :       spec_reg_0_2_0 &lt;=</span></span>
<span id="L2970"><span class="lineNum">    2970</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_0_2_0;</span></span>
<span id="L2971"><span class="lineNum">    2971</span>                 :<span class="tlaGNC">      201437 :       spec_reg_0_2_1 &lt;= stateReg[2] ? {sel_cons_0_2, 1'h0} : _IterBlock_io_nxt_spec_0_2_1;</span></span>
<span id="L2972"><span class="lineNum">    2972</span>                 :<span class="tlaGNC">      201437 :       spec_reg_0_3_0 &lt;=</span></span>
<span id="L2973"><span class="lineNum">    2973</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_0_3_0;</span></span>
<span id="L2974"><span class="lineNum">    2974</span>                 :<span class="tlaGNC">      201437 :       spec_reg_0_3_1 &lt;= stateReg[2] ? {sel_cons_0_3, 1'h0} : _IterBlock_io_nxt_spec_0_3_1;</span></span>
<span id="L2975"><span class="lineNum">    2975</span>                 :<span class="tlaGNC">      201437 :       spec_reg_1_0_0 &lt;=</span></span>
<span id="L2976"><span class="lineNum">    2976</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_1_0_0;</span></span>
<span id="L2977"><span class="lineNum">    2977</span>                 :<span class="tlaGNC">      201437 :       spec_reg_1_0_1 &lt;= stateReg[2] ? {sel_cons_1_0, 1'h0} : _IterBlock_io_nxt_spec_1_0_1;</span></span>
<span id="L2978"><span class="lineNum">    2978</span>                 :<span class="tlaGNC">      201437 :       spec_reg_1_1_0 &lt;=</span></span>
<span id="L2979"><span class="lineNum">    2979</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_1_1_0;</span></span>
<span id="L2980"><span class="lineNum">    2980</span>                 :<span class="tlaGNC">      201437 :       spec_reg_1_1_1 &lt;= stateReg[2] ? {sel_cons_1_1, 1'h0} : _IterBlock_io_nxt_spec_1_1_1;</span></span>
<span id="L2981"><span class="lineNum">    2981</span>                 :<span class="tlaGNC">      201437 :       spec_reg_1_2_0 &lt;=</span></span>
<span id="L2982"><span class="lineNum">    2982</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_1_2_0;</span></span>
<span id="L2983"><span class="lineNum">    2983</span>                 :<span class="tlaGNC">      201437 :       spec_reg_1_2_1 &lt;= stateReg[2] ? {sel_cons_1_2, 1'h0} : _IterBlock_io_nxt_spec_1_2_1;</span></span>
<span id="L2984"><span class="lineNum">    2984</span>                 :<span class="tlaGNC">      201437 :       spec_reg_1_3_0 &lt;=</span></span>
<span id="L2985"><span class="lineNum">    2985</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_1_3_0;</span></span>
<span id="L2986"><span class="lineNum">    2986</span>                 :<span class="tlaGNC">      201437 :       spec_reg_1_3_1 &lt;= stateReg[2] ? {sel_cons_1_3, 1'h0} : _IterBlock_io_nxt_spec_1_3_1;</span></span>
<span id="L2987"><span class="lineNum">    2987</span>                 :<span class="tlaGNC">      201437 :       spec_reg_2_0_0 &lt;=</span></span>
<span id="L2988"><span class="lineNum">    2988</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_2_0_0;</span></span>
<span id="L2989"><span class="lineNum">    2989</span>                 :<span class="tlaGNC">      201437 :       spec_reg_2_0_1 &lt;=</span></span>
<span id="L2990"><span class="lineNum">    2990</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? {_qds_cons_io_m_neg_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_0_1;</span></span>
<span id="L2991"><span class="lineNum">    2991</span>                 :<span class="tlaGNC">      201437 :       spec_reg_2_1_0 &lt;=</span></span>
<span id="L2992"><span class="lineNum">    2992</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_2_1_0;</span></span>
<span id="L2993"><span class="lineNum">    2993</span>                 :<span class="tlaGNC">      201437 :       spec_reg_2_1_1 &lt;=</span></span>
<span id="L2994"><span class="lineNum">    2994</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? {_qds_cons_io_m_neg_0[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_1_1;</span></span>
<span id="L2995"><span class="lineNum">    2995</span>                 :<span class="tlaGNC">      201437 :       spec_reg_2_2_0 &lt;=</span></span>
<span id="L2996"><span class="lineNum">    2996</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_2_2_0;</span></span>
<span id="L2997"><span class="lineNum">    2997</span>                 :<span class="tlaGNC">      201437 :       spec_reg_2_2_1 &lt;=</span></span>
<span id="L2998"><span class="lineNum">    2998</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? {_qds_cons_io_m_pos_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_2_1;</span></span>
<span id="L2999"><span class="lineNum">    2999</span>                 :<span class="tlaGNC">      201437 :       spec_reg_2_3_0 &lt;=</span></span>
<span id="L3000"><span class="lineNum">    3000</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_2_3_0;</span></span>
<span id="L3001"><span class="lineNum">    3001</span>                 :<span class="tlaGNC">      201437 :       spec_reg_2_3_1 &lt;=</span></span>
<span id="L3002"><span class="lineNum">    3002</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? {_qds_cons_io_m_pos_2[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_3_1;</span></span>
<span id="L3003"><span class="lineNum">    3003</span>                 :<span class="tlaGNC">      201437 :       spec_reg_3_0_0 &lt;=</span></span>
<span id="L3004"><span class="lineNum">    3004</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_3_0_0;</span></span>
<span id="L3005"><span class="lineNum">    3005</span>                 :<span class="tlaGNC">      201437 :       spec_reg_3_0_1 &lt;= stateReg[2] ? {sel_cons_3_0, 1'h0} : _IterBlock_io_nxt_spec_3_0_1;</span></span>
<span id="L3006"><span class="lineNum">    3006</span>                 :<span class="tlaGNC">      201437 :       spec_reg_3_1_0 &lt;=</span></span>
<span id="L3007"><span class="lineNum">    3007</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_3_1_0;</span></span>
<span id="L3008"><span class="lineNum">    3008</span>                 :<span class="tlaGNC">      201437 :       spec_reg_3_1_1 &lt;= stateReg[2] ? {sel_cons_3_1, 1'h0} : _IterBlock_io_nxt_spec_3_1_1;</span></span>
<span id="L3009"><span class="lineNum">    3009</span>                 :<span class="tlaGNC">      201437 :       spec_reg_3_2_0 &lt;=</span></span>
<span id="L3010"><span class="lineNum">    3010</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_3_2_0;</span></span>
<span id="L3011"><span class="lineNum">    3011</span>                 :<span class="tlaGNC">      201437 :       spec_reg_3_2_1 &lt;= stateReg[2] ? {sel_cons_3_2, 1'h0} : _IterBlock_io_nxt_spec_3_2_1;</span></span>
<span id="L3012"><span class="lineNum">    3012</span>                 :<span class="tlaGNC">      201437 :       spec_reg_3_3_0 &lt;=</span></span>
<span id="L3013"><span class="lineNum">    3013</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_3_3_0;</span></span>
<span id="L3014"><span class="lineNum">    3014</span>                 :<span class="tlaGNC">      201437 :       spec_reg_3_3_1 &lt;= stateReg[2] ? {sel_cons_3_3, 1'h0} : _IterBlock_io_nxt_spec_3_3_1;</span></span>
<span id="L3015"><span class="lineNum">    3015</span>                 :<span class="tlaGNC">      201437 :       spec_reg_4_0_0 &lt;=</span></span>
<span id="L3016"><span class="lineNum">    3016</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_4_0_0;</span></span>
<span id="L3017"><span class="lineNum">    3017</span>                 :<span class="tlaGNC">      201437 :       spec_reg_4_0_1 &lt;= stateReg[2] ? {sel_cons_4_0, 1'h0} : _IterBlock_io_nxt_spec_4_0_1;</span></span>
<span id="L3018"><span class="lineNum">    3018</span>                 :<span class="tlaGNC">      201437 :       spec_reg_4_1_0 &lt;=</span></span>
<span id="L3019"><span class="lineNum">    3019</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_4_1_0;</span></span>
<span id="L3020"><span class="lineNum">    3020</span>                 :<span class="tlaGNC">      201437 :       spec_reg_4_1_1 &lt;= stateReg[2] ? {sel_cons_4_1, 1'h0} : _IterBlock_io_nxt_spec_4_1_1;</span></span>
<span id="L3021"><span class="lineNum">    3021</span>                 :<span class="tlaGNC">      201437 :       spec_reg_4_2_0 &lt;=</span></span>
<span id="L3022"><span class="lineNum">    3022</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_4_2_0;</span></span>
<span id="L3023"><span class="lineNum">    3023</span>                 :<span class="tlaGNC">      201437 :       spec_reg_4_2_1 &lt;= stateReg[2] ? {sel_cons_4_2, 1'h0} : _IterBlock_io_nxt_spec_4_2_1;</span></span>
<span id="L3024"><span class="lineNum">    3024</span>                 :<span class="tlaGNC">      201437 :       spec_reg_4_3_0 &lt;=</span></span>
<span id="L3025"><span class="lineNum">    3025</span>                 :<span class="tlaGNC">      201437 :         stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_4_3_0;</span></span>
<span id="L3026"><span class="lineNum">    3026</span>                 :<span class="tlaGNC">      201437 :       spec_reg_4_3_1 &lt;= stateReg[2] ? {sel_cons_4_3, 1'h0} : _IterBlock_io_nxt_spec_4_3_1;</span></span>
<span id="L3027"><span class="lineNum">    3027</span>                 :             :     end</span>
<span id="L3028"><span class="lineNum">    3028</span>                 :<span class="tlaGNC">      301452 :     if (stateReg[1] | stateReg[2] | stateReg[3]) begin</span></span>
<span id="L3029"><span class="lineNum">    3029</span>                 :<span class="tlaGNC">      100017 :       if (stateReg[1])</span></span>
<span id="L3030"><span class="lineNum">    3030</span>                 :<span class="tlaGNC">      100017 :         iterB_reg_0 &lt;= _GEN_6;</span></span>
<span id="L3031"><span class="lineNum">    3031</span>                 :<span class="tlaGNC">      100013 :       else if (stateReg[2]) begin</span></span>
<span id="L3032"><span class="lineNum">    3032</span>                 :<span class="tlaGNC">       41057 :         if (early_finish)</span></span>
<span id="L3033"><span class="lineNum">    3033</span>                 :<span class="tlaGNC">       41057 :           iterB_reg_0 &lt;= _GEN_1;</span></span>
<span id="L3034"><span class="lineNum">    3034</span>                 :             :         else</span>
<span id="L3035"><span class="lineNum">    3035</span>                 :<span class="tlaGNC">       58956 :           iterB_reg_0 &lt;= _w_align_init_0_T_9;</span></span>
<span id="L3036"><span class="lineNum">    3036</span>                 :             :       end</span>
<span id="L3037"><span class="lineNum">    3037</span>                 :             :       else</span>
<span id="L3038"><span class="lineNum">    3038</span>                 :<span class="tlaGNC">      101422 :         iterB_reg_0 &lt;= _IterBlock_io_nxt_iterB_0;</span></span>
<span id="L3039"><span class="lineNum">    3039</span>                 :<span class="tlaGNC">      301452 :       iterB_reg_1 &lt;=</span></span>
<span id="L3040"><span class="lineNum">    3040</span>                 :<span class="tlaGNC">      301452 :         stateReg[1]</span></span>
<span id="L3041"><span class="lineNum">    3041</span>                 :<span class="tlaGNC">      301452 :           ? _GEN_6</span></span>
<span id="L3042"><span class="lineNum">    3042</span>                 :<span class="tlaGNC">      301452 :           : stateReg[2] ? (early_finish ? _GEN_1 : 38'h0) : _IterBlock_io_nxt_iterB_1;</span></span>
<span id="L3043"><span class="lineNum">    3043</span>                 :             :     end</span>
<span id="L3044"><span class="lineNum">    3044</span>                 :<span class="tlaGNC">      100011 :     if (in_handshake) begin</span></span>
<span id="L3045"><span class="lineNum">    3045</span>                 :<span class="tlaGNC">      100011 :       abs_x_reg &lt;= x_sign ? neg_x_q : _GEN_4[io_sew][31:0];</span></span>
<span id="L3046"><span class="lineNum">    3046</span>                 :<span class="tlaGNC">      100011 :       abs_d_reg &lt;= d_sign ? neg_d_q : _GEN_5[io_sew][31:0];</span></span>
<span id="L3047"><span class="lineNum">    3047</span>                 :             :     end</span>
<span id="L3048"><span class="lineNum">    3048</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[1])</span></span>
<span id="L3049"><span class="lineNum">    3049</span>                 :<span class="tlaGNC">      100017 :       lzc_d_reg &lt;= _d_enc_T_63;</span></span>
<span id="L3050"><span class="lineNum">    3050</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[1])</span></span>
<span id="L3051"><span class="lineNum">    3051</span>                 :<span class="tlaGNC">      100017 :       zero_d_reg &lt;= zero_d;</span></span>
<span id="L3052"><span class="lineNum">    3052</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[1])</span></span>
<span id="L3053"><span class="lineNum">    3053</span>                 :<span class="tlaGNC">      100017 :       q_sign_reg &lt;= x_sign ^ d_sign;</span></span>
<span id="L3054"><span class="lineNum">    3054</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[2])</span></span>
<span id="L3055"><span class="lineNum">    3055</span>                 :<span class="tlaGNC">      100013 :       early_finish_q &lt;= early_finish;</span></span>
<span id="L3056"><span class="lineNum">    3056</span>                 :<span class="tlaGNC">      201437 :     if (stateReg[2] | stateReg[3]) begin</span></span>
<span id="L3057"><span class="lineNum">    3057</span>                 :<span class="tlaGNC">      100013 :       if (stateReg[2])</span></span>
<span id="L3058"><span class="lineNum">    3058</span>                 :<span class="tlaGNC">      100013 :         iter_num_reg &lt;= 3'(iterB_reg_0[4:2] + {2'h0, &amp;(iterB_reg_0[1:0])});</span></span>
<span id="L3059"><span class="lineNum">    3059</span>                 :             :       else</span>
<span id="L3060"><span class="lineNum">    3060</span>                 :<span class="tlaGNC">      101424 :         iter_num_reg &lt;= 3'(iter_num_reg - 3'h1);</span></span>
<span id="L3061"><span class="lineNum">    3061</span>                 :             :     end</span>
<span id="L3062"><span class="lineNum">    3062</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[2]) begin</span></span>
<span id="L3063"><span class="lineNum">    3063</span>                 :<span class="tlaGNC">      100013 :       iter_cons_reg_0 &lt;= {_GEN_0[33:0], 4'h0};</span></span>
<span id="L3064"><span class="lineNum">    3064</span>                 :<span class="tlaGNC">      100013 :       iter_cons_reg_1 &lt;= {_GEN_0, 3'h0};</span></span>
<span id="L3065"><span class="lineNum">    3065</span>                 :<span class="tlaGNC">      100013 :       iter_cons_reg_3 &lt;= {norm_d, 3'h0};</span></span>
<span id="L3066"><span class="lineNum">    3066</span>                 :<span class="tlaGNC">      100013 :       iter_cons_reg_4 &lt;= {norm_d[33:0], 4'h0};</span></span>
<span id="L3067"><span class="lineNum">    3067</span>                 :             :     end</span>
<span id="L3068"><span class="lineNum">    3068</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[2]) begin</span></span>
<span id="L3069"><span class="lineNum">    3069</span>                 :<span class="tlaGNC">      100013 :       spec_r2ud_reg_0 &lt;= _GEN_0[29:19];</span></span>
<span id="L3070"><span class="lineNum">    3070</span>                 :<span class="tlaGNC">      100013 :       spec_r2ud_reg_1 &lt;= _GEN_0[30:20];</span></span>
<span id="L3071"><span class="lineNum">    3071</span>                 :<span class="tlaGNC">      100013 :       spec_r2ud_reg_3 &lt;= norm_d[30:20];</span></span>
<span id="L3072"><span class="lineNum">    3072</span>                 :<span class="tlaGNC">      100013 :       spec_r2ud_reg_4 &lt;= norm_d[29:19];</span></span>
<span id="L3073"><span class="lineNum">    3073</span>                 :             :     end</span>
<span id="L3074"><span class="lineNum">    3074</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[2]) begin</span></span>
<span id="L3075"><span class="lineNum">    3075</span>                 :<span class="tlaGNC">      100013 :       d_trunc_reg_0 &lt;= _GEN_0[31:23];</span></span>
<span id="L3076"><span class="lineNum">    3076</span>                 :<span class="tlaGNC">      100013 :       d_trunc_reg_1 &lt;= _GEN_0[32:24];</span></span>
<span id="L3077"><span class="lineNum">    3077</span>                 :<span class="tlaGNC">      100013 :       d_trunc_reg_2 &lt;= norm_d[32:24];</span></span>
<span id="L3078"><span class="lineNum">    3078</span>                 :<span class="tlaGNC">      100013 :       d_trunc_reg_3 &lt;= norm_d[31:23];</span></span>
<span id="L3079"><span class="lineNum">    3079</span>                 :             :     end</span>
<span id="L3080"><span class="lineNum">    3080</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[2]) begin</span></span>
<span id="L3081"><span class="lineNum">    3081</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_0_0 &lt;= sel_cons_0_0;</span></span>
<span id="L3082"><span class="lineNum">    3082</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_0_1 &lt;= sel_cons_0_1;</span></span>
<span id="L3083"><span class="lineNum">    3083</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_0_2 &lt;= sel_cons_0_2;</span></span>
<span id="L3084"><span class="lineNum">    3084</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_0_3 &lt;= sel_cons_0_3;</span></span>
<span id="L3085"><span class="lineNum">    3085</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_1_0 &lt;= sel_cons_1_0;</span></span>
<span id="L3086"><span class="lineNum">    3086</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_1_1 &lt;= sel_cons_1_1;</span></span>
<span id="L3087"><span class="lineNum">    3087</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_1_2 &lt;= sel_cons_1_2;</span></span>
<span id="L3088"><span class="lineNum">    3088</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_1_3 &lt;= sel_cons_1_3;</span></span>
<span id="L3089"><span class="lineNum">    3089</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_2_0 &lt;= _qds_cons_io_m_neg_1[8:1];</span></span>
<span id="L3090"><span class="lineNum">    3090</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_2_1 &lt;= _qds_cons_io_m_neg_0[8:1];</span></span>
<span id="L3091"><span class="lineNum">    3091</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_2_2 &lt;= _qds_cons_io_m_pos_1[8:1];</span></span>
<span id="L3092"><span class="lineNum">    3092</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_2_3 &lt;= _qds_cons_io_m_pos_2[8:1];</span></span>
<span id="L3093"><span class="lineNum">    3093</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_3_0 &lt;= sel_cons_3_0;</span></span>
<span id="L3094"><span class="lineNum">    3094</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_3_1 &lt;= sel_cons_3_1;</span></span>
<span id="L3095"><span class="lineNum">    3095</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_3_2 &lt;= sel_cons_3_2;</span></span>
<span id="L3096"><span class="lineNum">    3096</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_3_3 &lt;= sel_cons_3_3;</span></span>
<span id="L3097"><span class="lineNum">    3097</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_4_0 &lt;= sel_cons_4_0;</span></span>
<span id="L3098"><span class="lineNum">    3098</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_4_1 &lt;= sel_cons_4_1;</span></span>
<span id="L3099"><span class="lineNum">    3099</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_4_2 &lt;= sel_cons_4_2;</span></span>
<span id="L3100"><span class="lineNum">    3100</span>                 :<span class="tlaGNC">      100013 :       sel_cons_reg_4_3 &lt;= sel_cons_4_3;</span></span>
<span id="L3101"><span class="lineNum">    3101</span>                 :             :     end</span>
<span id="L3102"><span class="lineNum">    3102</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[2]) begin</span></span>
<span id="L3103"><span class="lineNum">    3103</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_0_0 &lt;= 9'(_GEN_0[29:21] + _qds_cons_io_m_neg_1);</span></span>
<span id="L3104"><span class="lineNum">    3104</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_0_1 &lt;= 9'(_GEN_0[29:21] + _qds_cons_io_m_neg_0);</span></span>
<span id="L3105"><span class="lineNum">    3105</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_0_2 &lt;= 9'(_GEN_0[29:21] + _qds_cons_io_m_pos_1);</span></span>
<span id="L3106"><span class="lineNum">    3106</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_0_3 &lt;= 9'(_GEN_0[29:21] + _qds_cons_io_m_pos_2);</span></span>
<span id="L3107"><span class="lineNum">    3107</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_1_0 &lt;= 9'(_GEN_0[30:22] + _qds_cons_io_m_neg_1);</span></span>
<span id="L3108"><span class="lineNum">    3108</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_1_1 &lt;= 9'(_GEN_0[30:22] + _qds_cons_io_m_neg_0);</span></span>
<span id="L3109"><span class="lineNum">    3109</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_1_2 &lt;= 9'(_GEN_0[30:22] + _qds_cons_io_m_pos_1);</span></span>
<span id="L3110"><span class="lineNum">    3110</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_1_3 &lt;= 9'(_GEN_0[30:22] + _qds_cons_io_m_pos_2);</span></span>
<span id="L3111"><span class="lineNum">    3111</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_2_0 &lt;= _qds_cons_io_m_neg_1;</span></span>
<span id="L3112"><span class="lineNum">    3112</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_2_1 &lt;= _qds_cons_io_m_neg_0;</span></span>
<span id="L3113"><span class="lineNum">    3113</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_2_2 &lt;= _qds_cons_io_m_pos_1;</span></span>
<span id="L3114"><span class="lineNum">    3114</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_2_3 &lt;= _qds_cons_io_m_pos_2;</span></span>
<span id="L3115"><span class="lineNum">    3115</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_3_0 &lt;= 9'(norm_d[30:22] + _qds_cons_io_m_neg_1);</span></span>
<span id="L3116"><span class="lineNum">    3116</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_3_1 &lt;= 9'(norm_d[30:22] + _qds_cons_io_m_neg_0);</span></span>
<span id="L3117"><span class="lineNum">    3117</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_3_2 &lt;= 9'(norm_d[30:22] + _qds_cons_io_m_pos_1);</span></span>
<span id="L3118"><span class="lineNum">    3118</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_3_3 &lt;= 9'(norm_d[30:22] + _qds_cons_io_m_pos_2);</span></span>
<span id="L3119"><span class="lineNum">    3119</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_4_0 &lt;= 9'(norm_d[29:21] + _qds_cons_io_m_neg_1);</span></span>
<span id="L3120"><span class="lineNum">    3120</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_4_1 &lt;= 9'(norm_d[29:21] + _qds_cons_io_m_neg_0);</span></span>
<span id="L3121"><span class="lineNum">    3121</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_4_2 &lt;= 9'(norm_d[29:21] + _qds_cons_io_m_pos_1);</span></span>
<span id="L3122"><span class="lineNum">    3122</span>                 :<span class="tlaGNC">      100013 :       spec_cons_reg_4_3 &lt;= 9'(norm_d[29:21] + _qds_cons_io_m_pos_2);</span></span>
<span id="L3123"><span class="lineNum">    3123</span>                 :             :     end</span>
<span id="L3124"><span class="lineNum">    3124</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[4])</span></span>
<span id="L3125"><span class="lineNum">    3125</span>                 :<span class="tlaGNC">      100013 :       q_A_sign_c_reg &lt;= q_sign_reg &amp; ~zero_d_reg ? neg_x_q : iter_q_A_reg;</span></span>
<span id="L3126"><span class="lineNum">    3126</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[4])</span></span>
<span id="L3127"><span class="lineNum">    3127</span>                 :<span class="tlaGNC">      100013 :       q_B_sign_c_reg &lt;= q_sign_reg &amp; ~zero_d_reg ? neg_d_q : iter_q_B_reg;</span></span>
<span id="L3128"><span class="lineNum">    3128</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[4])</span></span>
<span id="L3129"><span class="lineNum">    3129</span>                 :<span class="tlaGNC">      100013 :       Bypass_final_rem_reg &lt;=</span></span>
<span id="L3130"><span class="lineNum">    3130</span>                 :<span class="tlaGNC">      100013 :         x_sign_reg</span></span>
<span id="L3131"><span class="lineNum">    3131</span>                 :<span class="tlaGNC">      100013 :           ? 38'(~iterB_reg_0 + 38'(~iterB_reg_1 + 38'h2))</span></span>
<span id="L3132"><span class="lineNum">    3132</span>                 :<span class="tlaGNC">      100013 :           : _Bypass_final_rem_plus_d_T_9;</span></span>
<span id="L3133"><span class="lineNum">    3133</span>                 :<span class="tlaGNC">      100013 :     if (stateReg[4])</span></span>
<span id="L3134"><span class="lineNum">    3134</span>                 :<span class="tlaGNC">      100013 :       Bypass_final_rem_plus_d_reg &lt;=</span></span>
<span id="L3135"><span class="lineNum">    3135</span>                 :<span class="tlaGNC">      100013 :         x_sign_reg</span></span>
<span id="L3136"><span class="lineNum">    3136</span>                 :<span class="tlaGNC">      100013 :           ? 38'(38'(~iterB_reg_0 + ~iterB_reg_1)</span></span>
<span id="L3137"><span class="lineNum">    3137</span>                 :<span class="tlaGNC">      100013 :                 + 38'({iter_cons_reg_1[35:0], 2'h0} + 38'h2))</span></span>
<span id="L3138"><span class="lineNum">    3138</span>                 :<span class="tlaGNC">      100013 :           : 38'(_Bypass_final_rem_plus_d_T_9 + {iter_cons_reg_3[35:0], 2'h0});</span></span>
<span id="L3139"><span class="lineNum">    3139</span>                 :             :   end // always @(posedge)</span>
<span id="L3140"><span class="lineNum">    3140</span>                 :             :   SRT4qdsCons qds_cons (</span>
<span id="L3141"><span class="lineNum">    3141</span>                 :             :     .io_d_trunc_3 (norm_d[30:28]),</span>
<span id="L3142"><span class="lineNum">    3142</span>                 :             :     .io_m_neg_1   (_qds_cons_io_m_neg_1),</span>
<span id="L3143"><span class="lineNum">    3143</span>                 :             :     .io_m_neg_0   (_qds_cons_io_m_neg_0),</span>
<span id="L3144"><span class="lineNum">    3144</span>                 :             :     .io_m_pos_1   (_qds_cons_io_m_pos_1),</span>
<span id="L3145"><span class="lineNum">    3145</span>                 :             :     .io_m_pos_2   (_qds_cons_io_m_pos_2)</span>
<span id="L3146"><span class="lineNum">    3146</span>                 :             :   );</span>
<span id="L3147"><span class="lineNum">    3147</span>                 :             :   IterBlock_v4_4 IterBlock (</span>
<span id="L3148"><span class="lineNum">    3148</span>                 :             :     .io_Sel_cons_0_0   (sel_cons_reg_0_0),</span>
<span id="L3149"><span class="lineNum">    3149</span>                 :             :     .io_Sel_cons_0_1   (sel_cons_reg_0_1),</span>
<span id="L3150"><span class="lineNum">    3150</span>                 :             :     .io_Sel_cons_0_2   (sel_cons_reg_0_2),</span>
<span id="L3151"><span class="lineNum">    3151</span>                 :             :     .io_Sel_cons_0_3   (sel_cons_reg_0_3),</span>
<span id="L3152"><span class="lineNum">    3152</span>                 :             :     .io_Sel_cons_1_0   (sel_cons_reg_1_0),</span>
<span id="L3153"><span class="lineNum">    3153</span>                 :             :     .io_Sel_cons_1_1   (sel_cons_reg_1_1),</span>
<span id="L3154"><span class="lineNum">    3154</span>                 :             :     .io_Sel_cons_1_2   (sel_cons_reg_1_2),</span>
<span id="L3155"><span class="lineNum">    3155</span>                 :             :     .io_Sel_cons_1_3   (sel_cons_reg_1_3),</span>
<span id="L3156"><span class="lineNum">    3156</span>                 :             :     .io_Sel_cons_2_0   (sel_cons_reg_2_0),</span>
<span id="L3157"><span class="lineNum">    3157</span>                 :             :     .io_Sel_cons_2_1   (sel_cons_reg_2_1),</span>
<span id="L3158"><span class="lineNum">    3158</span>                 :             :     .io_Sel_cons_2_2   (sel_cons_reg_2_2),</span>
<span id="L3159"><span class="lineNum">    3159</span>                 :             :     .io_Sel_cons_2_3   (sel_cons_reg_2_3),</span>
<span id="L3160"><span class="lineNum">    3160</span>                 :             :     .io_Sel_cons_3_0   (sel_cons_reg_3_0),</span>
<span id="L3161"><span class="lineNum">    3161</span>                 :             :     .io_Sel_cons_3_1   (sel_cons_reg_3_1),</span>
<span id="L3162"><span class="lineNum">    3162</span>                 :             :     .io_Sel_cons_3_2   (sel_cons_reg_3_2),</span>
<span id="L3163"><span class="lineNum">    3163</span>                 :             :     .io_Sel_cons_3_3   (sel_cons_reg_3_3),</span>
<span id="L3164"><span class="lineNum">    3164</span>                 :             :     .io_Sel_cons_4_0   (sel_cons_reg_4_0),</span>
<span id="L3165"><span class="lineNum">    3165</span>                 :             :     .io_Sel_cons_4_1   (sel_cons_reg_4_1),</span>
<span id="L3166"><span class="lineNum">    3166</span>                 :             :     .io_Sel_cons_4_2   (sel_cons_reg_4_2),</span>
<span id="L3167"><span class="lineNum">    3167</span>                 :             :     .io_Sel_cons_4_3   (sel_cons_reg_4_3),</span>
<span id="L3168"><span class="lineNum">    3168</span>                 :             :     .io_Spec_cons_0_0  (spec_cons_reg_0_0),</span>
<span id="L3169"><span class="lineNum">    3169</span>                 :             :     .io_Spec_cons_0_1  (spec_cons_reg_0_1),</span>
<span id="L3170"><span class="lineNum">    3170</span>                 :             :     .io_Spec_cons_0_2  (spec_cons_reg_0_2),</span>
<span id="L3171"><span class="lineNum">    3171</span>                 :             :     .io_Spec_cons_0_3  (spec_cons_reg_0_3),</span>
<span id="L3172"><span class="lineNum">    3172</span>                 :             :     .io_Spec_cons_1_0  (spec_cons_reg_1_0),</span>
<span id="L3173"><span class="lineNum">    3173</span>                 :             :     .io_Spec_cons_1_1  (spec_cons_reg_1_1),</span>
<span id="L3174"><span class="lineNum">    3174</span>                 :             :     .io_Spec_cons_1_2  (spec_cons_reg_1_2),</span>
<span id="L3175"><span class="lineNum">    3175</span>                 :             :     .io_Spec_cons_1_3  (spec_cons_reg_1_3),</span>
<span id="L3176"><span class="lineNum">    3176</span>                 :             :     .io_Spec_cons_2_0  (spec_cons_reg_2_0),</span>
<span id="L3177"><span class="lineNum">    3177</span>                 :             :     .io_Spec_cons_2_1  (spec_cons_reg_2_1),</span>
<span id="L3178"><span class="lineNum">    3178</span>                 :             :     .io_Spec_cons_2_2  (spec_cons_reg_2_2),</span>
<span id="L3179"><span class="lineNum">    3179</span>                 :             :     .io_Spec_cons_2_3  (spec_cons_reg_2_3),</span>
<span id="L3180"><span class="lineNum">    3180</span>                 :             :     .io_Spec_cons_3_0  (spec_cons_reg_3_0),</span>
<span id="L3181"><span class="lineNum">    3181</span>                 :             :     .io_Spec_cons_3_1  (spec_cons_reg_3_1),</span>
<span id="L3182"><span class="lineNum">    3182</span>                 :             :     .io_Spec_cons_3_2  (spec_cons_reg_3_2),</span>
<span id="L3183"><span class="lineNum">    3183</span>                 :             :     .io_Spec_cons_3_3  (spec_cons_reg_3_3),</span>
<span id="L3184"><span class="lineNum">    3184</span>                 :             :     .io_Spec_cons_4_0  (spec_cons_reg_4_0),</span>
<span id="L3185"><span class="lineNum">    3185</span>                 :             :     .io_Spec_cons_4_1  (spec_cons_reg_4_1),</span>
<span id="L3186"><span class="lineNum">    3186</span>                 :             :     .io_Spec_cons_4_2  (spec_cons_reg_4_2),</span>
<span id="L3187"><span class="lineNum">    3187</span>                 :             :     .io_Spec_cons_4_3  (spec_cons_reg_4_3),</span>
<span id="L3188"><span class="lineNum">    3188</span>                 :             :     .io_iter_cons_0    (iter_cons_reg_0),</span>
<span id="L3189"><span class="lineNum">    3189</span>                 :             :     .io_iter_cons_1    (iter_cons_reg_1),</span>
<span id="L3190"><span class="lineNum">    3190</span>                 :             :     .io_iter_cons_3    (iter_cons_reg_3),</span>
<span id="L3191"><span class="lineNum">    3191</span>                 :             :     .io_iter_cons_4    (iter_cons_reg_4),</span>
<span id="L3192"><span class="lineNum">    3192</span>                 :             :     .io_d_trunc_0      (d_trunc_reg_0),</span>
<span id="L3193"><span class="lineNum">    3193</span>                 :             :     .io_d_trunc_1      (d_trunc_reg_1),</span>
<span id="L3194"><span class="lineNum">    3194</span>                 :             :     .io_d_trunc_2      (d_trunc_reg_2),</span>
<span id="L3195"><span class="lineNum">    3195</span>                 :             :     .io_d_trunc_3      (d_trunc_reg_3),</span>
<span id="L3196"><span class="lineNum">    3196</span>                 :             :     .io_spec_r2ud_0    (spec_r2ud_reg_0),</span>
<span id="L3197"><span class="lineNum">    3197</span>                 :             :     .io_spec_r2ud_1    (spec_r2ud_reg_1),</span>
<span id="L3198"><span class="lineNum">    3198</span>                 :             :     .io_spec_r2ud_3    (spec_r2ud_reg_3),</span>
<span id="L3199"><span class="lineNum">    3199</span>                 :             :     .io_spec_r2ud_4    (spec_r2ud_reg_4),</span>
<span id="L3200"><span class="lineNum">    3200</span>                 :             :     .io_pre_q_A        (iter_q_A_reg),</span>
<span id="L3201"><span class="lineNum">    3201</span>                 :             :     .io_pre_q_B        (iter_q_B_reg),</span>
<span id="L3202"><span class="lineNum">    3202</span>                 :             :     .io_nxt_q_A        (_IterBlock_io_nxt_q_A),</span>
<span id="L3203"><span class="lineNum">    3203</span>                 :             :     .io_nxt_q_B        (_IterBlock_io_nxt_q_B),</span>
<span id="L3204"><span class="lineNum">    3204</span>                 :             :     .io_pre_sel_0_0    (sel_reg_0_0),</span>
<span id="L3205"><span class="lineNum">    3205</span>                 :             :     .io_pre_sel_0_1    (sel_reg_0_1),</span>
<span id="L3206"><span class="lineNum">    3206</span>                 :             :     .io_pre_sel_1_0    (sel_reg_1_0),</span>
<span id="L3207"><span class="lineNum">    3207</span>                 :             :     .io_pre_sel_1_1    (sel_reg_1_1),</span>
<span id="L3208"><span class="lineNum">    3208</span>                 :             :     .io_pre_sel_2_0    (sel_reg_2_0),</span>
<span id="L3209"><span class="lineNum">    3209</span>                 :             :     .io_pre_sel_2_1    (sel_reg_2_1),</span>
<span id="L3210"><span class="lineNum">    3210</span>                 :             :     .io_pre_sel_3_0    (sel_reg_3_0),</span>
<span id="L3211"><span class="lineNum">    3211</span>                 :             :     .io_pre_sel_3_1    (sel_reg_3_1),</span>
<span id="L3212"><span class="lineNum">    3212</span>                 :             :     .io_nxt_sel_0_0    (_IterBlock_io_nxt_sel_0_0),</span>
<span id="L3213"><span class="lineNum">    3213</span>                 :             :     .io_nxt_sel_0_1    (_IterBlock_io_nxt_sel_0_1),</span>
<span id="L3214"><span class="lineNum">    3214</span>                 :             :     .io_nxt_sel_1_0    (_IterBlock_io_nxt_sel_1_0),</span>
<span id="L3215"><span class="lineNum">    3215</span>                 :             :     .io_nxt_sel_1_1    (_IterBlock_io_nxt_sel_1_1),</span>
<span id="L3216"><span class="lineNum">    3216</span>                 :             :     .io_nxt_sel_2_0    (_IterBlock_io_nxt_sel_2_0),</span>
<span id="L3217"><span class="lineNum">    3217</span>                 :             :     .io_nxt_sel_2_1    (_IterBlock_io_nxt_sel_2_1),</span>
<span id="L3218"><span class="lineNum">    3218</span>                 :             :     .io_nxt_sel_3_0    (_IterBlock_io_nxt_sel_3_0),</span>
<span id="L3219"><span class="lineNum">    3219</span>                 :             :     .io_nxt_sel_3_1    (_IterBlock_io_nxt_sel_3_1),</span>
<span id="L3220"><span class="lineNum">    3220</span>                 :             :     .io_pre_spec_0_0_0 (spec_reg_0_0_0),</span>
<span id="L3221"><span class="lineNum">    3221</span>                 :             :     .io_pre_spec_0_0_1 (spec_reg_0_0_1),</span>
<span id="L3222"><span class="lineNum">    3222</span>                 :             :     .io_pre_spec_0_1_0 (spec_reg_0_1_0),</span>
<span id="L3223"><span class="lineNum">    3223</span>                 :             :     .io_pre_spec_0_1_1 (spec_reg_0_1_1),</span>
<span id="L3224"><span class="lineNum">    3224</span>                 :             :     .io_pre_spec_0_2_0 (spec_reg_0_2_0),</span>
<span id="L3225"><span class="lineNum">    3225</span>                 :             :     .io_pre_spec_0_2_1 (spec_reg_0_2_1),</span>
<span id="L3226"><span class="lineNum">    3226</span>                 :             :     .io_pre_spec_0_3_0 (spec_reg_0_3_0),</span>
<span id="L3227"><span class="lineNum">    3227</span>                 :             :     .io_pre_spec_0_3_1 (spec_reg_0_3_1),</span>
<span id="L3228"><span class="lineNum">    3228</span>                 :             :     .io_pre_spec_1_0_0 (spec_reg_1_0_0),</span>
<span id="L3229"><span class="lineNum">    3229</span>                 :             :     .io_pre_spec_1_0_1 (spec_reg_1_0_1),</span>
<span id="L3230"><span class="lineNum">    3230</span>                 :             :     .io_pre_spec_1_1_0 (spec_reg_1_1_0),</span>
<span id="L3231"><span class="lineNum">    3231</span>                 :             :     .io_pre_spec_1_1_1 (spec_reg_1_1_1),</span>
<span id="L3232"><span class="lineNum">    3232</span>                 :             :     .io_pre_spec_1_2_0 (spec_reg_1_2_0),</span>
<span id="L3233"><span class="lineNum">    3233</span>                 :             :     .io_pre_spec_1_2_1 (spec_reg_1_2_1),</span>
<span id="L3234"><span class="lineNum">    3234</span>                 :             :     .io_pre_spec_1_3_0 (spec_reg_1_3_0),</span>
<span id="L3235"><span class="lineNum">    3235</span>                 :             :     .io_pre_spec_1_3_1 (spec_reg_1_3_1),</span>
<span id="L3236"><span class="lineNum">    3236</span>                 :             :     .io_pre_spec_2_0_0 (spec_reg_2_0_0),</span>
<span id="L3237"><span class="lineNum">    3237</span>                 :             :     .io_pre_spec_2_0_1 (spec_reg_2_0_1),</span>
<span id="L3238"><span class="lineNum">    3238</span>                 :             :     .io_pre_spec_2_1_0 (spec_reg_2_1_0),</span>
<span id="L3239"><span class="lineNum">    3239</span>                 :             :     .io_pre_spec_2_1_1 (spec_reg_2_1_1),</span>
<span id="L3240"><span class="lineNum">    3240</span>                 :             :     .io_pre_spec_2_2_0 (spec_reg_2_2_0),</span>
<span id="L3241"><span class="lineNum">    3241</span>                 :             :     .io_pre_spec_2_2_1 (spec_reg_2_2_1),</span>
<span id="L3242"><span class="lineNum">    3242</span>                 :             :     .io_pre_spec_2_3_0 (spec_reg_2_3_0),</span>
<span id="L3243"><span class="lineNum">    3243</span>                 :             :     .io_pre_spec_2_3_1 (spec_reg_2_3_1),</span>
<span id="L3244"><span class="lineNum">    3244</span>                 :             :     .io_pre_spec_3_0_0 (spec_reg_3_0_0),</span>
<span id="L3245"><span class="lineNum">    3245</span>                 :             :     .io_pre_spec_3_0_1 (spec_reg_3_0_1),</span>
<span id="L3246"><span class="lineNum">    3246</span>                 :             :     .io_pre_spec_3_1_0 (spec_reg_3_1_0),</span>
<span id="L3247"><span class="lineNum">    3247</span>                 :             :     .io_pre_spec_3_1_1 (spec_reg_3_1_1),</span>
<span id="L3248"><span class="lineNum">    3248</span>                 :             :     .io_pre_spec_3_2_0 (spec_reg_3_2_0),</span>
<span id="L3249"><span class="lineNum">    3249</span>                 :             :     .io_pre_spec_3_2_1 (spec_reg_3_2_1),</span>
<span id="L3250"><span class="lineNum">    3250</span>                 :             :     .io_pre_spec_3_3_0 (spec_reg_3_3_0),</span>
<span id="L3251"><span class="lineNum">    3251</span>                 :             :     .io_pre_spec_3_3_1 (spec_reg_3_3_1),</span>
<span id="L3252"><span class="lineNum">    3252</span>                 :             :     .io_pre_spec_4_0_0 (spec_reg_4_0_0),</span>
<span id="L3253"><span class="lineNum">    3253</span>                 :             :     .io_pre_spec_4_0_1 (spec_reg_4_0_1),</span>
<span id="L3254"><span class="lineNum">    3254</span>                 :             :     .io_pre_spec_4_1_0 (spec_reg_4_1_0),</span>
<span id="L3255"><span class="lineNum">    3255</span>                 :             :     .io_pre_spec_4_1_1 (spec_reg_4_1_1),</span>
<span id="L3256"><span class="lineNum">    3256</span>                 :             :     .io_pre_spec_4_2_0 (spec_reg_4_2_0),</span>
<span id="L3257"><span class="lineNum">    3257</span>                 :             :     .io_pre_spec_4_2_1 (spec_reg_4_2_1),</span>
<span id="L3258"><span class="lineNum">    3258</span>                 :             :     .io_pre_spec_4_3_0 (spec_reg_4_3_0),</span>
<span id="L3259"><span class="lineNum">    3259</span>                 :             :     .io_pre_spec_4_3_1 (spec_reg_4_3_1),</span>
<span id="L3260"><span class="lineNum">    3260</span>                 :             :     .io_nxt_spec_0_0_0 (_IterBlock_io_nxt_spec_0_0_0),</span>
<span id="L3261"><span class="lineNum">    3261</span>                 :             :     .io_nxt_spec_0_0_1 (_IterBlock_io_nxt_spec_0_0_1),</span>
<span id="L3262"><span class="lineNum">    3262</span>                 :             :     .io_nxt_spec_0_1_0 (_IterBlock_io_nxt_spec_0_1_0),</span>
<span id="L3263"><span class="lineNum">    3263</span>                 :             :     .io_nxt_spec_0_1_1 (_IterBlock_io_nxt_spec_0_1_1),</span>
<span id="L3264"><span class="lineNum">    3264</span>                 :             :     .io_nxt_spec_0_2_0 (_IterBlock_io_nxt_spec_0_2_0),</span>
<span id="L3265"><span class="lineNum">    3265</span>                 :             :     .io_nxt_spec_0_2_1 (_IterBlock_io_nxt_spec_0_2_1),</span>
<span id="L3266"><span class="lineNum">    3266</span>                 :             :     .io_nxt_spec_0_3_0 (_IterBlock_io_nxt_spec_0_3_0),</span>
<span id="L3267"><span class="lineNum">    3267</span>                 :             :     .io_nxt_spec_0_3_1 (_IterBlock_io_nxt_spec_0_3_1),</span>
<span id="L3268"><span class="lineNum">    3268</span>                 :             :     .io_nxt_spec_1_0_0 (_IterBlock_io_nxt_spec_1_0_0),</span>
<span id="L3269"><span class="lineNum">    3269</span>                 :             :     .io_nxt_spec_1_0_1 (_IterBlock_io_nxt_spec_1_0_1),</span>
<span id="L3270"><span class="lineNum">    3270</span>                 :             :     .io_nxt_spec_1_1_0 (_IterBlock_io_nxt_spec_1_1_0),</span>
<span id="L3271"><span class="lineNum">    3271</span>                 :             :     .io_nxt_spec_1_1_1 (_IterBlock_io_nxt_spec_1_1_1),</span>
<span id="L3272"><span class="lineNum">    3272</span>                 :             :     .io_nxt_spec_1_2_0 (_IterBlock_io_nxt_spec_1_2_0),</span>
<span id="L3273"><span class="lineNum">    3273</span>                 :             :     .io_nxt_spec_1_2_1 (_IterBlock_io_nxt_spec_1_2_1),</span>
<span id="L3274"><span class="lineNum">    3274</span>                 :             :     .io_nxt_spec_1_3_0 (_IterBlock_io_nxt_spec_1_3_0),</span>
<span id="L3275"><span class="lineNum">    3275</span>                 :             :     .io_nxt_spec_1_3_1 (_IterBlock_io_nxt_spec_1_3_1),</span>
<span id="L3276"><span class="lineNum">    3276</span>                 :             :     .io_nxt_spec_2_0_0 (_IterBlock_io_nxt_spec_2_0_0),</span>
<span id="L3277"><span class="lineNum">    3277</span>                 :             :     .io_nxt_spec_2_0_1 (_IterBlock_io_nxt_spec_2_0_1),</span>
<span id="L3278"><span class="lineNum">    3278</span>                 :             :     .io_nxt_spec_2_1_0 (_IterBlock_io_nxt_spec_2_1_0),</span>
<span id="L3279"><span class="lineNum">    3279</span>                 :             :     .io_nxt_spec_2_1_1 (_IterBlock_io_nxt_spec_2_1_1),</span>
<span id="L3280"><span class="lineNum">    3280</span>                 :             :     .io_nxt_spec_2_2_0 (_IterBlock_io_nxt_spec_2_2_0),</span>
<span id="L3281"><span class="lineNum">    3281</span>                 :             :     .io_nxt_spec_2_2_1 (_IterBlock_io_nxt_spec_2_2_1),</span>
<span id="L3282"><span class="lineNum">    3282</span>                 :             :     .io_nxt_spec_2_3_0 (_IterBlock_io_nxt_spec_2_3_0),</span>
<span id="L3283"><span class="lineNum">    3283</span>                 :             :     .io_nxt_spec_2_3_1 (_IterBlock_io_nxt_spec_2_3_1),</span>
<span id="L3284"><span class="lineNum">    3284</span>                 :             :     .io_nxt_spec_3_0_0 (_IterBlock_io_nxt_spec_3_0_0),</span>
<span id="L3285"><span class="lineNum">    3285</span>                 :             :     .io_nxt_spec_3_0_1 (_IterBlock_io_nxt_spec_3_0_1),</span>
<span id="L3286"><span class="lineNum">    3286</span>                 :             :     .io_nxt_spec_3_1_0 (_IterBlock_io_nxt_spec_3_1_0),</span>
<span id="L3287"><span class="lineNum">    3287</span>                 :             :     .io_nxt_spec_3_1_1 (_IterBlock_io_nxt_spec_3_1_1),</span>
<span id="L3288"><span class="lineNum">    3288</span>                 :             :     .io_nxt_spec_3_2_0 (_IterBlock_io_nxt_spec_3_2_0),</span>
<span id="L3289"><span class="lineNum">    3289</span>                 :             :     .io_nxt_spec_3_2_1 (_IterBlock_io_nxt_spec_3_2_1),</span>
<span id="L3290"><span class="lineNum">    3290</span>                 :             :     .io_nxt_spec_3_3_0 (_IterBlock_io_nxt_spec_3_3_0),</span>
<span id="L3291"><span class="lineNum">    3291</span>                 :             :     .io_nxt_spec_3_3_1 (_IterBlock_io_nxt_spec_3_3_1),</span>
<span id="L3292"><span class="lineNum">    3292</span>                 :             :     .io_nxt_spec_4_0_0 (_IterBlock_io_nxt_spec_4_0_0),</span>
<span id="L3293"><span class="lineNum">    3293</span>                 :             :     .io_nxt_spec_4_0_1 (_IterBlock_io_nxt_spec_4_0_1),</span>
<span id="L3294"><span class="lineNum">    3294</span>                 :             :     .io_nxt_spec_4_1_0 (_IterBlock_io_nxt_spec_4_1_0),</span>
<span id="L3295"><span class="lineNum">    3295</span>                 :             :     .io_nxt_spec_4_1_1 (_IterBlock_io_nxt_spec_4_1_1),</span>
<span id="L3296"><span class="lineNum">    3296</span>                 :             :     .io_nxt_spec_4_2_0 (_IterBlock_io_nxt_spec_4_2_0),</span>
<span id="L3297"><span class="lineNum">    3297</span>                 :             :     .io_nxt_spec_4_2_1 (_IterBlock_io_nxt_spec_4_2_1),</span>
<span id="L3298"><span class="lineNum">    3298</span>                 :             :     .io_nxt_spec_4_3_0 (_IterBlock_io_nxt_spec_4_3_0),</span>
<span id="L3299"><span class="lineNum">    3299</span>                 :             :     .io_nxt_spec_4_3_1 (_IterBlock_io_nxt_spec_4_3_1),</span>
<span id="L3300"><span class="lineNum">    3300</span>                 :             :     .io_pre_iterB_0    (iterB_reg_0),</span>
<span id="L3301"><span class="lineNum">    3301</span>                 :             :     .io_pre_iterB_1    (iterB_reg_1),</span>
<span id="L3302"><span class="lineNum">    3302</span>                 :             :     .io_nxt_iterB_0    (_IterBlock_io_nxt_iterB_0),</span>
<span id="L3303"><span class="lineNum">    3303</span>                 :             :     .io_nxt_iterB_1    (_IterBlock_io_nxt_iterB_1)</span>
<span id="L3304"><span class="lineNum">    3304</span>                 :             :   );</span>
<span id="L3305"><span class="lineNum">    3305</span>                 :             :   assign io_d_zero = zero_d_reg;</span>
<span id="L3306"><span class="lineNum">    3306</span>                 :             :   assign io_div_out_valid = stateReg[5];</span>
<span id="L3307"><span class="lineNum">    3307</span>                 :             :   assign io_div_out_q = adjust ? q_B_sign_c_reg : q_A_sign_c_reg;</span>
<span id="L3308"><span class="lineNum">    3308</span>                 :             :   assign io_div_out_rem = early_finish_q ? rem_adjust[34:3] : rem_adjust_ralign[31:0];</span>
<span id="L3309"><span class="lineNum">    3309</span>                 :             : endmodule</span>
<span id="L3310"><span class="lineNum">    3310</span>                 :             : </span>
<span id="L3311"><span class="lineNum">    3311</span>                 :             : module CSA3_2_186(</span>
<span id="L3312"><span class="lineNum">    3312</span>                 :<span class="tlaGNC">       40363 :   input  [69:0] io_in_0,</span></span>
<span id="L3313"><span class="lineNum">    3313</span>                 :<span class="tlaGNC">       38972 :   input  [69:0] io_in_1,</span></span>
<span id="L3314"><span class="lineNum">    3314</span>                 :<span class="tlaGNC">          16 :   input  [69:0] io_in_2,</span></span>
<span id="L3315"><span class="lineNum">    3315</span>                 :<span class="tlaGNC">        2471 :   output [69:0] io_out_0,</span></span>
<span id="L3316"><span class="lineNum">    3316</span>                 :<span class="tlaGNC">       38978 :   output [69:0] io_out_1</span></span>
<span id="L3317"><span class="lineNum">    3317</span>                 :             : );</span>
<span id="L3318"><span class="lineNum">    3318</span>                 :             : </span>
<span id="L3319"><span class="lineNum">    3319</span>                 :<span class="tlaGNC">        2472 :   wire a_xor_b = io_in_0[0] ^ io_in_1[0];</span></span>
<span id="L3320"><span class="lineNum">    3320</span>                 :<span class="tlaGNC">       21505 :   wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];</span></span>
<span id="L3321"><span class="lineNum">    3321</span>                 :<span class="tlaGNC">       28623 :   wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];</span></span>
<span id="L3322"><span class="lineNum">    3322</span>                 :<span class="tlaGNC">       87123 :   wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];</span></span>
<span id="L3323"><span class="lineNum">    3323</span>                 :<span class="tlaGNC">       97809 :   wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];</span></span>
<span id="L3324"><span class="lineNum">    3324</span>                 :<span class="tlaGNC">      106436 :   wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];</span></span>
<span id="L3325"><span class="lineNum">    3325</span>                 :<span class="tlaGNC">      111330 :   wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];</span></span>
<span id="L3326"><span class="lineNum">    3326</span>                 :<span class="tlaGNC">      113970 :   wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];</span></span>
<span id="L3327"><span class="lineNum">    3327</span>                 :<span class="tlaGNC">      119821 :   wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];</span></span>
<span id="L3328"><span class="lineNum">    3328</span>                 :<span class="tlaGNC">      119370 :   wire a_xor_b_9 = io_in_0[9] ^ io_in_1[9];</span></span>
<span id="L3329"><span class="lineNum">    3329</span>                 :<span class="tlaGNC">      221133 :   wire a_xor_b_10 = io_in_0[10] ^ io_in_1[10];</span></span>
<span id="L3330"><span class="lineNum">    3330</span>                 :<span class="tlaGNC">      222928 :   wire a_xor_b_11 = io_in_0[11] ^ io_in_1[11];</span></span>
<span id="L3331"><span class="lineNum">    3331</span>                 :<span class="tlaGNC">      224123 :   wire a_xor_b_12 = io_in_0[12] ^ io_in_1[12];</span></span>
<span id="L3332"><span class="lineNum">    3332</span>                 :<span class="tlaGNC">      226323 :   wire a_xor_b_13 = io_in_0[13] ^ io_in_1[13];</span></span>
<span id="L3333"><span class="lineNum">    3333</span>                 :<span class="tlaGNC">      232660 :   wire a_xor_b_14 = io_in_0[14] ^ io_in_1[14];</span></span>
<span id="L3334"><span class="lineNum">    3334</span>                 :<span class="tlaGNC">      233173 :   wire a_xor_b_15 = io_in_0[15] ^ io_in_1[15];</span></span>
<span id="L3335"><span class="lineNum">    3335</span>                 :<span class="tlaGNC">      234533 :   wire a_xor_b_16 = io_in_0[16] ^ io_in_1[16];</span></span>
<span id="L3336"><span class="lineNum">    3336</span>                 :<span class="tlaGNC">      136279 :   wire a_xor_b_17 = io_in_0[17] ^ io_in_1[17];</span></span>
<span id="L3337"><span class="lineNum">    3337</span>                 :<span class="tlaGNC">      139281 :   wire a_xor_b_18 = io_in_0[18] ^ io_in_1[18];</span></span>
<span id="L3338"><span class="lineNum">    3338</span>                 :<span class="tlaGNC">      141291 :   wire a_xor_b_19 = io_in_0[19] ^ io_in_1[19];</span></span>
<span id="L3339"><span class="lineNum">    3339</span>                 :<span class="tlaGNC">      144267 :   wire a_xor_b_20 = io_in_0[20] ^ io_in_1[20];</span></span>
<span id="L3340"><span class="lineNum">    3340</span>                 :<span class="tlaGNC">      146315 :   wire a_xor_b_21 = io_in_0[21] ^ io_in_1[21];</span></span>
<span id="L3341"><span class="lineNum">    3341</span>                 :<span class="tlaGNC">      149444 :   wire a_xor_b_22 = io_in_0[22] ^ io_in_1[22];</span></span>
<span id="L3342"><span class="lineNum">    3342</span>                 :<span class="tlaGNC">      151427 :   wire a_xor_b_23 = io_in_0[23] ^ io_in_1[23];</span></span>
<span id="L3343"><span class="lineNum">    3343</span>                 :<span class="tlaGNC">      154327 :   wire a_xor_b_24 = io_in_0[24] ^ io_in_1[24];</span></span>
<span id="L3344"><span class="lineNum">    3344</span>                 :<span class="tlaGNC">      156257 :   wire a_xor_b_25 = io_in_0[25] ^ io_in_1[25];</span></span>
<span id="L3345"><span class="lineNum">    3345</span>                 :<span class="tlaGNC">      159424 :   wire a_xor_b_26 = io_in_0[26] ^ io_in_1[26];</span></span>
<span id="L3346"><span class="lineNum">    3346</span>                 :<span class="tlaGNC">      161413 :   wire a_xor_b_27 = io_in_0[27] ^ io_in_1[27];</span></span>
<span id="L3347"><span class="lineNum">    3347</span>                 :<span class="tlaGNC">      164258 :   wire a_xor_b_28 = io_in_0[28] ^ io_in_1[28];</span></span>
<span id="L3348"><span class="lineNum">    3348</span>                 :<span class="tlaGNC">      166357 :   wire a_xor_b_29 = io_in_0[29] ^ io_in_1[29];</span></span>
<span id="L3349"><span class="lineNum">    3349</span>                 :<span class="tlaGNC">      169012 :   wire a_xor_b_30 = io_in_0[30] ^ io_in_1[30];</span></span>
<span id="L3350"><span class="lineNum">    3350</span>                 :<span class="tlaGNC">      171308 :   wire a_xor_b_31 = io_in_0[31] ^ io_in_1[31];</span></span>
<span id="L3351"><span class="lineNum">    3351</span>                 :<span class="tlaGNC">      173944 :   wire a_xor_b_32 = io_in_0[32] ^ io_in_1[32];</span></span>
<span id="L3352"><span class="lineNum">    3352</span>                 :<span class="tlaGNC">      176176 :   wire a_xor_b_33 = io_in_0[33] ^ io_in_1[33];</span></span>
<span id="L3353"><span class="lineNum">    3353</span>                 :<span class="tlaGNC">      179005 :   wire a_xor_b_34 = io_in_0[34] ^ io_in_1[34];</span></span>
<span id="L3354"><span class="lineNum">    3354</span>                 :<span class="tlaGNC">      181609 :   wire a_xor_b_35 = io_in_0[35] ^ io_in_1[35];</span></span>
<span id="L3355"><span class="lineNum">    3355</span>                 :<span class="tlaGNC">      183971 :   wire a_xor_b_36 = io_in_0[36] ^ io_in_1[36];</span></span>
<span id="L3356"><span class="lineNum">    3356</span>                 :<span class="tlaGNC">      186031 :   wire a_xor_b_37 = io_in_0[37] ^ io_in_1[37];</span></span>
<span id="L3357"><span class="lineNum">    3357</span>                 :<span class="tlaGNC">      189122 :   wire a_xor_b_38 = io_in_0[38] ^ io_in_1[38];</span></span>
<span id="L3358"><span class="lineNum">    3358</span>                 :<span class="tlaGNC">      191065 :   wire a_xor_b_39 = io_in_0[39] ^ io_in_1[39];</span></span>
<span id="L3359"><span class="lineNum">    3359</span>                 :<span class="tlaGNC">      194615 :   wire a_xor_b_40 = io_in_0[40] ^ io_in_1[40];</span></span>
<span id="L3360"><span class="lineNum">    3360</span>                 :<span class="tlaGNC">      196289 :   wire a_xor_b_41 = io_in_0[41] ^ io_in_1[41];</span></span>
<span id="L3361"><span class="lineNum">    3361</span>                 :<span class="tlaGNC">      199200 :   wire a_xor_b_42 = io_in_0[42] ^ io_in_1[42];</span></span>
<span id="L3362"><span class="lineNum">    3362</span>                 :<span class="tlaGNC">      201283 :   wire a_xor_b_43 = io_in_0[43] ^ io_in_1[43];</span></span>
<span id="L3363"><span class="lineNum">    3363</span>                 :<span class="tlaGNC">      203836 :   wire a_xor_b_44 = io_in_0[44] ^ io_in_1[44];</span></span>
<span id="L3364"><span class="lineNum">    3364</span>                 :<span class="tlaGNC">      206085 :   wire a_xor_b_45 = io_in_0[45] ^ io_in_1[45];</span></span>
<span id="L3365"><span class="lineNum">    3365</span>                 :<span class="tlaGNC">      208927 :   wire a_xor_b_46 = io_in_0[46] ^ io_in_1[46];</span></span>
<span id="L3366"><span class="lineNum">    3366</span>                 :<span class="tlaGNC">      211251 :   wire a_xor_b_47 = io_in_0[47] ^ io_in_1[47];</span></span>
<span id="L3367"><span class="lineNum">    3367</span>                 :<span class="tlaGNC">      214382 :   wire a_xor_b_48 = io_in_0[48] ^ io_in_1[48];</span></span>
<span id="L3368"><span class="lineNum">    3368</span>                 :<span class="tlaGNC">      216531 :   wire a_xor_b_49 = io_in_0[49] ^ io_in_1[49];</span></span>
<span id="L3369"><span class="lineNum">    3369</span>                 :<span class="tlaGNC">      219023 :   wire a_xor_b_50 = io_in_0[50] ^ io_in_1[50];</span></span>
<span id="L3370"><span class="lineNum">    3370</span>                 :<span class="tlaGNC">      221564 :   wire a_xor_b_51 = io_in_0[51] ^ io_in_1[51];</span></span>
<span id="L3371"><span class="lineNum">    3371</span>                 :<span class="tlaGNC">      224041 :   wire a_xor_b_52 = io_in_0[52] ^ io_in_1[52];</span></span>
<span id="L3372"><span class="lineNum">    3372</span>                 :<span class="tlaGNC">      226279 :   wire a_xor_b_53 = io_in_0[53] ^ io_in_1[53];</span></span>
<span id="L3373"><span class="lineNum">    3373</span>                 :<span class="tlaGNC">      229147 :   wire a_xor_b_54 = io_in_0[54] ^ io_in_1[54];</span></span>
<span id="L3374"><span class="lineNum">    3374</span>                 :<span class="tlaGNC">      231513 :   wire a_xor_b_55 = io_in_0[55] ^ io_in_1[55];</span></span>
<span id="L3375"><span class="lineNum">    3375</span>                 :<span class="tlaGNC">      231994 :   wire a_xor_b_56 = io_in_0[56] ^ io_in_1[56];</span></span>
<span id="L3376"><span class="lineNum">    3376</span>                 :<span class="tlaGNC">      232899 :   wire a_xor_b_57 = io_in_0[57] ^ io_in_1[57];</span></span>
<span id="L3377"><span class="lineNum">    3377</span>                 :<span class="tlaGNC">      233100 :   wire a_xor_b_58 = io_in_0[58] ^ io_in_1[58];</span></span>
<span id="L3378"><span class="lineNum">    3378</span>                 :<span class="tlaGNC">      233306 :   wire a_xor_b_59 = io_in_0[59] ^ io_in_1[59];</span></span>
<span id="L3379"><span class="lineNum">    3379</span>                 :<span class="tlaGNC">      233346 :   wire a_xor_b_60 = io_in_0[60] ^ io_in_1[60];</span></span>
<span id="L3380"><span class="lineNum">    3380</span>                 :<span class="tlaGNC">      232684 :   wire a_xor_b_61 = io_in_0[61] ^ io_in_1[61];</span></span>
<span id="L3381"><span class="lineNum">    3381</span>                 :<span class="tlaGNC">      232907 :   wire a_xor_b_62 = io_in_0[62] ^ io_in_1[62];</span></span>
<span id="L3382"><span class="lineNum">    3382</span>                 :<span class="tlaGNC">      234678 :   wire a_xor_b_63 = io_in_0[63] ^ io_in_1[63];</span></span>
<span id="L3383"><span class="lineNum">    3383</span>                 :<span class="tlaGNC">      241437 :   wire a_xor_b_64 = io_in_0[64] ^ io_in_1[64];</span></span>
<span id="L3384"><span class="lineNum">    3384</span>                 :<span class="tlaGNC">      224007 :   wire a_xor_b_65 = io_in_0[65] ^ io_in_1[65];</span></span>
<span id="L3385"><span class="lineNum">    3385</span>                 :<span class="tlaGNC">      223717 :   wire a_xor_b_66 = io_in_0[66] ^ io_in_1[66];</span></span>
<span id="L3386"><span class="lineNum">    3386</span>                 :<span class="tlaGNC">      204024 :   wire a_xor_b_67 = io_in_0[67] ^ io_in_1[67];</span></span>
<span id="L3387"><span class="lineNum">    3387</span>                 :<span class="tlaGNC">      205605 :   wire a_xor_b_68 = io_in_0[68] ^ io_in_1[68];</span></span>
<span id="L3388"><span class="lineNum">    3388</span>                 :<span class="tlaGNC">      164509 :   wire a_xor_b_69 = io_in_0[69] ^ io_in_1[69];</span></span>
<span id="L3389"><span class="lineNum">    3389</span>                 :             :   assign io_out_0 =</span>
<span id="L3390"><span class="lineNum">    3390</span>                 :             :     {a_xor_b_69 ^ io_in_2[69],</span>
<span id="L3391"><span class="lineNum">    3391</span>                 :             :      a_xor_b_68 ^ io_in_2[68],</span>
<span id="L3392"><span class="lineNum">    3392</span>                 :             :      a_xor_b_67 ^ io_in_2[67],</span>
<span id="L3393"><span class="lineNum">    3393</span>                 :             :      a_xor_b_66 ^ io_in_2[66],</span>
<span id="L3394"><span class="lineNum">    3394</span>                 :             :      a_xor_b_65 ^ io_in_2[65],</span>
<span id="L3395"><span class="lineNum">    3395</span>                 :             :      a_xor_b_64 ^ io_in_2[64],</span>
<span id="L3396"><span class="lineNum">    3396</span>                 :             :      a_xor_b_63 ^ io_in_2[63],</span>
<span id="L3397"><span class="lineNum">    3397</span>                 :             :      a_xor_b_62 ^ io_in_2[62],</span>
<span id="L3398"><span class="lineNum">    3398</span>                 :             :      a_xor_b_61 ^ io_in_2[61],</span>
<span id="L3399"><span class="lineNum">    3399</span>                 :             :      a_xor_b_60 ^ io_in_2[60],</span>
<span id="L3400"><span class="lineNum">    3400</span>                 :             :      a_xor_b_59 ^ io_in_2[59],</span>
<span id="L3401"><span class="lineNum">    3401</span>                 :             :      a_xor_b_58 ^ io_in_2[58],</span>
<span id="L3402"><span class="lineNum">    3402</span>                 :             :      a_xor_b_57 ^ io_in_2[57],</span>
<span id="L3403"><span class="lineNum">    3403</span>                 :             :      a_xor_b_56 ^ io_in_2[56],</span>
<span id="L3404"><span class="lineNum">    3404</span>                 :             :      a_xor_b_55 ^ io_in_2[55],</span>
<span id="L3405"><span class="lineNum">    3405</span>                 :             :      a_xor_b_54 ^ io_in_2[54],</span>
<span id="L3406"><span class="lineNum">    3406</span>                 :             :      a_xor_b_53 ^ io_in_2[53],</span>
<span id="L3407"><span class="lineNum">    3407</span>                 :             :      a_xor_b_52 ^ io_in_2[52],</span>
<span id="L3408"><span class="lineNum">    3408</span>                 :             :      a_xor_b_51 ^ io_in_2[51],</span>
<span id="L3409"><span class="lineNum">    3409</span>                 :             :      a_xor_b_50 ^ io_in_2[50],</span>
<span id="L3410"><span class="lineNum">    3410</span>                 :             :      a_xor_b_49 ^ io_in_2[49],</span>
<span id="L3411"><span class="lineNum">    3411</span>                 :             :      a_xor_b_48 ^ io_in_2[48],</span>
<span id="L3412"><span class="lineNum">    3412</span>                 :             :      a_xor_b_47 ^ io_in_2[47],</span>
<span id="L3413"><span class="lineNum">    3413</span>                 :             :      a_xor_b_46 ^ io_in_2[46],</span>
<span id="L3414"><span class="lineNum">    3414</span>                 :             :      a_xor_b_45 ^ io_in_2[45],</span>
<span id="L3415"><span class="lineNum">    3415</span>                 :             :      a_xor_b_44 ^ io_in_2[44],</span>
<span id="L3416"><span class="lineNum">    3416</span>                 :             :      a_xor_b_43 ^ io_in_2[43],</span>
<span id="L3417"><span class="lineNum">    3417</span>                 :             :      a_xor_b_42 ^ io_in_2[42],</span>
<span id="L3418"><span class="lineNum">    3418</span>                 :             :      a_xor_b_41 ^ io_in_2[41],</span>
<span id="L3419"><span class="lineNum">    3419</span>                 :             :      a_xor_b_40 ^ io_in_2[40],</span>
<span id="L3420"><span class="lineNum">    3420</span>                 :             :      a_xor_b_39 ^ io_in_2[39],</span>
<span id="L3421"><span class="lineNum">    3421</span>                 :             :      a_xor_b_38 ^ io_in_2[38],</span>
<span id="L3422"><span class="lineNum">    3422</span>                 :             :      a_xor_b_37 ^ io_in_2[37],</span>
<span id="L3423"><span class="lineNum">    3423</span>                 :             :      a_xor_b_36 ^ io_in_2[36],</span>
<span id="L3424"><span class="lineNum">    3424</span>                 :             :      a_xor_b_35 ^ io_in_2[35],</span>
<span id="L3425"><span class="lineNum">    3425</span>                 :             :      a_xor_b_34 ^ io_in_2[34],</span>
<span id="L3426"><span class="lineNum">    3426</span>                 :             :      a_xor_b_33 ^ io_in_2[33],</span>
<span id="L3427"><span class="lineNum">    3427</span>                 :             :      a_xor_b_32 ^ io_in_2[32],</span>
<span id="L3428"><span class="lineNum">    3428</span>                 :             :      a_xor_b_31 ^ io_in_2[31],</span>
<span id="L3429"><span class="lineNum">    3429</span>                 :             :      a_xor_b_30 ^ io_in_2[30],</span>
<span id="L3430"><span class="lineNum">    3430</span>                 :             :      a_xor_b_29 ^ io_in_2[29],</span>
<span id="L3431"><span class="lineNum">    3431</span>                 :             :      a_xor_b_28 ^ io_in_2[28],</span>
<span id="L3432"><span class="lineNum">    3432</span>                 :             :      a_xor_b_27 ^ io_in_2[27],</span>
<span id="L3433"><span class="lineNum">    3433</span>                 :             :      a_xor_b_26 ^ io_in_2[26],</span>
<span id="L3434"><span class="lineNum">    3434</span>                 :             :      a_xor_b_25 ^ io_in_2[25],</span>
<span id="L3435"><span class="lineNum">    3435</span>                 :             :      a_xor_b_24 ^ io_in_2[24],</span>
<span id="L3436"><span class="lineNum">    3436</span>                 :             :      a_xor_b_23 ^ io_in_2[23],</span>
<span id="L3437"><span class="lineNum">    3437</span>                 :             :      a_xor_b_22 ^ io_in_2[22],</span>
<span id="L3438"><span class="lineNum">    3438</span>                 :             :      a_xor_b_21 ^ io_in_2[21],</span>
<span id="L3439"><span class="lineNum">    3439</span>                 :             :      a_xor_b_20 ^ io_in_2[20],</span>
<span id="L3440"><span class="lineNum">    3440</span>                 :             :      a_xor_b_19 ^ io_in_2[19],</span>
<span id="L3441"><span class="lineNum">    3441</span>                 :             :      a_xor_b_18 ^ io_in_2[18],</span>
<span id="L3442"><span class="lineNum">    3442</span>                 :             :      a_xor_b_17 ^ io_in_2[17],</span>
<span id="L3443"><span class="lineNum">    3443</span>                 :             :      a_xor_b_16 ^ io_in_2[16],</span>
<span id="L3444"><span class="lineNum">    3444</span>                 :             :      a_xor_b_15 ^ io_in_2[15],</span>
<span id="L3445"><span class="lineNum">    3445</span>                 :             :      a_xor_b_14 ^ io_in_2[14],</span>
<span id="L3446"><span class="lineNum">    3446</span>                 :             :      a_xor_b_13 ^ io_in_2[13],</span>
<span id="L3447"><span class="lineNum">    3447</span>                 :             :      a_xor_b_12 ^ io_in_2[12],</span>
<span id="L3448"><span class="lineNum">    3448</span>                 :             :      a_xor_b_11 ^ io_in_2[11],</span>
<span id="L3449"><span class="lineNum">    3449</span>                 :             :      a_xor_b_10 ^ io_in_2[10],</span>
<span id="L3450"><span class="lineNum">    3450</span>                 :             :      a_xor_b_9 ^ io_in_2[9],</span>
<span id="L3451"><span class="lineNum">    3451</span>                 :             :      a_xor_b_8 ^ io_in_2[8],</span>
<span id="L3452"><span class="lineNum">    3452</span>                 :             :      a_xor_b_7 ^ io_in_2[7],</span>
<span id="L3453"><span class="lineNum">    3453</span>                 :             :      a_xor_b_6 ^ io_in_2[6],</span>
<span id="L3454"><span class="lineNum">    3454</span>                 :             :      a_xor_b_5 ^ io_in_2[5],</span>
<span id="L3455"><span class="lineNum">    3455</span>                 :             :      a_xor_b_4 ^ io_in_2[4],</span>
<span id="L3456"><span class="lineNum">    3456</span>                 :             :      a_xor_b_3 ^ io_in_2[3],</span>
<span id="L3457"><span class="lineNum">    3457</span>                 :             :      a_xor_b_2 ^ io_in_2[2],</span>
<span id="L3458"><span class="lineNum">    3458</span>                 :             :      a_xor_b_1 ^ io_in_2[1],</span>
<span id="L3459"><span class="lineNum">    3459</span>                 :             :      a_xor_b ^ io_in_2[0]};</span>
<span id="L3460"><span class="lineNum">    3460</span>                 :             :   assign io_out_1 =</span>
<span id="L3461"><span class="lineNum">    3461</span>                 :             :     {io_in_0[69] &amp; io_in_1[69] | a_xor_b_69 &amp; io_in_2[69],</span>
<span id="L3462"><span class="lineNum">    3462</span>                 :             :      io_in_0[68] &amp; io_in_1[68] | a_xor_b_68 &amp; io_in_2[68],</span>
<span id="L3463"><span class="lineNum">    3463</span>                 :             :      io_in_0[67] &amp; io_in_1[67] | a_xor_b_67 &amp; io_in_2[67],</span>
<span id="L3464"><span class="lineNum">    3464</span>                 :             :      io_in_0[66] &amp; io_in_1[66] | a_xor_b_66 &amp; io_in_2[66],</span>
<span id="L3465"><span class="lineNum">    3465</span>                 :             :      io_in_0[65] &amp; io_in_1[65] | a_xor_b_65 &amp; io_in_2[65],</span>
<span id="L3466"><span class="lineNum">    3466</span>                 :             :      io_in_0[64] &amp; io_in_1[64] | a_xor_b_64 &amp; io_in_2[64],</span>
<span id="L3467"><span class="lineNum">    3467</span>                 :             :      io_in_0[63] &amp; io_in_1[63] | a_xor_b_63 &amp; io_in_2[63],</span>
<span id="L3468"><span class="lineNum">    3468</span>                 :             :      io_in_0[62] &amp; io_in_1[62] | a_xor_b_62 &amp; io_in_2[62],</span>
<span id="L3469"><span class="lineNum">    3469</span>                 :             :      io_in_0[61] &amp; io_in_1[61] | a_xor_b_61 &amp; io_in_2[61],</span>
<span id="L3470"><span class="lineNum">    3470</span>                 :             :      io_in_0[60] &amp; io_in_1[60] | a_xor_b_60 &amp; io_in_2[60],</span>
<span id="L3471"><span class="lineNum">    3471</span>                 :             :      io_in_0[59] &amp; io_in_1[59] | a_xor_b_59 &amp; io_in_2[59],</span>
<span id="L3472"><span class="lineNum">    3472</span>                 :             :      io_in_0[58] &amp; io_in_1[58] | a_xor_b_58 &amp; io_in_2[58],</span>
<span id="L3473"><span class="lineNum">    3473</span>                 :             :      io_in_0[57] &amp; io_in_1[57] | a_xor_b_57 &amp; io_in_2[57],</span>
<span id="L3474"><span class="lineNum">    3474</span>                 :             :      io_in_0[56] &amp; io_in_1[56] | a_xor_b_56 &amp; io_in_2[56],</span>
<span id="L3475"><span class="lineNum">    3475</span>                 :             :      io_in_0[55] &amp; io_in_1[55] | a_xor_b_55 &amp; io_in_2[55],</span>
<span id="L3476"><span class="lineNum">    3476</span>                 :             :      io_in_0[54] &amp; io_in_1[54] | a_xor_b_54 &amp; io_in_2[54],</span>
<span id="L3477"><span class="lineNum">    3477</span>                 :             :      io_in_0[53] &amp; io_in_1[53] | a_xor_b_53 &amp; io_in_2[53],</span>
<span id="L3478"><span class="lineNum">    3478</span>                 :             :      io_in_0[52] &amp; io_in_1[52] | a_xor_b_52 &amp; io_in_2[52],</span>
<span id="L3479"><span class="lineNum">    3479</span>                 :             :      io_in_0[51] &amp; io_in_1[51] | a_xor_b_51 &amp; io_in_2[51],</span>
<span id="L3480"><span class="lineNum">    3480</span>                 :             :      io_in_0[50] &amp; io_in_1[50] | a_xor_b_50 &amp; io_in_2[50],</span>
<span id="L3481"><span class="lineNum">    3481</span>                 :             :      io_in_0[49] &amp; io_in_1[49] | a_xor_b_49 &amp; io_in_2[49],</span>
<span id="L3482"><span class="lineNum">    3482</span>                 :             :      io_in_0[48] &amp; io_in_1[48] | a_xor_b_48 &amp; io_in_2[48],</span>
<span id="L3483"><span class="lineNum">    3483</span>                 :             :      io_in_0[47] &amp; io_in_1[47] | a_xor_b_47 &amp; io_in_2[47],</span>
<span id="L3484"><span class="lineNum">    3484</span>                 :             :      io_in_0[46] &amp; io_in_1[46] | a_xor_b_46 &amp; io_in_2[46],</span>
<span id="L3485"><span class="lineNum">    3485</span>                 :             :      io_in_0[45] &amp; io_in_1[45] | a_xor_b_45 &amp; io_in_2[45],</span>
<span id="L3486"><span class="lineNum">    3486</span>                 :             :      io_in_0[44] &amp; io_in_1[44] | a_xor_b_44 &amp; io_in_2[44],</span>
<span id="L3487"><span class="lineNum">    3487</span>                 :             :      io_in_0[43] &amp; io_in_1[43] | a_xor_b_43 &amp; io_in_2[43],</span>
<span id="L3488"><span class="lineNum">    3488</span>                 :             :      io_in_0[42] &amp; io_in_1[42] | a_xor_b_42 &amp; io_in_2[42],</span>
<span id="L3489"><span class="lineNum">    3489</span>                 :             :      io_in_0[41] &amp; io_in_1[41] | a_xor_b_41 &amp; io_in_2[41],</span>
<span id="L3490"><span class="lineNum">    3490</span>                 :             :      io_in_0[40] &amp; io_in_1[40] | a_xor_b_40 &amp; io_in_2[40],</span>
<span id="L3491"><span class="lineNum">    3491</span>                 :             :      io_in_0[39] &amp; io_in_1[39] | a_xor_b_39 &amp; io_in_2[39],</span>
<span id="L3492"><span class="lineNum">    3492</span>                 :             :      io_in_0[38] &amp; io_in_1[38] | a_xor_b_38 &amp; io_in_2[38],</span>
<span id="L3493"><span class="lineNum">    3493</span>                 :             :      io_in_0[37] &amp; io_in_1[37] | a_xor_b_37 &amp; io_in_2[37],</span>
<span id="L3494"><span class="lineNum">    3494</span>                 :             :      io_in_0[36] &amp; io_in_1[36] | a_xor_b_36 &amp; io_in_2[36],</span>
<span id="L3495"><span class="lineNum">    3495</span>                 :             :      io_in_0[35] &amp; io_in_1[35] | a_xor_b_35 &amp; io_in_2[35],</span>
<span id="L3496"><span class="lineNum">    3496</span>                 :             :      io_in_0[34] &amp; io_in_1[34] | a_xor_b_34 &amp; io_in_2[34],</span>
<span id="L3497"><span class="lineNum">    3497</span>                 :             :      io_in_0[33] &amp; io_in_1[33] | a_xor_b_33 &amp; io_in_2[33],</span>
<span id="L3498"><span class="lineNum">    3498</span>                 :             :      io_in_0[32] &amp; io_in_1[32] | a_xor_b_32 &amp; io_in_2[32],</span>
<span id="L3499"><span class="lineNum">    3499</span>                 :             :      io_in_0[31] &amp; io_in_1[31] | a_xor_b_31 &amp; io_in_2[31],</span>
<span id="L3500"><span class="lineNum">    3500</span>                 :             :      io_in_0[30] &amp; io_in_1[30] | a_xor_b_30 &amp; io_in_2[30],</span>
<span id="L3501"><span class="lineNum">    3501</span>                 :             :      io_in_0[29] &amp; io_in_1[29] | a_xor_b_29 &amp; io_in_2[29],</span>
<span id="L3502"><span class="lineNum">    3502</span>                 :             :      io_in_0[28] &amp; io_in_1[28] | a_xor_b_28 &amp; io_in_2[28],</span>
<span id="L3503"><span class="lineNum">    3503</span>                 :             :      io_in_0[27] &amp; io_in_1[27] | a_xor_b_27 &amp; io_in_2[27],</span>
<span id="L3504"><span class="lineNum">    3504</span>                 :             :      io_in_0[26] &amp; io_in_1[26] | a_xor_b_26 &amp; io_in_2[26],</span>
<span id="L3505"><span class="lineNum">    3505</span>                 :             :      io_in_0[25] &amp; io_in_1[25] | a_xor_b_25 &amp; io_in_2[25],</span>
<span id="L3506"><span class="lineNum">    3506</span>                 :             :      io_in_0[24] &amp; io_in_1[24] | a_xor_b_24 &amp; io_in_2[24],</span>
<span id="L3507"><span class="lineNum">    3507</span>                 :             :      io_in_0[23] &amp; io_in_1[23] | a_xor_b_23 &amp; io_in_2[23],</span>
<span id="L3508"><span class="lineNum">    3508</span>                 :             :      io_in_0[22] &amp; io_in_1[22] | a_xor_b_22 &amp; io_in_2[22],</span>
<span id="L3509"><span class="lineNum">    3509</span>                 :             :      io_in_0[21] &amp; io_in_1[21] | a_xor_b_21 &amp; io_in_2[21],</span>
<span id="L3510"><span class="lineNum">    3510</span>                 :             :      io_in_0[20] &amp; io_in_1[20] | a_xor_b_20 &amp; io_in_2[20],</span>
<span id="L3511"><span class="lineNum">    3511</span>                 :             :      io_in_0[19] &amp; io_in_1[19] | a_xor_b_19 &amp; io_in_2[19],</span>
<span id="L3512"><span class="lineNum">    3512</span>                 :             :      io_in_0[18] &amp; io_in_1[18] | a_xor_b_18 &amp; io_in_2[18],</span>
<span id="L3513"><span class="lineNum">    3513</span>                 :             :      io_in_0[17] &amp; io_in_1[17] | a_xor_b_17 &amp; io_in_2[17],</span>
<span id="L3514"><span class="lineNum">    3514</span>                 :             :      io_in_0[16] &amp; io_in_1[16] | a_xor_b_16 &amp; io_in_2[16],</span>
<span id="L3515"><span class="lineNum">    3515</span>                 :             :      io_in_0[15] &amp; io_in_1[15] | a_xor_b_15 &amp; io_in_2[15],</span>
<span id="L3516"><span class="lineNum">    3516</span>                 :             :      io_in_0[14] &amp; io_in_1[14] | a_xor_b_14 &amp; io_in_2[14],</span>
<span id="L3517"><span class="lineNum">    3517</span>                 :             :      io_in_0[13] &amp; io_in_1[13] | a_xor_b_13 &amp; io_in_2[13],</span>
<span id="L3518"><span class="lineNum">    3518</span>                 :             :      io_in_0[12] &amp; io_in_1[12] | a_xor_b_12 &amp; io_in_2[12],</span>
<span id="L3519"><span class="lineNum">    3519</span>                 :             :      io_in_0[11] &amp; io_in_1[11] | a_xor_b_11 &amp; io_in_2[11],</span>
<span id="L3520"><span class="lineNum">    3520</span>                 :             :      io_in_0[10] &amp; io_in_1[10] | a_xor_b_10 &amp; io_in_2[10],</span>
<span id="L3521"><span class="lineNum">    3521</span>                 :             :      io_in_0[9] &amp; io_in_1[9] | a_xor_b_9 &amp; io_in_2[9],</span>
<span id="L3522"><span class="lineNum">    3522</span>                 :             :      io_in_0[8] &amp; io_in_1[8] | a_xor_b_8 &amp; io_in_2[8],</span>
<span id="L3523"><span class="lineNum">    3523</span>                 :             :      io_in_0[7] &amp; io_in_1[7] | a_xor_b_7 &amp; io_in_2[7],</span>
<span id="L3524"><span class="lineNum">    3524</span>                 :             :      io_in_0[6] &amp; io_in_1[6] | a_xor_b_6 &amp; io_in_2[6],</span>
<span id="L3525"><span class="lineNum">    3525</span>                 :             :      io_in_0[5] &amp; io_in_1[5] | a_xor_b_5 &amp; io_in_2[5],</span>
<span id="L3526"><span class="lineNum">    3526</span>                 :             :      io_in_0[4] &amp; io_in_1[4] | a_xor_b_4 &amp; io_in_2[4],</span>
<span id="L3527"><span class="lineNum">    3527</span>                 :             :      io_in_0[3] &amp; io_in_1[3] | a_xor_b_3 &amp; io_in_2[3],</span>
<span id="L3528"><span class="lineNum">    3528</span>                 :             :      io_in_0[2] &amp; io_in_1[2] | a_xor_b_2 &amp; io_in_2[2],</span>
<span id="L3529"><span class="lineNum">    3529</span>                 :             :      io_in_0[1] &amp; io_in_1[1] | a_xor_b_1 &amp; io_in_2[1],</span>
<span id="L3530"><span class="lineNum">    3530</span>                 :             :      io_in_0[0] &amp; io_in_1[0] | a_xor_b &amp; io_in_2[0]};</span>
<span id="L3531"><span class="lineNum">    3531</span>                 :             : endmodule</span>
<span id="L3532"><span class="lineNum">    3532</span>                 :             : </span>
<span id="L3533"><span class="lineNum">    3533</span>                 :             : module Conversion_12(</span>
<span id="L3534"><span class="lineNum">    3534</span>                 :<span class="tlaGNC">       51284 :   input  [4:0]  io_q_j_1,</span></span>
<span id="L3535"><span class="lineNum">    3535</span>                 :<span class="tlaGNC">      299446 :   input  [63:0] io_pre_q_A,</span></span>
<span id="L3536"><span class="lineNum">    3536</span>                 :<span class="tlaGNC">       79964 :   input  [63:0] io_pre_q_B,</span></span>
<span id="L3537"><span class="lineNum">    3537</span>                 :<span class="tlaGNC">      193010 :   output [63:0] io_nxt_q_A,</span></span>
<span id="L3538"><span class="lineNum">    3538</span>                 :<span class="tlaGNC">       86152 :   output [63:0] io_nxt_q_B</span></span>
<span id="L3539"><span class="lineNum">    3539</span>                 :             : );</span>
<span id="L3540"><span class="lineNum">    3540</span>                 :             : </span>
<span id="L3541"><span class="lineNum">    3541</span>                 :<span class="tlaGNC">          12 :   wire [63:0] new_q_B_0 = {io_pre_q_A[61:0], 2'h1};</span></span>
<span id="L3542"><span class="lineNum">    3542</span>                 :<span class="tlaGNC">          10 :   wire [63:0] new_q_B_1 = {io_pre_q_A[61:0], 2'h0};</span></span>
<span id="L3543"><span class="lineNum">    3543</span>                 :<span class="tlaGNC">          12 :   wire [63:0] new_q_B_2 = {io_pre_q_B[61:0], 2'h3};</span></span>
<span id="L3544"><span class="lineNum">    3544</span>                 :<span class="tlaGNC">          12 :   wire [63:0] new_q_B_3 = {io_pre_q_B[61:0], 2'h2};</span></span>
<span id="L3545"><span class="lineNum">    3545</span>                 :             :   assign io_nxt_q_A =</span>
<span id="L3546"><span class="lineNum">    3546</span>                 :             :     (io_q_j_1[0] ? {io_pre_q_A[61:0], 2'h2} : 64'h0) | (io_q_j_1[1] ? new_q_B_0 : 64'h0)</span>
<span id="L3547"><span class="lineNum">    3547</span>                 :             :     | (io_q_j_1[2] ? new_q_B_1 : 64'h0) | (io_q_j_1[3] ? new_q_B_2 : 64'h0)</span>
<span id="L3548"><span class="lineNum">    3548</span>                 :             :     | (io_q_j_1[4] ? new_q_B_3 : 64'h0);</span>
<span id="L3549"><span class="lineNum">    3549</span>                 :             :   assign io_nxt_q_B =</span>
<span id="L3550"><span class="lineNum">    3550</span>                 :             :     (io_q_j_1[0] ? new_q_B_0 : 64'h0) | (io_q_j_1[1] ? new_q_B_1 : 64'h0)</span>
<span id="L3551"><span class="lineNum">    3551</span>                 :             :     | (io_q_j_1[2] ? new_q_B_2 : 64'h0) | (io_q_j_1[3] ? new_q_B_3 : 64'h0)</span>
<span id="L3552"><span class="lineNum">    3552</span>                 :             :     | (io_q_j_1[4] ? {io_pre_q_B[61:0], 2'h1} : 64'h0);</span>
<span id="L3553"><span class="lineNum">    3553</span>                 :             : endmodule</span>
<span id="L3554"><span class="lineNum">    3554</span>                 :             : </span>
<span id="L3555"><span class="lineNum">    3555</span>                 :             : module IterBlock_v4_6(</span>
<span id="L3556"><span class="lineNum">    3556</span>                 :<span class="tlaGNC">       11360 :   input  [7:0]  io_Sel_cons_0_0,</span></span>
<span id="L3557"><span class="lineNum">    3557</span>                 :<span class="tlaGNC">        3457 :   input  [7:0]  io_Sel_cons_0_1,</span></span>
<span id="L3558"><span class="lineNum">    3558</span>                 :<span class="tlaGNC">        3819 :   input  [7:0]  io_Sel_cons_0_2,</span></span>
<span id="L3559"><span class="lineNum">    3559</span>                 :<span class="tlaGNC">       16891 :   input  [7:0]  io_Sel_cons_0_3,</span></span>
<span id="L3560"><span class="lineNum">    3560</span>                 :<span class="tlaGNC">          12 :   input  [7:0]  io_Sel_cons_1_0,</span></span>
<span id="L3561"><span class="lineNum">    3561</span>                 :<span class="tlaGNC">          11 :   input  [7:0]  io_Sel_cons_1_1,</span></span>
<span id="L3562"><span class="lineNum">    3562</span>                 :<span class="tlaGNC">       22039 :   input  [7:0]  io_Sel_cons_1_2,</span></span>
<span id="L3563"><span class="lineNum">    3563</span>                 :<span class="tlaGNC">       19359 :   input  [7:0]  io_Sel_cons_1_3,</span></span>
<span id="L3564"><span class="lineNum">    3564</span>                 :<span class="tlaGNC">           9 :   input  [7:0]  io_Sel_cons_2_0,</span></span>
<span id="L3565"><span class="lineNum">    3565</span>                 :<span class="tlaGNC">           9 :   input  [7:0]  io_Sel_cons_2_1,</span></span>
<span id="L3566"><span class="lineNum">    3566</span>                 :<span class="tlaGNC">           6 :   input  [7:0]  io_Sel_cons_2_2,</span></span>
<span id="L3567"><span class="lineNum">    3567</span>                 :<span class="tlaGNC">           9 :   input  [7:0]  io_Sel_cons_2_3,</span></span>
<span id="L3568"><span class="lineNum">    3568</span>                 :<span class="tlaGNC">       18503 :   input  [7:0]  io_Sel_cons_3_0,</span></span>
<span id="L3569"><span class="lineNum">    3569</span>                 :<span class="tlaGNC">       16856 :   input  [7:0]  io_Sel_cons_3_1,</span></span>
<span id="L3570"><span class="lineNum">    3570</span>                 :<span class="tlaGNC">          14 :   input  [7:0]  io_Sel_cons_3_2,</span></span>
<span id="L3571"><span class="lineNum">    3571</span>                 :<span class="tlaGNC">          11 :   input  [7:0]  io_Sel_cons_3_3,</span></span>
<span id="L3572"><span class="lineNum">    3572</span>                 :<span class="tlaGNC">       17016 :   input  [7:0]  io_Sel_cons_4_0,</span></span>
<span id="L3573"><span class="lineNum">    3573</span>                 :<span class="tlaGNC">        4974 :   input  [7:0]  io_Sel_cons_4_1,</span></span>
<span id="L3574"><span class="lineNum">    3574</span>                 :<span class="tlaGNC">        2599 :   input  [7:0]  io_Sel_cons_4_2,</span></span>
<span id="L3575"><span class="lineNum">    3575</span>                 :<span class="tlaGNC">       10743 :   input  [7:0]  io_Sel_cons_4_3,</span></span>
<span id="L3576"><span class="lineNum">    3576</span>                 :<span class="tlaGNC">       24052 :   input  [8:0]  io_Spec_cons_0_0,</span></span>
<span id="L3577"><span class="lineNum">    3577</span>                 :<span class="tlaGNC">       23402 :   input  [8:0]  io_Spec_cons_0_1,</span></span>
<span id="L3578"><span class="lineNum">    3578</span>                 :<span class="tlaGNC">       18633 :   input  [8:0]  io_Spec_cons_0_2,</span></span>
<span id="L3579"><span class="lineNum">    3579</span>                 :<span class="tlaGNC">       19428 :   input  [8:0]  io_Spec_cons_0_3,</span></span>
<span id="L3580"><span class="lineNum">    3580</span>                 :<span class="tlaGNC">       17177 :   input  [8:0]  io_Spec_cons_1_0,</span></span>
<span id="L3581"><span class="lineNum">    3581</span>                 :<span class="tlaGNC">       20674 :   input  [8:0]  io_Spec_cons_1_1,</span></span>
<span id="L3582"><span class="lineNum">    3582</span>                 :<span class="tlaGNC">       18767 :   input  [8:0]  io_Spec_cons_1_2,</span></span>
<span id="L3583"><span class="lineNum">    3583</span>                 :<span class="tlaGNC">       23883 :   input  [8:0]  io_Spec_cons_1_3,</span></span>
<span id="L3584"><span class="lineNum">    3584</span>                 :<span class="tlaGNC">           6 :   input  [8:0]  io_Spec_cons_2_0,</span></span>
<span id="L3585"><span class="lineNum">    3585</span>                 :<span class="tlaGNC">           6 :   input  [8:0]  io_Spec_cons_2_1,</span></span>
<span id="L3586"><span class="lineNum">    3586</span>                 :<span class="tlaGNC">           7 :   input  [8:0]  io_Spec_cons_2_2,</span></span>
<span id="L3587"><span class="lineNum">    3587</span>                 :<span class="tlaGNC">           7 :   input  [8:0]  io_Spec_cons_2_3,</span></span>
<span id="L3588"><span class="lineNum">    3588</span>                 :<span class="tlaGNC">       24269 :   input  [8:0]  io_Spec_cons_3_0,</span></span>
<span id="L3589"><span class="lineNum">    3589</span>                 :<span class="tlaGNC">       18838 :   input  [8:0]  io_Spec_cons_3_1,</span></span>
<span id="L3590"><span class="lineNum">    3590</span>                 :<span class="tlaGNC">       20416 :   input  [8:0]  io_Spec_cons_3_2,</span></span>
<span id="L3591"><span class="lineNum">    3591</span>                 :<span class="tlaGNC">       17429 :   input  [8:0]  io_Spec_cons_3_3,</span></span>
<span id="L3592"><span class="lineNum">    3592</span>                 :<span class="tlaGNC">       19412 :   input  [8:0]  io_Spec_cons_4_0,</span></span>
<span id="L3593"><span class="lineNum">    3593</span>                 :<span class="tlaGNC">       18716 :   input  [8:0]  io_Spec_cons_4_1,</span></span>
<span id="L3594"><span class="lineNum">    3594</span>                 :<span class="tlaGNC">       22560 :   input  [8:0]  io_Spec_cons_4_2,</span></span>
<span id="L3595"><span class="lineNum">    3595</span>                 :<span class="tlaGNC">       24325 :   input  [8:0]  io_Spec_cons_4_3,</span></span>
<span id="L3596"><span class="lineNum">    3596</span>                 :<span class="tlaGNC">           8 :   input  [69:0] io_iter_cons_0,</span></span>
<span id="L3597"><span class="lineNum">    3597</span>                 :<span class="tlaGNC">           8 :   input  [69:0] io_iter_cons_1,</span></span>
<span id="L3598"><span class="lineNum">    3598</span>                 :<span class="tlaGNC">           7 :   input  [69:0] io_iter_cons_3,</span></span>
<span id="L3599"><span class="lineNum">    3599</span>                 :<span class="tlaGNC">           7 :   input  [69:0] io_iter_cons_4,</span></span>
<span id="L3600"><span class="lineNum">    3600</span>                 :<span class="tlaGNC">          21 :   input  [8:0]  io_d_trunc_0,</span></span>
<span id="L3601"><span class="lineNum">    3601</span>                 :<span class="tlaGNC">          12 :   input  [8:0]  io_d_trunc_1,</span></span>
<span id="L3602"><span class="lineNum">    3602</span>                 :<span class="tlaGNC">           9 :   input  [8:0]  io_d_trunc_2,</span></span>
<span id="L3603"><span class="lineNum">    3603</span>                 :<span class="tlaGNC">          12 :   input  [8:0]  io_d_trunc_3,</span></span>
<span id="L3604"><span class="lineNum">    3604</span>                 :<span class="tlaGNC">       18551 :   input  [10:0] io_spec_r2ud_0,</span></span>
<span id="L3605"><span class="lineNum">    3605</span>                 :<span class="tlaGNC">       18549 :   input  [10:0] io_spec_r2ud_1,</span></span>
<span id="L3606"><span class="lineNum">    3606</span>                 :<span class="tlaGNC">       18542 :   input  [10:0] io_spec_r2ud_3,</span></span>
<span id="L3607"><span class="lineNum">    3607</span>                 :<span class="tlaGNC">       18541 :   input  [10:0] io_spec_r2ud_4,</span></span>
<span id="L3608"><span class="lineNum">    3608</span>                 :<span class="tlaGNC">      149720 :   input  [63:0] io_pre_q_A,</span></span>
<span id="L3609"><span class="lineNum">    3609</span>                 :<span class="tlaGNC">       30004 :   input  [63:0] io_pre_q_B,</span></span>
<span id="L3610"><span class="lineNum">    3610</span>                 :<span class="tlaGNC">       94470 :   output [63:0] io_nxt_q_A,</span></span>
<span id="L3611"><span class="lineNum">    3611</span>                 :<span class="tlaGNC">       48383 :   output [63:0] io_nxt_q_B,</span></span>
<span id="L3612"><span class="lineNum">    3612</span>                 :<span class="tlaGNC">       93149 :   input  [7:0]  io_pre_sel_0_0,</span></span>
<span id="L3613"><span class="lineNum">    3613</span>                 :<span class="tlaGNC">          12 :   input  [7:0]  io_pre_sel_0_1,</span></span>
<span id="L3614"><span class="lineNum">    3614</span>                 :<span class="tlaGNC">       88530 :   input  [7:0]  io_pre_sel_1_0,</span></span>
<span id="L3615"><span class="lineNum">    3615</span>                 :<span class="tlaGNC">          10 :   input  [7:0]  io_pre_sel_1_1,</span></span>
<span id="L3616"><span class="lineNum">    3616</span>                 :<span class="tlaGNC">       90464 :   input  [7:0]  io_pre_sel_2_0,</span></span>
<span id="L3617"><span class="lineNum">    3617</span>                 :<span class="tlaGNC">          13 :   input  [7:0]  io_pre_sel_2_1,</span></span>
<span id="L3618"><span class="lineNum">    3618</span>                 :<span class="tlaGNC">       66950 :   input  [7:0]  io_pre_sel_3_0,</span></span>
<span id="L3619"><span class="lineNum">    3619</span>                 :<span class="tlaGNC">           6 :   input  [7:0]  io_pre_sel_3_1,</span></span>
<span id="L3620"><span class="lineNum">    3620</span>                 :<span class="tlaGNC">       98933 :   output [7:0]  io_nxt_sel_0_0,</span></span>
<span id="L3621"><span class="lineNum">    3621</span>                 :<span class="tlaGNC">           3 :   output [7:0]  io_nxt_sel_0_1,</span></span>
<span id="L3622"><span class="lineNum">    3622</span>                 :<span class="tlaGNC">      101925 :   output [7:0]  io_nxt_sel_1_0,</span></span>
<span id="L3623"><span class="lineNum">    3623</span>                 :<span class="tlaGNC">           4 :   output [7:0]  io_nxt_sel_1_1,</span></span>
<span id="L3624"><span class="lineNum">    3624</span>                 :<span class="tlaGNC">      120468 :   output [7:0]  io_nxt_sel_2_0,</span></span>
<span id="L3625"><span class="lineNum">    3625</span>                 :<span class="tlaGNC">           6 :   output [7:0]  io_nxt_sel_2_1,</span></span>
<span id="L3626"><span class="lineNum">    3626</span>                 :<span class="tlaGNC">      115010 :   output [7:0]  io_nxt_sel_3_0,</span></span>
<span id="L3627"><span class="lineNum">    3627</span>                 :<span class="tlaGNC">           8 :   output [7:0]  io_nxt_sel_3_1,</span></span>
<span id="L3628"><span class="lineNum">    3628</span>                 :<span class="tlaGNC">       91410 :   input  [8:0]  io_pre_spec_0_0_0,</span></span>
<span id="L3629"><span class="lineNum">    3629</span>                 :<span class="tlaGNC">          10 :   input  [8:0]  io_pre_spec_0_0_1,</span></span>
<span id="L3630"><span class="lineNum">    3630</span>                 :<span class="tlaGNC">       90819 :   input  [8:0]  io_pre_spec_0_1_0,</span></span>
<span id="L3631"><span class="lineNum">    3631</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_0_1_1,</span></span>
<span id="L3632"><span class="lineNum">    3632</span>                 :<span class="tlaGNC">       90400 :   input  [8:0]  io_pre_spec_0_2_0,</span></span>
<span id="L3633"><span class="lineNum">    3633</span>                 :<span class="tlaGNC">          13 :   input  [8:0]  io_pre_spec_0_2_1,</span></span>
<span id="L3634"><span class="lineNum">    3634</span>                 :<span class="tlaGNC">       90092 :   input  [8:0]  io_pre_spec_0_3_0,</span></span>
<span id="L3635"><span class="lineNum">    3635</span>                 :<span class="tlaGNC">           9 :   input  [8:0]  io_pre_spec_0_3_1,</span></span>
<span id="L3636"><span class="lineNum">    3636</span>                 :<span class="tlaGNC">       92931 :   input  [8:0]  io_pre_spec_1_0_0,</span></span>
<span id="L3637"><span class="lineNum">    3637</span>                 :<span class="tlaGNC">           5 :   input  [8:0]  io_pre_spec_1_0_1,</span></span>
<span id="L3638"><span class="lineNum">    3638</span>                 :<span class="tlaGNC">       92886 :   input  [8:0]  io_pre_spec_1_1_0,</span></span>
<span id="L3639"><span class="lineNum">    3639</span>                 :<span class="tlaGNC">           8 :   input  [8:0]  io_pre_spec_1_1_1,</span></span>
<span id="L3640"><span class="lineNum">    3640</span>                 :<span class="tlaGNC">       92266 :   input  [8:0]  io_pre_spec_1_2_0,</span></span>
<span id="L3641"><span class="lineNum">    3641</span>                 :<span class="tlaGNC">           8 :   input  [8:0]  io_pre_spec_1_2_1,</span></span>
<span id="L3642"><span class="lineNum">    3642</span>                 :<span class="tlaGNC">       91163 :   input  [8:0]  io_pre_spec_1_3_0,</span></span>
<span id="L3643"><span class="lineNum">    3643</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_1_3_1,</span></span>
<span id="L3644"><span class="lineNum">    3644</span>                 :<span class="tlaGNC">       88767 :   input  [8:0]  io_pre_spec_2_0_0,</span></span>
<span id="L3645"><span class="lineNum">    3645</span>                 :<span class="tlaGNC">           8 :   input  [8:0]  io_pre_spec_2_0_1,</span></span>
<span id="L3646"><span class="lineNum">    3646</span>                 :<span class="tlaGNC">       89790 :   input  [8:0]  io_pre_spec_2_1_0,</span></span>
<span id="L3647"><span class="lineNum">    3647</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_2_1_1,</span></span>
<span id="L3648"><span class="lineNum">    3648</span>                 :<span class="tlaGNC">       90195 :   input  [8:0]  io_pre_spec_2_2_0,</span></span>
<span id="L3649"><span class="lineNum">    3649</span>                 :<span class="tlaGNC">           4 :   input  [8:0]  io_pre_spec_2_2_1,</span></span>
<span id="L3650"><span class="lineNum">    3650</span>                 :<span class="tlaGNC">       91281 :   input  [8:0]  io_pre_spec_2_3_0,</span></span>
<span id="L3651"><span class="lineNum">    3651</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_2_3_1,</span></span>
<span id="L3652"><span class="lineNum">    3652</span>                 :<span class="tlaGNC">       92242 :   input  [8:0]  io_pre_spec_3_0_0,</span></span>
<span id="L3653"><span class="lineNum">    3653</span>                 :<span class="tlaGNC">           5 :   input  [8:0]  io_pre_spec_3_0_1,</span></span>
<span id="L3654"><span class="lineNum">    3654</span>                 :<span class="tlaGNC">       91431 :   input  [8:0]  io_pre_spec_3_1_0,</span></span>
<span id="L3655"><span class="lineNum">    3655</span>                 :<span class="tlaGNC">          13 :   input  [8:0]  io_pre_spec_3_1_1,</span></span>
<span id="L3656"><span class="lineNum">    3656</span>                 :<span class="tlaGNC">       89773 :   input  [8:0]  io_pre_spec_3_2_0,</span></span>
<span id="L3657"><span class="lineNum">    3657</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_3_2_1,</span></span>
<span id="L3658"><span class="lineNum">    3658</span>                 :<span class="tlaGNC">       89288 :   input  [8:0]  io_pre_spec_3_3_0,</span></span>
<span id="L3659"><span class="lineNum">    3659</span>                 :<span class="tlaGNC">          11 :   input  [8:0]  io_pre_spec_3_3_1,</span></span>
<span id="L3660"><span class="lineNum">    3660</span>                 :<span class="tlaGNC">       92498 :   input  [8:0]  io_pre_spec_4_0_0,</span></span>
<span id="L3661"><span class="lineNum">    3661</span>                 :<span class="tlaGNC">           5 :   input  [8:0]  io_pre_spec_4_0_1,</span></span>
<span id="L3662"><span class="lineNum">    3662</span>                 :<span class="tlaGNC">       92623 :   input  [8:0]  io_pre_spec_4_1_0,</span></span>
<span id="L3663"><span class="lineNum">    3663</span>                 :<span class="tlaGNC">           8 :   input  [8:0]  io_pre_spec_4_1_1,</span></span>
<span id="L3664"><span class="lineNum">    3664</span>                 :<span class="tlaGNC">       92644 :   input  [8:0]  io_pre_spec_4_2_0,</span></span>
<span id="L3665"><span class="lineNum">    3665</span>                 :<span class="tlaGNC">          10 :   input  [8:0]  io_pre_spec_4_2_1,</span></span>
<span id="L3666"><span class="lineNum">    3666</span>                 :<span class="tlaGNC">       91859 :   input  [8:0]  io_pre_spec_4_3_0,</span></span>
<span id="L3667"><span class="lineNum">    3667</span>                 :<span class="tlaGNC">          10 :   input  [8:0]  io_pre_spec_4_3_1,</span></span>
<span id="L3668"><span class="lineNum">    3668</span>                 :<span class="tlaGNC">      116618 :   output [8:0]  io_nxt_spec_0_0_0,</span></span>
<span id="L3669"><span class="lineNum">    3669</span>                 :<span class="tlaGNC">           3 :   output [8:0]  io_nxt_spec_0_0_1,</span></span>
<span id="L3670"><span class="lineNum">    3670</span>                 :<span class="tlaGNC">      116615 :   output [8:0]  io_nxt_spec_0_1_0,</span></span>
<span id="L3671"><span class="lineNum">    3671</span>                 :<span class="tlaGNC">           2 :   output [8:0]  io_nxt_spec_0_1_1,</span></span>
<span id="L3672"><span class="lineNum">    3672</span>                 :<span class="tlaGNC">      116618 :   output [8:0]  io_nxt_spec_0_2_0,</span></span>
<span id="L3673"><span class="lineNum">    3673</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_0_2_1,</span></span>
<span id="L3674"><span class="lineNum">    3674</span>                 :<span class="tlaGNC">      116613 :   output [8:0]  io_nxt_spec_0_3_0,</span></span>
<span id="L3675"><span class="lineNum">    3675</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_0_3_1,</span></span>
<span id="L3676"><span class="lineNum">    3676</span>                 :<span class="tlaGNC">      117005 :   output [8:0]  io_nxt_spec_1_0_0,</span></span>
<span id="L3677"><span class="lineNum">    3677</span>                 :<span class="tlaGNC">           8 :   output [8:0]  io_nxt_spec_1_0_1,</span></span>
<span id="L3678"><span class="lineNum">    3678</span>                 :<span class="tlaGNC">      117005 :   output [8:0]  io_nxt_spec_1_1_0,</span></span>
<span id="L3679"><span class="lineNum">    3679</span>                 :<span class="tlaGNC">           8 :   output [8:0]  io_nxt_spec_1_1_1,</span></span>
<span id="L3680"><span class="lineNum">    3680</span>                 :<span class="tlaGNC">      117004 :   output [8:0]  io_nxt_spec_1_2_0,</span></span>
<span id="L3681"><span class="lineNum">    3681</span>                 :<span class="tlaGNC">           6 :   output [8:0]  io_nxt_spec_1_2_1,</span></span>
<span id="L3682"><span class="lineNum">    3682</span>                 :<span class="tlaGNC">      117001 :   output [8:0]  io_nxt_spec_1_3_0,</span></span>
<span id="L3683"><span class="lineNum">    3683</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_1_3_1,</span></span>
<span id="L3684"><span class="lineNum">    3684</span>                 :<span class="tlaGNC">      116618 :   output [8:0]  io_nxt_spec_2_0_0,</span></span>
<span id="L3685"><span class="lineNum">    3685</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_2_0_1,</span></span>
<span id="L3686"><span class="lineNum">    3686</span>                 :<span class="tlaGNC">      116617 :   output [8:0]  io_nxt_spec_2_1_0,</span></span>
<span id="L3687"><span class="lineNum">    3687</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_2_1_1,</span></span>
<span id="L3688"><span class="lineNum">    3688</span>                 :<span class="tlaGNC">      116622 :   output [8:0]  io_nxt_spec_2_2_0,</span></span>
<span id="L3689"><span class="lineNum">    3689</span>                 :<span class="tlaGNC">           6 :   output [8:0]  io_nxt_spec_2_2_1,</span></span>
<span id="L3690"><span class="lineNum">    3690</span>                 :<span class="tlaGNC">      116621 :   output [8:0]  io_nxt_spec_2_3_0,</span></span>
<span id="L3691"><span class="lineNum">    3691</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_2_3_1,</span></span>
<span id="L3692"><span class="lineNum">    3692</span>                 :<span class="tlaGNC">      116963 :   output [8:0]  io_nxt_spec_3_0_0,</span></span>
<span id="L3693"><span class="lineNum">    3693</span>                 :<span class="tlaGNC">           8 :   output [8:0]  io_nxt_spec_3_0_1,</span></span>
<span id="L3694"><span class="lineNum">    3694</span>                 :<span class="tlaGNC">      116962 :   output [8:0]  io_nxt_spec_3_1_0,</span></span>
<span id="L3695"><span class="lineNum">    3695</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_3_1_1,</span></span>
<span id="L3696"><span class="lineNum">    3696</span>                 :<span class="tlaGNC">      116961 :   output [8:0]  io_nxt_spec_3_2_0,</span></span>
<span id="L3697"><span class="lineNum">    3697</span>                 :<span class="tlaGNC">           2 :   output [8:0]  io_nxt_spec_3_2_1,</span></span>
<span id="L3698"><span class="lineNum">    3698</span>                 :<span class="tlaGNC">      116958 :   output [8:0]  io_nxt_spec_3_3_0,</span></span>
<span id="L3699"><span class="lineNum">    3699</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_3_3_1,</span></span>
<span id="L3700"><span class="lineNum">    3700</span>                 :<span class="tlaGNC">      116580 :   output [8:0]  io_nxt_spec_4_0_0,</span></span>
<span id="L3701"><span class="lineNum">    3701</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_4_0_1,</span></span>
<span id="L3702"><span class="lineNum">    3702</span>                 :<span class="tlaGNC">      116580 :   output [8:0]  io_nxt_spec_4_1_0,</span></span>
<span id="L3703"><span class="lineNum">    3703</span>                 :<span class="tlaGNC">           4 :   output [8:0]  io_nxt_spec_4_1_1,</span></span>
<span id="L3704"><span class="lineNum">    3704</span>                 :<span class="tlaGNC">      116581 :   output [8:0]  io_nxt_spec_4_2_0,</span></span>
<span id="L3705"><span class="lineNum">    3705</span>                 :<span class="tlaGNC">           3 :   output [8:0]  io_nxt_spec_4_2_1,</span></span>
<span id="L3706"><span class="lineNum">    3706</span>                 :<span class="tlaGNC">      116581 :   output [8:0]  io_nxt_spec_4_3_0,</span></span>
<span id="L3707"><span class="lineNum">    3707</span>                 :<span class="tlaGNC">           5 :   output [8:0]  io_nxt_spec_4_3_1,</span></span>
<span id="L3708"><span class="lineNum">    3708</span>                 :<span class="tlaGNC">       40356 :   input  [69:0] io_pre_iterB_0,</span></span>
<span id="L3709"><span class="lineNum">    3709</span>                 :<span class="tlaGNC">       29642 :   input  [69:0] io_pre_iterB_1,</span></span>
<span id="L3710"><span class="lineNum">    3710</span>                 :<span class="tlaGNC">           5 :   output [69:0] io_nxt_iterB_0,</span></span>
<span id="L3711"><span class="lineNum">    3711</span>                 :<span class="tlaGNC">           3 :   output [69:0] io_nxt_iterB_1</span></span>
<span id="L3712"><span class="lineNum">    3712</span>                 :             : );</span>
<span id="L3713"><span class="lineNum">    3713</span>                 :             : </span>
<span id="L3714"><span class="lineNum">    3714</span>                 :             :   wire [63:0] _iter_conv_io_nxt_q_A;</span>
<span id="L3715"><span class="lineNum">    3715</span>                 :             :   wire [63:0] _iter_conv_io_nxt_q_B;</span>
<span id="L3716"><span class="lineNum">    3716</span>                 :             :   wire [10:0] _csa_3_io_out_0;</span>
<span id="L3717"><span class="lineNum">    3717</span>                 :             :   wire [10:0] _csa_3_io_out_1;</span>
<span id="L3718"><span class="lineNum">    3718</span>                 :             :   wire [69:0] _csa_iter_2_io_out_0;</span>
<span id="L3719"><span class="lineNum">    3719</span>                 :             :   wire [69:0] _csa_iter_2_io_out_1;</span>
<span id="L3720"><span class="lineNum">    3720</span>                 :             :   wire [4:0]  _specB_io_q_j_2;</span>
<span id="L3721"><span class="lineNum">    3721</span>                 :             :   wire [4:0]  _selB_io_q_j_1;</span>
<span id="L3722"><span class="lineNum">    3722</span>                 :             :   wire [69:0] _csa_iter_1_io_out_0;</span>
<span id="L3723"><span class="lineNum">    3723</span>                 :             :   wire [69:0] _csa_iter_1_io_out_1;</span>
<span id="L3724"><span class="lineNum">    3724</span>                 :             :   CSA3_2_186 csa_iter_1 (</span>
<span id="L3725"><span class="lineNum">    3725</span>                 :             :     .io_in_0  ({_csa_iter_2_io_out_0[67:0], 2'h0}),</span>
<span id="L3726"><span class="lineNum">    3726</span>                 :             :     .io_in_1  ({_csa_iter_2_io_out_1[66:0], 3'h0}),</span>
<span id="L3727"><span class="lineNum">    3727</span>                 :             :     .io_in_2</span>
<span id="L3728"><span class="lineNum">    3728</span>                 :             :       ((_specB_io_q_j_2[0] ? io_iter_cons_0 : 70'h0)</span>
<span id="L3729"><span class="lineNum">    3729</span>                 :             :        | (_specB_io_q_j_2[1] ? io_iter_cons_1 : 70'h0)</span>
<span id="L3730"><span class="lineNum">    3730</span>                 :             :        | (_specB_io_q_j_2[3] ? io_iter_cons_3 : 70'h0)</span>
<span id="L3731"><span class="lineNum">    3731</span>                 :             :        | (_specB_io_q_j_2[4] ? io_iter_cons_4 : 70'h0)),</span>
<span id="L3732"><span class="lineNum">    3732</span>                 :             :     .io_out_0 (_csa_iter_1_io_out_0),</span>
<span id="L3733"><span class="lineNum">    3733</span>                 :             :     .io_out_1 (_csa_iter_1_io_out_1)</span>
<span id="L3734"><span class="lineNum">    3734</span>                 :             :   );</span>
<span id="L3735"><span class="lineNum">    3735</span>                 :             :   SelBlock_v4 selB (</span>
<span id="L3736"><span class="lineNum">    3736</span>                 :             :     .io_q_j         (_specB_io_q_j_2),</span>
<span id="L3737"><span class="lineNum">    3737</span>                 :             :     .io_q_j_1       (_selB_io_q_j_1),</span>
<span id="L3738"><span class="lineNum">    3738</span>                 :             :     .io_cons_0_0    (io_Sel_cons_0_0),</span>
<span id="L3739"><span class="lineNum">    3739</span>                 :             :     .io_cons_0_1    (io_Sel_cons_0_1),</span>
<span id="L3740"><span class="lineNum">    3740</span>                 :             :     .io_cons_0_2    (io_Sel_cons_0_2),</span>
<span id="L3741"><span class="lineNum">    3741</span>                 :             :     .io_cons_0_3    (io_Sel_cons_0_3),</span>
<span id="L3742"><span class="lineNum">    3742</span>                 :             :     .io_cons_1_0    (io_Sel_cons_1_0),</span>
<span id="L3743"><span class="lineNum">    3743</span>                 :             :     .io_cons_1_1    (io_Sel_cons_1_1),</span>
<span id="L3744"><span class="lineNum">    3744</span>                 :             :     .io_cons_1_2    (io_Sel_cons_1_2),</span>
<span id="L3745"><span class="lineNum">    3745</span>                 :             :     .io_cons_1_3    (io_Sel_cons_1_3),</span>
<span id="L3746"><span class="lineNum">    3746</span>                 :             :     .io_cons_2_0    (io_Sel_cons_2_0),</span>
<span id="L3747"><span class="lineNum">    3747</span>                 :             :     .io_cons_2_1    (io_Sel_cons_2_1),</span>
<span id="L3748"><span class="lineNum">    3748</span>                 :             :     .io_cons_2_2    (io_Sel_cons_2_2),</span>
<span id="L3749"><span class="lineNum">    3749</span>                 :             :     .io_cons_2_3    (io_Sel_cons_2_3),</span>
<span id="L3750"><span class="lineNum">    3750</span>                 :             :     .io_cons_3_0    (io_Sel_cons_3_0),</span>
<span id="L3751"><span class="lineNum">    3751</span>                 :             :     .io_cons_3_1    (io_Sel_cons_3_1),</span>
<span id="L3752"><span class="lineNum">    3752</span>                 :             :     .io_cons_3_2    (io_Sel_cons_3_2),</span>
<span id="L3753"><span class="lineNum">    3753</span>                 :             :     .io_cons_3_3    (io_Sel_cons_3_3),</span>
<span id="L3754"><span class="lineNum">    3754</span>                 :             :     .io_cons_4_0    (io_Sel_cons_4_0),</span>
<span id="L3755"><span class="lineNum">    3755</span>                 :             :     .io_cons_4_1    (io_Sel_cons_4_1),</span>
<span id="L3756"><span class="lineNum">    3756</span>                 :             :     .io_cons_4_2    (io_Sel_cons_4_2),</span>
<span id="L3757"><span class="lineNum">    3757</span>                 :             :     .io_cons_4_3    (io_Sel_cons_4_3),</span>
<span id="L3758"><span class="lineNum">    3758</span>                 :             :     .io_rem_3_5_0   (_csa_3_io_out_0[10:3]),</span>
<span id="L3759"><span class="lineNum">    3759</span>                 :             :     .io_rem_3_5_1   (_csa_3_io_out_1[9:2]),</span>
<span id="L3760"><span class="lineNum">    3760</span>                 :             :     .io_pre_sel_0_0 (io_pre_sel_0_0),</span>
<span id="L3761"><span class="lineNum">    3761</span>                 :             :     .io_pre_sel_0_1 (io_pre_sel_0_1),</span>
<span id="L3762"><span class="lineNum">    3762</span>                 :             :     .io_pre_sel_1_0 (io_pre_sel_1_0),</span>
<span id="L3763"><span class="lineNum">    3763</span>                 :             :     .io_pre_sel_1_1 (io_pre_sel_1_1),</span>
<span id="L3764"><span class="lineNum">    3764</span>                 :             :     .io_pre_sel_2_0 (io_pre_sel_2_0),</span>
<span id="L3765"><span class="lineNum">    3765</span>                 :             :     .io_pre_sel_2_1 (io_pre_sel_2_1),</span>
<span id="L3766"><span class="lineNum">    3766</span>                 :             :     .io_pre_sel_3_0 (io_pre_sel_3_0),</span>
<span id="L3767"><span class="lineNum">    3767</span>                 :             :     .io_pre_sel_3_1 (io_pre_sel_3_1),</span>
<span id="L3768"><span class="lineNum">    3768</span>                 :             :     .io_nxt_sel_0_0 (io_nxt_sel_0_0),</span>
<span id="L3769"><span class="lineNum">    3769</span>                 :             :     .io_nxt_sel_0_1 (io_nxt_sel_0_1),</span>
<span id="L3770"><span class="lineNum">    3770</span>                 :             :     .io_nxt_sel_1_0 (io_nxt_sel_1_0),</span>
<span id="L3771"><span class="lineNum">    3771</span>                 :             :     .io_nxt_sel_1_1 (io_nxt_sel_1_1),</span>
<span id="L3772"><span class="lineNum">    3772</span>                 :             :     .io_nxt_sel_2_0 (io_nxt_sel_2_0),</span>
<span id="L3773"><span class="lineNum">    3773</span>                 :             :     .io_nxt_sel_2_1 (io_nxt_sel_2_1),</span>
<span id="L3774"><span class="lineNum">    3774</span>                 :             :     .io_nxt_sel_3_0 (io_nxt_sel_3_0),</span>
<span id="L3775"><span class="lineNum">    3775</span>                 :             :     .io_nxt_sel_3_1 (io_nxt_sel_3_1)</span>
<span id="L3776"><span class="lineNum">    3776</span>                 :             :   );</span>
<span id="L3777"><span class="lineNum">    3777</span>                 :             :   SpecBlock_v4 specB (</span>
<span id="L3778"><span class="lineNum">    3778</span>                 :             :     .io_q_j            (_specB_io_q_j_2),</span>
<span id="L3779"><span class="lineNum">    3779</span>                 :             :     .io_cons_0_0       (io_Spec_cons_0_0),</span>
<span id="L3780"><span class="lineNum">    3780</span>                 :             :     .io_cons_0_1       (io_Spec_cons_0_1),</span>
<span id="L3781"><span class="lineNum">    3781</span>                 :             :     .io_cons_0_2       (io_Spec_cons_0_2),</span>
<span id="L3782"><span class="lineNum">    3782</span>                 :             :     .io_cons_0_3       (io_Spec_cons_0_3),</span>
<span id="L3783"><span class="lineNum">    3783</span>                 :             :     .io_cons_1_0       (io_Spec_cons_1_0),</span>
<span id="L3784"><span class="lineNum">    3784</span>                 :             :     .io_cons_1_1       (io_Spec_cons_1_1),</span>
<span id="L3785"><span class="lineNum">    3785</span>                 :             :     .io_cons_1_2       (io_Spec_cons_1_2),</span>
<span id="L3786"><span class="lineNum">    3786</span>                 :             :     .io_cons_1_3       (io_Spec_cons_1_3),</span>
<span id="L3787"><span class="lineNum">    3787</span>                 :             :     .io_cons_2_0       (io_Spec_cons_2_0),</span>
<span id="L3788"><span class="lineNum">    3788</span>                 :             :     .io_cons_2_1       (io_Spec_cons_2_1),</span>
<span id="L3789"><span class="lineNum">    3789</span>                 :             :     .io_cons_2_2       (io_Spec_cons_2_2),</span>
<span id="L3790"><span class="lineNum">    3790</span>                 :             :     .io_cons_2_3       (io_Spec_cons_2_3),</span>
<span id="L3791"><span class="lineNum">    3791</span>                 :             :     .io_cons_3_0       (io_Spec_cons_3_0),</span>
<span id="L3792"><span class="lineNum">    3792</span>                 :             :     .io_cons_3_1       (io_Spec_cons_3_1),</span>
<span id="L3793"><span class="lineNum">    3793</span>                 :             :     .io_cons_3_2       (io_Spec_cons_3_2),</span>
<span id="L3794"><span class="lineNum">    3794</span>                 :             :     .io_cons_3_3       (io_Spec_cons_3_3),</span>
<span id="L3795"><span class="lineNum">    3795</span>                 :             :     .io_cons_4_0       (io_Spec_cons_4_0),</span>
<span id="L3796"><span class="lineNum">    3796</span>                 :             :     .io_cons_4_1       (io_Spec_cons_4_1),</span>
<span id="L3797"><span class="lineNum">    3797</span>                 :             :     .io_cons_4_2       (io_Spec_cons_4_2),</span>
<span id="L3798"><span class="lineNum">    3798</span>                 :             :     .io_cons_4_3       (io_Spec_cons_4_3),</span>
<span id="L3799"><span class="lineNum">    3799</span>                 :             :     .io_d_trunc_0      (io_d_trunc_0),</span>
<span id="L3800"><span class="lineNum">    3800</span>                 :             :     .io_d_trunc_1      (io_d_trunc_1),</span>
<span id="L3801"><span class="lineNum">    3801</span>                 :             :     .io_d_trunc_2      (io_d_trunc_2),</span>
<span id="L3802"><span class="lineNum">    3802</span>                 :             :     .io_d_trunc_3      (io_d_trunc_3),</span>
<span id="L3803"><span class="lineNum">    3803</span>                 :             :     .io_q_j_1          (_selB_io_q_j_1),</span>
<span id="L3804"><span class="lineNum">    3804</span>                 :             :     .io_rem_3_5_0      (_csa_3_io_out_0[8:0]),</span>
<span id="L3805"><span class="lineNum">    3805</span>                 :             :     .io_rem_3_5_1      ({_csa_3_io_out_1[7:0], 1'h0}),</span>
<span id="L3806"><span class="lineNum">    3806</span>                 :             :     .io_q_j_2          (_specB_io_q_j_2),</span>
<span id="L3807"><span class="lineNum">    3807</span>                 :             :     .io_pre_spec_0_0_0 (io_pre_spec_0_0_0),</span>
<span id="L3808"><span class="lineNum">    3808</span>                 :             :     .io_pre_spec_0_0_1 (io_pre_spec_0_0_1),</span>
<span id="L3809"><span class="lineNum">    3809</span>                 :             :     .io_pre_spec_0_1_0 (io_pre_spec_0_1_0),</span>
<span id="L3810"><span class="lineNum">    3810</span>                 :             :     .io_pre_spec_0_1_1 (io_pre_spec_0_1_1),</span>
<span id="L3811"><span class="lineNum">    3811</span>                 :             :     .io_pre_spec_0_2_0 (io_pre_spec_0_2_0),</span>
<span id="L3812"><span class="lineNum">    3812</span>                 :             :     .io_pre_spec_0_2_1 (io_pre_spec_0_2_1),</span>
<span id="L3813"><span class="lineNum">    3813</span>                 :             :     .io_pre_spec_0_3_0 (io_pre_spec_0_3_0),</span>
<span id="L3814"><span class="lineNum">    3814</span>                 :             :     .io_pre_spec_0_3_1 (io_pre_spec_0_3_1),</span>
<span id="L3815"><span class="lineNum">    3815</span>                 :             :     .io_pre_spec_1_0_0 (io_pre_spec_1_0_0),</span>
<span id="L3816"><span class="lineNum">    3816</span>                 :             :     .io_pre_spec_1_0_1 (io_pre_spec_1_0_1),</span>
<span id="L3817"><span class="lineNum">    3817</span>                 :             :     .io_pre_spec_1_1_0 (io_pre_spec_1_1_0),</span>
<span id="L3818"><span class="lineNum">    3818</span>                 :             :     .io_pre_spec_1_1_1 (io_pre_spec_1_1_1),</span>
<span id="L3819"><span class="lineNum">    3819</span>                 :             :     .io_pre_spec_1_2_0 (io_pre_spec_1_2_0),</span>
<span id="L3820"><span class="lineNum">    3820</span>                 :             :     .io_pre_spec_1_2_1 (io_pre_spec_1_2_1),</span>
<span id="L3821"><span class="lineNum">    3821</span>                 :             :     .io_pre_spec_1_3_0 (io_pre_spec_1_3_0),</span>
<span id="L3822"><span class="lineNum">    3822</span>                 :             :     .io_pre_spec_1_3_1 (io_pre_spec_1_3_1),</span>
<span id="L3823"><span class="lineNum">    3823</span>                 :             :     .io_pre_spec_2_0_0 (io_pre_spec_2_0_0),</span>
<span id="L3824"><span class="lineNum">    3824</span>                 :             :     .io_pre_spec_2_0_1 (io_pre_spec_2_0_1),</span>
<span id="L3825"><span class="lineNum">    3825</span>                 :             :     .io_pre_spec_2_1_0 (io_pre_spec_2_1_0),</span>
<span id="L3826"><span class="lineNum">    3826</span>                 :             :     .io_pre_spec_2_1_1 (io_pre_spec_2_1_1),</span>
<span id="L3827"><span class="lineNum">    3827</span>                 :             :     .io_pre_spec_2_2_0 (io_pre_spec_2_2_0),</span>
<span id="L3828"><span class="lineNum">    3828</span>                 :             :     .io_pre_spec_2_2_1 (io_pre_spec_2_2_1),</span>
<span id="L3829"><span class="lineNum">    3829</span>                 :             :     .io_pre_spec_2_3_0 (io_pre_spec_2_3_0),</span>
<span id="L3830"><span class="lineNum">    3830</span>                 :             :     .io_pre_spec_2_3_1 (io_pre_spec_2_3_1),</span>
<span id="L3831"><span class="lineNum">    3831</span>                 :             :     .io_pre_spec_3_0_0 (io_pre_spec_3_0_0),</span>
<span id="L3832"><span class="lineNum">    3832</span>                 :             :     .io_pre_spec_3_0_1 (io_pre_spec_3_0_1),</span>
<span id="L3833"><span class="lineNum">    3833</span>                 :             :     .io_pre_spec_3_1_0 (io_pre_spec_3_1_0),</span>
<span id="L3834"><span class="lineNum">    3834</span>                 :             :     .io_pre_spec_3_1_1 (io_pre_spec_3_1_1),</span>
<span id="L3835"><span class="lineNum">    3835</span>                 :             :     .io_pre_spec_3_2_0 (io_pre_spec_3_2_0),</span>
<span id="L3836"><span class="lineNum">    3836</span>                 :             :     .io_pre_spec_3_2_1 (io_pre_spec_3_2_1),</span>
<span id="L3837"><span class="lineNum">    3837</span>                 :             :     .io_pre_spec_3_3_0 (io_pre_spec_3_3_0),</span>
<span id="L3838"><span class="lineNum">    3838</span>                 :             :     .io_pre_spec_3_3_1 (io_pre_spec_3_3_1),</span>
<span id="L3839"><span class="lineNum">    3839</span>                 :             :     .io_pre_spec_4_0_0 (io_pre_spec_4_0_0),</span>
<span id="L3840"><span class="lineNum">    3840</span>                 :             :     .io_pre_spec_4_0_1 (io_pre_spec_4_0_1),</span>
<span id="L3841"><span class="lineNum">    3841</span>                 :             :     .io_pre_spec_4_1_0 (io_pre_spec_4_1_0),</span>
<span id="L3842"><span class="lineNum">    3842</span>                 :             :     .io_pre_spec_4_1_1 (io_pre_spec_4_1_1),</span>
<span id="L3843"><span class="lineNum">    3843</span>                 :             :     .io_pre_spec_4_2_0 (io_pre_spec_4_2_0),</span>
<span id="L3844"><span class="lineNum">    3844</span>                 :             :     .io_pre_spec_4_2_1 (io_pre_spec_4_2_1),</span>
<span id="L3845"><span class="lineNum">    3845</span>                 :             :     .io_pre_spec_4_3_0 (io_pre_spec_4_3_0),</span>
<span id="L3846"><span class="lineNum">    3846</span>                 :             :     .io_pre_spec_4_3_1 (io_pre_spec_4_3_1),</span>
<span id="L3847"><span class="lineNum">    3847</span>                 :             :     .io_nxt_spec_0_0_0 (io_nxt_spec_0_0_0),</span>
<span id="L3848"><span class="lineNum">    3848</span>                 :             :     .io_nxt_spec_0_0_1 (io_nxt_spec_0_0_1),</span>
<span id="L3849"><span class="lineNum">    3849</span>                 :             :     .io_nxt_spec_0_1_0 (io_nxt_spec_0_1_0),</span>
<span id="L3850"><span class="lineNum">    3850</span>                 :             :     .io_nxt_spec_0_1_1 (io_nxt_spec_0_1_1),</span>
<span id="L3851"><span class="lineNum">    3851</span>                 :             :     .io_nxt_spec_0_2_0 (io_nxt_spec_0_2_0),</span>
<span id="L3852"><span class="lineNum">    3852</span>                 :             :     .io_nxt_spec_0_2_1 (io_nxt_spec_0_2_1),</span>
<span id="L3853"><span class="lineNum">    3853</span>                 :             :     .io_nxt_spec_0_3_0 (io_nxt_spec_0_3_0),</span>
<span id="L3854"><span class="lineNum">    3854</span>                 :             :     .io_nxt_spec_0_3_1 (io_nxt_spec_0_3_1),</span>
<span id="L3855"><span class="lineNum">    3855</span>                 :             :     .io_nxt_spec_1_0_0 (io_nxt_spec_1_0_0),</span>
<span id="L3856"><span class="lineNum">    3856</span>                 :             :     .io_nxt_spec_1_0_1 (io_nxt_spec_1_0_1),</span>
<span id="L3857"><span class="lineNum">    3857</span>                 :             :     .io_nxt_spec_1_1_0 (io_nxt_spec_1_1_0),</span>
<span id="L3858"><span class="lineNum">    3858</span>                 :             :     .io_nxt_spec_1_1_1 (io_nxt_spec_1_1_1),</span>
<span id="L3859"><span class="lineNum">    3859</span>                 :             :     .io_nxt_spec_1_2_0 (io_nxt_spec_1_2_0),</span>
<span id="L3860"><span class="lineNum">    3860</span>                 :             :     .io_nxt_spec_1_2_1 (io_nxt_spec_1_2_1),</span>
<span id="L3861"><span class="lineNum">    3861</span>                 :             :     .io_nxt_spec_1_3_0 (io_nxt_spec_1_3_0),</span>
<span id="L3862"><span class="lineNum">    3862</span>                 :             :     .io_nxt_spec_1_3_1 (io_nxt_spec_1_3_1),</span>
<span id="L3863"><span class="lineNum">    3863</span>                 :             :     .io_nxt_spec_2_0_0 (io_nxt_spec_2_0_0),</span>
<span id="L3864"><span class="lineNum">    3864</span>                 :             :     .io_nxt_spec_2_0_1 (io_nxt_spec_2_0_1),</span>
<span id="L3865"><span class="lineNum">    3865</span>                 :             :     .io_nxt_spec_2_1_0 (io_nxt_spec_2_1_0),</span>
<span id="L3866"><span class="lineNum">    3866</span>                 :             :     .io_nxt_spec_2_1_1 (io_nxt_spec_2_1_1),</span>
<span id="L3867"><span class="lineNum">    3867</span>                 :             :     .io_nxt_spec_2_2_0 (io_nxt_spec_2_2_0),</span>
<span id="L3868"><span class="lineNum">    3868</span>                 :             :     .io_nxt_spec_2_2_1 (io_nxt_spec_2_2_1),</span>
<span id="L3869"><span class="lineNum">    3869</span>                 :             :     .io_nxt_spec_2_3_0 (io_nxt_spec_2_3_0),</span>
<span id="L3870"><span class="lineNum">    3870</span>                 :             :     .io_nxt_spec_2_3_1 (io_nxt_spec_2_3_1),</span>
<span id="L3871"><span class="lineNum">    3871</span>                 :             :     .io_nxt_spec_3_0_0 (io_nxt_spec_3_0_0),</span>
<span id="L3872"><span class="lineNum">    3872</span>                 :             :     .io_nxt_spec_3_0_1 (io_nxt_spec_3_0_1),</span>
<span id="L3873"><span class="lineNum">    3873</span>                 :             :     .io_nxt_spec_3_1_0 (io_nxt_spec_3_1_0),</span>
<span id="L3874"><span class="lineNum">    3874</span>                 :             :     .io_nxt_spec_3_1_1 (io_nxt_spec_3_1_1),</span>
<span id="L3875"><span class="lineNum">    3875</span>                 :             :     .io_nxt_spec_3_2_0 (io_nxt_spec_3_2_0),</span>
<span id="L3876"><span class="lineNum">    3876</span>                 :             :     .io_nxt_spec_3_2_1 (io_nxt_spec_3_2_1),</span>
<span id="L3877"><span class="lineNum">    3877</span>                 :             :     .io_nxt_spec_3_3_0 (io_nxt_spec_3_3_0),</span>
<span id="L3878"><span class="lineNum">    3878</span>                 :             :     .io_nxt_spec_3_3_1 (io_nxt_spec_3_3_1),</span>
<span id="L3879"><span class="lineNum">    3879</span>                 :             :     .io_nxt_spec_4_0_0 (io_nxt_spec_4_0_0),</span>
<span id="L3880"><span class="lineNum">    3880</span>                 :             :     .io_nxt_spec_4_0_1 (io_nxt_spec_4_0_1),</span>
<span id="L3881"><span class="lineNum">    3881</span>                 :             :     .io_nxt_spec_4_1_0 (io_nxt_spec_4_1_0),</span>
<span id="L3882"><span class="lineNum">    3882</span>                 :             :     .io_nxt_spec_4_1_1 (io_nxt_spec_4_1_1),</span>
<span id="L3883"><span class="lineNum">    3883</span>                 :             :     .io_nxt_spec_4_2_0 (io_nxt_spec_4_2_0),</span>
<span id="L3884"><span class="lineNum">    3884</span>                 :             :     .io_nxt_spec_4_2_1 (io_nxt_spec_4_2_1),</span>
<span id="L3885"><span class="lineNum">    3885</span>                 :             :     .io_nxt_spec_4_3_0 (io_nxt_spec_4_3_0),</span>
<span id="L3886"><span class="lineNum">    3886</span>                 :             :     .io_nxt_spec_4_3_1 (io_nxt_spec_4_3_1)</span>
<span id="L3887"><span class="lineNum">    3887</span>                 :             :   );</span>
<span id="L3888"><span class="lineNum">    3888</span>                 :             :   CSA3_2_186 csa_iter_2 (</span>
<span id="L3889"><span class="lineNum">    3889</span>                 :             :     .io_in_0  (io_pre_iterB_0),</span>
<span id="L3890"><span class="lineNum">    3890</span>                 :             :     .io_in_1  (io_pre_iterB_1),</span>
<span id="L3891"><span class="lineNum">    3891</span>                 :             :     .io_in_2</span>
<span id="L3892"><span class="lineNum">    3892</span>                 :             :       ((_selB_io_q_j_1[0] ? io_iter_cons_0 : 70'h0)</span>
<span id="L3893"><span class="lineNum">    3893</span>                 :             :        | (_selB_io_q_j_1[1] ? io_iter_cons_1 : 70'h0)</span>
<span id="L3894"><span class="lineNum">    3894</span>                 :             :        | (_selB_io_q_j_1[3] ? io_iter_cons_3 : 70'h0)</span>
<span id="L3895"><span class="lineNum">    3895</span>                 :             :        | (_selB_io_q_j_1[4] ? io_iter_cons_4 : 70'h0)),</span>
<span id="L3896"><span class="lineNum">    3896</span>                 :             :     .io_out_0 (_csa_iter_2_io_out_0),</span>
<span id="L3897"><span class="lineNum">    3897</span>                 :             :     .io_out_1 (_csa_iter_2_io_out_1)</span>
<span id="L3898"><span class="lineNum">    3898</span>                 :             :   );</span>
<span id="L3899"><span class="lineNum">    3899</span>                 :             :   CSA3_2_30 csa_3 (</span>
<span id="L3900"><span class="lineNum">    3900</span>                 :             :     .io_in_0  (io_pre_iterB_0[65:55]),</span>
<span id="L3901"><span class="lineNum">    3901</span>                 :             :     .io_in_1  (io_pre_iterB_1[65:55]),</span>
<span id="L3902"><span class="lineNum">    3902</span>                 :             :     .io_in_2</span>
<span id="L3903"><span class="lineNum">    3903</span>                 :             :       ((_selB_io_q_j_1[0] ? io_spec_r2ud_0 : 11'h0)</span>
<span id="L3904"><span class="lineNum">    3904</span>                 :             :        | (_selB_io_q_j_1[1] ? io_spec_r2ud_1 : 11'h0)</span>
<span id="L3905"><span class="lineNum">    3905</span>                 :             :        | (_selB_io_q_j_1[3] ? io_spec_r2ud_3 : 11'h0)</span>
<span id="L3906"><span class="lineNum">    3906</span>                 :             :        | (_selB_io_q_j_1[4] ? io_spec_r2ud_4 : 11'h0)),</span>
<span id="L3907"><span class="lineNum">    3907</span>                 :             :     .io_out_0 (_csa_3_io_out_0),</span>
<span id="L3908"><span class="lineNum">    3908</span>                 :             :     .io_out_1 (_csa_3_io_out_1)</span>
<span id="L3909"><span class="lineNum">    3909</span>                 :             :   );</span>
<span id="L3910"><span class="lineNum">    3910</span>                 :             :   Conversion_12 iter_conv (</span>
<span id="L3911"><span class="lineNum">    3911</span>                 :             :     .io_q_j_1   (_selB_io_q_j_1),</span>
<span id="L3912"><span class="lineNum">    3912</span>                 :             :     .io_pre_q_A (io_pre_q_A),</span>
<span id="L3913"><span class="lineNum">    3913</span>                 :             :     .io_pre_q_B (io_pre_q_B),</span>
<span id="L3914"><span class="lineNum">    3914</span>                 :             :     .io_nxt_q_A (_iter_conv_io_nxt_q_A),</span>
<span id="L3915"><span class="lineNum">    3915</span>                 :             :     .io_nxt_q_B (_iter_conv_io_nxt_q_B)</span>
<span id="L3916"><span class="lineNum">    3916</span>                 :             :   );</span>
<span id="L3917"><span class="lineNum">    3917</span>                 :             :   Conversion_12 iter_conv_2 (</span>
<span id="L3918"><span class="lineNum">    3918</span>                 :             :     .io_q_j_1   (_specB_io_q_j_2),</span>
<span id="L3919"><span class="lineNum">    3919</span>                 :             :     .io_pre_q_A (_iter_conv_io_nxt_q_A),</span>
<span id="L3920"><span class="lineNum">    3920</span>                 :             :     .io_pre_q_B (_iter_conv_io_nxt_q_B),</span>
<span id="L3921"><span class="lineNum">    3921</span>                 :             :     .io_nxt_q_A (io_nxt_q_A),</span>
<span id="L3922"><span class="lineNum">    3922</span>                 :             :     .io_nxt_q_B (io_nxt_q_B)</span>
<span id="L3923"><span class="lineNum">    3923</span>                 :             :   );</span>
<span id="L3924"><span class="lineNum">    3924</span>                 :             :   assign io_nxt_iterB_0 = {_csa_iter_1_io_out_0[67:0], 2'h0};</span>
<span id="L3925"><span class="lineNum">    3925</span>                 :             :   assign io_nxt_iterB_1 = {_csa_iter_1_io_out_1[66:0], 3'h0};</span>
<span id="L3926"><span class="lineNum">    3926</span>                 :             : endmodule</span>
<span id="L3927"><span class="lineNum">    3927</span>                 :             : </span>
<span id="L3928"><span class="lineNum">    3928</span>                 :             : module SRT16Divint_6(</span>
<span id="L3929"><span class="lineNum">    3929</span>                 :<span class="tlaGNC">     2588444 :   input         clock,</span></span>
<span id="L3930"><span class="lineNum">    3930</span>                 :<span class="tlaGNC">          16 :   input         reset,</span></span>
<span id="L3931"><span class="lineNum">    3931</span>                 :<span class="tlaGNC">          10 :   input         io_sign,</span></span>
<span id="L3932"><span class="lineNum">    3932</span>                 :<span class="tlaGNC">       24783 :   input  [63:0] io_dividend,</span></span>
<span id="L3933"><span class="lineNum">    3933</span>                 :<span class="tlaGNC">       12849 :   input  [63:0] io_divisor,</span></span>
<span id="L3934"><span class="lineNum">    3934</span>                 :<span class="tlaGNC">          12 :   input         io_flush,</span></span>
<span id="L3935"><span class="lineNum">    3935</span>                 :<span class="tlaGNC">          14 :   output        io_d_zero,</span></span>
<span id="L3936"><span class="lineNum">    3936</span>                 :<span class="tlaGNC">           8 :   input  [1:0]  io_sew,</span></span>
<span id="L3937"><span class="lineNum">    3937</span>                 :<span class="tlaGNC">      200024 :   input         io_div_in_valid,</span></span>
<span id="L3938"><span class="lineNum">    3938</span>                 :<span class="tlaGNC">      200026 :   input         io_div_out_ready,</span></span>
<span id="L3939"><span class="lineNum">    3939</span>                 :<span class="tlaGNC">      200025 :   output        io_div_out_valid,</span></span>
<span id="L3940"><span class="lineNum">    3940</span>                 :<span class="tlaGNC">          18 :   output [63:0] io_div_out_q,</span></span>
<span id="L3941"><span class="lineNum">    3941</span>                 :<span class="tlaGNC">       26727 :   output [63:0] io_div_out_rem</span></span>
<span id="L3942"><span class="lineNum">    3942</span>                 :             : );</span>
<span id="L3943"><span class="lineNum">    3943</span>                 :             : </span>
<span id="L3944"><span class="lineNum">    3944</span>                 :             :   wire [63:0]      _IterBlock_io_nxt_q_A;</span>
<span id="L3945"><span class="lineNum">    3945</span>                 :             :   wire [63:0]      _IterBlock_io_nxt_q_B;</span>
<span id="L3946"><span class="lineNum">    3946</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_0_0;</span>
<span id="L3947"><span class="lineNum">    3947</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_0_1;</span>
<span id="L3948"><span class="lineNum">    3948</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_1_0;</span>
<span id="L3949"><span class="lineNum">    3949</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_1_1;</span>
<span id="L3950"><span class="lineNum">    3950</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_2_0;</span>
<span id="L3951"><span class="lineNum">    3951</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_2_1;</span>
<span id="L3952"><span class="lineNum">    3952</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_3_0;</span>
<span id="L3953"><span class="lineNum">    3953</span>                 :             :   wire [7:0]       _IterBlock_io_nxt_sel_3_1;</span>
<span id="L3954"><span class="lineNum">    3954</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_0_0;</span>
<span id="L3955"><span class="lineNum">    3955</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_0_1;</span>
<span id="L3956"><span class="lineNum">    3956</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_1_0;</span>
<span id="L3957"><span class="lineNum">    3957</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_1_1;</span>
<span id="L3958"><span class="lineNum">    3958</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_2_0;</span>
<span id="L3959"><span class="lineNum">    3959</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_2_1;</span>
<span id="L3960"><span class="lineNum">    3960</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_3_0;</span>
<span id="L3961"><span class="lineNum">    3961</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_0_3_1;</span>
<span id="L3962"><span class="lineNum">    3962</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_0_0;</span>
<span id="L3963"><span class="lineNum">    3963</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_0_1;</span>
<span id="L3964"><span class="lineNum">    3964</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_1_0;</span>
<span id="L3965"><span class="lineNum">    3965</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_1_1;</span>
<span id="L3966"><span class="lineNum">    3966</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_2_0;</span>
<span id="L3967"><span class="lineNum">    3967</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_2_1;</span>
<span id="L3968"><span class="lineNum">    3968</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_3_0;</span>
<span id="L3969"><span class="lineNum">    3969</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_1_3_1;</span>
<span id="L3970"><span class="lineNum">    3970</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_0_0;</span>
<span id="L3971"><span class="lineNum">    3971</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_0_1;</span>
<span id="L3972"><span class="lineNum">    3972</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_1_0;</span>
<span id="L3973"><span class="lineNum">    3973</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_1_1;</span>
<span id="L3974"><span class="lineNum">    3974</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_2_0;</span>
<span id="L3975"><span class="lineNum">    3975</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_2_1;</span>
<span id="L3976"><span class="lineNum">    3976</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_3_0;</span>
<span id="L3977"><span class="lineNum">    3977</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_2_3_1;</span>
<span id="L3978"><span class="lineNum">    3978</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_0_0;</span>
<span id="L3979"><span class="lineNum">    3979</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_0_1;</span>
<span id="L3980"><span class="lineNum">    3980</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_1_0;</span>
<span id="L3981"><span class="lineNum">    3981</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_1_1;</span>
<span id="L3982"><span class="lineNum">    3982</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_2_0;</span>
<span id="L3983"><span class="lineNum">    3983</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_2_1;</span>
<span id="L3984"><span class="lineNum">    3984</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_3_0;</span>
<span id="L3985"><span class="lineNum">    3985</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_3_3_1;</span>
<span id="L3986"><span class="lineNum">    3986</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_0_0;</span>
<span id="L3987"><span class="lineNum">    3987</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_0_1;</span>
<span id="L3988"><span class="lineNum">    3988</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_1_0;</span>
<span id="L3989"><span class="lineNum">    3989</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_1_1;</span>
<span id="L3990"><span class="lineNum">    3990</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_2_0;</span>
<span id="L3991"><span class="lineNum">    3991</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_2_1;</span>
<span id="L3992"><span class="lineNum">    3992</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_3_0;</span>
<span id="L3993"><span class="lineNum">    3993</span>                 :             :   wire [8:0]       _IterBlock_io_nxt_spec_4_3_1;</span>
<span id="L3994"><span class="lineNum">    3994</span>                 :             :   wire [69:0]      _IterBlock_io_nxt_iterB_0;</span>
<span id="L3995"><span class="lineNum">    3995</span>                 :             :   wire [69:0]      _IterBlock_io_nxt_iterB_1;</span>
<span id="L3996"><span class="lineNum">    3996</span>                 :             :   wire [8:0]       _qds_cons_io_m_neg_1;</span>
<span id="L3997"><span class="lineNum">    3997</span>                 :             :   wire [8:0]       _qds_cons_io_m_neg_0;</span>
<span id="L3998"><span class="lineNum">    3998</span>                 :             :   wire [8:0]       _qds_cons_io_m_pos_1;</span>
<span id="L3999"><span class="lineNum">    3999</span>                 :             :   wire [8:0]       _qds_cons_io_m_pos_2;</span>
<span id="L4000"><span class="lineNum">    4000</span>                 :<span class="tlaGNC">       64593 :   reg  [5:0]       stateReg;</span></span>
<span id="L4001"><span class="lineNum">    4001</span>                 :<span class="tlaGNC">           9 :   reg              x_sign_reg;</span></span>
<span id="L4002"><span class="lineNum">    4002</span>                 :<span class="tlaGNC">      149720 :   reg  [63:0]      iter_q_A_reg;</span></span>
<span id="L4003"><span class="lineNum">    4003</span>                 :<span class="tlaGNC">       30004 :   reg  [63:0]      iter_q_B_reg;</span></span>
<span id="L4004"><span class="lineNum">    4004</span>                 :<span class="tlaGNC">       93149 :   reg  [7:0]       sel_reg_0_0;</span></span>
<span id="L4005"><span class="lineNum">    4005</span>                 :<span class="tlaGNC">          12 :   reg  [7:0]       sel_reg_0_1;</span></span>
<span id="L4006"><span class="lineNum">    4006</span>                 :<span class="tlaGNC">       88530 :   reg  [7:0]       sel_reg_1_0;</span></span>
<span id="L4007"><span class="lineNum">    4007</span>                 :<span class="tlaGNC">          10 :   reg  [7:0]       sel_reg_1_1;</span></span>
<span id="L4008"><span class="lineNum">    4008</span>                 :<span class="tlaGNC">       90464 :   reg  [7:0]       sel_reg_2_0;</span></span>
<span id="L4009"><span class="lineNum">    4009</span>                 :<span class="tlaGNC">          13 :   reg  [7:0]       sel_reg_2_1;</span></span>
<span id="L4010"><span class="lineNum">    4010</span>                 :<span class="tlaGNC">       66950 :   reg  [7:0]       sel_reg_3_0;</span></span>
<span id="L4011"><span class="lineNum">    4011</span>                 :<span class="tlaGNC">           6 :   reg  [7:0]       sel_reg_3_1;</span></span>
<span id="L4012"><span class="lineNum">    4012</span>                 :<span class="tlaGNC">       91410 :   reg  [8:0]       spec_reg_0_0_0;</span></span>
<span id="L4013"><span class="lineNum">    4013</span>                 :<span class="tlaGNC">          10 :   reg  [8:0]       spec_reg_0_0_1;</span></span>
<span id="L4014"><span class="lineNum">    4014</span>                 :<span class="tlaGNC">       90819 :   reg  [8:0]       spec_reg_0_1_0;</span></span>
<span id="L4015"><span class="lineNum">    4015</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_0_1_1;</span></span>
<span id="L4016"><span class="lineNum">    4016</span>                 :<span class="tlaGNC">       90400 :   reg  [8:0]       spec_reg_0_2_0;</span></span>
<span id="L4017"><span class="lineNum">    4017</span>                 :<span class="tlaGNC">          13 :   reg  [8:0]       spec_reg_0_2_1;</span></span>
<span id="L4018"><span class="lineNum">    4018</span>                 :<span class="tlaGNC">       90092 :   reg  [8:0]       spec_reg_0_3_0;</span></span>
<span id="L4019"><span class="lineNum">    4019</span>                 :<span class="tlaGNC">           9 :   reg  [8:0]       spec_reg_0_3_1;</span></span>
<span id="L4020"><span class="lineNum">    4020</span>                 :<span class="tlaGNC">       92931 :   reg  [8:0]       spec_reg_1_0_0;</span></span>
<span id="L4021"><span class="lineNum">    4021</span>                 :<span class="tlaGNC">           5 :   reg  [8:0]       spec_reg_1_0_1;</span></span>
<span id="L4022"><span class="lineNum">    4022</span>                 :<span class="tlaGNC">       92886 :   reg  [8:0]       spec_reg_1_1_0;</span></span>
<span id="L4023"><span class="lineNum">    4023</span>                 :<span class="tlaGNC">           8 :   reg  [8:0]       spec_reg_1_1_1;</span></span>
<span id="L4024"><span class="lineNum">    4024</span>                 :<span class="tlaGNC">       92266 :   reg  [8:0]       spec_reg_1_2_0;</span></span>
<span id="L4025"><span class="lineNum">    4025</span>                 :<span class="tlaGNC">           8 :   reg  [8:0]       spec_reg_1_2_1;</span></span>
<span id="L4026"><span class="lineNum">    4026</span>                 :<span class="tlaGNC">       91163 :   reg  [8:0]       spec_reg_1_3_0;</span></span>
<span id="L4027"><span class="lineNum">    4027</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_1_3_1;</span></span>
<span id="L4028"><span class="lineNum">    4028</span>                 :<span class="tlaGNC">       88767 :   reg  [8:0]       spec_reg_2_0_0;</span></span>
<span id="L4029"><span class="lineNum">    4029</span>                 :<span class="tlaGNC">           8 :   reg  [8:0]       spec_reg_2_0_1;</span></span>
<span id="L4030"><span class="lineNum">    4030</span>                 :<span class="tlaGNC">       89790 :   reg  [8:0]       spec_reg_2_1_0;</span></span>
<span id="L4031"><span class="lineNum">    4031</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_2_1_1;</span></span>
<span id="L4032"><span class="lineNum">    4032</span>                 :<span class="tlaGNC">       90195 :   reg  [8:0]       spec_reg_2_2_0;</span></span>
<span id="L4033"><span class="lineNum">    4033</span>                 :<span class="tlaGNC">           4 :   reg  [8:0]       spec_reg_2_2_1;</span></span>
<span id="L4034"><span class="lineNum">    4034</span>                 :<span class="tlaGNC">       91281 :   reg  [8:0]       spec_reg_2_3_0;</span></span>
<span id="L4035"><span class="lineNum">    4035</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_2_3_1;</span></span>
<span id="L4036"><span class="lineNum">    4036</span>                 :<span class="tlaGNC">       92242 :   reg  [8:0]       spec_reg_3_0_0;</span></span>
<span id="L4037"><span class="lineNum">    4037</span>                 :<span class="tlaGNC">           5 :   reg  [8:0]       spec_reg_3_0_1;</span></span>
<span id="L4038"><span class="lineNum">    4038</span>                 :<span class="tlaGNC">       91431 :   reg  [8:0]       spec_reg_3_1_0;</span></span>
<span id="L4039"><span class="lineNum">    4039</span>                 :<span class="tlaGNC">          13 :   reg  [8:0]       spec_reg_3_1_1;</span></span>
<span id="L4040"><span class="lineNum">    4040</span>                 :<span class="tlaGNC">       89773 :   reg  [8:0]       spec_reg_3_2_0;</span></span>
<span id="L4041"><span class="lineNum">    4041</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_3_2_1;</span></span>
<span id="L4042"><span class="lineNum">    4042</span>                 :<span class="tlaGNC">       89288 :   reg  [8:0]       spec_reg_3_3_0;</span></span>
<span id="L4043"><span class="lineNum">    4043</span>                 :<span class="tlaGNC">          11 :   reg  [8:0]       spec_reg_3_3_1;</span></span>
<span id="L4044"><span class="lineNum">    4044</span>                 :<span class="tlaGNC">       92498 :   reg  [8:0]       spec_reg_4_0_0;</span></span>
<span id="L4045"><span class="lineNum">    4045</span>                 :<span class="tlaGNC">           5 :   reg  [8:0]       spec_reg_4_0_1;</span></span>
<span id="L4046"><span class="lineNum">    4046</span>                 :<span class="tlaGNC">       92623 :   reg  [8:0]       spec_reg_4_1_0;</span></span>
<span id="L4047"><span class="lineNum">    4047</span>                 :<span class="tlaGNC">           8 :   reg  [8:0]       spec_reg_4_1_1;</span></span>
<span id="L4048"><span class="lineNum">    4048</span>                 :<span class="tlaGNC">       92644 :   reg  [8:0]       spec_reg_4_2_0;</span></span>
<span id="L4049"><span class="lineNum">    4049</span>                 :<span class="tlaGNC">          10 :   reg  [8:0]       spec_reg_4_2_1;</span></span>
<span id="L4050"><span class="lineNum">    4050</span>                 :<span class="tlaGNC">       91859 :   reg  [8:0]       spec_reg_4_3_0;</span></span>
<span id="L4051"><span class="lineNum">    4051</span>                 :<span class="tlaGNC">          10 :   reg  [8:0]       spec_reg_4_3_1;</span></span>
<span id="L4052"><span class="lineNum">    4052</span>                 :<span class="tlaGNC">       40356 :   reg  [69:0]      iterB_reg_0;</span></span>
<span id="L4053"><span class="lineNum">    4053</span>                 :<span class="tlaGNC">       29642 :   reg  [69:0]      iterB_reg_1;</span></span>
<span id="L4054"><span class="lineNum">    4054</span>                 :<span class="tlaGNC">       24783 :   reg  [63:0]      abs_x_reg;</span></span>
<span id="L4055"><span class="lineNum">    4055</span>                 :<span class="tlaGNC">       12854 :   reg  [63:0]      abs_d_reg;</span></span>
<span id="L4056"><span class="lineNum">    4056</span>                 :<span class="tlaGNC">        6710 :   reg  [5:0]       lzc_d_reg;</span></span>
<span id="L4057"><span class="lineNum">    4057</span>                 :<span class="tlaGNC">          14 :   reg              zero_d_reg;</span></span>
<span id="L4058"><span class="lineNum">    4058</span>                 :<span class="tlaGNC">          11 :   reg              q_sign_reg;</span></span>
<span id="L4059"><span class="lineNum">    4059</span>                 :<span class="tlaGNC">           7 :   wire [66:0]      norm_x = {3'h0, iter_q_A_reg} &lt;&lt; iterB_reg_0[12:11];</span></span>
<span id="L4060"><span class="lineNum">    4060</span>                 :<span class="tlaGNC">           5 :   wire [66:0]      norm_d = {3'h0, iter_q_B_reg} &lt;&lt; iterB_reg_0[8:7];</span></span>
<span id="L4061"><span class="lineNum">    4061</span>                 :             :   wire             _early_rem_T = iterB_reg_0[6] | iterB_reg_0[10];</span>
<span id="L4062"><span class="lineNum">    4062</span>                 :<span class="tlaGNC">      174481 :   wire             early_finish = _early_rem_T | iterB_reg_0[9];</span></span>
<span id="L4063"><span class="lineNum">    4063</span>                 :<span class="tlaGNC">       22933 :   reg              early_finish_q;</span></span>
<span id="L4064"><span class="lineNum">    4064</span>                 :<span class="tlaGNC">       71280 :   reg  [3:0]       iter_num_reg;</span></span>
<span id="L4065"><span class="lineNum">    4065</span>                 :             :   wire [3:0][69:0] _GEN =</span>
<span id="L4066"><span class="lineNum">    4066</span>                 :             :     {{{3'h0, norm_x}}, {{norm_x, 3'h0}}, {{1'h0, norm_x, 2'h0}}, {{2'h0, norm_x, 1'h0}}};</span>
<span id="L4067"><span class="lineNum">    4067</span>                 :             :   wire [69:0]      _w_align_init_0_T_9 = _GEN[iterB_reg_0[1:0]];</span>
<span id="L4068"><span class="lineNum">    4068</span>                 :             :   wire [66:0]      _GEN_0 = 67'(67'h0 - norm_d);</span>
<span id="L4069"><span class="lineNum">    4069</span>                 :<span class="tlaGNC">           8 :   reg  [69:0]      iter_cons_reg_0;</span></span>
<span id="L4070"><span class="lineNum">    4070</span>                 :<span class="tlaGNC">           8 :   reg  [69:0]      iter_cons_reg_1;</span></span>
<span id="L4071"><span class="lineNum">    4071</span>                 :<span class="tlaGNC">           7 :   reg  [69:0]      iter_cons_reg_3;</span></span>
<span id="L4072"><span class="lineNum">    4072</span>                 :<span class="tlaGNC">           7 :   reg  [69:0]      iter_cons_reg_4;</span></span>
<span id="L4073"><span class="lineNum">    4073</span>                 :<span class="tlaGNC">       18551 :   reg  [10:0]      spec_r2ud_reg_0;</span></span>
<span id="L4074"><span class="lineNum">    4074</span>                 :<span class="tlaGNC">       18549 :   reg  [10:0]      spec_r2ud_reg_1;</span></span>
<span id="L4075"><span class="lineNum">    4075</span>                 :<span class="tlaGNC">       18542 :   reg  [10:0]      spec_r2ud_reg_3;</span></span>
<span id="L4076"><span class="lineNum">    4076</span>                 :<span class="tlaGNC">       18541 :   reg  [10:0]      spec_r2ud_reg_4;</span></span>
<span id="L4077"><span class="lineNum">    4077</span>                 :<span class="tlaGNC">          21 :   reg  [8:0]       d_trunc_reg_0;</span></span>
<span id="L4078"><span class="lineNum">    4078</span>                 :<span class="tlaGNC">          12 :   reg  [8:0]       d_trunc_reg_1;</span></span>
<span id="L4079"><span class="lineNum">    4079</span>                 :<span class="tlaGNC">           9 :   reg  [8:0]       d_trunc_reg_2;</span></span>
<span id="L4080"><span class="lineNum">    4080</span>                 :<span class="tlaGNC">          12 :   reg  [8:0]       d_trunc_reg_3;</span></span>
<span id="L4081"><span class="lineNum">    4081</span>                 :<span class="tlaGNC">       11360 :   reg  [7:0]       sel_cons_reg_0_0;</span></span>
<span id="L4082"><span class="lineNum">    4082</span>                 :<span class="tlaGNC">        3457 :   reg  [7:0]       sel_cons_reg_0_1;</span></span>
<span id="L4083"><span class="lineNum">    4083</span>                 :<span class="tlaGNC">        3819 :   reg  [7:0]       sel_cons_reg_0_2;</span></span>
<span id="L4084"><span class="lineNum">    4084</span>                 :<span class="tlaGNC">       16891 :   reg  [7:0]       sel_cons_reg_0_3;</span></span>
<span id="L4085"><span class="lineNum">    4085</span>                 :<span class="tlaGNC">          12 :   reg  [7:0]       sel_cons_reg_1_0;</span></span>
<span id="L4086"><span class="lineNum">    4086</span>                 :<span class="tlaGNC">          11 :   reg  [7:0]       sel_cons_reg_1_1;</span></span>
<span id="L4087"><span class="lineNum">    4087</span>                 :<span class="tlaGNC">       22039 :   reg  [7:0]       sel_cons_reg_1_2;</span></span>
<span id="L4088"><span class="lineNum">    4088</span>                 :<span class="tlaGNC">       19359 :   reg  [7:0]       sel_cons_reg_1_3;</span></span>
<span id="L4089"><span class="lineNum">    4089</span>                 :<span class="tlaGNC">           9 :   reg  [7:0]       sel_cons_reg_2_0;</span></span>
<span id="L4090"><span class="lineNum">    4090</span>                 :<span class="tlaGNC">           9 :   reg  [7:0]       sel_cons_reg_2_1;</span></span>
<span id="L4091"><span class="lineNum">    4091</span>                 :<span class="tlaGNC">           6 :   reg  [7:0]       sel_cons_reg_2_2;</span></span>
<span id="L4092"><span class="lineNum">    4092</span>                 :<span class="tlaGNC">           9 :   reg  [7:0]       sel_cons_reg_2_3;</span></span>
<span id="L4093"><span class="lineNum">    4093</span>                 :<span class="tlaGNC">       18503 :   reg  [7:0]       sel_cons_reg_3_0;</span></span>
<span id="L4094"><span class="lineNum">    4094</span>                 :<span class="tlaGNC">       16856 :   reg  [7:0]       sel_cons_reg_3_1;</span></span>
<span id="L4095"><span class="lineNum">    4095</span>                 :<span class="tlaGNC">          14 :   reg  [7:0]       sel_cons_reg_3_2;</span></span>
<span id="L4096"><span class="lineNum">    4096</span>                 :<span class="tlaGNC">          11 :   reg  [7:0]       sel_cons_reg_3_3;</span></span>
<span id="L4097"><span class="lineNum">    4097</span>                 :<span class="tlaGNC">       17016 :   reg  [7:0]       sel_cons_reg_4_0;</span></span>
<span id="L4098"><span class="lineNum">    4098</span>                 :<span class="tlaGNC">        4974 :   reg  [7:0]       sel_cons_reg_4_1;</span></span>
<span id="L4099"><span class="lineNum">    4099</span>                 :<span class="tlaGNC">        2599 :   reg  [7:0]       sel_cons_reg_4_2;</span></span>
<span id="L4100"><span class="lineNum">    4100</span>                 :<span class="tlaGNC">       10743 :   reg  [7:0]       sel_cons_reg_4_3;</span></span>
<span id="L4101"><span class="lineNum">    4101</span>                 :<span class="tlaGNC">       24052 :   reg  [8:0]       spec_cons_reg_0_0;</span></span>
<span id="L4102"><span class="lineNum">    4102</span>                 :<span class="tlaGNC">       23402 :   reg  [8:0]       spec_cons_reg_0_1;</span></span>
<span id="L4103"><span class="lineNum">    4103</span>                 :<span class="tlaGNC">       18633 :   reg  [8:0]       spec_cons_reg_0_2;</span></span>
<span id="L4104"><span class="lineNum">    4104</span>                 :<span class="tlaGNC">       19428 :   reg  [8:0]       spec_cons_reg_0_3;</span></span>
<span id="L4105"><span class="lineNum">    4105</span>                 :<span class="tlaGNC">       17177 :   reg  [8:0]       spec_cons_reg_1_0;</span></span>
<span id="L4106"><span class="lineNum">    4106</span>                 :<span class="tlaGNC">       20674 :   reg  [8:0]       spec_cons_reg_1_1;</span></span>
<span id="L4107"><span class="lineNum">    4107</span>                 :<span class="tlaGNC">       18767 :   reg  [8:0]       spec_cons_reg_1_2;</span></span>
<span id="L4108"><span class="lineNum">    4108</span>                 :<span class="tlaGNC">       23883 :   reg  [8:0]       spec_cons_reg_1_3;</span></span>
<span id="L4109"><span class="lineNum">    4109</span>                 :<span class="tlaGNC">           6 :   reg  [8:0]       spec_cons_reg_2_0;</span></span>
<span id="L4110"><span class="lineNum">    4110</span>                 :<span class="tlaGNC">           6 :   reg  [8:0]       spec_cons_reg_2_1;</span></span>
<span id="L4111"><span class="lineNum">    4111</span>                 :<span class="tlaGNC">           7 :   reg  [8:0]       spec_cons_reg_2_2;</span></span>
<span id="L4112"><span class="lineNum">    4112</span>                 :<span class="tlaGNC">           7 :   reg  [8:0]       spec_cons_reg_2_3;</span></span>
<span id="L4113"><span class="lineNum">    4113</span>                 :<span class="tlaGNC">       24269 :   reg  [8:0]       spec_cons_reg_3_0;</span></span>
<span id="L4114"><span class="lineNum">    4114</span>                 :<span class="tlaGNC">       18838 :   reg  [8:0]       spec_cons_reg_3_1;</span></span>
<span id="L4115"><span class="lineNum">    4115</span>                 :<span class="tlaGNC">       20416 :   reg  [8:0]       spec_cons_reg_3_2;</span></span>
<span id="L4116"><span class="lineNum">    4116</span>                 :<span class="tlaGNC">       17429 :   reg  [8:0]       spec_cons_reg_3_3;</span></span>
<span id="L4117"><span class="lineNum">    4117</span>                 :<span class="tlaGNC">       19412 :   reg  [8:0]       spec_cons_reg_4_0;</span></span>
<span id="L4118"><span class="lineNum">    4118</span>                 :<span class="tlaGNC">       18716 :   reg  [8:0]       spec_cons_reg_4_1;</span></span>
<span id="L4119"><span class="lineNum">    4119</span>                 :<span class="tlaGNC">       22560 :   reg  [8:0]       spec_cons_reg_4_2;</span></span>
<span id="L4120"><span class="lineNum">    4120</span>                 :<span class="tlaGNC">       24325 :   reg  [8:0]       spec_cons_reg_4_3;</span></span>
<span id="L4121"><span class="lineNum">    4121</span>                 :<span class="tlaGNC">       13265 :   wire [7:0]       sel_cons_0_0 = 8'(_GEN_0[63:56] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L4122"><span class="lineNum">    4122</span>                 :<span class="tlaGNC">        3614 :   wire [7:0]       sel_cons_0_1 = 8'(_GEN_0[63:56] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L4123"><span class="lineNum">    4123</span>                 :<span class="tlaGNC">       50061 :   wire [7:0]       sel_cons_0_2 = 8'(_GEN_0[63:56] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L4124"><span class="lineNum">    4124</span>                 :<span class="tlaGNC">       21550 :   wire [7:0]       sel_cons_0_3 = 8'(_GEN_0[63:56] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L4125"><span class="lineNum">    4125</span>                 :<span class="tlaGNC">       21745 :   wire [7:0]       sel_cons_1_0 = 8'(_GEN_0[64:57] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L4126"><span class="lineNum">    4126</span>                 :<span class="tlaGNC">       10639 :   wire [7:0]       sel_cons_1_1 = 8'(_GEN_0[64:57] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L4127"><span class="lineNum">    4127</span>                 :<span class="tlaGNC">       32938 :   wire [7:0]       sel_cons_1_2 = 8'(_GEN_0[64:57] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L4128"><span class="lineNum">    4128</span>                 :<span class="tlaGNC">       26678 :   wire [7:0]       sel_cons_1_3 = 8'(_GEN_0[64:57] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L4129"><span class="lineNum">    4129</span>                 :<span class="tlaGNC">       24865 :   wire [7:0]       sel_cons_3_0 = 8'(norm_d[64:57] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L4130"><span class="lineNum">    4130</span>                 :<span class="tlaGNC">       21406 :   wire [7:0]       sel_cons_3_1 = 8'(norm_d[64:57] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L4131"><span class="lineNum">    4131</span>                 :<span class="tlaGNC">        5299 :   wire [7:0]       sel_cons_3_2 = 8'(norm_d[64:57] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L4132"><span class="lineNum">    4132</span>                 :<span class="tlaGNC">       22059 :   wire [7:0]       sel_cons_3_3 = 8'(norm_d[64:57] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L4133"><span class="lineNum">    4133</span>                 :<span class="tlaGNC">       21893 :   wire [7:0]       sel_cons_4_0 = 8'(norm_d[63:56] + _qds_cons_io_m_neg_1[8:1]);</span></span>
<span id="L4134"><span class="lineNum">    4134</span>                 :<span class="tlaGNC">       49794 :   wire [7:0]       sel_cons_4_1 = 8'(norm_d[63:56] + _qds_cons_io_m_neg_0[8:1]);</span></span>
<span id="L4135"><span class="lineNum">    4135</span>                 :<span class="tlaGNC">        2694 :   wire [7:0]       sel_cons_4_2 = 8'(norm_d[63:56] + _qds_cons_io_m_pos_1[8:1]);</span></span>
<span id="L4136"><span class="lineNum">    4136</span>                 :<span class="tlaGNC">       12382 :   wire [7:0]       sel_cons_4_3 = 8'(norm_d[63:56] + _qds_cons_io_m_pos_2[8:1]);</span></span>
<span id="L4137"><span class="lineNum">    4137</span>                 :<span class="tlaGNC">          14 :   reg  [63:0]      q_A_sign_c_reg;</span></span>
<span id="L4138"><span class="lineNum">    4138</span>                 :<span class="tlaGNC">          12 :   reg  [63:0]      q_B_sign_c_reg;</span></span>
<span id="L4139"><span class="lineNum">    4139</span>                 :<span class="tlaGNC">          11 :   reg  [69:0]      Bypass_final_rem_reg;</span></span>
<span id="L4140"><span class="lineNum">    4140</span>                 :<span class="tlaGNC">          11 :   reg  [69:0]      Bypass_final_rem_plus_d_reg;</span></span>
<span id="L4141"><span class="lineNum">    4141</span>                 :<span class="tlaGNC">       24505 :   wire             adjust =</span></span>
<span id="L4142"><span class="lineNum">    4142</span>                 :             :     (x_sign_reg</span>
<span id="L4143"><span class="lineNum">    4143</span>                 :             :        ? (|Bypass_final_rem_reg) &amp; ~(Bypass_final_rem_reg[69])</span>
<span id="L4144"><span class="lineNum">    4144</span>                 :             :        : Bypass_final_rem_reg[69]) &amp; ~early_finish_q;</span>
<span id="L4145"><span class="lineNum">    4145</span>                 :<span class="tlaGNC">          12 :   wire [69:0]      rem_adjust =</span></span>
<span id="L4146"><span class="lineNum">    4146</span>                 :             :     adjust ? Bypass_final_rem_plus_d_reg : Bypass_final_rem_reg;</span>
<span id="L4147"><span class="lineNum">    4147</span>                 :<span class="tlaGNC">       15113 :   wire [69:0]      rem_adjust_ralign =</span></span>
<span id="L4148"><span class="lineNum">    4148</span>                 :             :     $signed($signed(rem_adjust) &gt;&gt;&gt; 7'({1'h0, lzc_d_reg} + 7'h5));</span>
<span id="L4149"><span class="lineNum">    4149</span>                 :             :   wire [69:0]      _GEN_1 = {4'h0, _early_rem_T ? {abs_x_reg, 2'h0} : 66'h0};</span>
<span id="L4150"><span class="lineNum">    4150</span>                 :<span class="tlaGNC">      200026 :   wire             in_handshake = io_div_in_valid &amp; stateReg[0];</span></span>
<span id="L4151"><span class="lineNum">    4151</span>                 :             :   wire [3:0][63:0] _GEN_2 =</span>
<span id="L4152"><span class="lineNum">    4152</span>                 :             :     {{io_dividend},</span>
<span id="L4153"><span class="lineNum">    4153</span>                 :             :      {{{32{io_sign &amp; io_dividend[31]}}, io_dividend[31:0]}},</span>
<span id="L4154"><span class="lineNum">    4154</span>                 :             :      {{{48{io_sign &amp; io_dividend[15]}}, io_dividend[15:0]}},</span>
<span id="L4155"><span class="lineNum">    4155</span>                 :             :      {{{56{io_sign &amp; io_dividend[7]}}, io_dividend[7:0]}}};</span>
<span id="L4156"><span class="lineNum">    4156</span>                 :             :   wire [3:0][63:0] _GEN_3 =</span>
<span id="L4157"><span class="lineNum">    4157</span>                 :             :     {{io_divisor},</span>
<span id="L4158"><span class="lineNum">    4158</span>                 :             :      {{{32{io_sign &amp; io_divisor[31]}}, io_divisor[31:0]}},</span>
<span id="L4159"><span class="lineNum">    4159</span>                 :             :      {{{48{io_sign &amp; io_divisor[15]}}, io_divisor[15:0]}},</span>
<span id="L4160"><span class="lineNum">    4160</span>                 :             :      {{{56{io_sign &amp; io_divisor[7]}}, io_divisor[7:0]}}};</span>
<span id="L4161"><span class="lineNum">    4161</span>                 :             :   wire [3:0]       _GEN_4 =</span>
<span id="L4162"><span class="lineNum">    4162</span>                 :             :     {{io_dividend[63]}, {io_dividend[31]}, {io_dividend[15]}, {io_dividend[7]}};</span>
<span id="L4163"><span class="lineNum">    4163</span>                 :<span class="tlaGNC">          12 :   wire             x_sign = io_sign &amp; _GEN_4[io_sew];</span></span>
<span id="L4164"><span class="lineNum">    4164</span>                 :             :   wire [3:0]       _GEN_5 =</span>
<span id="L4165"><span class="lineNum">    4165</span>                 :             :     {{io_divisor[63]}, {io_divisor[31]}, {io_divisor[15]}, {io_divisor[7]}};</span>
<span id="L4166"><span class="lineNum">    4166</span>                 :<span class="tlaGNC">           7 :   wire             d_sign = io_sign &amp; _GEN_5[io_sew];</span></span>
<span id="L4167"><span class="lineNum">    4167</span>                 :<span class="tlaGNC">      130967 :   wire [63:0]      neg_x_q = 64'(64'h0 - (in_handshake ? _GEN_2[io_sew] : iter_q_A_reg));</span></span>
<span id="L4168"><span class="lineNum">    4168</span>                 :<span class="tlaGNC">       92499 :   wire [63:0]      neg_d_q = 64'(64'h0 - (in_handshake ? _GEN_3[io_sew] : iter_q_B_reg));</span></span>
<span id="L4169"><span class="lineNum">    4169</span>                 :             :   wire [5:0]       _x_enc_T_127 =</span>
<span id="L4170"><span class="lineNum">    4170</span>                 :             :     abs_x_reg[63]</span>
<span id="L4171"><span class="lineNum">    4171</span>                 :             :       ? 6'h0</span>
<span id="L4172"><span class="lineNum">    4172</span>                 :             :       : abs_x_reg[62]</span>
<span id="L4173"><span class="lineNum">    4173</span>                 :             :           ? 6'h1</span>
<span id="L4174"><span class="lineNum">    4174</span>                 :             :           : abs_x_reg[61]</span>
<span id="L4175"><span class="lineNum">    4175</span>                 :             :               ? 6'h2</span>
<span id="L4176"><span class="lineNum">    4176</span>                 :             :               : abs_x_reg[60]</span>
<span id="L4177"><span class="lineNum">    4177</span>                 :             :                   ? 6'h3</span>
<span id="L4178"><span class="lineNum">    4178</span>                 :             :                   : abs_x_reg[59]</span>
<span id="L4179"><span class="lineNum">    4179</span>                 :             :                       ? 6'h4</span>
<span id="L4180"><span class="lineNum">    4180</span>                 :             :                       : abs_x_reg[58]</span>
<span id="L4181"><span class="lineNum">    4181</span>                 :             :                           ? 6'h5</span>
<span id="L4182"><span class="lineNum">    4182</span>                 :             :                           : abs_x_reg[57]</span>
<span id="L4183"><span class="lineNum">    4183</span>                 :             :                               ? 6'h6</span>
<span id="L4184"><span class="lineNum">    4184</span>                 :             :                               : abs_x_reg[56]</span>
<span id="L4185"><span class="lineNum">    4185</span>                 :             :                                   ? 6'h7</span>
<span id="L4186"><span class="lineNum">    4186</span>                 :             :                                   : abs_x_reg[55]</span>
<span id="L4187"><span class="lineNum">    4187</span>                 :             :                                       ? 6'h8</span>
<span id="L4188"><span class="lineNum">    4188</span>                 :             :                                       : abs_x_reg[54]</span>
<span id="L4189"><span class="lineNum">    4189</span>                 :             :                                           ? 6'h9</span>
<span id="L4190"><span class="lineNum">    4190</span>                 :             :                                           : abs_x_reg[53]</span>
<span id="L4191"><span class="lineNum">    4191</span>                 :             :                                               ? 6'hA</span>
<span id="L4192"><span class="lineNum">    4192</span>                 :             :                                               : abs_x_reg[52]</span>
<span id="L4193"><span class="lineNum">    4193</span>                 :             :                                                   ? 6'hB</span>
<span id="L4194"><span class="lineNum">    4194</span>                 :             :                                                   : abs_x_reg[51]</span>
<span id="L4195"><span class="lineNum">    4195</span>                 :             :                                                       ? 6'hC</span>
<span id="L4196"><span class="lineNum">    4196</span>                 :             :                                                       : abs_x_reg[50]</span>
<span id="L4197"><span class="lineNum">    4197</span>                 :             :                                                           ? 6'hD</span>
<span id="L4198"><span class="lineNum">    4198</span>                 :             :                                                           : abs_x_reg[49]</span>
<span id="L4199"><span class="lineNum">    4199</span>                 :             :                                                               ? 6'hE</span>
<span id="L4200"><span class="lineNum">    4200</span>                 :             :                                                               : abs_x_reg[48]</span>
<span id="L4201"><span class="lineNum">    4201</span>                 :             :                                                                   ? 6'hF</span>
<span id="L4202"><span class="lineNum">    4202</span>                 :             :                                                                   : abs_x_reg[47]</span>
<span id="L4203"><span class="lineNum">    4203</span>                 :             :                                                                       ? 6'h10</span>
<span id="L4204"><span class="lineNum">    4204</span>                 :             :                                                                       : abs_x_reg[46]</span>
<span id="L4205"><span class="lineNum">    4205</span>                 :             :                                                                           ? 6'h11</span>
<span id="L4206"><span class="lineNum">    4206</span>                 :             :                                                                           : abs_x_reg[45]</span>
<span id="L4207"><span class="lineNum">    4207</span>                 :             :                                                                               ? 6'h12</span>
<span id="L4208"><span class="lineNum">    4208</span>                 :             :                                                                               : abs_x_reg[44]</span>
<span id="L4209"><span class="lineNum">    4209</span>                 :             :                                                                                   ? 6'h13</span>
<span id="L4210"><span class="lineNum">    4210</span>                 :             :                                                                                   : abs_x_reg[43]</span>
<span id="L4211"><span class="lineNum">    4211</span>                 :             :                                                                                       ? 6'h14</span>
<span id="L4212"><span class="lineNum">    4212</span>                 :             :                                                                                       : abs_x_reg[42]</span>
<span id="L4213"><span class="lineNum">    4213</span>                 :             :                                                                                           ? 6'h15</span>
<span id="L4214"><span class="lineNum">    4214</span>                 :             :                                                                                           : abs_x_reg[41]</span>
<span id="L4215"><span class="lineNum">    4215</span>                 :             :                                                                                               ? 6'h16</span>
<span id="L4216"><span class="lineNum">    4216</span>                 :             :                                                                                               : abs_x_reg[40]</span>
<span id="L4217"><span class="lineNum">    4217</span>                 :             :                                                                                                   ? 6'h17</span>
<span id="L4218"><span class="lineNum">    4218</span>                 :             :                                                                                                   : abs_x_reg[39]</span>
<span id="L4219"><span class="lineNum">    4219</span>                 :             :                                                                                                       ? 6'h18</span>
<span id="L4220"><span class="lineNum">    4220</span>                 :             :                                                                                                       : abs_x_reg[38]</span>
<span id="L4221"><span class="lineNum">    4221</span>                 :             :                                                                                                           ? 6'h19</span>
<span id="L4222"><span class="lineNum">    4222</span>                 :             :                                                                                                           : abs_x_reg[37]</span>
<span id="L4223"><span class="lineNum">    4223</span>                 :             :                                                                                                               ? 6'h1A</span>
<span id="L4224"><span class="lineNum">    4224</span>                 :             :                                                                                                               : abs_x_reg[36]</span>
<span id="L4225"><span class="lineNum">    4225</span>                 :             :                                                                                                                   ? 6'h1B</span>
<span id="L4226"><span class="lineNum">    4226</span>                 :             :                                                                                                                   : abs_x_reg[35]</span>
<span id="L4227"><span class="lineNum">    4227</span>                 :             :                                                                                                                       ? 6'h1C</span>
<span id="L4228"><span class="lineNum">    4228</span>                 :             :                                                                                                                       : abs_x_reg[34]</span>
<span id="L4229"><span class="lineNum">    4229</span>                 :             :                                                                                                                           ? 6'h1D</span>
<span id="L4230"><span class="lineNum">    4230</span>                 :             :                                                                                                                           : abs_x_reg[33]</span>
<span id="L4231"><span class="lineNum">    4231</span>                 :             :                                                                                                                               ? 6'h1E</span>
<span id="L4232"><span class="lineNum">    4232</span>                 :             :                                                                                                                               : abs_x_reg[32]</span>
<span id="L4233"><span class="lineNum">    4233</span>                 :             :                                                                                                                                   ? 6'h1F</span>
<span id="L4234"><span class="lineNum">    4234</span>                 :             :                                                                                                                                   : abs_x_reg[31]</span>
<span id="L4235"><span class="lineNum">    4235</span>                 :             :                                                                                                                                       ? 6'h20</span>
<span id="L4236"><span class="lineNum">    4236</span>                 :             :                                                                                                                                       : abs_x_reg[30]</span>
<span id="L4237"><span class="lineNum">    4237</span>                 :             :                                                                                                                                           ? 6'h21</span>
<span id="L4238"><span class="lineNum">    4238</span>                 :             :                                                                                                                                           : abs_x_reg[29]</span>
<span id="L4239"><span class="lineNum">    4239</span>                 :             :                                                                                                                                               ? 6'h22</span>
<span id="L4240"><span class="lineNum">    4240</span>                 :             :                                                                                                                                               : abs_x_reg[28]</span>
<span id="L4241"><span class="lineNum">    4241</span>                 :             :                                                                                                                                                   ? 6'h23</span>
<span id="L4242"><span class="lineNum">    4242</span>                 :             :                                                                                                                                                   : abs_x_reg[27]</span>
<span id="L4243"><span class="lineNum">    4243</span>                 :             :                                                                                                                                                       ? 6'h24</span>
<span id="L4244"><span class="lineNum">    4244</span>                 :             :                                                                                                                                                       : abs_x_reg[26]</span>
<span id="L4245"><span class="lineNum">    4245</span>                 :             :                                                                                                                                                           ? 6'h25</span>
<span id="L4246"><span class="lineNum">    4246</span>                 :             :                                                                                                                                                           : abs_x_reg[25]</span>
<span id="L4247"><span class="lineNum">    4247</span>                 :             :                                                                                                                                                               ? 6'h26</span>
<span id="L4248"><span class="lineNum">    4248</span>                 :             :                                                                                                                                                               : abs_x_reg[24]</span>
<span id="L4249"><span class="lineNum">    4249</span>                 :             :                                                                                                                                                                   ? 6'h27</span>
<span id="L4250"><span class="lineNum">    4250</span>                 :             :                                                                                                                                                                   : abs_x_reg[23]</span>
<span id="L4251"><span class="lineNum">    4251</span>                 :             :                                                                                                                                                                       ? 6'h28</span>
<span id="L4252"><span class="lineNum">    4252</span>                 :             :                                                                                                                                                                       : abs_x_reg[22]</span>
<span id="L4253"><span class="lineNum">    4253</span>                 :             :                                                                                                                                                                           ? 6'h29</span>
<span id="L4254"><span class="lineNum">    4254</span>                 :             :                                                                                                                                                                           : abs_x_reg[21]</span>
<span id="L4255"><span class="lineNum">    4255</span>                 :             :                                                                                                                                                                               ? 6'h2A</span>
<span id="L4256"><span class="lineNum">    4256</span>                 :             :                                                                                                                                                                               : abs_x_reg[20]</span>
<span id="L4257"><span class="lineNum">    4257</span>                 :             :                                                                                                                                                                                   ? 6'h2B</span>
<span id="L4258"><span class="lineNum">    4258</span>                 :             :                                                                                                                                                                                   : abs_x_reg[19]</span>
<span id="L4259"><span class="lineNum">    4259</span>                 :             :                                                                                                                                                                                       ? 6'h2C</span>
<span id="L4260"><span class="lineNum">    4260</span>                 :             :                                                                                                                                                                                       : abs_x_reg[18]</span>
<span id="L4261"><span class="lineNum">    4261</span>                 :             :                                                                                                                                                                                           ? 6'h2D</span>
<span id="L4262"><span class="lineNum">    4262</span>                 :             :                                                                                                                                                                                           : abs_x_reg[17]</span>
<span id="L4263"><span class="lineNum">    4263</span>                 :             :                                                                                                                                                                                               ? 6'h2E</span>
<span id="L4264"><span class="lineNum">    4264</span>                 :             :                                                                                                                                                                                               : abs_x_reg[16]</span>
<span id="L4265"><span class="lineNum">    4265</span>                 :             :                                                                                                                                                                                                   ? 6'h2F</span>
<span id="L4266"><span class="lineNum">    4266</span>                 :             :                                                                                                                                                                                                   : abs_x_reg[15]</span>
<span id="L4267"><span class="lineNum">    4267</span>                 :             :                                                                                                                                                                                                       ? 6'h30</span>
<span id="L4268"><span class="lineNum">    4268</span>                 :             :                                                                                                                                                                                                       : abs_x_reg[14]</span>
<span id="L4269"><span class="lineNum">    4269</span>                 :             :                                                                                                                                                                                                           ? 6'h31</span>
<span id="L4270"><span class="lineNum">    4270</span>                 :             :                                                                                                                                                                                                           : abs_x_reg[13]</span>
<span id="L4271"><span class="lineNum">    4271</span>                 :             :                                                                                                                                                                                                               ? 6'h32</span>
<span id="L4272"><span class="lineNum">    4272</span>                 :             :                                                                                                                                                                                                               : abs_x_reg[12]</span>
<span id="L4273"><span class="lineNum">    4273</span>                 :             :                                                                                                                                                                                                                   ? 6'h33</span>
<span id="L4274"><span class="lineNum">    4274</span>                 :             :                                                                                                                                                                                                                   : abs_x_reg[11]</span>
<span id="L4275"><span class="lineNum">    4275</span>                 :             :                                                                                                                                                                                                                       ? 6'h34</span>
<span id="L4276"><span class="lineNum">    4276</span>                 :             :                                                                                                                                                                                                                       : abs_x_reg[10]</span>
<span id="L4277"><span class="lineNum">    4277</span>                 :             :                                                                                                                                                                                                                           ? 6'h35</span>
<span id="L4278"><span class="lineNum">    4278</span>                 :             :                                                                                                                                                                                                                           : abs_x_reg[9]</span>
<span id="L4279"><span class="lineNum">    4279</span>                 :             :                                                                                                                                                                                                                               ? 6'h36</span>
<span id="L4280"><span class="lineNum">    4280</span>                 :             :                                                                                                                                                                                                                               : abs_x_reg[8]</span>
<span id="L4281"><span class="lineNum">    4281</span>                 :             :                                                                                                                                                                                                                                   ? 6'h37</span>
<span id="L4282"><span class="lineNum">    4282</span>                 :             :                                                                                                                                                                                                                                   : abs_x_reg[7]</span>
<span id="L4283"><span class="lineNum">    4283</span>                 :             :                                                                                                                                                                                                                                       ? 6'h38</span>
<span id="L4284"><span class="lineNum">    4284</span>                 :             :                                                                                                                                                                                                                                       : abs_x_reg[6]</span>
<span id="L4285"><span class="lineNum">    4285</span>                 :             :                                                                                                                                                                                                                                           ? 6'h39</span>
<span id="L4286"><span class="lineNum">    4286</span>                 :             :                                                                                                                                                                                                                                           : abs_x_reg[5]</span>
<span id="L4287"><span class="lineNum">    4287</span>                 :             :                                                                                                                                                                                                                                               ? 6'h3A</span>
<span id="L4288"><span class="lineNum">    4288</span>                 :             :                                                                                                                                                                                                                                               : abs_x_reg[4]</span>
<span id="L4289"><span class="lineNum">    4289</span>                 :             :                                                                                                                                                                                                                                                   ? 6'h3B</span>
<span id="L4290"><span class="lineNum">    4290</span>                 :             :                                                                                                                                                                                                                                                   : abs_x_reg[3]</span>
<span id="L4291"><span class="lineNum">    4291</span>                 :             :                                                                                                                                                                                                                                                       ? 6'h3C</span>
<span id="L4292"><span class="lineNum">    4292</span>                 :             :                                                                                                                                                                                                                                                       : abs_x_reg[2]</span>
<span id="L4293"><span class="lineNum">    4293</span>                 :             :                                                                                                                                                                                                                                                           ? 6'h3D</span>
<span id="L4294"><span class="lineNum">    4294</span>                 :             :                                                                                                                                                                                                                                                           : {5'h1F,</span>
<span id="L4295"><span class="lineNum">    4295</span>                 :             :                                                                                                                                                                                                                                                              ~(abs_x_reg[1])};</span>
<span id="L4296"><span class="lineNum">    4296</span>                 :             :   wire [5:0]       _d_enc_T_127 =</span>
<span id="L4297"><span class="lineNum">    4297</span>                 :             :     abs_d_reg[63]</span>
<span id="L4298"><span class="lineNum">    4298</span>                 :             :       ? 6'h0</span>
<span id="L4299"><span class="lineNum">    4299</span>                 :             :       : abs_d_reg[62]</span>
<span id="L4300"><span class="lineNum">    4300</span>                 :             :           ? 6'h1</span>
<span id="L4301"><span class="lineNum">    4301</span>                 :             :           : abs_d_reg[61]</span>
<span id="L4302"><span class="lineNum">    4302</span>                 :             :               ? 6'h2</span>
<span id="L4303"><span class="lineNum">    4303</span>                 :             :               : abs_d_reg[60]</span>
<span id="L4304"><span class="lineNum">    4304</span>                 :             :                   ? 6'h3</span>
<span id="L4305"><span class="lineNum">    4305</span>                 :             :                   : abs_d_reg[59]</span>
<span id="L4306"><span class="lineNum">    4306</span>                 :             :                       ? 6'h4</span>
<span id="L4307"><span class="lineNum">    4307</span>                 :             :                       : abs_d_reg[58]</span>
<span id="L4308"><span class="lineNum">    4308</span>                 :             :                           ? 6'h5</span>
<span id="L4309"><span class="lineNum">    4309</span>                 :             :                           : abs_d_reg[57]</span>
<span id="L4310"><span class="lineNum">    4310</span>                 :             :                               ? 6'h6</span>
<span id="L4311"><span class="lineNum">    4311</span>                 :             :                               : abs_d_reg[56]</span>
<span id="L4312"><span class="lineNum">    4312</span>                 :             :                                   ? 6'h7</span>
<span id="L4313"><span class="lineNum">    4313</span>                 :             :                                   : abs_d_reg[55]</span>
<span id="L4314"><span class="lineNum">    4314</span>                 :             :                                       ? 6'h8</span>
<span id="L4315"><span class="lineNum">    4315</span>                 :             :                                       : abs_d_reg[54]</span>
<span id="L4316"><span class="lineNum">    4316</span>                 :             :                                           ? 6'h9</span>
<span id="L4317"><span class="lineNum">    4317</span>                 :             :                                           : abs_d_reg[53]</span>
<span id="L4318"><span class="lineNum">    4318</span>                 :             :                                               ? 6'hA</span>
<span id="L4319"><span class="lineNum">    4319</span>                 :             :                                               : abs_d_reg[52]</span>
<span id="L4320"><span class="lineNum">    4320</span>                 :             :                                                   ? 6'hB</span>
<span id="L4321"><span class="lineNum">    4321</span>                 :             :                                                   : abs_d_reg[51]</span>
<span id="L4322"><span class="lineNum">    4322</span>                 :             :                                                       ? 6'hC</span>
<span id="L4323"><span class="lineNum">    4323</span>                 :             :                                                       : abs_d_reg[50]</span>
<span id="L4324"><span class="lineNum">    4324</span>                 :             :                                                           ? 6'hD</span>
<span id="L4325"><span class="lineNum">    4325</span>                 :             :                                                           : abs_d_reg[49]</span>
<span id="L4326"><span class="lineNum">    4326</span>                 :             :                                                               ? 6'hE</span>
<span id="L4327"><span class="lineNum">    4327</span>                 :             :                                                               : abs_d_reg[48]</span>
<span id="L4328"><span class="lineNum">    4328</span>                 :             :                                                                   ? 6'hF</span>
<span id="L4329"><span class="lineNum">    4329</span>                 :             :                                                                   : abs_d_reg[47]</span>
<span id="L4330"><span class="lineNum">    4330</span>                 :             :                                                                       ? 6'h10</span>
<span id="L4331"><span class="lineNum">    4331</span>                 :             :                                                                       : abs_d_reg[46]</span>
<span id="L4332"><span class="lineNum">    4332</span>                 :             :                                                                           ? 6'h11</span>
<span id="L4333"><span class="lineNum">    4333</span>                 :             :                                                                           : abs_d_reg[45]</span>
<span id="L4334"><span class="lineNum">    4334</span>                 :             :                                                                               ? 6'h12</span>
<span id="L4335"><span class="lineNum">    4335</span>                 :             :                                                                               : abs_d_reg[44]</span>
<span id="L4336"><span class="lineNum">    4336</span>                 :             :                                                                                   ? 6'h13</span>
<span id="L4337"><span class="lineNum">    4337</span>                 :             :                                                                                   : abs_d_reg[43]</span>
<span id="L4338"><span class="lineNum">    4338</span>                 :             :                                                                                       ? 6'h14</span>
<span id="L4339"><span class="lineNum">    4339</span>                 :             :                                                                                       : abs_d_reg[42]</span>
<span id="L4340"><span class="lineNum">    4340</span>                 :             :                                                                                           ? 6'h15</span>
<span id="L4341"><span class="lineNum">    4341</span>                 :             :                                                                                           : abs_d_reg[41]</span>
<span id="L4342"><span class="lineNum">    4342</span>                 :             :                                                                                               ? 6'h16</span>
<span id="L4343"><span class="lineNum">    4343</span>                 :             :                                                                                               : abs_d_reg[40]</span>
<span id="L4344"><span class="lineNum">    4344</span>                 :             :                                                                                                   ? 6'h17</span>
<span id="L4345"><span class="lineNum">    4345</span>                 :             :                                                                                                   : abs_d_reg[39]</span>
<span id="L4346"><span class="lineNum">    4346</span>                 :             :                                                                                                       ? 6'h18</span>
<span id="L4347"><span class="lineNum">    4347</span>                 :             :                                                                                                       : abs_d_reg[38]</span>
<span id="L4348"><span class="lineNum">    4348</span>                 :             :                                                                                                           ? 6'h19</span>
<span id="L4349"><span class="lineNum">    4349</span>                 :             :                                                                                                           : abs_d_reg[37]</span>
<span id="L4350"><span class="lineNum">    4350</span>                 :             :                                                                                                               ? 6'h1A</span>
<span id="L4351"><span class="lineNum">    4351</span>                 :             :                                                                                                               : abs_d_reg[36]</span>
<span id="L4352"><span class="lineNum">    4352</span>                 :             :                                                                                                                   ? 6'h1B</span>
<span id="L4353"><span class="lineNum">    4353</span>                 :             :                                                                                                                   : abs_d_reg[35]</span>
<span id="L4354"><span class="lineNum">    4354</span>                 :             :                                                                                                                       ? 6'h1C</span>
<span id="L4355"><span class="lineNum">    4355</span>                 :             :                                                                                                                       : abs_d_reg[34]</span>
<span id="L4356"><span class="lineNum">    4356</span>                 :             :                                                                                                                           ? 6'h1D</span>
<span id="L4357"><span class="lineNum">    4357</span>                 :             :                                                                                                                           : abs_d_reg[33]</span>
<span id="L4358"><span class="lineNum">    4358</span>                 :             :                                                                                                                               ? 6'h1E</span>
<span id="L4359"><span class="lineNum">    4359</span>                 :             :                                                                                                                               : abs_d_reg[32]</span>
<span id="L4360"><span class="lineNum">    4360</span>                 :             :                                                                                                                                   ? 6'h1F</span>
<span id="L4361"><span class="lineNum">    4361</span>                 :             :                                                                                                                                   : abs_d_reg[31]</span>
<span id="L4362"><span class="lineNum">    4362</span>                 :             :                                                                                                                                       ? 6'h20</span>
<span id="L4363"><span class="lineNum">    4363</span>                 :             :                                                                                                                                       : abs_d_reg[30]</span>
<span id="L4364"><span class="lineNum">    4364</span>                 :             :                                                                                                                                           ? 6'h21</span>
<span id="L4365"><span class="lineNum">    4365</span>                 :             :                                                                                                                                           : abs_d_reg[29]</span>
<span id="L4366"><span class="lineNum">    4366</span>                 :             :                                                                                                                                               ? 6'h22</span>
<span id="L4367"><span class="lineNum">    4367</span>                 :             :                                                                                                                                               : abs_d_reg[28]</span>
<span id="L4368"><span class="lineNum">    4368</span>                 :             :                                                                                                                                                   ? 6'h23</span>
<span id="L4369"><span class="lineNum">    4369</span>                 :             :                                                                                                                                                   : abs_d_reg[27]</span>
<span id="L4370"><span class="lineNum">    4370</span>                 :             :                                                                                                                                                       ? 6'h24</span>
<span id="L4371"><span class="lineNum">    4371</span>                 :             :                                                                                                                                                       : abs_d_reg[26]</span>
<span id="L4372"><span class="lineNum">    4372</span>                 :             :                                                                                                                                                           ? 6'h25</span>
<span id="L4373"><span class="lineNum">    4373</span>                 :             :                                                                                                                                                           : abs_d_reg[25]</span>
<span id="L4374"><span class="lineNum">    4374</span>                 :             :                                                                                                                                                               ? 6'h26</span>
<span id="L4375"><span class="lineNum">    4375</span>                 :             :                                                                                                                                                               : abs_d_reg[24]</span>
<span id="L4376"><span class="lineNum">    4376</span>                 :             :                                                                                                                                                                   ? 6'h27</span>
<span id="L4377"><span class="lineNum">    4377</span>                 :             :                                                                                                                                                                   : abs_d_reg[23]</span>
<span id="L4378"><span class="lineNum">    4378</span>                 :             :                                                                                                                                                                       ? 6'h28</span>
<span id="L4379"><span class="lineNum">    4379</span>                 :             :                                                                                                                                                                       : abs_d_reg[22]</span>
<span id="L4380"><span class="lineNum">    4380</span>                 :             :                                                                                                                                                                           ? 6'h29</span>
<span id="L4381"><span class="lineNum">    4381</span>                 :             :                                                                                                                                                                           : abs_d_reg[21]</span>
<span id="L4382"><span class="lineNum">    4382</span>                 :             :                                                                                                                                                                               ? 6'h2A</span>
<span id="L4383"><span class="lineNum">    4383</span>                 :             :                                                                                                                                                                               : abs_d_reg[20]</span>
<span id="L4384"><span class="lineNum">    4384</span>                 :             :                                                                                                                                                                                   ? 6'h2B</span>
<span id="L4385"><span class="lineNum">    4385</span>                 :             :                                                                                                                                                                                   : abs_d_reg[19]</span>
<span id="L4386"><span class="lineNum">    4386</span>                 :             :                                                                                                                                                                                       ? 6'h2C</span>
<span id="L4387"><span class="lineNum">    4387</span>                 :             :                                                                                                                                                                                       : abs_d_reg[18]</span>
<span id="L4388"><span class="lineNum">    4388</span>                 :             :                                                                                                                                                                                           ? 6'h2D</span>
<span id="L4389"><span class="lineNum">    4389</span>                 :             :                                                                                                                                                                                           : abs_d_reg[17]</span>
<span id="L4390"><span class="lineNum">    4390</span>                 :             :                                                                                                                                                                                               ? 6'h2E</span>
<span id="L4391"><span class="lineNum">    4391</span>                 :             :                                                                                                                                                                                               : abs_d_reg[16]</span>
<span id="L4392"><span class="lineNum">    4392</span>                 :             :                                                                                                                                                                                                   ? 6'h2F</span>
<span id="L4393"><span class="lineNum">    4393</span>                 :             :                                                                                                                                                                                                   : abs_d_reg[15]</span>
<span id="L4394"><span class="lineNum">    4394</span>                 :             :                                                                                                                                                                                                       ? 6'h30</span>
<span id="L4395"><span class="lineNum">    4395</span>                 :             :                                                                                                                                                                                                       : abs_d_reg[14]</span>
<span id="L4396"><span class="lineNum">    4396</span>                 :             :                                                                                                                                                                                                           ? 6'h31</span>
<span id="L4397"><span class="lineNum">    4397</span>                 :             :                                                                                                                                                                                                           : abs_d_reg[13]</span>
<span id="L4398"><span class="lineNum">    4398</span>                 :             :                                                                                                                                                                                                               ? 6'h32</span>
<span id="L4399"><span class="lineNum">    4399</span>                 :             :                                                                                                                                                                                                               : abs_d_reg[12]</span>
<span id="L4400"><span class="lineNum">    4400</span>                 :             :                                                                                                                                                                                                                   ? 6'h33</span>
<span id="L4401"><span class="lineNum">    4401</span>                 :             :                                                                                                                                                                                                                   : abs_d_reg[11]</span>
<span id="L4402"><span class="lineNum">    4402</span>                 :             :                                                                                                                                                                                                                       ? 6'h34</span>
<span id="L4403"><span class="lineNum">    4403</span>                 :             :                                                                                                                                                                                                                       : abs_d_reg[10]</span>
<span id="L4404"><span class="lineNum">    4404</span>                 :             :                                                                                                                                                                                                                           ? 6'h35</span>
<span id="L4405"><span class="lineNum">    4405</span>                 :             :                                                                                                                                                                                                                           : abs_d_reg[9]</span>
<span id="L4406"><span class="lineNum">    4406</span>                 :             :                                                                                                                                                                                                                               ? 6'h36</span>
<span id="L4407"><span class="lineNum">    4407</span>                 :             :                                                                                                                                                                                                                               : abs_d_reg[8]</span>
<span id="L4408"><span class="lineNum">    4408</span>                 :             :                                                                                                                                                                                                                                   ? 6'h37</span>
<span id="L4409"><span class="lineNum">    4409</span>                 :             :                                                                                                                                                                                                                                   : abs_d_reg[7]</span>
<span id="L4410"><span class="lineNum">    4410</span>                 :             :                                                                                                                                                                                                                                       ? 6'h38</span>
<span id="L4411"><span class="lineNum">    4411</span>                 :             :                                                                                                                                                                                                                                       : abs_d_reg[6]</span>
<span id="L4412"><span class="lineNum">    4412</span>                 :             :                                                                                                                                                                                                                                           ? 6'h39</span>
<span id="L4413"><span class="lineNum">    4413</span>                 :             :                                                                                                                                                                                                                                           : abs_d_reg[5]</span>
<span id="L4414"><span class="lineNum">    4414</span>                 :             :                                                                                                                                                                                                                                               ? 6'h3A</span>
<span id="L4415"><span class="lineNum">    4415</span>                 :             :                                                                                                                                                                                                                                               : abs_d_reg[4]</span>
<span id="L4416"><span class="lineNum">    4416</span>                 :             :                                                                                                                                                                                                                                                   ? 6'h3B</span>
<span id="L4417"><span class="lineNum">    4417</span>                 :             :                                                                                                                                                                                                                                                   : abs_d_reg[3]</span>
<span id="L4418"><span class="lineNum">    4418</span>                 :             :                                                                                                                                                                                                                                                       ? 6'h3C</span>
<span id="L4419"><span class="lineNum">    4419</span>                 :             :                                                                                                                                                                                                                                                       : abs_d_reg[2]</span>
<span id="L4420"><span class="lineNum">    4420</span>                 :             :                                                                                                                                                                                                                                                           ? 6'h3D</span>
<span id="L4421"><span class="lineNum">    4421</span>                 :             :                                                                                                                                                                                                                                                           : {5'h1F,</span>
<span id="L4422"><span class="lineNum">    4422</span>                 :             :                                                                                                                                                                                                                                                              ~(abs_d_reg[1])};</span>
<span id="L4423"><span class="lineNum">    4423</span>                 :<span class="tlaGNC">           9 :   wire             zero_d = abs_d_reg == 64'h0;</span></span>
<span id="L4424"><span class="lineNum">    4424</span>                 :             :   wire [69:0]      _Bypass_final_rem_plus_d_T_9 = 70'(iterB_reg_0 + iterB_reg_1);</span>
<span id="L4425"><span class="lineNum">    4425</span>                 :             :   wire [126:0]     _norm_x_part_T_2 =</span>
<span id="L4426"><span class="lineNum">    4426</span>                 :             :     {63'h0, abs_x_reg} &lt;&lt; {121'h0, _x_enc_T_127[5:2], 2'h0};</span>
<span id="L4427"><span class="lineNum">    4427</span>                 :             :   wire [126:0]     _norm_d_part_T_2 =</span>
<span id="L4428"><span class="lineNum">    4428</span>                 :             :     {63'h0, abs_d_reg} &lt;&lt; {121'h0, _d_enc_T_127[5:2], 2'h0};</span>
<span id="L4429"><span class="lineNum">    4429</span>                 :             :   wire [69:0]      _GEN_6 =</span>
<span id="L4430"><span class="lineNum">    4430</span>                 :             :     {56'h0,</span>
<span id="L4431"><span class="lineNum">    4431</span>                 :             :      abs_x_reg == 64'h0,</span>
<span id="L4432"><span class="lineNum">    4432</span>                 :             :      _x_enc_T_127[1:0],</span>
<span id="L4433"><span class="lineNum">    4433</span>                 :             :      zero_d,</span>
<span id="L4434"><span class="lineNum">    4434</span>                 :             :      &amp;_d_enc_T_127,</span>
<span id="L4435"><span class="lineNum">    4435</span>                 :             :      _d_enc_T_127[1:0],</span>
<span id="L4436"><span class="lineNum">    4436</span>                 :             :      7'({1'h0, _d_enc_T_127} - {1'h0, _x_enc_T_127})};</span>
<span id="L4437"><span class="lineNum">    4437</span>                 :<span class="tlaGNC">     1294224 :   always @(posedge clock) begin</span></span>
<span id="L4438"><span class="lineNum">    4438</span>                 :<span class="tlaGNC">          44 :     if (reset)</span></span>
<span id="L4439"><span class="lineNum">    4439</span>                 :<span class="tlaGNC">          44 :       stateReg &lt;= 6'h1;</span></span>
<span id="L4440"><span class="lineNum">    4440</span>                 :<span class="tlaGNC">           6 :     else if (io_flush)</span></span>
<span id="L4441"><span class="lineNum">    4441</span>                 :<span class="tlaGNC">           6 :       stateReg &lt;= 6'h1;</span></span>
<span id="L4442"><span class="lineNum">    4442</span>                 :<span class="tlaGNC">      300078 :     else if (stateReg == 6'h1) begin</span></span>
<span id="L4443"><span class="lineNum">    4443</span>                 :<span class="tlaGNC">      100010 :       if (in_handshake)</span></span>
<span id="L4444"><span class="lineNum">    4444</span>                 :<span class="tlaGNC">      100010 :         stateReg &lt;= 6'h2;</span></span>
<span id="L4445"><span class="lineNum">    4445</span>                 :             :     end</span>
<span id="L4446"><span class="lineNum">    4446</span>                 :<span class="tlaGNC">      100010 :     else if (stateReg == 6'h2)</span></span>
<span id="L4447"><span class="lineNum">    4447</span>                 :<span class="tlaGNC">      100010 :       stateReg &lt;= 6'h4;</span></span>
<span id="L4448"><span class="lineNum">    4448</span>                 :<span class="tlaGNC">      100010 :     else if (stateReg == 6'h4)</span></span>
<span id="L4449"><span class="lineNum">    4449</span>                 :<span class="tlaGNC">      100010 :       stateReg &lt;= early_finish ? 6'h10 : 6'h8;</span></span>
<span id="L4450"><span class="lineNum">    4450</span>                 :<span class="tlaGNC">      151074 :     else if (stateReg == 6'h8)</span></span>
<span id="L4451"><span class="lineNum">    4451</span>                 :<span class="tlaGNC">      151074 :       stateReg &lt;= (|iter_num_reg) ? 6'h8 : 6'h10;</span></span>
<span id="L4452"><span class="lineNum">    4452</span>                 :<span class="tlaGNC">      100010 :     else if (stateReg == 6'h10)</span></span>
<span id="L4453"><span class="lineNum">    4453</span>                 :<span class="tlaGNC">      100010 :       stateReg &lt;= 6'h20;</span></span>
<span id="L4454"><span class="lineNum">    4454</span>                 :<span class="tlaGNC">      100004 :     else if (stateReg == 6'h20 &amp; io_div_out_ready)</span></span>
<span id="L4455"><span class="lineNum">    4455</span>                 :<span class="tlaGNC">      100004 :       stateReg &lt;= 6'h1;</span></span>
<span id="L4456"><span class="lineNum">    4456</span>                 :<span class="tlaGNC">      100015 :     if (stateReg[1])</span></span>
<span id="L4457"><span class="lineNum">    4457</span>                 :<span class="tlaGNC">      100015 :       x_sign_reg &lt;= x_sign;</span></span>
<span id="L4458"><span class="lineNum">    4458</span>                 :<span class="tlaGNC">      351104 :     if (stateReg[1] | stateReg[2] | stateReg[3])</span></span>
<span id="L4459"><span class="lineNum">    4459</span>                 :<span class="tlaGNC">      351104 :       iter_q_A_reg &lt;=</span></span>
<span id="L4460"><span class="lineNum">    4460</span>                 :<span class="tlaGNC">      351104 :         stateReg[1]</span></span>
<span id="L4461"><span class="lineNum">    4461</span>                 :<span class="tlaGNC">      351104 :           ? _norm_x_part_T_2[63:0]</span></span>
<span id="L4462"><span class="lineNum">    4462</span>                 :<span class="tlaGNC">      351104 :           : stateReg[2]</span></span>
<span id="L4463"><span class="lineNum">    4463</span>                 :<span class="tlaGNC">      351104 :               ? (~early_finish | iterB_reg_0[6]</span></span>
<span id="L4464"><span class="lineNum">    4464</span>                 :<span class="tlaGNC">      351104 :                    ? 64'h0</span></span>
<span id="L4465"><span class="lineNum">    4465</span>                 :<span class="tlaGNC">      351104 :                    : iterB_reg_0[10] ? 64'hFFFFFFFFFFFFFFFF : abs_x_reg)</span></span>
<span id="L4466"><span class="lineNum">    4466</span>                 :<span class="tlaGNC">      351104 :               : _IterBlock_io_nxt_q_A;</span></span>
<span id="L4467"><span class="lineNum">    4467</span>                 :<span class="tlaGNC">      351104 :     if (stateReg[1] | stateReg[2] | stateReg[3])</span></span>
<span id="L4468"><span class="lineNum">    4468</span>                 :<span class="tlaGNC">      351104 :       iter_q_B_reg &lt;=</span></span>
<span id="L4469"><span class="lineNum">    4469</span>                 :<span class="tlaGNC">      351104 :         stateReg[1]</span></span>
<span id="L4470"><span class="lineNum">    4470</span>                 :<span class="tlaGNC">      351104 :           ? _norm_d_part_T_2[63:0]</span></span>
<span id="L4471"><span class="lineNum">    4471</span>                 :<span class="tlaGNC">      351104 :           : stateReg[2] ? 64'h0 : _IterBlock_io_nxt_q_B;</span></span>
<span id="L4472"><span class="lineNum">    4472</span>                 :<span class="tlaGNC">      251092 :     if (stateReg[2] | stateReg[3]) begin</span></span>
<span id="L4473"><span class="lineNum">    4473</span>                 :<span class="tlaGNC">      251092 :       sel_reg_0_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[69:62] : _IterBlock_io_nxt_sel_0_0;</span></span>
<span id="L4474"><span class="lineNum">    4474</span>                 :<span class="tlaGNC">      251092 :       sel_reg_0_1 &lt;= stateReg[2] ? _qds_cons_io_m_neg_1[8:1] : _IterBlock_io_nxt_sel_0_1;</span></span>
<span id="L4475"><span class="lineNum">    4475</span>                 :<span class="tlaGNC">      251092 :       sel_reg_1_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[69:62] : _IterBlock_io_nxt_sel_1_0;</span></span>
<span id="L4476"><span class="lineNum">    4476</span>                 :<span class="tlaGNC">      251092 :       sel_reg_1_1 &lt;= stateReg[2] ? _qds_cons_io_m_neg_0[8:1] : _IterBlock_io_nxt_sel_1_1;</span></span>
<span id="L4477"><span class="lineNum">    4477</span>                 :<span class="tlaGNC">      251092 :       sel_reg_2_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[69:62] : _IterBlock_io_nxt_sel_2_0;</span></span>
<span id="L4478"><span class="lineNum">    4478</span>                 :<span class="tlaGNC">      251092 :       sel_reg_2_1 &lt;= stateReg[2] ? _qds_cons_io_m_pos_1[8:1] : _IterBlock_io_nxt_sel_2_1;</span></span>
<span id="L4479"><span class="lineNum">    4479</span>                 :<span class="tlaGNC">      251092 :       sel_reg_3_0 &lt;= stateReg[2] ? _w_align_init_0_T_9[69:62] : _IterBlock_io_nxt_sel_3_0;</span></span>
<span id="L4480"><span class="lineNum">    4480</span>                 :<span class="tlaGNC">      251092 :       sel_reg_3_1 &lt;= stateReg[2] ? _qds_cons_io_m_pos_2[8:1] : _IterBlock_io_nxt_sel_3_1;</span></span>
<span id="L4481"><span class="lineNum">    4481</span>                 :             :     end</span>
<span id="L4482"><span class="lineNum">    4482</span>                 :<span class="tlaGNC">      251092 :     if (stateReg[2] | stateReg[3]) begin</span></span>
<span id="L4483"><span class="lineNum">    4483</span>                 :<span class="tlaGNC">      251092 :       spec_reg_0_0_0 &lt;=</span></span>
<span id="L4484"><span class="lineNum">    4484</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_0_0_0;</span></span>
<span id="L4485"><span class="lineNum">    4485</span>                 :<span class="tlaGNC">      251092 :       spec_reg_0_0_1 &lt;= stateReg[2] ? {sel_cons_0_0, 1'h0} : _IterBlock_io_nxt_spec_0_0_1;</span></span>
<span id="L4486"><span class="lineNum">    4486</span>                 :<span class="tlaGNC">      251092 :       spec_reg_0_1_0 &lt;=</span></span>
<span id="L4487"><span class="lineNum">    4487</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_0_1_0;</span></span>
<span id="L4488"><span class="lineNum">    4488</span>                 :<span class="tlaGNC">      251092 :       spec_reg_0_1_1 &lt;= stateReg[2] ? {sel_cons_0_1, 1'h0} : _IterBlock_io_nxt_spec_0_1_1;</span></span>
<span id="L4489"><span class="lineNum">    4489</span>                 :<span class="tlaGNC">      251092 :       spec_reg_0_2_0 &lt;=</span></span>
<span id="L4490"><span class="lineNum">    4490</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_0_2_0;</span></span>
<span id="L4491"><span class="lineNum">    4491</span>                 :<span class="tlaGNC">      251092 :       spec_reg_0_2_1 &lt;= stateReg[2] ? {sel_cons_0_2, 1'h0} : _IterBlock_io_nxt_spec_0_2_1;</span></span>
<span id="L4492"><span class="lineNum">    4492</span>                 :<span class="tlaGNC">      251092 :       spec_reg_0_3_0 &lt;=</span></span>
<span id="L4493"><span class="lineNum">    4493</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_0_3_0;</span></span>
<span id="L4494"><span class="lineNum">    4494</span>                 :<span class="tlaGNC">      251092 :       spec_reg_0_3_1 &lt;= stateReg[2] ? {sel_cons_0_3, 1'h0} : _IterBlock_io_nxt_spec_0_3_1;</span></span>
<span id="L4495"><span class="lineNum">    4495</span>                 :<span class="tlaGNC">      251092 :       spec_reg_1_0_0 &lt;=</span></span>
<span id="L4496"><span class="lineNum">    4496</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_1_0_0;</span></span>
<span id="L4497"><span class="lineNum">    4497</span>                 :<span class="tlaGNC">      251092 :       spec_reg_1_0_1 &lt;= stateReg[2] ? {sel_cons_1_0, 1'h0} : _IterBlock_io_nxt_spec_1_0_1;</span></span>
<span id="L4498"><span class="lineNum">    4498</span>                 :<span class="tlaGNC">      251092 :       spec_reg_1_1_0 &lt;=</span></span>
<span id="L4499"><span class="lineNum">    4499</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_1_1_0;</span></span>
<span id="L4500"><span class="lineNum">    4500</span>                 :<span class="tlaGNC">      251092 :       spec_reg_1_1_1 &lt;= stateReg[2] ? {sel_cons_1_1, 1'h0} : _IterBlock_io_nxt_spec_1_1_1;</span></span>
<span id="L4501"><span class="lineNum">    4501</span>                 :<span class="tlaGNC">      251092 :       spec_reg_1_2_0 &lt;=</span></span>
<span id="L4502"><span class="lineNum">    4502</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_1_2_0;</span></span>
<span id="L4503"><span class="lineNum">    4503</span>                 :<span class="tlaGNC">      251092 :       spec_reg_1_2_1 &lt;= stateReg[2] ? {sel_cons_1_2, 1'h0} : _IterBlock_io_nxt_spec_1_2_1;</span></span>
<span id="L4504"><span class="lineNum">    4504</span>                 :<span class="tlaGNC">      251092 :       spec_reg_1_3_0 &lt;=</span></span>
<span id="L4505"><span class="lineNum">    4505</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_1_3_0;</span></span>
<span id="L4506"><span class="lineNum">    4506</span>                 :<span class="tlaGNC">      251092 :       spec_reg_1_3_1 &lt;= stateReg[2] ? {sel_cons_1_3, 1'h0} : _IterBlock_io_nxt_spec_1_3_1;</span></span>
<span id="L4507"><span class="lineNum">    4507</span>                 :<span class="tlaGNC">      251092 :       spec_reg_2_0_0 &lt;=</span></span>
<span id="L4508"><span class="lineNum">    4508</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_2_0_0;</span></span>
<span id="L4509"><span class="lineNum">    4509</span>                 :<span class="tlaGNC">      251092 :       spec_reg_2_0_1 &lt;=</span></span>
<span id="L4510"><span class="lineNum">    4510</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? {_qds_cons_io_m_neg_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_0_1;</span></span>
<span id="L4511"><span class="lineNum">    4511</span>                 :<span class="tlaGNC">      251092 :       spec_reg_2_1_0 &lt;=</span></span>
<span id="L4512"><span class="lineNum">    4512</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_2_1_0;</span></span>
<span id="L4513"><span class="lineNum">    4513</span>                 :<span class="tlaGNC">      251092 :       spec_reg_2_1_1 &lt;=</span></span>
<span id="L4514"><span class="lineNum">    4514</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? {_qds_cons_io_m_neg_0[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_1_1;</span></span>
<span id="L4515"><span class="lineNum">    4515</span>                 :<span class="tlaGNC">      251092 :       spec_reg_2_2_0 &lt;=</span></span>
<span id="L4516"><span class="lineNum">    4516</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_2_2_0;</span></span>
<span id="L4517"><span class="lineNum">    4517</span>                 :<span class="tlaGNC">      251092 :       spec_reg_2_2_1 &lt;=</span></span>
<span id="L4518"><span class="lineNum">    4518</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? {_qds_cons_io_m_pos_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_2_1;</span></span>
<span id="L4519"><span class="lineNum">    4519</span>                 :<span class="tlaGNC">      251092 :       spec_reg_2_3_0 &lt;=</span></span>
<span id="L4520"><span class="lineNum">    4520</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_2_3_0;</span></span>
<span id="L4521"><span class="lineNum">    4521</span>                 :<span class="tlaGNC">      251092 :       spec_reg_2_3_1 &lt;=</span></span>
<span id="L4522"><span class="lineNum">    4522</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? {_qds_cons_io_m_pos_2[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_3_1;</span></span>
<span id="L4523"><span class="lineNum">    4523</span>                 :<span class="tlaGNC">      251092 :       spec_reg_3_0_0 &lt;=</span></span>
<span id="L4524"><span class="lineNum">    4524</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_3_0_0;</span></span>
<span id="L4525"><span class="lineNum">    4525</span>                 :<span class="tlaGNC">      251092 :       spec_reg_3_0_1 &lt;= stateReg[2] ? {sel_cons_3_0, 1'h0} : _IterBlock_io_nxt_spec_3_0_1;</span></span>
<span id="L4526"><span class="lineNum">    4526</span>                 :<span class="tlaGNC">      251092 :       spec_reg_3_1_0 &lt;=</span></span>
<span id="L4527"><span class="lineNum">    4527</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_3_1_0;</span></span>
<span id="L4528"><span class="lineNum">    4528</span>                 :<span class="tlaGNC">      251092 :       spec_reg_3_1_1 &lt;= stateReg[2] ? {sel_cons_3_1, 1'h0} : _IterBlock_io_nxt_spec_3_1_1;</span></span>
<span id="L4529"><span class="lineNum">    4529</span>                 :<span class="tlaGNC">      251092 :       spec_reg_3_2_0 &lt;=</span></span>
<span id="L4530"><span class="lineNum">    4530</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_3_2_0;</span></span>
<span id="L4531"><span class="lineNum">    4531</span>                 :<span class="tlaGNC">      251092 :       spec_reg_3_2_1 &lt;= stateReg[2] ? {sel_cons_3_2, 1'h0} : _IterBlock_io_nxt_spec_3_2_1;</span></span>
<span id="L4532"><span class="lineNum">    4532</span>                 :<span class="tlaGNC">      251092 :       spec_reg_3_3_0 &lt;=</span></span>
<span id="L4533"><span class="lineNum">    4533</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_3_3_0;</span></span>
<span id="L4534"><span class="lineNum">    4534</span>                 :<span class="tlaGNC">      251092 :       spec_reg_3_3_1 &lt;= stateReg[2] ? {sel_cons_3_3, 1'h0} : _IterBlock_io_nxt_spec_3_3_1;</span></span>
<span id="L4535"><span class="lineNum">    4535</span>                 :<span class="tlaGNC">      251092 :       spec_reg_4_0_0 &lt;=</span></span>
<span id="L4536"><span class="lineNum">    4536</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_4_0_0;</span></span>
<span id="L4537"><span class="lineNum">    4537</span>                 :<span class="tlaGNC">      251092 :       spec_reg_4_0_1 &lt;= stateReg[2] ? {sel_cons_4_0, 1'h0} : _IterBlock_io_nxt_spec_4_0_1;</span></span>
<span id="L4538"><span class="lineNum">    4538</span>                 :<span class="tlaGNC">      251092 :       spec_reg_4_1_0 &lt;=</span></span>
<span id="L4539"><span class="lineNum">    4539</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_4_1_0;</span></span>
<span id="L4540"><span class="lineNum">    4540</span>                 :<span class="tlaGNC">      251092 :       spec_reg_4_1_1 &lt;= stateReg[2] ? {sel_cons_4_1, 1'h0} : _IterBlock_io_nxt_spec_4_1_1;</span></span>
<span id="L4541"><span class="lineNum">    4541</span>                 :<span class="tlaGNC">      251092 :       spec_reg_4_2_0 &lt;=</span></span>
<span id="L4542"><span class="lineNum">    4542</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_4_2_0;</span></span>
<span id="L4543"><span class="lineNum">    4543</span>                 :<span class="tlaGNC">      251092 :       spec_reg_4_2_1 &lt;= stateReg[2] ? {sel_cons_4_2, 1'h0} : _IterBlock_io_nxt_spec_4_2_1;</span></span>
<span id="L4544"><span class="lineNum">    4544</span>                 :<span class="tlaGNC">      251092 :       spec_reg_4_3_0 &lt;=</span></span>
<span id="L4545"><span class="lineNum">    4545</span>                 :<span class="tlaGNC">      251092 :         stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_4_3_0;</span></span>
<span id="L4546"><span class="lineNum">    4546</span>                 :<span class="tlaGNC">      251092 :       spec_reg_4_3_1 &lt;= stateReg[2] ? {sel_cons_4_3, 1'h0} : _IterBlock_io_nxt_spec_4_3_1;</span></span>
<span id="L4547"><span class="lineNum">    4547</span>                 :             :     end</span>
<span id="L4548"><span class="lineNum">    4548</span>                 :<span class="tlaGNC">      351104 :     if (stateReg[1] | stateReg[2] | stateReg[3]) begin</span></span>
<span id="L4549"><span class="lineNum">    4549</span>                 :<span class="tlaGNC">      100015 :       if (stateReg[1])</span></span>
<span id="L4550"><span class="lineNum">    4550</span>                 :<span class="tlaGNC">      100015 :         iterB_reg_0 &lt;= _GEN_6;</span></span>
<span id="L4551"><span class="lineNum">    4551</span>                 :<span class="tlaGNC">      100014 :       else if (stateReg[2]) begin</span></span>
<span id="L4552"><span class="lineNum">    4552</span>                 :<span class="tlaGNC">       32292 :         if (early_finish)</span></span>
<span id="L4553"><span class="lineNum">    4553</span>                 :<span class="tlaGNC">       67722 :           iterB_reg_0 &lt;= _GEN_1;</span></span>
<span id="L4554"><span class="lineNum">    4554</span>                 :             :         else</span>
<span id="L4555"><span class="lineNum">    4555</span>                 :<span class="tlaGNC">       32292 :           iterB_reg_0 &lt;= _w_align_init_0_T_9;</span></span>
<span id="L4556"><span class="lineNum">    4556</span>                 :             :       end</span>
<span id="L4557"><span class="lineNum">    4557</span>                 :             :       else</span>
<span id="L4558"><span class="lineNum">    4558</span>                 :<span class="tlaGNC">      151075 :         iterB_reg_0 &lt;= _IterBlock_io_nxt_iterB_0;</span></span>
<span id="L4559"><span class="lineNum">    4559</span>                 :<span class="tlaGNC">      351104 :       iterB_reg_1 &lt;=</span></span>
<span id="L4560"><span class="lineNum">    4560</span>                 :<span class="tlaGNC">      351104 :         stateReg[1]</span></span>
<span id="L4561"><span class="lineNum">    4561</span>                 :<span class="tlaGNC">      351104 :           ? _GEN_6</span></span>
<span id="L4562"><span class="lineNum">    4562</span>                 :<span class="tlaGNC">      351104 :           : stateReg[2] ? (early_finish ? _GEN_1 : 70'h0) : _IterBlock_io_nxt_iterB_1;</span></span>
<span id="L4563"><span class="lineNum">    4563</span>                 :             :     end</span>
<span id="L4564"><span class="lineNum">    4564</span>                 :<span class="tlaGNC">      100011 :     if (in_handshake) begin</span></span>
<span id="L4565"><span class="lineNum">    4565</span>                 :<span class="tlaGNC">      100011 :       abs_x_reg &lt;= x_sign ? neg_x_q : _GEN_2[io_sew];</span></span>
<span id="L4566"><span class="lineNum">    4566</span>                 :<span class="tlaGNC">      100011 :       abs_d_reg &lt;= d_sign ? neg_d_q : _GEN_3[io_sew];</span></span>
<span id="L4567"><span class="lineNum">    4567</span>                 :             :     end</span>
<span id="L4568"><span class="lineNum">    4568</span>                 :<span class="tlaGNC">      100015 :     if (stateReg[1])</span></span>
<span id="L4569"><span class="lineNum">    4569</span>                 :<span class="tlaGNC">      100015 :       lzc_d_reg &lt;= _d_enc_T_127;</span></span>
<span id="L4570"><span class="lineNum">    4570</span>                 :<span class="tlaGNC">      100015 :     if (stateReg[1])</span></span>
<span id="L4571"><span class="lineNum">    4571</span>                 :<span class="tlaGNC">      100015 :       zero_d_reg &lt;= zero_d;</span></span>
<span id="L4572"><span class="lineNum">    4572</span>                 :<span class="tlaGNC">      100015 :     if (stateReg[1])</span></span>
<span id="L4573"><span class="lineNum">    4573</span>                 :<span class="tlaGNC">      100015 :       q_sign_reg &lt;= x_sign ^ d_sign;</span></span>
<span id="L4574"><span class="lineNum">    4574</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[2])</span></span>
<span id="L4575"><span class="lineNum">    4575</span>                 :<span class="tlaGNC">      100017 :       early_finish_q &lt;= early_finish;</span></span>
<span id="L4576"><span class="lineNum">    4576</span>                 :<span class="tlaGNC">      251092 :     if (stateReg[2] | stateReg[3]) begin</span></span>
<span id="L4577"><span class="lineNum">    4577</span>                 :<span class="tlaGNC">      100017 :       if (stateReg[2])</span></span>
<span id="L4578"><span class="lineNum">    4578</span>                 :<span class="tlaGNC">      100017 :         iter_num_reg &lt;= 4'(iterB_reg_0[5:2] + {3'h0, &amp;(iterB_reg_0[1:0])});</span></span>
<span id="L4579"><span class="lineNum">    4579</span>                 :             :       else</span>
<span id="L4580"><span class="lineNum">    4580</span>                 :<span class="tlaGNC">      151075 :         iter_num_reg &lt;= 4'(iter_num_reg - 4'h1);</span></span>
<span id="L4581"><span class="lineNum">    4581</span>                 :             :     end</span>
<span id="L4582"><span class="lineNum">    4582</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[2]) begin</span></span>
<span id="L4583"><span class="lineNum">    4583</span>                 :<span class="tlaGNC">      100017 :       iter_cons_reg_0 &lt;= {_GEN_0[65:0], 4'h0};</span></span>
<span id="L4584"><span class="lineNum">    4584</span>                 :<span class="tlaGNC">      100017 :       iter_cons_reg_1 &lt;= {_GEN_0, 3'h0};</span></span>
<span id="L4585"><span class="lineNum">    4585</span>                 :<span class="tlaGNC">      100017 :       iter_cons_reg_3 &lt;= {norm_d, 3'h0};</span></span>
<span id="L4586"><span class="lineNum">    4586</span>                 :<span class="tlaGNC">      100017 :       iter_cons_reg_4 &lt;= {norm_d[65:0], 4'h0};</span></span>
<span id="L4587"><span class="lineNum">    4587</span>                 :             :     end</span>
<span id="L4588"><span class="lineNum">    4588</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[2]) begin</span></span>
<span id="L4589"><span class="lineNum">    4589</span>                 :<span class="tlaGNC">      100017 :       spec_r2ud_reg_0 &lt;= _GEN_0[61:51];</span></span>
<span id="L4590"><span class="lineNum">    4590</span>                 :<span class="tlaGNC">      100017 :       spec_r2ud_reg_1 &lt;= _GEN_0[62:52];</span></span>
<span id="L4591"><span class="lineNum">    4591</span>                 :<span class="tlaGNC">      100017 :       spec_r2ud_reg_3 &lt;= norm_d[62:52];</span></span>
<span id="L4592"><span class="lineNum">    4592</span>                 :<span class="tlaGNC">      100017 :       spec_r2ud_reg_4 &lt;= norm_d[61:51];</span></span>
<span id="L4593"><span class="lineNum">    4593</span>                 :             :     end</span>
<span id="L4594"><span class="lineNum">    4594</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[2]) begin</span></span>
<span id="L4595"><span class="lineNum">    4595</span>                 :<span class="tlaGNC">      100017 :       d_trunc_reg_0 &lt;= _GEN_0[63:55];</span></span>
<span id="L4596"><span class="lineNum">    4596</span>                 :<span class="tlaGNC">      100017 :       d_trunc_reg_1 &lt;= _GEN_0[64:56];</span></span>
<span id="L4597"><span class="lineNum">    4597</span>                 :<span class="tlaGNC">      100017 :       d_trunc_reg_2 &lt;= norm_d[64:56];</span></span>
<span id="L4598"><span class="lineNum">    4598</span>                 :<span class="tlaGNC">      100017 :       d_trunc_reg_3 &lt;= norm_d[63:55];</span></span>
<span id="L4599"><span class="lineNum">    4599</span>                 :             :     end</span>
<span id="L4600"><span class="lineNum">    4600</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[2]) begin</span></span>
<span id="L4601"><span class="lineNum">    4601</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_0_0 &lt;= sel_cons_0_0;</span></span>
<span id="L4602"><span class="lineNum">    4602</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_0_1 &lt;= sel_cons_0_1;</span></span>
<span id="L4603"><span class="lineNum">    4603</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_0_2 &lt;= sel_cons_0_2;</span></span>
<span id="L4604"><span class="lineNum">    4604</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_0_3 &lt;= sel_cons_0_3;</span></span>
<span id="L4605"><span class="lineNum">    4605</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_1_0 &lt;= sel_cons_1_0;</span></span>
<span id="L4606"><span class="lineNum">    4606</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_1_1 &lt;= sel_cons_1_1;</span></span>
<span id="L4607"><span class="lineNum">    4607</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_1_2 &lt;= sel_cons_1_2;</span></span>
<span id="L4608"><span class="lineNum">    4608</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_1_3 &lt;= sel_cons_1_3;</span></span>
<span id="L4609"><span class="lineNum">    4609</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_2_0 &lt;= _qds_cons_io_m_neg_1[8:1];</span></span>
<span id="L4610"><span class="lineNum">    4610</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_2_1 &lt;= _qds_cons_io_m_neg_0[8:1];</span></span>
<span id="L4611"><span class="lineNum">    4611</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_2_2 &lt;= _qds_cons_io_m_pos_1[8:1];</span></span>
<span id="L4612"><span class="lineNum">    4612</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_2_3 &lt;= _qds_cons_io_m_pos_2[8:1];</span></span>
<span id="L4613"><span class="lineNum">    4613</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_3_0 &lt;= sel_cons_3_0;</span></span>
<span id="L4614"><span class="lineNum">    4614</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_3_1 &lt;= sel_cons_3_1;</span></span>
<span id="L4615"><span class="lineNum">    4615</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_3_2 &lt;= sel_cons_3_2;</span></span>
<span id="L4616"><span class="lineNum">    4616</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_3_3 &lt;= sel_cons_3_3;</span></span>
<span id="L4617"><span class="lineNum">    4617</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_4_0 &lt;= sel_cons_4_0;</span></span>
<span id="L4618"><span class="lineNum">    4618</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_4_1 &lt;= sel_cons_4_1;</span></span>
<span id="L4619"><span class="lineNum">    4619</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_4_2 &lt;= sel_cons_4_2;</span></span>
<span id="L4620"><span class="lineNum">    4620</span>                 :<span class="tlaGNC">      100017 :       sel_cons_reg_4_3 &lt;= sel_cons_4_3;</span></span>
<span id="L4621"><span class="lineNum">    4621</span>                 :             :     end</span>
<span id="L4622"><span class="lineNum">    4622</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[2]) begin</span></span>
<span id="L4623"><span class="lineNum">    4623</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_0_0 &lt;= 9'(_GEN_0[61:53] + _qds_cons_io_m_neg_1);</span></span>
<span id="L4624"><span class="lineNum">    4624</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_0_1 &lt;= 9'(_GEN_0[61:53] + _qds_cons_io_m_neg_0);</span></span>
<span id="L4625"><span class="lineNum">    4625</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_0_2 &lt;= 9'(_GEN_0[61:53] + _qds_cons_io_m_pos_1);</span></span>
<span id="L4626"><span class="lineNum">    4626</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_0_3 &lt;= 9'(_GEN_0[61:53] + _qds_cons_io_m_pos_2);</span></span>
<span id="L4627"><span class="lineNum">    4627</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_1_0 &lt;= 9'(_GEN_0[62:54] + _qds_cons_io_m_neg_1);</span></span>
<span id="L4628"><span class="lineNum">    4628</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_1_1 &lt;= 9'(_GEN_0[62:54] + _qds_cons_io_m_neg_0);</span></span>
<span id="L4629"><span class="lineNum">    4629</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_1_2 &lt;= 9'(_GEN_0[62:54] + _qds_cons_io_m_pos_1);</span></span>
<span id="L4630"><span class="lineNum">    4630</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_1_3 &lt;= 9'(_GEN_0[62:54] + _qds_cons_io_m_pos_2);</span></span>
<span id="L4631"><span class="lineNum">    4631</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_2_0 &lt;= _qds_cons_io_m_neg_1;</span></span>
<span id="L4632"><span class="lineNum">    4632</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_2_1 &lt;= _qds_cons_io_m_neg_0;</span></span>
<span id="L4633"><span class="lineNum">    4633</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_2_2 &lt;= _qds_cons_io_m_pos_1;</span></span>
<span id="L4634"><span class="lineNum">    4634</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_2_3 &lt;= _qds_cons_io_m_pos_2;</span></span>
<span id="L4635"><span class="lineNum">    4635</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_3_0 &lt;= 9'(norm_d[62:54] + _qds_cons_io_m_neg_1);</span></span>
<span id="L4636"><span class="lineNum">    4636</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_3_1 &lt;= 9'(norm_d[62:54] + _qds_cons_io_m_neg_0);</span></span>
<span id="L4637"><span class="lineNum">    4637</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_3_2 &lt;= 9'(norm_d[62:54] + _qds_cons_io_m_pos_1);</span></span>
<span id="L4638"><span class="lineNum">    4638</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_3_3 &lt;= 9'(norm_d[62:54] + _qds_cons_io_m_pos_2);</span></span>
<span id="L4639"><span class="lineNum">    4639</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_4_0 &lt;= 9'(norm_d[61:53] + _qds_cons_io_m_neg_1);</span></span>
<span id="L4640"><span class="lineNum">    4640</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_4_1 &lt;= 9'(norm_d[61:53] + _qds_cons_io_m_neg_0);</span></span>
<span id="L4641"><span class="lineNum">    4641</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_4_2 &lt;= 9'(norm_d[61:53] + _qds_cons_io_m_pos_1);</span></span>
<span id="L4642"><span class="lineNum">    4642</span>                 :<span class="tlaGNC">      100017 :       spec_cons_reg_4_3 &lt;= 9'(norm_d[61:53] + _qds_cons_io_m_pos_2);</span></span>
<span id="L4643"><span class="lineNum">    4643</span>                 :             :     end</span>
<span id="L4644"><span class="lineNum">    4644</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[4])</span></span>
<span id="L4645"><span class="lineNum">    4645</span>                 :<span class="tlaGNC">      100017 :       q_A_sign_c_reg &lt;= q_sign_reg &amp; ~zero_d_reg ? neg_x_q : iter_q_A_reg;</span></span>
<span id="L4646"><span class="lineNum">    4646</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[4])</span></span>
<span id="L4647"><span class="lineNum">    4647</span>                 :<span class="tlaGNC">      100017 :       q_B_sign_c_reg &lt;= q_sign_reg &amp; ~zero_d_reg ? neg_d_q : iter_q_B_reg;</span></span>
<span id="L4648"><span class="lineNum">    4648</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[4])</span></span>
<span id="L4649"><span class="lineNum">    4649</span>                 :<span class="tlaGNC">      100017 :       Bypass_final_rem_reg &lt;=</span></span>
<span id="L4650"><span class="lineNum">    4650</span>                 :<span class="tlaGNC">      100017 :         x_sign_reg</span></span>
<span id="L4651"><span class="lineNum">    4651</span>                 :<span class="tlaGNC">      100017 :           ? 70'(~iterB_reg_0 + 70'(~iterB_reg_1 + 70'h2))</span></span>
<span id="L4652"><span class="lineNum">    4652</span>                 :<span class="tlaGNC">      100017 :           : _Bypass_final_rem_plus_d_T_9;</span></span>
<span id="L4653"><span class="lineNum">    4653</span>                 :<span class="tlaGNC">      100017 :     if (stateReg[4])</span></span>
<span id="L4654"><span class="lineNum">    4654</span>                 :<span class="tlaGNC">      100017 :       Bypass_final_rem_plus_d_reg &lt;=</span></span>
<span id="L4655"><span class="lineNum">    4655</span>                 :<span class="tlaGNC">      100017 :         x_sign_reg</span></span>
<span id="L4656"><span class="lineNum">    4656</span>                 :<span class="tlaGNC">      100017 :           ? 70'(70'(~iterB_reg_0 + ~iterB_reg_1)</span></span>
<span id="L4657"><span class="lineNum">    4657</span>                 :<span class="tlaGNC">      100017 :                 + 70'({iter_cons_reg_1[67:0], 2'h0} + 70'h2))</span></span>
<span id="L4658"><span class="lineNum">    4658</span>                 :<span class="tlaGNC">      100017 :           : 70'(_Bypass_final_rem_plus_d_T_9 + {iter_cons_reg_3[67:0], 2'h0});</span></span>
<span id="L4659"><span class="lineNum">    4659</span>                 :             :   end // always @(posedge)</span>
<span id="L4660"><span class="lineNum">    4660</span>                 :             :   SRT4qdsCons qds_cons (</span>
<span id="L4661"><span class="lineNum">    4661</span>                 :             :     .io_d_trunc_3 (norm_d[62:60]),</span>
<span id="L4662"><span class="lineNum">    4662</span>                 :             :     .io_m_neg_1   (_qds_cons_io_m_neg_1),</span>
<span id="L4663"><span class="lineNum">    4663</span>                 :             :     .io_m_neg_0   (_qds_cons_io_m_neg_0),</span>
<span id="L4664"><span class="lineNum">    4664</span>                 :             :     .io_m_pos_1   (_qds_cons_io_m_pos_1),</span>
<span id="L4665"><span class="lineNum">    4665</span>                 :             :     .io_m_pos_2   (_qds_cons_io_m_pos_2)</span>
<span id="L4666"><span class="lineNum">    4666</span>                 :             :   );</span>
<span id="L4667"><span class="lineNum">    4667</span>                 :             :   IterBlock_v4_6 IterBlock (</span>
<span id="L4668"><span class="lineNum">    4668</span>                 :             :     .io_Sel_cons_0_0   (sel_cons_reg_0_0),</span>
<span id="L4669"><span class="lineNum">    4669</span>                 :             :     .io_Sel_cons_0_1   (sel_cons_reg_0_1),</span>
<span id="L4670"><span class="lineNum">    4670</span>                 :             :     .io_Sel_cons_0_2   (sel_cons_reg_0_2),</span>
<span id="L4671"><span class="lineNum">    4671</span>                 :             :     .io_Sel_cons_0_3   (sel_cons_reg_0_3),</span>
<span id="L4672"><span class="lineNum">    4672</span>                 :             :     .io_Sel_cons_1_0   (sel_cons_reg_1_0),</span>
<span id="L4673"><span class="lineNum">    4673</span>                 :             :     .io_Sel_cons_1_1   (sel_cons_reg_1_1),</span>
<span id="L4674"><span class="lineNum">    4674</span>                 :             :     .io_Sel_cons_1_2   (sel_cons_reg_1_2),</span>
<span id="L4675"><span class="lineNum">    4675</span>                 :             :     .io_Sel_cons_1_3   (sel_cons_reg_1_3),</span>
<span id="L4676"><span class="lineNum">    4676</span>                 :             :     .io_Sel_cons_2_0   (sel_cons_reg_2_0),</span>
<span id="L4677"><span class="lineNum">    4677</span>                 :             :     .io_Sel_cons_2_1   (sel_cons_reg_2_1),</span>
<span id="L4678"><span class="lineNum">    4678</span>                 :             :     .io_Sel_cons_2_2   (sel_cons_reg_2_2),</span>
<span id="L4679"><span class="lineNum">    4679</span>                 :             :     .io_Sel_cons_2_3   (sel_cons_reg_2_3),</span>
<span id="L4680"><span class="lineNum">    4680</span>                 :             :     .io_Sel_cons_3_0   (sel_cons_reg_3_0),</span>
<span id="L4681"><span class="lineNum">    4681</span>                 :             :     .io_Sel_cons_3_1   (sel_cons_reg_3_1),</span>
<span id="L4682"><span class="lineNum">    4682</span>                 :             :     .io_Sel_cons_3_2   (sel_cons_reg_3_2),</span>
<span id="L4683"><span class="lineNum">    4683</span>                 :             :     .io_Sel_cons_3_3   (sel_cons_reg_3_3),</span>
<span id="L4684"><span class="lineNum">    4684</span>                 :             :     .io_Sel_cons_4_0   (sel_cons_reg_4_0),</span>
<span id="L4685"><span class="lineNum">    4685</span>                 :             :     .io_Sel_cons_4_1   (sel_cons_reg_4_1),</span>
<span id="L4686"><span class="lineNum">    4686</span>                 :             :     .io_Sel_cons_4_2   (sel_cons_reg_4_2),</span>
<span id="L4687"><span class="lineNum">    4687</span>                 :             :     .io_Sel_cons_4_3   (sel_cons_reg_4_3),</span>
<span id="L4688"><span class="lineNum">    4688</span>                 :             :     .io_Spec_cons_0_0  (spec_cons_reg_0_0),</span>
<span id="L4689"><span class="lineNum">    4689</span>                 :             :     .io_Spec_cons_0_1  (spec_cons_reg_0_1),</span>
<span id="L4690"><span class="lineNum">    4690</span>                 :             :     .io_Spec_cons_0_2  (spec_cons_reg_0_2),</span>
<span id="L4691"><span class="lineNum">    4691</span>                 :             :     .io_Spec_cons_0_3  (spec_cons_reg_0_3),</span>
<span id="L4692"><span class="lineNum">    4692</span>                 :             :     .io_Spec_cons_1_0  (spec_cons_reg_1_0),</span>
<span id="L4693"><span class="lineNum">    4693</span>                 :             :     .io_Spec_cons_1_1  (spec_cons_reg_1_1),</span>
<span id="L4694"><span class="lineNum">    4694</span>                 :             :     .io_Spec_cons_1_2  (spec_cons_reg_1_2),</span>
<span id="L4695"><span class="lineNum">    4695</span>                 :             :     .io_Spec_cons_1_3  (spec_cons_reg_1_3),</span>
<span id="L4696"><span class="lineNum">    4696</span>                 :             :     .io_Spec_cons_2_0  (spec_cons_reg_2_0),</span>
<span id="L4697"><span class="lineNum">    4697</span>                 :             :     .io_Spec_cons_2_1  (spec_cons_reg_2_1),</span>
<span id="L4698"><span class="lineNum">    4698</span>                 :             :     .io_Spec_cons_2_2  (spec_cons_reg_2_2),</span>
<span id="L4699"><span class="lineNum">    4699</span>                 :             :     .io_Spec_cons_2_3  (spec_cons_reg_2_3),</span>
<span id="L4700"><span class="lineNum">    4700</span>                 :             :     .io_Spec_cons_3_0  (spec_cons_reg_3_0),</span>
<span id="L4701"><span class="lineNum">    4701</span>                 :             :     .io_Spec_cons_3_1  (spec_cons_reg_3_1),</span>
<span id="L4702"><span class="lineNum">    4702</span>                 :             :     .io_Spec_cons_3_2  (spec_cons_reg_3_2),</span>
<span id="L4703"><span class="lineNum">    4703</span>                 :             :     .io_Spec_cons_3_3  (spec_cons_reg_3_3),</span>
<span id="L4704"><span class="lineNum">    4704</span>                 :             :     .io_Spec_cons_4_0  (spec_cons_reg_4_0),</span>
<span id="L4705"><span class="lineNum">    4705</span>                 :             :     .io_Spec_cons_4_1  (spec_cons_reg_4_1),</span>
<span id="L4706"><span class="lineNum">    4706</span>                 :             :     .io_Spec_cons_4_2  (spec_cons_reg_4_2),</span>
<span id="L4707"><span class="lineNum">    4707</span>                 :             :     .io_Spec_cons_4_3  (spec_cons_reg_4_3),</span>
<span id="L4708"><span class="lineNum">    4708</span>                 :             :     .io_iter_cons_0    (iter_cons_reg_0),</span>
<span id="L4709"><span class="lineNum">    4709</span>                 :             :     .io_iter_cons_1    (iter_cons_reg_1),</span>
<span id="L4710"><span class="lineNum">    4710</span>                 :             :     .io_iter_cons_3    (iter_cons_reg_3),</span>
<span id="L4711"><span class="lineNum">    4711</span>                 :             :     .io_iter_cons_4    (iter_cons_reg_4),</span>
<span id="L4712"><span class="lineNum">    4712</span>                 :             :     .io_d_trunc_0      (d_trunc_reg_0),</span>
<span id="L4713"><span class="lineNum">    4713</span>                 :             :     .io_d_trunc_1      (d_trunc_reg_1),</span>
<span id="L4714"><span class="lineNum">    4714</span>                 :             :     .io_d_trunc_2      (d_trunc_reg_2),</span>
<span id="L4715"><span class="lineNum">    4715</span>                 :             :     .io_d_trunc_3      (d_trunc_reg_3),</span>
<span id="L4716"><span class="lineNum">    4716</span>                 :             :     .io_spec_r2ud_0    (spec_r2ud_reg_0),</span>
<span id="L4717"><span class="lineNum">    4717</span>                 :             :     .io_spec_r2ud_1    (spec_r2ud_reg_1),</span>
<span id="L4718"><span class="lineNum">    4718</span>                 :             :     .io_spec_r2ud_3    (spec_r2ud_reg_3),</span>
<span id="L4719"><span class="lineNum">    4719</span>                 :             :     .io_spec_r2ud_4    (spec_r2ud_reg_4),</span>
<span id="L4720"><span class="lineNum">    4720</span>                 :             :     .io_pre_q_A        (iter_q_A_reg),</span>
<span id="L4721"><span class="lineNum">    4721</span>                 :             :     .io_pre_q_B        (iter_q_B_reg),</span>
<span id="L4722"><span class="lineNum">    4722</span>                 :             :     .io_nxt_q_A        (_IterBlock_io_nxt_q_A),</span>
<span id="L4723"><span class="lineNum">    4723</span>                 :             :     .io_nxt_q_B        (_IterBlock_io_nxt_q_B),</span>
<span id="L4724"><span class="lineNum">    4724</span>                 :             :     .io_pre_sel_0_0    (sel_reg_0_0),</span>
<span id="L4725"><span class="lineNum">    4725</span>                 :             :     .io_pre_sel_0_1    (sel_reg_0_1),</span>
<span id="L4726"><span class="lineNum">    4726</span>                 :             :     .io_pre_sel_1_0    (sel_reg_1_0),</span>
<span id="L4727"><span class="lineNum">    4727</span>                 :             :     .io_pre_sel_1_1    (sel_reg_1_1),</span>
<span id="L4728"><span class="lineNum">    4728</span>                 :             :     .io_pre_sel_2_0    (sel_reg_2_0),</span>
<span id="L4729"><span class="lineNum">    4729</span>                 :             :     .io_pre_sel_2_1    (sel_reg_2_1),</span>
<span id="L4730"><span class="lineNum">    4730</span>                 :             :     .io_pre_sel_3_0    (sel_reg_3_0),</span>
<span id="L4731"><span class="lineNum">    4731</span>                 :             :     .io_pre_sel_3_1    (sel_reg_3_1),</span>
<span id="L4732"><span class="lineNum">    4732</span>                 :             :     .io_nxt_sel_0_0    (_IterBlock_io_nxt_sel_0_0),</span>
<span id="L4733"><span class="lineNum">    4733</span>                 :             :     .io_nxt_sel_0_1    (_IterBlock_io_nxt_sel_0_1),</span>
<span id="L4734"><span class="lineNum">    4734</span>                 :             :     .io_nxt_sel_1_0    (_IterBlock_io_nxt_sel_1_0),</span>
<span id="L4735"><span class="lineNum">    4735</span>                 :             :     .io_nxt_sel_1_1    (_IterBlock_io_nxt_sel_1_1),</span>
<span id="L4736"><span class="lineNum">    4736</span>                 :             :     .io_nxt_sel_2_0    (_IterBlock_io_nxt_sel_2_0),</span>
<span id="L4737"><span class="lineNum">    4737</span>                 :             :     .io_nxt_sel_2_1    (_IterBlock_io_nxt_sel_2_1),</span>
<span id="L4738"><span class="lineNum">    4738</span>                 :             :     .io_nxt_sel_3_0    (_IterBlock_io_nxt_sel_3_0),</span>
<span id="L4739"><span class="lineNum">    4739</span>                 :             :     .io_nxt_sel_3_1    (_IterBlock_io_nxt_sel_3_1),</span>
<span id="L4740"><span class="lineNum">    4740</span>                 :             :     .io_pre_spec_0_0_0 (spec_reg_0_0_0),</span>
<span id="L4741"><span class="lineNum">    4741</span>                 :             :     .io_pre_spec_0_0_1 (spec_reg_0_0_1),</span>
<span id="L4742"><span class="lineNum">    4742</span>                 :             :     .io_pre_spec_0_1_0 (spec_reg_0_1_0),</span>
<span id="L4743"><span class="lineNum">    4743</span>                 :             :     .io_pre_spec_0_1_1 (spec_reg_0_1_1),</span>
<span id="L4744"><span class="lineNum">    4744</span>                 :             :     .io_pre_spec_0_2_0 (spec_reg_0_2_0),</span>
<span id="L4745"><span class="lineNum">    4745</span>                 :             :     .io_pre_spec_0_2_1 (spec_reg_0_2_1),</span>
<span id="L4746"><span class="lineNum">    4746</span>                 :             :     .io_pre_spec_0_3_0 (spec_reg_0_3_0),</span>
<span id="L4747"><span class="lineNum">    4747</span>                 :             :     .io_pre_spec_0_3_1 (spec_reg_0_3_1),</span>
<span id="L4748"><span class="lineNum">    4748</span>                 :             :     .io_pre_spec_1_0_0 (spec_reg_1_0_0),</span>
<span id="L4749"><span class="lineNum">    4749</span>                 :             :     .io_pre_spec_1_0_1 (spec_reg_1_0_1),</span>
<span id="L4750"><span class="lineNum">    4750</span>                 :             :     .io_pre_spec_1_1_0 (spec_reg_1_1_0),</span>
<span id="L4751"><span class="lineNum">    4751</span>                 :             :     .io_pre_spec_1_1_1 (spec_reg_1_1_1),</span>
<span id="L4752"><span class="lineNum">    4752</span>                 :             :     .io_pre_spec_1_2_0 (spec_reg_1_2_0),</span>
<span id="L4753"><span class="lineNum">    4753</span>                 :             :     .io_pre_spec_1_2_1 (spec_reg_1_2_1),</span>
<span id="L4754"><span class="lineNum">    4754</span>                 :             :     .io_pre_spec_1_3_0 (spec_reg_1_3_0),</span>
<span id="L4755"><span class="lineNum">    4755</span>                 :             :     .io_pre_spec_1_3_1 (spec_reg_1_3_1),</span>
<span id="L4756"><span class="lineNum">    4756</span>                 :             :     .io_pre_spec_2_0_0 (spec_reg_2_0_0),</span>
<span id="L4757"><span class="lineNum">    4757</span>                 :             :     .io_pre_spec_2_0_1 (spec_reg_2_0_1),</span>
<span id="L4758"><span class="lineNum">    4758</span>                 :             :     .io_pre_spec_2_1_0 (spec_reg_2_1_0),</span>
<span id="L4759"><span class="lineNum">    4759</span>                 :             :     .io_pre_spec_2_1_1 (spec_reg_2_1_1),</span>
<span id="L4760"><span class="lineNum">    4760</span>                 :             :     .io_pre_spec_2_2_0 (spec_reg_2_2_0),</span>
<span id="L4761"><span class="lineNum">    4761</span>                 :             :     .io_pre_spec_2_2_1 (spec_reg_2_2_1),</span>
<span id="L4762"><span class="lineNum">    4762</span>                 :             :     .io_pre_spec_2_3_0 (spec_reg_2_3_0),</span>
<span id="L4763"><span class="lineNum">    4763</span>                 :             :     .io_pre_spec_2_3_1 (spec_reg_2_3_1),</span>
<span id="L4764"><span class="lineNum">    4764</span>                 :             :     .io_pre_spec_3_0_0 (spec_reg_3_0_0),</span>
<span id="L4765"><span class="lineNum">    4765</span>                 :             :     .io_pre_spec_3_0_1 (spec_reg_3_0_1),</span>
<span id="L4766"><span class="lineNum">    4766</span>                 :             :     .io_pre_spec_3_1_0 (spec_reg_3_1_0),</span>
<span id="L4767"><span class="lineNum">    4767</span>                 :             :     .io_pre_spec_3_1_1 (spec_reg_3_1_1),</span>
<span id="L4768"><span class="lineNum">    4768</span>                 :             :     .io_pre_spec_3_2_0 (spec_reg_3_2_0),</span>
<span id="L4769"><span class="lineNum">    4769</span>                 :             :     .io_pre_spec_3_2_1 (spec_reg_3_2_1),</span>
<span id="L4770"><span class="lineNum">    4770</span>                 :             :     .io_pre_spec_3_3_0 (spec_reg_3_3_0),</span>
<span id="L4771"><span class="lineNum">    4771</span>                 :             :     .io_pre_spec_3_3_1 (spec_reg_3_3_1),</span>
<span id="L4772"><span class="lineNum">    4772</span>                 :             :     .io_pre_spec_4_0_0 (spec_reg_4_0_0),</span>
<span id="L4773"><span class="lineNum">    4773</span>                 :             :     .io_pre_spec_4_0_1 (spec_reg_4_0_1),</span>
<span id="L4774"><span class="lineNum">    4774</span>                 :             :     .io_pre_spec_4_1_0 (spec_reg_4_1_0),</span>
<span id="L4775"><span class="lineNum">    4775</span>                 :             :     .io_pre_spec_4_1_1 (spec_reg_4_1_1),</span>
<span id="L4776"><span class="lineNum">    4776</span>                 :             :     .io_pre_spec_4_2_0 (spec_reg_4_2_0),</span>
<span id="L4777"><span class="lineNum">    4777</span>                 :             :     .io_pre_spec_4_2_1 (spec_reg_4_2_1),</span>
<span id="L4778"><span class="lineNum">    4778</span>                 :             :     .io_pre_spec_4_3_0 (spec_reg_4_3_0),</span>
<span id="L4779"><span class="lineNum">    4779</span>                 :             :     .io_pre_spec_4_3_1 (spec_reg_4_3_1),</span>
<span id="L4780"><span class="lineNum">    4780</span>                 :             :     .io_nxt_spec_0_0_0 (_IterBlock_io_nxt_spec_0_0_0),</span>
<span id="L4781"><span class="lineNum">    4781</span>                 :             :     .io_nxt_spec_0_0_1 (_IterBlock_io_nxt_spec_0_0_1),</span>
<span id="L4782"><span class="lineNum">    4782</span>                 :             :     .io_nxt_spec_0_1_0 (_IterBlock_io_nxt_spec_0_1_0),</span>
<span id="L4783"><span class="lineNum">    4783</span>                 :             :     .io_nxt_spec_0_1_1 (_IterBlock_io_nxt_spec_0_1_1),</span>
<span id="L4784"><span class="lineNum">    4784</span>                 :             :     .io_nxt_spec_0_2_0 (_IterBlock_io_nxt_spec_0_2_0),</span>
<span id="L4785"><span class="lineNum">    4785</span>                 :             :     .io_nxt_spec_0_2_1 (_IterBlock_io_nxt_spec_0_2_1),</span>
<span id="L4786"><span class="lineNum">    4786</span>                 :             :     .io_nxt_spec_0_3_0 (_IterBlock_io_nxt_spec_0_3_0),</span>
<span id="L4787"><span class="lineNum">    4787</span>                 :             :     .io_nxt_spec_0_3_1 (_IterBlock_io_nxt_spec_0_3_1),</span>
<span id="L4788"><span class="lineNum">    4788</span>                 :             :     .io_nxt_spec_1_0_0 (_IterBlock_io_nxt_spec_1_0_0),</span>
<span id="L4789"><span class="lineNum">    4789</span>                 :             :     .io_nxt_spec_1_0_1 (_IterBlock_io_nxt_spec_1_0_1),</span>
<span id="L4790"><span class="lineNum">    4790</span>                 :             :     .io_nxt_spec_1_1_0 (_IterBlock_io_nxt_spec_1_1_0),</span>
<span id="L4791"><span class="lineNum">    4791</span>                 :             :     .io_nxt_spec_1_1_1 (_IterBlock_io_nxt_spec_1_1_1),</span>
<span id="L4792"><span class="lineNum">    4792</span>                 :             :     .io_nxt_spec_1_2_0 (_IterBlock_io_nxt_spec_1_2_0),</span>
<span id="L4793"><span class="lineNum">    4793</span>                 :             :     .io_nxt_spec_1_2_1 (_IterBlock_io_nxt_spec_1_2_1),</span>
<span id="L4794"><span class="lineNum">    4794</span>                 :             :     .io_nxt_spec_1_3_0 (_IterBlock_io_nxt_spec_1_3_0),</span>
<span id="L4795"><span class="lineNum">    4795</span>                 :             :     .io_nxt_spec_1_3_1 (_IterBlock_io_nxt_spec_1_3_1),</span>
<span id="L4796"><span class="lineNum">    4796</span>                 :             :     .io_nxt_spec_2_0_0 (_IterBlock_io_nxt_spec_2_0_0),</span>
<span id="L4797"><span class="lineNum">    4797</span>                 :             :     .io_nxt_spec_2_0_1 (_IterBlock_io_nxt_spec_2_0_1),</span>
<span id="L4798"><span class="lineNum">    4798</span>                 :             :     .io_nxt_spec_2_1_0 (_IterBlock_io_nxt_spec_2_1_0),</span>
<span id="L4799"><span class="lineNum">    4799</span>                 :             :     .io_nxt_spec_2_1_1 (_IterBlock_io_nxt_spec_2_1_1),</span>
<span id="L4800"><span class="lineNum">    4800</span>                 :             :     .io_nxt_spec_2_2_0 (_IterBlock_io_nxt_spec_2_2_0),</span>
<span id="L4801"><span class="lineNum">    4801</span>                 :             :     .io_nxt_spec_2_2_1 (_IterBlock_io_nxt_spec_2_2_1),</span>
<span id="L4802"><span class="lineNum">    4802</span>                 :             :     .io_nxt_spec_2_3_0 (_IterBlock_io_nxt_spec_2_3_0),</span>
<span id="L4803"><span class="lineNum">    4803</span>                 :             :     .io_nxt_spec_2_3_1 (_IterBlock_io_nxt_spec_2_3_1),</span>
<span id="L4804"><span class="lineNum">    4804</span>                 :             :     .io_nxt_spec_3_0_0 (_IterBlock_io_nxt_spec_3_0_0),</span>
<span id="L4805"><span class="lineNum">    4805</span>                 :             :     .io_nxt_spec_3_0_1 (_IterBlock_io_nxt_spec_3_0_1),</span>
<span id="L4806"><span class="lineNum">    4806</span>                 :             :     .io_nxt_spec_3_1_0 (_IterBlock_io_nxt_spec_3_1_0),</span>
<span id="L4807"><span class="lineNum">    4807</span>                 :             :     .io_nxt_spec_3_1_1 (_IterBlock_io_nxt_spec_3_1_1),</span>
<span id="L4808"><span class="lineNum">    4808</span>                 :             :     .io_nxt_spec_3_2_0 (_IterBlock_io_nxt_spec_3_2_0),</span>
<span id="L4809"><span class="lineNum">    4809</span>                 :             :     .io_nxt_spec_3_2_1 (_IterBlock_io_nxt_spec_3_2_1),</span>
<span id="L4810"><span class="lineNum">    4810</span>                 :             :     .io_nxt_spec_3_3_0 (_IterBlock_io_nxt_spec_3_3_0),</span>
<span id="L4811"><span class="lineNum">    4811</span>                 :             :     .io_nxt_spec_3_3_1 (_IterBlock_io_nxt_spec_3_3_1),</span>
<span id="L4812"><span class="lineNum">    4812</span>                 :             :     .io_nxt_spec_4_0_0 (_IterBlock_io_nxt_spec_4_0_0),</span>
<span id="L4813"><span class="lineNum">    4813</span>                 :             :     .io_nxt_spec_4_0_1 (_IterBlock_io_nxt_spec_4_0_1),</span>
<span id="L4814"><span class="lineNum">    4814</span>                 :             :     .io_nxt_spec_4_1_0 (_IterBlock_io_nxt_spec_4_1_0),</span>
<span id="L4815"><span class="lineNum">    4815</span>                 :             :     .io_nxt_spec_4_1_1 (_IterBlock_io_nxt_spec_4_1_1),</span>
<span id="L4816"><span class="lineNum">    4816</span>                 :             :     .io_nxt_spec_4_2_0 (_IterBlock_io_nxt_spec_4_2_0),</span>
<span id="L4817"><span class="lineNum">    4817</span>                 :             :     .io_nxt_spec_4_2_1 (_IterBlock_io_nxt_spec_4_2_1),</span>
<span id="L4818"><span class="lineNum">    4818</span>                 :             :     .io_nxt_spec_4_3_0 (_IterBlock_io_nxt_spec_4_3_0),</span>
<span id="L4819"><span class="lineNum">    4819</span>                 :             :     .io_nxt_spec_4_3_1 (_IterBlock_io_nxt_spec_4_3_1),</span>
<span id="L4820"><span class="lineNum">    4820</span>                 :             :     .io_pre_iterB_0    (iterB_reg_0),</span>
<span id="L4821"><span class="lineNum">    4821</span>                 :             :     .io_pre_iterB_1    (iterB_reg_1),</span>
<span id="L4822"><span class="lineNum">    4822</span>                 :             :     .io_nxt_iterB_0    (_IterBlock_io_nxt_iterB_0),</span>
<span id="L4823"><span class="lineNum">    4823</span>                 :             :     .io_nxt_iterB_1    (_IterBlock_io_nxt_iterB_1)</span>
<span id="L4824"><span class="lineNum">    4824</span>                 :             :   );</span>
<span id="L4825"><span class="lineNum">    4825</span>                 :             :   assign io_d_zero = zero_d_reg;</span>
<span id="L4826"><span class="lineNum">    4826</span>                 :             :   assign io_div_out_valid = stateReg[5];</span>
<span id="L4827"><span class="lineNum">    4827</span>                 :             :   assign io_div_out_q = adjust ? q_B_sign_c_reg : q_A_sign_c_reg;</span>
<span id="L4828"><span class="lineNum">    4828</span>                 :             :   assign io_div_out_rem = early_finish_q ? rem_adjust[66:3] : rem_adjust_ralign[63:0];</span>
<span id="L4829"><span class="lineNum">    4829</span>                 :             : endmodule</span>
<span id="L4830"><span class="lineNum">    4830</span>                 :             : </span>
<span id="L4831"><span class="lineNum">    4831</span>                 :             : module VectorIdiv(</span>
<span id="L4832"><span class="lineNum">    4832</span>                 :<span class="tlaGNC">     1294222 :   input          clock,</span></span>
<span id="L4833"><span class="lineNum">    4833</span>                 :<span class="tlaGNC">           8 :   input          reset,</span></span>
<span id="L4834"><span class="lineNum">    4834</span>                 :<span class="tlaGNC">           5 :   input  [1:0]   io_sew,</span></span>
<span id="L4835"><span class="lineNum">    4835</span>                 :<span class="tlaGNC">           4 :   input          io_sign,</span></span>
<span id="L4836"><span class="lineNum">    4836</span>                 :<span class="tlaGNC">           1 :   input  [127:0] io_dividend_v,</span></span>
<span id="L4837"><span class="lineNum">    4837</span>                 :<span class="tlaGNC">           2 :   input  [127:0] io_divisor_v,</span></span>
<span id="L4838"><span class="lineNum">    4838</span>                 :<span class="tlaGNC">           6 :   input          io_flush,</span></span>
<span id="L4839"><span class="lineNum">    4839</span>                 :<span class="tlaGNC">           5 :   output [15:0]  io_d_zero,</span></span>
<span id="L4840"><span class="lineNum">    4840</span>                 :<span class="tlaGNC">      100014 :   input          io_div_in_valid,</span></span>
<span id="L4841"><span class="lineNum">    4841</span>                 :<span class="tlaGNC">      100011 :   output         io_div_in_ready,</span></span>
<span id="L4842"><span class="lineNum">    4842</span>                 :<span class="tlaGNC">      100013 :   input          io_div_out_ready,</span></span>
<span id="L4843"><span class="lineNum">    4843</span>                 :<span class="tlaGNC">      100013 :   output         io_div_out_valid,</span></span>
<span id="L4844"><span class="lineNum">    4844</span>                 :<span class="tlaGNC">           4 :   output [127:0] io_div_out_q_v,</span></span>
<span id="L4845"><span class="lineNum">    4845</span>                 :<span class="tlaGNC">           5 :   output [127:0] io_div_out_rem_v</span></span>
<span id="L4846"><span class="lineNum">    4846</span>                 :             : );</span>
<span id="L4847"><span class="lineNum">    4847</span>                 :             : </span>
<span id="L4848"><span class="lineNum">    4848</span>                 :             :   wire              __64bit_divide_1_io_d_zero;</span>
<span id="L4849"><span class="lineNum">    4849</span>                 :             :   wire              __64bit_divide_1_io_div_out_valid;</span>
<span id="L4850"><span class="lineNum">    4850</span>                 :             :   wire [63:0]       __64bit_divide_1_io_div_out_q;</span>
<span id="L4851"><span class="lineNum">    4851</span>                 :             :   wire [63:0]       __64bit_divide_1_io_div_out_rem;</span>
<span id="L4852"><span class="lineNum">    4852</span>                 :             :   wire              __64bit_divide_0_io_d_zero;</span>
<span id="L4853"><span class="lineNum">    4853</span>                 :             :   wire              __64bit_divide_0_io_div_out_valid;</span>
<span id="L4854"><span class="lineNum">    4854</span>                 :             :   wire [63:0]       __64bit_divide_0_io_div_out_q;</span>
<span id="L4855"><span class="lineNum">    4855</span>                 :             :   wire [63:0]       __64bit_divide_0_io_div_out_rem;</span>
<span id="L4856"><span class="lineNum">    4856</span>                 :             :   wire              __32bit_divide_1_io_d_zero;</span>
<span id="L4857"><span class="lineNum">    4857</span>                 :             :   wire              __32bit_divide_1_io_div_out_valid;</span>
<span id="L4858"><span class="lineNum">    4858</span>                 :             :   wire [31:0]       __32bit_divide_1_io_div_out_q;</span>
<span id="L4859"><span class="lineNum">    4859</span>                 :             :   wire [31:0]       __32bit_divide_1_io_div_out_rem;</span>
<span id="L4860"><span class="lineNum">    4860</span>                 :             :   wire              __32bit_divide_0_io_d_zero;</span>
<span id="L4861"><span class="lineNum">    4861</span>                 :             :   wire              __32bit_divide_0_io_div_out_valid;</span>
<span id="L4862"><span class="lineNum">    4862</span>                 :             :   wire [31:0]       __32bit_divide_0_io_div_out_q;</span>
<span id="L4863"><span class="lineNum">    4863</span>                 :             :   wire [31:0]       __32bit_divide_0_io_div_out_rem;</span>
<span id="L4864"><span class="lineNum">    4864</span>                 :             :   wire              __16bit_divide_3_io_d_zero;</span>
<span id="L4865"><span class="lineNum">    4865</span>                 :             :   wire              __16bit_divide_3_io_div_out_valid;</span>
<span id="L4866"><span class="lineNum">    4866</span>                 :             :   wire [15:0]       __16bit_divide_3_io_div_out_q;</span>
<span id="L4867"><span class="lineNum">    4867</span>                 :             :   wire [15:0]       __16bit_divide_3_io_div_out_rem;</span>
<span id="L4868"><span class="lineNum">    4868</span>                 :             :   wire              __16bit_divide_2_io_d_zero;</span>
<span id="L4869"><span class="lineNum">    4869</span>                 :             :   wire              __16bit_divide_2_io_div_out_valid;</span>
<span id="L4870"><span class="lineNum">    4870</span>                 :             :   wire [15:0]       __16bit_divide_2_io_div_out_q;</span>
<span id="L4871"><span class="lineNum">    4871</span>                 :             :   wire [15:0]       __16bit_divide_2_io_div_out_rem;</span>
<span id="L4872"><span class="lineNum">    4872</span>                 :             :   wire              __16bit_divide_1_io_d_zero;</span>
<span id="L4873"><span class="lineNum">    4873</span>                 :             :   wire              __16bit_divide_1_io_div_out_valid;</span>
<span id="L4874"><span class="lineNum">    4874</span>                 :             :   wire [15:0]       __16bit_divide_1_io_div_out_q;</span>
<span id="L4875"><span class="lineNum">    4875</span>                 :             :   wire [15:0]       __16bit_divide_1_io_div_out_rem;</span>
<span id="L4876"><span class="lineNum">    4876</span>                 :             :   wire              __16bit_divide_0_io_d_zero;</span>
<span id="L4877"><span class="lineNum">    4877</span>                 :             :   wire              __16bit_divide_0_io_div_out_valid;</span>
<span id="L4878"><span class="lineNum">    4878</span>                 :             :   wire [15:0]       __16bit_divide_0_io_div_out_q;</span>
<span id="L4879"><span class="lineNum">    4879</span>                 :             :   wire [15:0]       __16bit_divide_0_io_div_out_rem;</span>
<span id="L4880"><span class="lineNum">    4880</span>                 :             :   wire              __8bit_divide_7_io_d_zero;</span>
<span id="L4881"><span class="lineNum">    4881</span>                 :             :   wire              __8bit_divide_7_io_div_out_valid;</span>
<span id="L4882"><span class="lineNum">    4882</span>                 :             :   wire [7:0]        __8bit_divide_7_io_div_out_q;</span>
<span id="L4883"><span class="lineNum">    4883</span>                 :             :   wire [7:0]        __8bit_divide_7_io_div_out_rem;</span>
<span id="L4884"><span class="lineNum">    4884</span>                 :             :   wire              __8bit_divide_6_io_d_zero;</span>
<span id="L4885"><span class="lineNum">    4885</span>                 :             :   wire              __8bit_divide_6_io_div_out_valid;</span>
<span id="L4886"><span class="lineNum">    4886</span>                 :             :   wire [7:0]        __8bit_divide_6_io_div_out_q;</span>
<span id="L4887"><span class="lineNum">    4887</span>                 :             :   wire [7:0]        __8bit_divide_6_io_div_out_rem;</span>
<span id="L4888"><span class="lineNum">    4888</span>                 :             :   wire              __8bit_divide_5_io_d_zero;</span>
<span id="L4889"><span class="lineNum">    4889</span>                 :             :   wire              __8bit_divide_5_io_div_out_valid;</span>
<span id="L4890"><span class="lineNum">    4890</span>                 :             :   wire [7:0]        __8bit_divide_5_io_div_out_q;</span>
<span id="L4891"><span class="lineNum">    4891</span>                 :             :   wire [7:0]        __8bit_divide_5_io_div_out_rem;</span>
<span id="L4892"><span class="lineNum">    4892</span>                 :             :   wire              __8bit_divide_4_io_d_zero;</span>
<span id="L4893"><span class="lineNum">    4893</span>                 :             :   wire              __8bit_divide_4_io_div_out_valid;</span>
<span id="L4894"><span class="lineNum">    4894</span>                 :             :   wire [7:0]        __8bit_divide_4_io_div_out_q;</span>
<span id="L4895"><span class="lineNum">    4895</span>                 :             :   wire [7:0]        __8bit_divide_4_io_div_out_rem;</span>
<span id="L4896"><span class="lineNum">    4896</span>                 :             :   wire              __8bit_divide_3_io_d_zero;</span>
<span id="L4897"><span class="lineNum">    4897</span>                 :             :   wire              __8bit_divide_3_io_div_out_valid;</span>
<span id="L4898"><span class="lineNum">    4898</span>                 :             :   wire [7:0]        __8bit_divide_3_io_div_out_q;</span>
<span id="L4899"><span class="lineNum">    4899</span>                 :             :   wire [7:0]        __8bit_divide_3_io_div_out_rem;</span>
<span id="L4900"><span class="lineNum">    4900</span>                 :             :   wire              __8bit_divide_2_io_d_zero;</span>
<span id="L4901"><span class="lineNum">    4901</span>                 :             :   wire              __8bit_divide_2_io_div_out_valid;</span>
<span id="L4902"><span class="lineNum">    4902</span>                 :             :   wire [7:0]        __8bit_divide_2_io_div_out_q;</span>
<span id="L4903"><span class="lineNum">    4903</span>                 :             :   wire [7:0]        __8bit_divide_2_io_div_out_rem;</span>
<span id="L4904"><span class="lineNum">    4904</span>                 :             :   wire              __8bit_divide_1_io_d_zero;</span>
<span id="L4905"><span class="lineNum">    4905</span>                 :             :   wire              __8bit_divide_1_io_div_out_valid;</span>
<span id="L4906"><span class="lineNum">    4906</span>                 :             :   wire [7:0]        __8bit_divide_1_io_div_out_q;</span>
<span id="L4907"><span class="lineNum">    4907</span>                 :             :   wire [7:0]        __8bit_divide_1_io_div_out_rem;</span>
<span id="L4908"><span class="lineNum">    4908</span>                 :             :   wire              __8bit_divide_0_io_d_zero;</span>
<span id="L4909"><span class="lineNum">    4909</span>                 :             :   wire              __8bit_divide_0_io_div_out_valid;</span>
<span id="L4910"><span class="lineNum">    4910</span>                 :             :   wire [7:0]        __8bit_divide_0_io_div_out_q;</span>
<span id="L4911"><span class="lineNum">    4911</span>                 :             :   wire [7:0]        __8bit_divide_0_io_div_out_rem;</span>
<span id="L4912"><span class="lineNum">    4912</span>                 :<span class="tlaGNC">      100012 :   reg  [2:0]        stateReg;</span></span>
<span id="L4913"><span class="lineNum">    4913</span>                 :<span class="tlaGNC">           2 :   reg  [127:0]      x_reg;</span></span>
<span id="L4914"><span class="lineNum">    4914</span>                 :<span class="tlaGNC">           2 :   reg  [127:0]      d_reg;</span></span>
<span id="L4915"><span class="lineNum">    4915</span>                 :<span class="tlaGNC">           5 :   reg               sign_reg;</span></span>
<span id="L4916"><span class="lineNum">    4916</span>                 :<span class="tlaGNC">           4 :   reg  [1:0]        sew_reg;</span></span>
<span id="L4917"><span class="lineNum">    4917</span>                 :             :   wire              _div_out_rem_result_T = sew_reg == 2'h0;</span>
<span id="L4918"><span class="lineNum">    4918</span>                 :             :   wire              _div_out_rem_result_T_3 = sew_reg == 2'h1;</span>
<span id="L4919"><span class="lineNum">    4919</span>                 :             :   wire [3:0][63:0]  _GEN =</span>
<span id="L4920"><span class="lineNum">    4920</span>                 :             :     {{x_reg[63:0]},</span>
<span id="L4921"><span class="lineNum">    4921</span>                 :             :      {{32'h0, x_reg[95:64]}},</span>
<span id="L4922"><span class="lineNum">    4922</span>                 :             :      {{48'h0, x_reg[111:96]}},</span>
<span id="L4923"><span class="lineNum">    4923</span>                 :             :      {{56'h0, x_reg[119:112]}}};</span>
<span id="L4924"><span class="lineNum">    4924</span>                 :             :   wire [3:0][63:0]  _GEN_0 =</span>
<span id="L4925"><span class="lineNum">    4925</span>                 :             :     {{d_reg[63:0]},</span>
<span id="L4926"><span class="lineNum">    4926</span>                 :             :      {{32'h0, d_reg[95:64]}},</span>
<span id="L4927"><span class="lineNum">    4927</span>                 :             :      {{48'h0, d_reg[111:96]}},</span>
<span id="L4928"><span class="lineNum">    4928</span>                 :             :      {{56'h0, d_reg[119:112]}}};</span>
<span id="L4929"><span class="lineNum">    4929</span>                 :             :   wire [3:0][63:0]  _GEN_1 =</span>
<span id="L4930"><span class="lineNum">    4930</span>                 :             :     {{x_reg[127:64]},</span>
<span id="L4931"><span class="lineNum">    4931</span>                 :             :      {{32'h0, x_reg[127:96]}},</span>
<span id="L4932"><span class="lineNum">    4932</span>                 :             :      {{48'h0, x_reg[127:112]}},</span>
<span id="L4933"><span class="lineNum">    4933</span>                 :             :      {{56'h0, x_reg[127:120]}}};</span>
<span id="L4934"><span class="lineNum">    4934</span>                 :             :   wire [3:0][63:0]  _GEN_2 =</span>
<span id="L4935"><span class="lineNum">    4935</span>                 :             :     {{d_reg[127:64]},</span>
<span id="L4936"><span class="lineNum">    4936</span>                 :             :      {{32'h0, d_reg[127:96]}},</span>
<span id="L4937"><span class="lineNum">    4937</span>                 :             :      {{48'h0, d_reg[127:112]}},</span>
<span id="L4938"><span class="lineNum">    4938</span>                 :             :      {{56'h0, d_reg[127:120]}}};</span>
<span id="L4939"><span class="lineNum">    4939</span>                 :<span class="tlaGNC">           4 :   reg  [127:0]      div_out_q_result_reg;</span></span>
<span id="L4940"><span class="lineNum">    4940</span>                 :<span class="tlaGNC">           4 :   reg  [127:0]      div_out_rem_result_reg;</span></span>
<span id="L4941"><span class="lineNum">    4941</span>                 :<span class="tlaGNC">           3 :   reg  [15:0]       div_out_d_zero_result_reg;</span></span>
<span id="L4942"><span class="lineNum">    4942</span>                 :             :   wire [3:0][127:0] _GEN_3 =</span>
<span id="L4943"><span class="lineNum">    4943</span>                 :             :     {{{__64bit_divide_1_io_div_out_q, __64bit_divide_0_io_div_out_q}},</span>
<span id="L4944"><span class="lineNum">    4944</span>                 :             :      {{__64bit_divide_1_io_div_out_q[31:0],</span>
<span id="L4945"><span class="lineNum">    4945</span>                 :             :        __64bit_divide_0_io_div_out_q[31:0],</span>
<span id="L4946"><span class="lineNum">    4946</span>                 :             :        __32bit_divide_1_io_div_out_q,</span>
<span id="L4947"><span class="lineNum">    4947</span>                 :             :        __32bit_divide_0_io_div_out_q}},</span>
<span id="L4948"><span class="lineNum">    4948</span>                 :             :      {{__64bit_divide_1_io_div_out_q[15:0],</span>
<span id="L4949"><span class="lineNum">    4949</span>                 :             :        __64bit_divide_0_io_div_out_q[15:0],</span>
<span id="L4950"><span class="lineNum">    4950</span>                 :             :        __32bit_divide_1_io_div_out_q[15:0],</span>
<span id="L4951"><span class="lineNum">    4951</span>                 :             :        __32bit_divide_0_io_div_out_q[15:0],</span>
<span id="L4952"><span class="lineNum">    4952</span>                 :             :        __16bit_divide_3_io_div_out_q,</span>
<span id="L4953"><span class="lineNum">    4953</span>                 :             :        __16bit_divide_2_io_div_out_q,</span>
<span id="L4954"><span class="lineNum">    4954</span>                 :             :        __16bit_divide_1_io_div_out_q,</span>
<span id="L4955"><span class="lineNum">    4955</span>                 :             :        __16bit_divide_0_io_div_out_q}},</span>
<span id="L4956"><span class="lineNum">    4956</span>                 :             :      {{__64bit_divide_1_io_div_out_q[7:0],</span>
<span id="L4957"><span class="lineNum">    4957</span>                 :             :        __64bit_divide_0_io_div_out_q[7:0],</span>
<span id="L4958"><span class="lineNum">    4958</span>                 :             :        __32bit_divide_1_io_div_out_q[7:0],</span>
<span id="L4959"><span class="lineNum">    4959</span>                 :             :        __32bit_divide_0_io_div_out_q[7:0],</span>
<span id="L4960"><span class="lineNum">    4960</span>                 :             :        __16bit_divide_3_io_div_out_q[7:0],</span>
<span id="L4961"><span class="lineNum">    4961</span>                 :             :        __16bit_divide_2_io_div_out_q[7:0],</span>
<span id="L4962"><span class="lineNum">    4962</span>                 :             :        __16bit_divide_1_io_div_out_q[7:0],</span>
<span id="L4963"><span class="lineNum">    4963</span>                 :             :        __16bit_divide_0_io_div_out_q[7:0],</span>
<span id="L4964"><span class="lineNum">    4964</span>                 :             :        __8bit_divide_7_io_div_out_q,</span>
<span id="L4965"><span class="lineNum">    4965</span>                 :             :        __8bit_divide_6_io_div_out_q,</span>
<span id="L4966"><span class="lineNum">    4966</span>                 :             :        __8bit_divide_5_io_div_out_q,</span>
<span id="L4967"><span class="lineNum">    4967</span>                 :             :        __8bit_divide_4_io_div_out_q,</span>
<span id="L4968"><span class="lineNum">    4968</span>                 :             :        __8bit_divide_3_io_div_out_q,</span>
<span id="L4969"><span class="lineNum">    4969</span>                 :             :        __8bit_divide_2_io_div_out_q,</span>
<span id="L4970"><span class="lineNum">    4970</span>                 :             :        __8bit_divide_1_io_div_out_q,</span>
<span id="L4971"><span class="lineNum">    4971</span>                 :             :        __8bit_divide_0_io_div_out_q}}};</span>
<span id="L4972"><span class="lineNum">    4972</span>                 :             :   wire [3:0][127:0] _GEN_4 =</span>
<span id="L4973"><span class="lineNum">    4973</span>                 :             :     {{{__64bit_divide_1_io_div_out_rem, __64bit_divide_0_io_div_out_rem}},</span>
<span id="L4974"><span class="lineNum">    4974</span>                 :             :      {{__64bit_divide_1_io_div_out_rem[31:0],</span>
<span id="L4975"><span class="lineNum">    4975</span>                 :             :        __64bit_divide_0_io_div_out_rem[31:0],</span>
<span id="L4976"><span class="lineNum">    4976</span>                 :             :        __32bit_divide_1_io_div_out_rem,</span>
<span id="L4977"><span class="lineNum">    4977</span>                 :             :        __32bit_divide_0_io_div_out_rem}},</span>
<span id="L4978"><span class="lineNum">    4978</span>                 :             :      {{__64bit_divide_1_io_div_out_rem[15:0],</span>
<span id="L4979"><span class="lineNum">    4979</span>                 :             :        __64bit_divide_0_io_div_out_rem[15:0],</span>
<span id="L4980"><span class="lineNum">    4980</span>                 :             :        __32bit_divide_1_io_div_out_rem[15:0],</span>
<span id="L4981"><span class="lineNum">    4981</span>                 :             :        __32bit_divide_0_io_div_out_rem[15:0],</span>
<span id="L4982"><span class="lineNum">    4982</span>                 :             :        __16bit_divide_3_io_div_out_rem,</span>
<span id="L4983"><span class="lineNum">    4983</span>                 :             :        __16bit_divide_2_io_div_out_rem,</span>
<span id="L4984"><span class="lineNum">    4984</span>                 :             :        __16bit_divide_1_io_div_out_rem,</span>
<span id="L4985"><span class="lineNum">    4985</span>                 :             :        __16bit_divide_0_io_div_out_rem}},</span>
<span id="L4986"><span class="lineNum">    4986</span>                 :             :      {{__64bit_divide_1_io_div_out_rem[7:0],</span>
<span id="L4987"><span class="lineNum">    4987</span>                 :             :        __64bit_divide_0_io_div_out_rem[7:0],</span>
<span id="L4988"><span class="lineNum">    4988</span>                 :             :        __32bit_divide_1_io_div_out_rem[7:0],</span>
<span id="L4989"><span class="lineNum">    4989</span>                 :             :        __32bit_divide_0_io_div_out_rem[7:0],</span>
<span id="L4990"><span class="lineNum">    4990</span>                 :             :        __16bit_divide_3_io_div_out_rem[7:0],</span>
<span id="L4991"><span class="lineNum">    4991</span>                 :             :        __16bit_divide_2_io_div_out_rem[7:0],</span>
<span id="L4992"><span class="lineNum">    4992</span>                 :             :        __16bit_divide_1_io_div_out_rem[7:0],</span>
<span id="L4993"><span class="lineNum">    4993</span>                 :             :        __16bit_divide_0_io_div_out_rem[7:0],</span>
<span id="L4994"><span class="lineNum">    4994</span>                 :             :        __8bit_divide_7_io_div_out_rem,</span>
<span id="L4995"><span class="lineNum">    4995</span>                 :             :        __8bit_divide_6_io_div_out_rem,</span>
<span id="L4996"><span class="lineNum">    4996</span>                 :             :        __8bit_divide_5_io_div_out_rem,</span>
<span id="L4997"><span class="lineNum">    4997</span>                 :             :        __8bit_divide_4_io_div_out_rem,</span>
<span id="L4998"><span class="lineNum">    4998</span>                 :             :        __8bit_divide_3_io_div_out_rem,</span>
<span id="L4999"><span class="lineNum">    4999</span>                 :             :        __8bit_divide_2_io_div_out_rem,</span>
<span id="L5000"><span class="lineNum">    5000</span>                 :             :        __8bit_divide_1_io_div_out_rem,</span>
<span id="L5001"><span class="lineNum">    5001</span>                 :             :        __8bit_divide_0_io_div_out_rem}}};</span>
<span id="L5002"><span class="lineNum">    5002</span>                 :             :   wire [3:0][15:0]  _GEN_5 =</span>
<span id="L5003"><span class="lineNum">    5003</span>                 :             :     {{{14'h0, __64bit_divide_1_io_d_zero, __64bit_divide_0_io_d_zero}},</span>
<span id="L5004"><span class="lineNum">    5004</span>                 :             :      {{12'h0,</span>
<span id="L5005"><span class="lineNum">    5005</span>                 :             :        __64bit_divide_1_io_d_zero,</span>
<span id="L5006"><span class="lineNum">    5006</span>                 :             :        __64bit_divide_0_io_d_zero,</span>
<span id="L5007"><span class="lineNum">    5007</span>                 :             :        __32bit_divide_1_io_d_zero,</span>
<span id="L5008"><span class="lineNum">    5008</span>                 :             :        __32bit_divide_0_io_d_zero}},</span>
<span id="L5009"><span class="lineNum">    5009</span>                 :             :      {{8'h0,</span>
<span id="L5010"><span class="lineNum">    5010</span>                 :             :        __64bit_divide_1_io_d_zero,</span>
<span id="L5011"><span class="lineNum">    5011</span>                 :             :        __64bit_divide_0_io_d_zero,</span>
<span id="L5012"><span class="lineNum">    5012</span>                 :             :        __32bit_divide_1_io_d_zero,</span>
<span id="L5013"><span class="lineNum">    5013</span>                 :             :        __32bit_divide_0_io_d_zero,</span>
<span id="L5014"><span class="lineNum">    5014</span>                 :             :        __16bit_divide_3_io_d_zero,</span>
<span id="L5015"><span class="lineNum">    5015</span>                 :             :        __16bit_divide_2_io_d_zero,</span>
<span id="L5016"><span class="lineNum">    5016</span>                 :             :        __16bit_divide_1_io_d_zero,</span>
<span id="L5017"><span class="lineNum">    5017</span>                 :             :        __16bit_divide_0_io_d_zero}},</span>
<span id="L5018"><span class="lineNum">    5018</span>                 :             :      {{__64bit_divide_1_io_d_zero,</span>
<span id="L5019"><span class="lineNum">    5019</span>                 :             :        __64bit_divide_0_io_d_zero,</span>
<span id="L5020"><span class="lineNum">    5020</span>                 :             :        __32bit_divide_1_io_d_zero,</span>
<span id="L5021"><span class="lineNum">    5021</span>                 :             :        __32bit_divide_0_io_d_zero,</span>
<span id="L5022"><span class="lineNum">    5022</span>                 :             :        __16bit_divide_3_io_d_zero,</span>
<span id="L5023"><span class="lineNum">    5023</span>                 :             :        __16bit_divide_2_io_d_zero,</span>
<span id="L5024"><span class="lineNum">    5024</span>                 :             :        __16bit_divide_1_io_d_zero,</span>
<span id="L5025"><span class="lineNum">    5025</span>                 :             :        __16bit_divide_0_io_d_zero,</span>
<span id="L5026"><span class="lineNum">    5026</span>                 :             :        __8bit_divide_7_io_d_zero,</span>
<span id="L5027"><span class="lineNum">    5027</span>                 :             :        __8bit_divide_6_io_d_zero,</span>
<span id="L5028"><span class="lineNum">    5028</span>                 :             :        __8bit_divide_5_io_d_zero,</span>
<span id="L5029"><span class="lineNum">    5029</span>                 :             :        __8bit_divide_4_io_d_zero,</span>
<span id="L5030"><span class="lineNum">    5030</span>                 :             :        __8bit_divide_3_io_d_zero,</span>
<span id="L5031"><span class="lineNum">    5031</span>                 :             :        __8bit_divide_2_io_d_zero,</span>
<span id="L5032"><span class="lineNum">    5032</span>                 :             :        __8bit_divide_1_io_d_zero,</span>
<span id="L5033"><span class="lineNum">    5033</span>                 :             :        __8bit_divide_0_io_d_zero}}};</span>
<span id="L5034"><span class="lineNum">    5034</span>                 :<span class="tlaGNC">      100013 :   wire              in_handshake = io_div_in_valid &amp; stateReg[0];</span></span>
<span id="L5035"><span class="lineNum">    5035</span>                 :<span class="tlaGNC">      647112 :   always @(posedge clock) begin</span></span>
<span id="L5036"><span class="lineNum">    5036</span>                 :<span class="tlaGNC">          22 :     if (reset)</span></span>
<span id="L5037"><span class="lineNum">    5037</span>                 :<span class="tlaGNC">          22 :       stateReg &lt;= 3'h1;</span></span>
<span id="L5038"><span class="lineNum">    5038</span>                 :<span class="tlaGNC">           3 :     else if (io_flush)</span></span>
<span id="L5039"><span class="lineNum">    5039</span>                 :<span class="tlaGNC">           3 :       stateReg &lt;= 3'h1;</span></span>
<span id="L5040"><span class="lineNum">    5040</span>                 :<span class="tlaGNC">      100034 :     else if (stateReg == 3'h1) begin</span></span>
<span id="L5041"><span class="lineNum">    5041</span>                 :<span class="tlaGNC">       50005 :       if (in_handshake)</span></span>
<span id="L5042"><span class="lineNum">    5042</span>                 :<span class="tlaGNC">       50005 :         stateReg &lt;= 3'h2;</span></span>
<span id="L5043"><span class="lineNum">    5043</span>                 :             :     end</span>
<span id="L5044"><span class="lineNum">    5044</span>                 :<span class="tlaGNC">      497050 :     else if (stateReg == 3'h2)</span></span>
<span id="L5045"><span class="lineNum">    5045</span>                 :<span class="tlaGNC">      497050 :       stateReg &lt;=</span></span>
<span id="L5046"><span class="lineNum">    5046</span>                 :<span class="tlaGNC">      497050 :         __8bit_divide_0_io_div_out_valid &amp; __8bit_divide_1_io_div_out_valid</span></span>
<span id="L5047"><span class="lineNum">    5047</span>                 :<span class="tlaGNC">      497050 :         &amp; __8bit_divide_2_io_div_out_valid &amp; __8bit_divide_3_io_div_out_valid</span></span>
<span id="L5048"><span class="lineNum">    5048</span>                 :<span class="tlaGNC">      497050 :         &amp; __8bit_divide_4_io_div_out_valid &amp; __8bit_divide_5_io_div_out_valid</span></span>
<span id="L5049"><span class="lineNum">    5049</span>                 :<span class="tlaGNC">      497050 :         &amp; __8bit_divide_6_io_div_out_valid &amp; __8bit_divide_7_io_div_out_valid</span></span>
<span id="L5050"><span class="lineNum">    5050</span>                 :<span class="tlaGNC">      497050 :         &amp; __16bit_divide_0_io_div_out_valid &amp; __16bit_divide_1_io_div_out_valid</span></span>
<span id="L5051"><span class="lineNum">    5051</span>                 :<span class="tlaGNC">      497050 :         &amp; __16bit_divide_2_io_div_out_valid &amp; __16bit_divide_3_io_div_out_valid</span></span>
<span id="L5052"><span class="lineNum">    5052</span>                 :<span class="tlaGNC">      497050 :         &amp; __32bit_divide_0_io_div_out_valid &amp; __32bit_divide_1_io_div_out_valid</span></span>
<span id="L5053"><span class="lineNum">    5053</span>                 :<span class="tlaGNC">      497050 :         &amp; __64bit_divide_0_io_div_out_valid &amp; __64bit_divide_1_io_div_out_valid</span></span>
<span id="L5054"><span class="lineNum">    5054</span>                 :<span class="tlaGNC">      497050 :           ? 3'h4</span></span>
<span id="L5055"><span class="lineNum">    5055</span>                 :<span class="tlaGNC">      497050 :           : 3'h2;</span></span>
<span id="L5056"><span class="lineNum">    5056</span>                 :<span class="tlaGNC">           1 :     else if (stateReg == 3'h4 &amp; stateReg[2] &amp; io_div_out_ready)</span></span>
<span id="L5057"><span class="lineNum">    5057</span>                 :<span class="tlaGNC">       50002 :       stateReg &lt;= 3'h1;</span></span>
<span id="L5058"><span class="lineNum">    5058</span>                 :<span class="tlaGNC">       50005 :     if (in_handshake) begin</span></span>
<span id="L5059"><span class="lineNum">    5059</span>                 :<span class="tlaGNC">       50005 :       x_reg &lt;= io_dividend_v;</span></span>
<span id="L5060"><span class="lineNum">    5060</span>                 :<span class="tlaGNC">       50005 :       d_reg &lt;= io_divisor_v;</span></span>
<span id="L5061"><span class="lineNum">    5061</span>                 :<span class="tlaGNC">       50005 :       sign_reg &lt;= io_sign;</span></span>
<span id="L5062"><span class="lineNum">    5062</span>                 :<span class="tlaGNC">       50005 :       sew_reg &lt;= io_sew;</span></span>
<span id="L5063"><span class="lineNum">    5063</span>                 :             :     end</span>
<span id="L5064"><span class="lineNum">    5064</span>                 :<span class="tlaGNC">      150061 :     if (stateReg[1])</span></span>
<span id="L5065"><span class="lineNum">    5065</span>                 :<span class="tlaGNC">      497051 :       div_out_q_result_reg &lt;= _GEN_3[sew_reg];</span></span>
<span id="L5066"><span class="lineNum">    5066</span>                 :<span class="tlaGNC">      150061 :     if (stateReg[1])</span></span>
<span id="L5067"><span class="lineNum">    5067</span>                 :<span class="tlaGNC">      497051 :       div_out_rem_result_reg &lt;= _GEN_4[sew_reg];</span></span>
<span id="L5068"><span class="lineNum">    5068</span>                 :<span class="tlaGNC">      150061 :     if (stateReg[1])</span></span>
<span id="L5069"><span class="lineNum">    5069</span>                 :<span class="tlaGNC">      497051 :       div_out_d_zero_result_reg &lt;= _GEN_5[sew_reg];</span></span>
<span id="L5070"><span class="lineNum">    5070</span>                 :             :   end // always @(posedge)</span>
<span id="L5071"><span class="lineNum">    5071</span>                 :             :   I8DivNr4 _8bit_divide_0 (</span>
<span id="L5072"><span class="lineNum">    5072</span>                 :             :     .clock            (clock),</span>
<span id="L5073"><span class="lineNum">    5073</span>                 :             :     .reset            (reset),</span>
<span id="L5074"><span class="lineNum">    5074</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5075"><span class="lineNum">    5075</span>                 :             :     .io_dividend      (x_reg[7:0]),</span>
<span id="L5076"><span class="lineNum">    5076</span>                 :             :     .io_divisor       (d_reg[7:0]),</span>
<span id="L5077"><span class="lineNum">    5077</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5078"><span class="lineNum">    5078</span>                 :             :     .io_d_zero        (__8bit_divide_0_io_d_zero),</span>
<span id="L5079"><span class="lineNum">    5079</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5080"><span class="lineNum">    5080</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5081"><span class="lineNum">    5081</span>                 :             :     .io_div_out_valid (__8bit_divide_0_io_div_out_valid),</span>
<span id="L5082"><span class="lineNum">    5082</span>                 :             :     .io_div_out_q     (__8bit_divide_0_io_div_out_q),</span>
<span id="L5083"><span class="lineNum">    5083</span>                 :             :     .io_div_out_rem   (__8bit_divide_0_io_div_out_rem)</span>
<span id="L5084"><span class="lineNum">    5084</span>                 :             :   );</span>
<span id="L5085"><span class="lineNum">    5085</span>                 :             :   I8DivNr4 _8bit_divide_1 (</span>
<span id="L5086"><span class="lineNum">    5086</span>                 :             :     .clock            (clock),</span>
<span id="L5087"><span class="lineNum">    5087</span>                 :             :     .reset            (reset),</span>
<span id="L5088"><span class="lineNum">    5088</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5089"><span class="lineNum">    5089</span>                 :             :     .io_dividend      (x_reg[15:8]),</span>
<span id="L5090"><span class="lineNum">    5090</span>                 :             :     .io_divisor       (d_reg[15:8]),</span>
<span id="L5091"><span class="lineNum">    5091</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5092"><span class="lineNum">    5092</span>                 :             :     .io_d_zero        (__8bit_divide_1_io_d_zero),</span>
<span id="L5093"><span class="lineNum">    5093</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5094"><span class="lineNum">    5094</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5095"><span class="lineNum">    5095</span>                 :             :     .io_div_out_valid (__8bit_divide_1_io_div_out_valid),</span>
<span id="L5096"><span class="lineNum">    5096</span>                 :             :     .io_div_out_q     (__8bit_divide_1_io_div_out_q),</span>
<span id="L5097"><span class="lineNum">    5097</span>                 :             :     .io_div_out_rem   (__8bit_divide_1_io_div_out_rem)</span>
<span id="L5098"><span class="lineNum">    5098</span>                 :             :   );</span>
<span id="L5099"><span class="lineNum">    5099</span>                 :             :   I8DivNr4 _8bit_divide_2 (</span>
<span id="L5100"><span class="lineNum">    5100</span>                 :             :     .clock            (clock),</span>
<span id="L5101"><span class="lineNum">    5101</span>                 :             :     .reset            (reset),</span>
<span id="L5102"><span class="lineNum">    5102</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5103"><span class="lineNum">    5103</span>                 :             :     .io_dividend      (x_reg[23:16]),</span>
<span id="L5104"><span class="lineNum">    5104</span>                 :             :     .io_divisor       (d_reg[23:16]),</span>
<span id="L5105"><span class="lineNum">    5105</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5106"><span class="lineNum">    5106</span>                 :             :     .io_d_zero        (__8bit_divide_2_io_d_zero),</span>
<span id="L5107"><span class="lineNum">    5107</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5108"><span class="lineNum">    5108</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5109"><span class="lineNum">    5109</span>                 :             :     .io_div_out_valid (__8bit_divide_2_io_div_out_valid),</span>
<span id="L5110"><span class="lineNum">    5110</span>                 :             :     .io_div_out_q     (__8bit_divide_2_io_div_out_q),</span>
<span id="L5111"><span class="lineNum">    5111</span>                 :             :     .io_div_out_rem   (__8bit_divide_2_io_div_out_rem)</span>
<span id="L5112"><span class="lineNum">    5112</span>                 :             :   );</span>
<span id="L5113"><span class="lineNum">    5113</span>                 :             :   I8DivNr4 _8bit_divide_3 (</span>
<span id="L5114"><span class="lineNum">    5114</span>                 :             :     .clock            (clock),</span>
<span id="L5115"><span class="lineNum">    5115</span>                 :             :     .reset            (reset),</span>
<span id="L5116"><span class="lineNum">    5116</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5117"><span class="lineNum">    5117</span>                 :             :     .io_dividend      (x_reg[31:24]),</span>
<span id="L5118"><span class="lineNum">    5118</span>                 :             :     .io_divisor       (d_reg[31:24]),</span>
<span id="L5119"><span class="lineNum">    5119</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5120"><span class="lineNum">    5120</span>                 :             :     .io_d_zero        (__8bit_divide_3_io_d_zero),</span>
<span id="L5121"><span class="lineNum">    5121</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5122"><span class="lineNum">    5122</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5123"><span class="lineNum">    5123</span>                 :             :     .io_div_out_valid (__8bit_divide_3_io_div_out_valid),</span>
<span id="L5124"><span class="lineNum">    5124</span>                 :             :     .io_div_out_q     (__8bit_divide_3_io_div_out_q),</span>
<span id="L5125"><span class="lineNum">    5125</span>                 :             :     .io_div_out_rem   (__8bit_divide_3_io_div_out_rem)</span>
<span id="L5126"><span class="lineNum">    5126</span>                 :             :   );</span>
<span id="L5127"><span class="lineNum">    5127</span>                 :             :   I8DivNr4 _8bit_divide_4 (</span>
<span id="L5128"><span class="lineNum">    5128</span>                 :             :     .clock            (clock),</span>
<span id="L5129"><span class="lineNum">    5129</span>                 :             :     .reset            (reset),</span>
<span id="L5130"><span class="lineNum">    5130</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5131"><span class="lineNum">    5131</span>                 :             :     .io_dividend      (x_reg[39:32]),</span>
<span id="L5132"><span class="lineNum">    5132</span>                 :             :     .io_divisor       (d_reg[39:32]),</span>
<span id="L5133"><span class="lineNum">    5133</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5134"><span class="lineNum">    5134</span>                 :             :     .io_d_zero        (__8bit_divide_4_io_d_zero),</span>
<span id="L5135"><span class="lineNum">    5135</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5136"><span class="lineNum">    5136</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5137"><span class="lineNum">    5137</span>                 :             :     .io_div_out_valid (__8bit_divide_4_io_div_out_valid),</span>
<span id="L5138"><span class="lineNum">    5138</span>                 :             :     .io_div_out_q     (__8bit_divide_4_io_div_out_q),</span>
<span id="L5139"><span class="lineNum">    5139</span>                 :             :     .io_div_out_rem   (__8bit_divide_4_io_div_out_rem)</span>
<span id="L5140"><span class="lineNum">    5140</span>                 :             :   );</span>
<span id="L5141"><span class="lineNum">    5141</span>                 :             :   I8DivNr4 _8bit_divide_5 (</span>
<span id="L5142"><span class="lineNum">    5142</span>                 :             :     .clock            (clock),</span>
<span id="L5143"><span class="lineNum">    5143</span>                 :             :     .reset            (reset),</span>
<span id="L5144"><span class="lineNum">    5144</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5145"><span class="lineNum">    5145</span>                 :             :     .io_dividend      (x_reg[47:40]),</span>
<span id="L5146"><span class="lineNum">    5146</span>                 :             :     .io_divisor       (d_reg[47:40]),</span>
<span id="L5147"><span class="lineNum">    5147</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5148"><span class="lineNum">    5148</span>                 :             :     .io_d_zero        (__8bit_divide_5_io_d_zero),</span>
<span id="L5149"><span class="lineNum">    5149</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5150"><span class="lineNum">    5150</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5151"><span class="lineNum">    5151</span>                 :             :     .io_div_out_valid (__8bit_divide_5_io_div_out_valid),</span>
<span id="L5152"><span class="lineNum">    5152</span>                 :             :     .io_div_out_q     (__8bit_divide_5_io_div_out_q),</span>
<span id="L5153"><span class="lineNum">    5153</span>                 :             :     .io_div_out_rem   (__8bit_divide_5_io_div_out_rem)</span>
<span id="L5154"><span class="lineNum">    5154</span>                 :             :   );</span>
<span id="L5155"><span class="lineNum">    5155</span>                 :             :   I8DivNr4 _8bit_divide_6 (</span>
<span id="L5156"><span class="lineNum">    5156</span>                 :             :     .clock            (clock),</span>
<span id="L5157"><span class="lineNum">    5157</span>                 :             :     .reset            (reset),</span>
<span id="L5158"><span class="lineNum">    5158</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5159"><span class="lineNum">    5159</span>                 :             :     .io_dividend      (x_reg[55:48]),</span>
<span id="L5160"><span class="lineNum">    5160</span>                 :             :     .io_divisor       (d_reg[55:48]),</span>
<span id="L5161"><span class="lineNum">    5161</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5162"><span class="lineNum">    5162</span>                 :             :     .io_d_zero        (__8bit_divide_6_io_d_zero),</span>
<span id="L5163"><span class="lineNum">    5163</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5164"><span class="lineNum">    5164</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5165"><span class="lineNum">    5165</span>                 :             :     .io_div_out_valid (__8bit_divide_6_io_div_out_valid),</span>
<span id="L5166"><span class="lineNum">    5166</span>                 :             :     .io_div_out_q     (__8bit_divide_6_io_div_out_q),</span>
<span id="L5167"><span class="lineNum">    5167</span>                 :             :     .io_div_out_rem   (__8bit_divide_6_io_div_out_rem)</span>
<span id="L5168"><span class="lineNum">    5168</span>                 :             :   );</span>
<span id="L5169"><span class="lineNum">    5169</span>                 :             :   I8DivNr4 _8bit_divide_7 (</span>
<span id="L5170"><span class="lineNum">    5170</span>                 :             :     .clock            (clock),</span>
<span id="L5171"><span class="lineNum">    5171</span>                 :             :     .reset            (reset),</span>
<span id="L5172"><span class="lineNum">    5172</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5173"><span class="lineNum">    5173</span>                 :             :     .io_dividend      (x_reg[63:56]),</span>
<span id="L5174"><span class="lineNum">    5174</span>                 :             :     .io_divisor       (d_reg[63:56]),</span>
<span id="L5175"><span class="lineNum">    5175</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5176"><span class="lineNum">    5176</span>                 :             :     .io_d_zero        (__8bit_divide_7_io_d_zero),</span>
<span id="L5177"><span class="lineNum">    5177</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5178"><span class="lineNum">    5178</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5179"><span class="lineNum">    5179</span>                 :             :     .io_div_out_valid (__8bit_divide_7_io_div_out_valid),</span>
<span id="L5180"><span class="lineNum">    5180</span>                 :             :     .io_div_out_q     (__8bit_divide_7_io_div_out_q),</span>
<span id="L5181"><span class="lineNum">    5181</span>                 :             :     .io_div_out_rem   (__8bit_divide_7_io_div_out_rem)</span>
<span id="L5182"><span class="lineNum">    5182</span>                 :             :   );</span>
<span id="L5183"><span class="lineNum">    5183</span>                 :             :   SRT16Divint _16bit_divide_0 (</span>
<span id="L5184"><span class="lineNum">    5184</span>                 :             :     .clock            (clock),</span>
<span id="L5185"><span class="lineNum">    5185</span>                 :             :     .reset            (reset),</span>
<span id="L5186"><span class="lineNum">    5186</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5187"><span class="lineNum">    5187</span>                 :             :     .io_dividend      (_div_out_rem_result_T ? {8'h0, x_reg[71:64]} : x_reg[15:0]),</span>
<span id="L5188"><span class="lineNum">    5188</span>                 :             :     .io_divisor       (_div_out_rem_result_T ? {8'h0, d_reg[71:64]} : d_reg[15:0]),</span>
<span id="L5189"><span class="lineNum">    5189</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5190"><span class="lineNum">    5190</span>                 :             :     .io_d_zero        (__16bit_divide_0_io_d_zero),</span>
<span id="L5191"><span class="lineNum">    5191</span>                 :             :     .io_sew           (sew_reg),</span>
<span id="L5192"><span class="lineNum">    5192</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5193"><span class="lineNum">    5193</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5194"><span class="lineNum">    5194</span>                 :             :     .io_div_out_valid (__16bit_divide_0_io_div_out_valid),</span>
<span id="L5195"><span class="lineNum">    5195</span>                 :             :     .io_div_out_q     (__16bit_divide_0_io_div_out_q),</span>
<span id="L5196"><span class="lineNum">    5196</span>                 :             :     .io_div_out_rem   (__16bit_divide_0_io_div_out_rem)</span>
<span id="L5197"><span class="lineNum">    5197</span>                 :             :   );</span>
<span id="L5198"><span class="lineNum">    5198</span>                 :             :   SRT16Divint _16bit_divide_1 (</span>
<span id="L5199"><span class="lineNum">    5199</span>                 :             :     .clock            (clock),</span>
<span id="L5200"><span class="lineNum">    5200</span>                 :             :     .reset            (reset),</span>
<span id="L5201"><span class="lineNum">    5201</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5202"><span class="lineNum">    5202</span>                 :             :     .io_dividend      (_div_out_rem_result_T ? {8'h0, x_reg[79:72]} : x_reg[31:16]),</span>
<span id="L5203"><span class="lineNum">    5203</span>                 :             :     .io_divisor       (_div_out_rem_result_T ? {8'h0, d_reg[79:72]} : d_reg[31:16]),</span>
<span id="L5204"><span class="lineNum">    5204</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5205"><span class="lineNum">    5205</span>                 :             :     .io_d_zero        (__16bit_divide_1_io_d_zero),</span>
<span id="L5206"><span class="lineNum">    5206</span>                 :             :     .io_sew           (sew_reg),</span>
<span id="L5207"><span class="lineNum">    5207</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5208"><span class="lineNum">    5208</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5209"><span class="lineNum">    5209</span>                 :             :     .io_div_out_valid (__16bit_divide_1_io_div_out_valid),</span>
<span id="L5210"><span class="lineNum">    5210</span>                 :             :     .io_div_out_q     (__16bit_divide_1_io_div_out_q),</span>
<span id="L5211"><span class="lineNum">    5211</span>                 :             :     .io_div_out_rem   (__16bit_divide_1_io_div_out_rem)</span>
<span id="L5212"><span class="lineNum">    5212</span>                 :             :   );</span>
<span id="L5213"><span class="lineNum">    5213</span>                 :             :   SRT16Divint _16bit_divide_2 (</span>
<span id="L5214"><span class="lineNum">    5214</span>                 :             :     .clock            (clock),</span>
<span id="L5215"><span class="lineNum">    5215</span>                 :             :     .reset            (reset),</span>
<span id="L5216"><span class="lineNum">    5216</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5217"><span class="lineNum">    5217</span>                 :             :     .io_dividend      (_div_out_rem_result_T ? {8'h0, x_reg[87:80]} : x_reg[47:32]),</span>
<span id="L5218"><span class="lineNum">    5218</span>                 :             :     .io_divisor       (_div_out_rem_result_T ? {8'h0, d_reg[87:80]} : d_reg[47:32]),</span>
<span id="L5219"><span class="lineNum">    5219</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5220"><span class="lineNum">    5220</span>                 :             :     .io_d_zero        (__16bit_divide_2_io_d_zero),</span>
<span id="L5221"><span class="lineNum">    5221</span>                 :             :     .io_sew           (sew_reg),</span>
<span id="L5222"><span class="lineNum">    5222</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5223"><span class="lineNum">    5223</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5224"><span class="lineNum">    5224</span>                 :             :     .io_div_out_valid (__16bit_divide_2_io_div_out_valid),</span>
<span id="L5225"><span class="lineNum">    5225</span>                 :             :     .io_div_out_q     (__16bit_divide_2_io_div_out_q),</span>
<span id="L5226"><span class="lineNum">    5226</span>                 :             :     .io_div_out_rem   (__16bit_divide_2_io_div_out_rem)</span>
<span id="L5227"><span class="lineNum">    5227</span>                 :             :   );</span>
<span id="L5228"><span class="lineNum">    5228</span>                 :             :   SRT16Divint _16bit_divide_3 (</span>
<span id="L5229"><span class="lineNum">    5229</span>                 :             :     .clock            (clock),</span>
<span id="L5230"><span class="lineNum">    5230</span>                 :             :     .reset            (reset),</span>
<span id="L5231"><span class="lineNum">    5231</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5232"><span class="lineNum">    5232</span>                 :             :     .io_dividend      (_div_out_rem_result_T ? {8'h0, x_reg[95:88]} : x_reg[63:48]),</span>
<span id="L5233"><span class="lineNum">    5233</span>                 :             :     .io_divisor       (_div_out_rem_result_T ? {8'h0, d_reg[95:88]} : d_reg[63:48]),</span>
<span id="L5234"><span class="lineNum">    5234</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5235"><span class="lineNum">    5235</span>                 :             :     .io_d_zero        (__16bit_divide_3_io_d_zero),</span>
<span id="L5236"><span class="lineNum">    5236</span>                 :             :     .io_sew           (sew_reg),</span>
<span id="L5237"><span class="lineNum">    5237</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5238"><span class="lineNum">    5238</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5239"><span class="lineNum">    5239</span>                 :             :     .io_div_out_valid (__16bit_divide_3_io_div_out_valid),</span>
<span id="L5240"><span class="lineNum">    5240</span>                 :             :     .io_div_out_q     (__16bit_divide_3_io_div_out_q),</span>
<span id="L5241"><span class="lineNum">    5241</span>                 :             :     .io_div_out_rem   (__16bit_divide_3_io_div_out_rem)</span>
<span id="L5242"><span class="lineNum">    5242</span>                 :             :   );</span>
<span id="L5243"><span class="lineNum">    5243</span>                 :             :   SRT16Divint_4 _32bit_divide_0 (</span>
<span id="L5244"><span class="lineNum">    5244</span>                 :             :     .clock            (clock),</span>
<span id="L5245"><span class="lineNum">    5245</span>                 :             :     .reset            (reset),</span>
<span id="L5246"><span class="lineNum">    5246</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5247"><span class="lineNum">    5247</span>                 :             :     .io_dividend</span>
<span id="L5248"><span class="lineNum">    5248</span>                 :             :       (_div_out_rem_result_T</span>
<span id="L5249"><span class="lineNum">    5249</span>                 :             :          ? {24'h0, x_reg[103:96]}</span>
<span id="L5250"><span class="lineNum">    5250</span>                 :             :          : _div_out_rem_result_T_3 ? {16'h0, x_reg[79:64]} : x_reg[31:0]),</span>
<span id="L5251"><span class="lineNum">    5251</span>                 :             :     .io_divisor</span>
<span id="L5252"><span class="lineNum">    5252</span>                 :             :       (_div_out_rem_result_T</span>
<span id="L5253"><span class="lineNum">    5253</span>                 :             :          ? {24'h0, d_reg[103:96]}</span>
<span id="L5254"><span class="lineNum">    5254</span>                 :             :          : _div_out_rem_result_T_3 ? {16'h0, d_reg[79:64]} : d_reg[31:0]),</span>
<span id="L5255"><span class="lineNum">    5255</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5256"><span class="lineNum">    5256</span>                 :             :     .io_d_zero        (__32bit_divide_0_io_d_zero),</span>
<span id="L5257"><span class="lineNum">    5257</span>                 :             :     .io_sew           (sew_reg),</span>
<span id="L5258"><span class="lineNum">    5258</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5259"><span class="lineNum">    5259</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5260"><span class="lineNum">    5260</span>                 :             :     .io_div_out_valid (__32bit_divide_0_io_div_out_valid),</span>
<span id="L5261"><span class="lineNum">    5261</span>                 :             :     .io_div_out_q     (__32bit_divide_0_io_div_out_q),</span>
<span id="L5262"><span class="lineNum">    5262</span>                 :             :     .io_div_out_rem   (__32bit_divide_0_io_div_out_rem)</span>
<span id="L5263"><span class="lineNum">    5263</span>                 :             :   );</span>
<span id="L5264"><span class="lineNum">    5264</span>                 :             :   SRT16Divint_4 _32bit_divide_1 (</span>
<span id="L5265"><span class="lineNum">    5265</span>                 :             :     .clock            (clock),</span>
<span id="L5266"><span class="lineNum">    5266</span>                 :             :     .reset            (reset),</span>
<span id="L5267"><span class="lineNum">    5267</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5268"><span class="lineNum">    5268</span>                 :             :     .io_dividend</span>
<span id="L5269"><span class="lineNum">    5269</span>                 :             :       (_div_out_rem_result_T</span>
<span id="L5270"><span class="lineNum">    5270</span>                 :             :          ? {24'h0, x_reg[111:104]}</span>
<span id="L5271"><span class="lineNum">    5271</span>                 :             :          : _div_out_rem_result_T_3 ? {16'h0, x_reg[95:80]} : x_reg[63:32]),</span>
<span id="L5272"><span class="lineNum">    5272</span>                 :             :     .io_divisor</span>
<span id="L5273"><span class="lineNum">    5273</span>                 :             :       (_div_out_rem_result_T</span>
<span id="L5274"><span class="lineNum">    5274</span>                 :             :          ? {24'h0, d_reg[111:104]}</span>
<span id="L5275"><span class="lineNum">    5275</span>                 :             :          : _div_out_rem_result_T_3 ? {16'h0, d_reg[95:80]} : d_reg[63:32]),</span>
<span id="L5276"><span class="lineNum">    5276</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5277"><span class="lineNum">    5277</span>                 :             :     .io_d_zero        (__32bit_divide_1_io_d_zero),</span>
<span id="L5278"><span class="lineNum">    5278</span>                 :             :     .io_sew           (sew_reg),</span>
<span id="L5279"><span class="lineNum">    5279</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5280"><span class="lineNum">    5280</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5281"><span class="lineNum">    5281</span>                 :             :     .io_div_out_valid (__32bit_divide_1_io_div_out_valid),</span>
<span id="L5282"><span class="lineNum">    5282</span>                 :             :     .io_div_out_q     (__32bit_divide_1_io_div_out_q),</span>
<span id="L5283"><span class="lineNum">    5283</span>                 :             :     .io_div_out_rem   (__32bit_divide_1_io_div_out_rem)</span>
<span id="L5284"><span class="lineNum">    5284</span>                 :             :   );</span>
<span id="L5285"><span class="lineNum">    5285</span>                 :             :   SRT16Divint_6 _64bit_divide_0 (</span>
<span id="L5286"><span class="lineNum">    5286</span>                 :             :     .clock            (clock),</span>
<span id="L5287"><span class="lineNum">    5287</span>                 :             :     .reset            (reset),</span>
<span id="L5288"><span class="lineNum">    5288</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5289"><span class="lineNum">    5289</span>                 :             :     .io_dividend      (_GEN[sew_reg]),</span>
<span id="L5290"><span class="lineNum">    5290</span>                 :             :     .io_divisor       (_GEN_0[sew_reg]),</span>
<span id="L5291"><span class="lineNum">    5291</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5292"><span class="lineNum">    5292</span>                 :             :     .io_d_zero        (__64bit_divide_0_io_d_zero),</span>
<span id="L5293"><span class="lineNum">    5293</span>                 :             :     .io_sew           (sew_reg),</span>
<span id="L5294"><span class="lineNum">    5294</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5295"><span class="lineNum">    5295</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5296"><span class="lineNum">    5296</span>                 :             :     .io_div_out_valid (__64bit_divide_0_io_div_out_valid),</span>
<span id="L5297"><span class="lineNum">    5297</span>                 :             :     .io_div_out_q     (__64bit_divide_0_io_div_out_q),</span>
<span id="L5298"><span class="lineNum">    5298</span>                 :             :     .io_div_out_rem   (__64bit_divide_0_io_div_out_rem)</span>
<span id="L5299"><span class="lineNum">    5299</span>                 :             :   );</span>
<span id="L5300"><span class="lineNum">    5300</span>                 :             :   SRT16Divint_6 _64bit_divide_1 (</span>
<span id="L5301"><span class="lineNum">    5301</span>                 :             :     .clock            (clock),</span>
<span id="L5302"><span class="lineNum">    5302</span>                 :             :     .reset            (reset),</span>
<span id="L5303"><span class="lineNum">    5303</span>                 :             :     .io_sign          (sign_reg),</span>
<span id="L5304"><span class="lineNum">    5304</span>                 :             :     .io_dividend      (_GEN_1[sew_reg]),</span>
<span id="L5305"><span class="lineNum">    5305</span>                 :             :     .io_divisor       (_GEN_2[sew_reg]),</span>
<span id="L5306"><span class="lineNum">    5306</span>                 :             :     .io_flush         (io_flush),</span>
<span id="L5307"><span class="lineNum">    5307</span>                 :             :     .io_d_zero        (__64bit_divide_1_io_d_zero),</span>
<span id="L5308"><span class="lineNum">    5308</span>                 :             :     .io_sew           (sew_reg),</span>
<span id="L5309"><span class="lineNum">    5309</span>                 :             :     .io_div_in_valid  (stateReg[1]),</span>
<span id="L5310"><span class="lineNum">    5310</span>                 :             :     .io_div_out_ready (stateReg[2]),</span>
<span id="L5311"><span class="lineNum">    5311</span>                 :             :     .io_div_out_valid (__64bit_divide_1_io_div_out_valid),</span>
<span id="L5312"><span class="lineNum">    5312</span>                 :             :     .io_div_out_q     (__64bit_divide_1_io_div_out_q),</span>
<span id="L5313"><span class="lineNum">    5313</span>                 :             :     .io_div_out_rem   (__64bit_divide_1_io_div_out_rem)</span>
<span id="L5314"><span class="lineNum">    5314</span>                 :             :   );</span>
<span id="L5315"><span class="lineNum">    5315</span>                 :             :   assign io_d_zero = div_out_d_zero_result_reg;</span>
<span id="L5316"><span class="lineNum">    5316</span>                 :             :   assign io_div_in_ready = stateReg[0];</span>
<span id="L5317"><span class="lineNum">    5317</span>                 :             :   assign io_div_out_valid = stateReg[2];</span>
<span id="L5318"><span class="lineNum">    5318</span>                 :             :   assign io_div_out_q_v = div_out_q_result_reg;</span>
<span id="L5319"><span class="lineNum">    5319</span>                 :             :   assign io_div_out_rem_v = div_out_rem_result_reg;</span>
<span id="L5320"><span class="lineNum">    5320</span>                 :             : endmodule</span>
<span id="L5321"><span class="lineNum">    5321</span>                 :             : </span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
