INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanx0194/EE4301-Labs/lab2/lab2.sim/sim_1/impl/timing/xsim/adder8_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanx0194/EE4301-Labs/lab1/adder8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_tb
