$date
	Sat Oct 22 20:35:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#628821
b1100 !
1"
#628822
b1100 &
b1100 %
1$
#628823
0"
#628826
b110 &
b110 %
#628830
b11 &
b11 %
#628834
b1010 &
b1010 %
#628838
b101 &
b101 %
#628842
b10000 &
b10000 %
#628846
b1000 &
b1000 %
#628850
b100 &
b100 %
#628854
b10 &
b10 %
#628858
b1 &
b1 %
1#
#628862
b0 &
0#
b0 %
0$
#1614267
b1001 !
1"
#1614270
b1001 &
b1001 %
1$
#1614271
0"
#1614274
b11100 &
b11100 %
#1614278
b1110 &
b1110 %
#1614282
b111 &
b111 %
#1614286
b10110 &
b10110 %
#1614290
b1011 &
b1011 %
#1614294
b100010 &
b100010 %
#1614298
b10001 &
b10001 %
#1614302
b110100 &
b110100 %
#1614306
b11010 &
b11010 %
#1614310
b1101 &
b1101 %
#1614314
b101000 &
b101000 %
#1614318
b10100 &
b10100 %
#1614322
b1010 &
b1010 %
#1614326
b101 &
b101 %
#1614330
b10000 &
b10000 %
#1614334
b1000 &
b1000 %
#1614338
b100 &
b100 %
#1614342
b10 &
b10 %
#1614346
b1 &
b1 %
1#
#1614350
b0 &
0#
b0 %
0$
#2618598
b10100 &
b10100 %
1$
b10100 !
1"
#2618599
0"
#2618602
b1010 &
b1010 %
#2618606
b101 &
b101 %
#2618610
b10000 &
b10000 %
#2618614
b1000 &
b1000 %
#2618618
b100 &
b100 %
#2618622
b10 &
b10 %
#2618626
b1 &
b1 %
1#
#2618630
b0 &
0#
b0 %
0$
#4500012
