Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/diego/Vivado/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 62c634ce7aa84fa29138e7c8a0774e9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Sistema_empotrado_TB_behav xil_defaultlib.Sistema_empotrado_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop [d_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_descendente [contador_descendente_default]
Compiling architecture behavioral of entity xil_defaultlib.detector_flancos [detector_flancos_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2c_1b [mux_2c_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro_contol [registro_contol_default]
Compiling architecture behavioral of entity xil_defaultlib.registro_recarga [registro_recarga_default]
Compiling architecture behavioral of entity xil_defaultlib.Temporizador_8_bits [temporizador_8_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.registro_8_bits [registro_8_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.divider100 [divider100_default]
Compiling architecture behavioral of entity xil_defaultlib.Generador_CE_1KHz [generador_ce_1khz_default]
Compiling architecture behavioral of entity xil_defaultlib.selec_16_entradas_con_reg_y_bypass [selec_16_entradas_con_reg_y_bypa...]
Compiling architecture behavioral of entity xil_defaultlib.rs_flip_flop [rs_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.codificador_con_prioridad_2_a_1 [codificador_con_prioridad_2_a_1_...]
Compiling architecture behavioral of entity xil_defaultlib.or_2_bits [or_2_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_1_a_2 [decodificador_1_a_2_default]
Compiling architecture behavioral of entity xil_defaultlib.gestion_2_interrupciones [gestion_2_interrupciones_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture ram16x1d_v of entity unisim.RAM16X1D [ram16x1d_default]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [ram64x1s_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111010001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [ram32x1s_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010101010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100110011001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101000111100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010000000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1101")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000111111100")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111111")(0,7)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001111111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110011")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1100")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0011")(0,3)\]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000101000101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111100010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture muxf5_v of entity unisim.MUXF5 [muxf5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture low_level_definition of entity xil_defaultlib.kcpsm3 [kcpsm3_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.picocode_s7 [picocode_s7_default]
Compiling architecture rtl of entity xil_defaultlib.picoblaze3_empotrado_s7 [picoblaze3_empotrado_s7_default]
Compiling architecture behavioral of entity xil_defaultlib.selec_16_salidas_con_reg_y_mem_esc_lec [selec_16_salidas_con_reg_y_mem_e...]
Compiling architecture behavioral of entity xil_defaultlib.Control_visualizador_dinamico_8digitos_7seg [control_visualizador_dinamico_8d...]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011111111")(0...]
Compiling architecture muxf6_v of entity unisim.MUXF6 [muxf6_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000110010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010101000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010100")(0,7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000110000000")(0...]
Compiling architecture low_level_definition of entity xil_defaultlib.kcuart_tx [kcuart_tx_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011000000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000100")(0,7)\]
Compiling architecture low_level_definition of entity xil_defaultlib.bbfifo_16x8 [bbfifo_16x8_default]
Compiling architecture macro_level_definition of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture low_level_definition of entity xil_defaultlib.kcuart_rx [kcuart_rx_default]
Compiling architecture macro_level_definition of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.generador_baudios [generador_baudios_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rs232 [uart_rs232_default]
Compiling architecture behavioral of entity xil_defaultlib.Sistema_empotrado [sistema_empotrado_default]
Compiling architecture behavioral of entity xil_defaultlib.sistema_empotrado_tb
Built simulation snapshot Sistema_empotrado_TB_behav
