
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/123NCKU/FPGA/ip_repo/Matrix_Processor_3X3_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/123NCKU/FPGA/ip_repo/3X3_Matrix_Processor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/123NCKU/FPGA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_Matrix_Processor_3X3_0_0/design_1_Matrix_Processor_3X3_0_0.dcp' for cell 'design_1_i/Matrix_Processor_3X3_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_Matrix_Processor_3X3_0_0/src/Matrix_Processor_ooc.xdc] for cell 'design_1_i/Matrix_Processor_3X3_0/inst'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_Matrix_Processor_3X3_0_0/src/Matrix_Processor_ooc.xdc] for cell 'design_1_i/Matrix_Processor_3X3_0/inst'
Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 679.262 ; gain = 375.508
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.831 . Memory (MB): peak = 688.613 ; gain = 9.352
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "81b09140a9de68c8".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1336.109 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1989a378b

Time (s): cpu = 00:00:04 ; elapsed = 00:03:02 . Memory (MB): peak = 1336.258 ; gain = 94.379

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1cade555c

Time (s): cpu = 00:00:05 ; elapsed = 00:03:04 . Memory (MB): peak = 1336.258 ; gain = 94.379
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 20c30ca8c

Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 1336.258 ; gain = 94.379
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14bd9aea9

Time (s): cpu = 00:00:06 ; elapsed = 00:03:05 . Memory (MB): peak = 1336.258 ; gain = 94.379
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 435 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 14bd9aea9

Time (s): cpu = 00:00:07 ; elapsed = 00:03:05 . Memory (MB): peak = 1336.258 ; gain = 94.379
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 14bd9aea9

Time (s): cpu = 00:00:07 ; elapsed = 00:03:05 . Memory (MB): peak = 1336.258 ; gain = 94.379
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14bd9aea9

Time (s): cpu = 00:00:07 ; elapsed = 00:03:05 . Memory (MB): peak = 1336.258 ; gain = 94.379
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1336.258 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14bd9aea9

Time (s): cpu = 00:00:07 ; elapsed = 00:03:05 . Memory (MB): peak = 1336.258 ; gain = 94.379

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.813 | TNS=-954.763 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1210fc25e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1541.176 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1210fc25e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1541.176 ; gain = 204.918
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:03:27 . Memory (MB): peak = 1541.176 ; gain = 861.914
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1541.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1541.176 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ff6cff9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1541.176 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 148284704

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20e67787d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20e67787d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1541.176 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20e67787d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1aa4af8d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aa4af8d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16137a3d3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ec485e75

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c43d3a1a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c43d3a1a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1a584c435

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1d41eede4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 204d53632

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 204d53632

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 264b6b477

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1541.176 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 264b6b477

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1da63e4d1

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1da63e4d1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1541.176 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.956. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13ccb44c5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 1541.176 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13ccb44c5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13ccb44c5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13ccb44c5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11753f574

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1541.176 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11753f574

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1541.176 ; gain = 0.000
Ending Placer Task | Checksum: 939de415

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1541.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 1541.176 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.871 . Memory (MB): peak = 1541.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1541.176 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1541.176 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1541.176 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2db1f834 ConstDB: 0 ShapeSum: 65ebebe1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1227eeaf5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.176 ; gain = 0.000
Post Restoration Checksum: NetGraph: 483b28db NumContArr: da43c21a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1227eeaf5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1227eeaf5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1227eeaf5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.176 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17a5235dc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.176 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.023 | TNS=-934.214| WHS=-0.742 | THS=-225.750|

Phase 2 Router Initialization | Checksum: 14a3837de

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1541.176 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d42dbbcf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1558.254 ; gain = 17.078

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 845
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.102 | TNS=-1145.887| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f5095ca9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1558.254 ; gain = 17.078

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.165 | TNS=-1167.681| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18662c2cc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 1558.254 ; gain = 17.078
Phase 4 Rip-up And Reroute | Checksum: 18662c2cc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 1558.254 ; gain = 17.078

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: dec2bf59

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 1558.254 ; gain = 17.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.987 | TNS=-1032.819| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 132b4247f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1558.254 ; gain = 17.078

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 132b4247f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1558.254 ; gain = 17.078
Phase 5 Delay and Skew Optimization | Checksum: 132b4247f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1558.254 ; gain = 17.078

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14642dcf2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1558.254 ; gain = 17.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.987 | TNS=-1028.577| WHS=-0.097 | THS=-0.157 |

Phase 6.1 Hold Fix Iter | Checksum: 12b7c6048

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1558.254 ; gain = 17.078
WARNING: [Route 35-468] The router encountered 17 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
	design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CE
	design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CE
	design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/D
	design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/D
	design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
	u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
	.. and 7 more pins.

Phase 6 Post Hold Fix | Checksum: 1051a02b8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1558.254 ; gain = 17.078

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.41995 %
  Global Horizontal Routing Utilization  = 1.84077 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 12862efa9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1558.254 ; gain = 17.078

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12862efa9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1558.254 ; gain = 17.078

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d90abc84

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1558.254 ; gain = 17.078

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 979ce4dc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1558.254 ; gain = 17.078
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.987 | TNS=-1030.116| WHS=0.039  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 979ce4dc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1558.254 ; gain = 17.078
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1558.254 ; gain = 17.078

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1558.254 ; gain = 17.078
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1558.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[0][7]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[0][7]_i_2/O, cell design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[0][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[1][7]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[1][7]_i_2/O, cell design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/matrix_proi/result_reg[1][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[10] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[6]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[11] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[7]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[7] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[3]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[8] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[4]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/FSM_sequential_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg has an input control pin design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg/ADDRARDADDR[9] (net: design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/addr[5]) which is driven by a register (design_1_i/Matrix_Processor_3X3_0/inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec  9 15:32:45 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 49 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2034.379 ; gain = 451.398
INFO: [Common 17-206] Exiting Vivado at Sun Dec  9 15:32:45 2018...
