{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525350466972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525350466973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 20:27:46 2018 " "Processing started: Thu May 03 20:27:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525350466973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525350466973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525350466973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1525350467338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/ip_core/clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/ip_core/clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Pll " "Found entity 1: Clk_Pll" {  } { { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/vga_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/vga_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Drive " "Found entity 1: VGA_Drive" {  } { { "../Src/VGA_Drive.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Drive.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/vga_dispaly.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/vga_dispaly.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Dispaly " "Found entity 1: VGA_Dispaly" {  } { { "../Src/VGA_Dispaly.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Dispaly.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/uart_pic_sdram_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/uart_pic_sdram_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Pic_Sdram_VGA " "Found entity 1: Uart_Pic_Sdram_VGA" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Rx " "Found entity 1: Uart_Byte_Rx" {  } { { "../Src/Uart_Byte_Rx.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Byte_Rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartusii/uart_pic_sdram_vga/src/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/auto_write_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/auto_write_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Auto_Write_Read " "Found entity 1: Auto_Write_Read" {  } { { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sdram_Write.v(85) " "Verilog HDL information at Sdram_Write.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525350467416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Write " "Found entity 1: Sdram_Write" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467416 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Top.v(151) " "Verilog HDL warning at Sdram_Top.v(151): extended using \"x\" or \"z\"" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1525350467420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Top " "Found entity 1: Sdram_Top" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_refresh.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_refresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Refresh " "Found entity 1: Sdram_Refresh" {  } { { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Refresh.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sdram_Read.v(86) " "Verilog HDL information at Sdram_Read.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525350467430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Read " "Found entity 1: Sdram_Read" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Init " "Found entity 1: Sdram_Init" {  } { { "../Src/Sdram_Init.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Init.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/ip_core/dfifo_16x512.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/ip_core/dfifo_16x512.v" { { "Info" "ISGN_ENTITY_NAME" "1 dfifo_16x512 " "Found entity 1: dfifo_16x512" {  } { { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uart_Pic_Sdram_VGA " "Elaborating entity \"Uart_Pic_Sdram_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525350467543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Pll Clk_Pll:Clk_Pll_inst " "Elaborating entity \"Clk_Pll\" for hierarchy \"Clk_Pll:Clk_Pll_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "Clk_Pll_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clk_Pll:Clk_Pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\"" {  } { { "../IP_Core/Clk_Pll.v" "altpll_component" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\"" {  } { { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component " "Instantiated megafunction \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 24 " "Parameter \"clk2_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clk_Pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clk_Pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467592 ""}  } { { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525350467592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Pll_altpll " "Found entity 1: Clk_Pll_altpll" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Pll_altpll Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated " "Elaborating entity \"Clk_Pll_altpll\" for hierarchy \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Byte_Rx Uart_Byte_Rx:Uart_Byte_Rx_inst " "Elaborating entity \"Uart_Byte_Rx\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "Uart_Byte_Rx_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Top Sdram_Top:Sdram_Top_inst " "Elaborating entity \"Sdram_Top\" for hierarchy \"Sdram_Top:Sdram_Top_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "Sdram_Top_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Init Sdram_Top:Sdram_Top_inst\|Sdram_Init:Sdram_Init_inst " "Elaborating entity \"Sdram_Init\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Init:Sdram_Init_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Init_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Refresh Sdram_Top:Sdram_Top_inst\|Sdram_Refresh:Sdram_Refresh_inst " "Elaborating entity \"Sdram_Refresh\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Refresh:Sdram_Refresh_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Refresh_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467666 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Refresh.v(102) " "Verilog HDL Case Statement information at Sdram_Refresh.v(102): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Refresh.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350467667 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Write Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst " "Elaborating entity \"Sdram_Write\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Write_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467669 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Sdram_Write.v(85) " "Verilog HDL Always Construct warning at Sdram_Write.v(85): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525350467670 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Write.v(136) " "Verilog HDL Case Statement information at Sdram_Write.v(136): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350467670 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Write.v(167) " "Verilog HDL Case Statement information at Sdram_Write.v(167): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 167 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350467670 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00111 Sdram_Write.v(88) " "Inferred latch for \"next_state.00111\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467670 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00101 Sdram_Write.v(88) " "Inferred latch for \"next_state.00101\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467670 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00100 Sdram_Write.v(88) " "Inferred latch for \"next_state.00100\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467670 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00010 Sdram_Write.v(88) " "Inferred latch for \"next_state.00010\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467670 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Sdram_Write.v(88) " "Inferred latch for \"next_state.00001\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467670 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Read Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst " "Elaborating entity \"Sdram_Read\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Read_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467672 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Sdram_Read.v(86) " "Verilog HDL Always Construct warning at Sdram_Read.v(86): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525350467673 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Read.v(138) " "Verilog HDL Case Statement information at Sdram_Read.v(138): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350467673 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Read.v(168) " "Verilog HDL Case Statement information at Sdram_Read.v(168): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350467673 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00111 Sdram_Read.v(89) " "Inferred latch for \"next_state.00111\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467673 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00110 Sdram_Read.v(89) " "Inferred latch for \"next_state.00110\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467673 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00100 Sdram_Read.v(89) " "Inferred latch for \"next_state.00100\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467673 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00011 Sdram_Read.v(89) " "Inferred latch for \"next_state.00011\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467673 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Sdram_Read.v(89) " "Inferred latch for \"next_state.00001\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350467673 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Auto_Write_Read Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst " "Elaborating entity \"Auto_Write_Read\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\"" {  } { { "../Src/Sdram_Top.v" "Auto_Write_Read_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfifo_wr_en_nedge Auto_Write_Read.v(131) " "Verilog HDL or VHDL warning at Auto_Write_Read.v(131): object \"rfifo_wr_en_nedge\" assigned a value but never read" {  } { { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525350467677 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dfifo_16x512 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst " "Elaborating entity \"dfifo_16x512\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\"" {  } { { "../Src/Auto_Write_Read.v" "wfifo_16x512_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\"" {  } { { "../IP_Core/dfifo_16x512.v" "dcfifo_component" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\"" {  } { { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467760 ""}  } { { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525350467760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_rof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_rof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_rof1 " "Found entity 1: dcfifo_rof1" {  } { { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_rof1 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated " "Elaborating entity \"dcfifo_rof1\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_rof1.tdf" "rdptr_g_gray2bin" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3p6 " "Found entity 1: a_graycounter_3p6" {  } { { "db/a_graycounter_3p6.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_graycounter_3p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3p6 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_3p6:rdptr_g1p " "Elaborating entity \"a_graycounter_3p6\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_3p6:rdptr_g1p\"" {  } { { "db/dcfifo_rof1.tdf" "rdptr_g1p" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_v6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_v6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_v6c " "Found entity 1: a_graycounter_v6c" {  } { { "db/a_graycounter_v6c.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_graycounter_v6c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350467944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350467944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_v6c Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_v6c:wrptr_g1p " "Elaborating entity \"a_graycounter_v6c\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_v6c:wrptr_g1p\"" {  } { { "db/dcfifo_rof1.tdf" "wrptr_g1p" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350467945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a011 " "Found entity 1: altsyncram_a011" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350468003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350468003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a011 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram " "Elaborating entity \"altsyncram_a011\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\"" {  } { { "db/dcfifo_rof1.tdf" "fifo_ram" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350468004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_909 " "Found entity 1: dffpipe_909" {  } { { "db/dffpipe_909.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_909.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350468018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350468018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_909 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|dffpipe_909:rs_brp " "Elaborating entity \"dffpipe_909\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|dffpipe_909:rs_brp\"" {  } { { "db/dcfifo_rof1.tdf" "rs_brp" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350468019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d7d " "Found entity 1: alt_synch_pipe_d7d" {  } { { "db/alt_synch_pipe_d7d.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_d7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350468035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350468035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d7d Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_d7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d7d\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_d7d:rs_dgwp\"" {  } { { "db/dcfifo_rof1.tdf" "rs_dgwp" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350468037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350468050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350468050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_d7d:rs_dgwp\|dffpipe_c09:dffpipe5 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_d7d:rs_dgwp\|dffpipe_c09:dffpipe5\"" {  } { { "db/alt_synch_pipe_d7d.tdf" "dffpipe5" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_d7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350468051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e7d " "Found entity 1: alt_synch_pipe_e7d" {  } { { "db/alt_synch_pipe_e7d.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_e7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350468070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350468070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e7d Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_e7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_e7d\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_e7d:ws_dgrp\"" {  } { { "db/dcfifo_rof1.tdf" "ws_dgrp" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350468071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350468086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350468086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_e7d:ws_dgrp\|dffpipe_d09:dffpipe8 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_e7d:ws_dgrp\|dffpipe_d09:dffpipe8\"" {  } { { "db/alt_synch_pipe_e7d.tdf" "dffpipe8" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_e7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350468087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350468140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350468140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_rof1.tdf" "rdempty_eq_comp" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350468142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Drive VGA_Drive:VGA_Drive_inst " "Elaborating entity \"VGA_Drive\" for hierarchy \"VGA_Drive:VGA_Drive_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "VGA_Drive_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350468223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Drive.v(104) " "Verilog HDL assignment warning at VGA_Drive.v(104): truncated value with size 32 to match size of target (12)" {  } { { "../Src/VGA_Drive.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Drive.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525350468224 "|Uart_Pic_Sdram_VGA|VGA_Drive:VGA_Drive_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Drive.v(105) " "Verilog HDL assignment warning at VGA_Drive.v(105): truncated value with size 32 to match size of target (12)" {  } { { "../Src/VGA_Drive.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Drive.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525350468224 "|Uart_Pic_Sdram_VGA|VGA_Drive:VGA_Drive_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Dispaly VGA_Dispaly:VGA_Dispaly_inst " "Elaborating entity \"VGA_Dispaly\" for hierarchy \"VGA_Dispaly:VGA_Dispaly_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "VGA_Dispaly_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350468226 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 296 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350468352 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 328 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350468352 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 360 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350468352 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 392 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350468352 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 424 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350468352 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 456 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350468352 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 488 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350468352 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 520 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350468352 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1525350468352 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1525350468352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00100_914 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00100_914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350470019 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350470019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00100_930 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00100_930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350470019 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350470019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00010_941 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00010_941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350470019 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350470019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00011_925 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00011_925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350470019 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350470019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00001_952 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00001_952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350470019 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350470019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00001_936 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00001_936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350470019 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350470019 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 158 -1 0 } } { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 138 -1 0 } } { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 136 -1 0 } } { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Refresh.v" 102 -1 0 } } { "../Src/Sdram_Init.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Init.v" 80 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1525350470023 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1525350470023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525350470276 "|Uart_Pic_Sdram_VGA|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525350470276 "|Uart_Pic_Sdram_VGA|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[0\] GND " "Pin \"sdram_bank\[0\]\" is stuck at GND" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525350470276 "|Uart_Pic_Sdram_VGA|sdram_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[1\] GND " "Pin \"sdram_bank\[1\]\" is stuck at GND" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525350470276 "|Uart_Pic_Sdram_VGA|sdram_bank[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525350470276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1525350470414 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525350470743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.map.smsg " "Generated suppressed messages file F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525350470848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525350471025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350471025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "961 " "Implemented 961 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525350471144 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525350471144 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1525350471144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "877 " "Implemented 877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525350471144 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1525350471144 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1525350471144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525350471144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525350471172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 20:27:51 2018 " "Processing ended: Thu May 03 20:27:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525350471172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525350471172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525350471172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525350471172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525350472500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525350472501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 20:27:52 2018 " "Processing started: Thu May 03 20:27:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525350472501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525350472501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525350472501 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1525350472617 ""}
{ "Info" "0" "" "Project  = Uart_Pic_Sdram_VGA" {  } {  } 0 0 "Project  = Uart_Pic_Sdram_VGA" 0 0 "Fitter" 0 0 1525350472617 ""}
{ "Info" "0" "" "Revision = Uart_Pic_Sdram_VGA" {  } {  } 0 0 "Revision = Uart_Pic_Sdram_VGA" 0 0 "Fitter" 0 0 1525350472617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525350472714 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Uart_Pic_Sdram_VGA EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Uart_Pic_Sdram_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525350472729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525350472776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525350472777 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1525350472829 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[1\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1525350472829 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[2\] 25 24 0 0 " "Implementing clock multiplication of 25, clock division of 24, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 771 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1525350472829 ""}  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1525350472829 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525350472869 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525350473109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525350473109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525350473109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525350473109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 2418 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525350473112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 2420 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525350473112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 2422 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525350473112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 2424 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525350473112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 2426 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525350473112 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525350473112 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525350473113 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525350473115 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1525350473690 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_rof1 " "Entity dcfifo_rof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525350473692 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525350473692 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525350473692 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525350473692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Uart_Pic_Sdram_VGA.sdc " "Synopsys Design Constraints File file not found: 'Uart_Pic_Sdram_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525350473697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525350473697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525350473698 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1525350473705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525350473706 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525350473706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525350473746 ""}  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525350473746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525350473746 ""}  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525350473746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""}  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525350473747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|Selector14~0  " "Automatically promoted node Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|Selector14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1306 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525350473747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|Selector15~0  " "Automatically promoted node Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|Selector15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1323 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525350473747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|next_state.00001~0 " "Destination node Sdram_Top:Sdram_Top_inst\|next_state.00001~0" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 51 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|next_state.00001~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1064 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|next_state.10000~0 " "Destination node Sdram_Top:Sdram_Top_inst\|next_state.10000~0" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 51 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|next_state.10000~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1067 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|next_state.01000~0 " "Destination node Sdram_Top:Sdram_Top_inst\|next_state.01000~0" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 51 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|next_state.01000~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1069 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_cmd\[2\]~1 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_cmd\[2\]~1" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 158 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_cmd[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1074 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_cmd~6 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_cmd~6" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 48 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_cmd~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1080 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_cmd~7 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_cmd~7" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 48 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_cmd~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_addr~4 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_addr~4" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 34 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_addr~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|next_state.00100~0 " "Destination node Sdram_Top:Sdram_Top_inst\|next_state.00100~0" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 51 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|next_state.00100~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_addr~8 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_addr~8" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 34 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_addr~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1088 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_addr~10 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_addr~10" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 34 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_addr~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525350473747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1525350473747 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1525350473747 ""}  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 25 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 0 { 0 ""} 0 2410 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525350473747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525350474106 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525350474108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525350474108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525350474109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525350474112 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525350474114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525350474114 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525350474115 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525350474478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1525350474480 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525350474480 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1 clk\[0\] sdram_clk~output " "PLL \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 98 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 81 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 28 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1525350474508 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1 clk\[2\] lcd_dclk~output " "PLL \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_dclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 98 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 81 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 42 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1525350474509 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525350474522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525350475095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525350475391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525350475401 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525350476243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525350476243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525350476651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1525350477824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525350477824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525350479053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1525350479055 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525350479055 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1525350479079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525350479129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525350479341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525350479387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525350479655 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525350480117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.fit.smsg " "Generated suppressed messages file F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525350480490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1265 " "Peak virtual memory: 1265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525350480950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 20:28:00 2018 " "Processing ended: Thu May 03 20:28:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525350480950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525350480950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525350480950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525350480950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525350482189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525350482189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 20:28:02 2018 " "Processing started: Thu May 03 20:28:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525350482189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525350482189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525350482189 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525350482774 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525350482789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525350483079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 20:28:03 2018 " "Processing ended: Thu May 03 20:28:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525350483079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525350483079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525350483079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525350483079 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525350483671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525350484386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 20:28:04 2018 " "Processing started: Thu May 03 20:28:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525350484387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525350484387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA " "Command: quartus_sta Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525350484387 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1525350484508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1525350484680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525350484719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525350484719 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1525350484910 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_rof1 " "Entity dcfifo_rof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484974 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484974 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1525350484974 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1525350484974 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Uart_Pic_Sdram_VGA.sdc " "Synopsys Design Constraints File file not found: 'Uart_Pic_Sdram_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1525350484980 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1525350484980 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 41.666 -waveform \{0.000 20.833\} -name clk_24M clk_24M " "create_clock -period 41.666 -waveform \{0.000 20.833\} -name clk_24M clk_24M" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484981 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484981 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484981 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484981 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484981 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1525350484981 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " "create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " "create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484982 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525350484982 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1525350485068 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485069 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1525350485070 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1525350485078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1525350485105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525350485105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.696 " "Worst-case setup slack is -5.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.696      -334.386 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.696      -334.386 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.097       -11.111 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]  " "   -3.097       -11.111 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.189        -5.282 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]  " "   -1.189        -5.282 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.483         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   13.483         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.657         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   31.657         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.468 " "Worst-case hold slack is -2.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.468        -8.774 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]  " "   -2.468        -8.774 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303        -5.200 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]  " "   -1.303        -5.200 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194        -0.194 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.194        -0.194 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.346         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.436         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.593 " "Worst-case recovery slack is 6.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.593         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.593         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.937 " "Worst-case removal slack is 1.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.937         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.937         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.358 " "Worst-case minimum pulse width slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]  " "    0.358         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]  " "    0.366         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.697         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.697         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.700         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.700         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.693         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.693         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.767         0.000 clk_24M  " "   20.767         0.000 clk_24M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485123 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 40 synchronizer chains. " "Report Metastability: Found 40 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 40 " "Number of Synchronizer Chains Found: 40" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.417 ns " "Worst Case Available Settling Time: 13.417 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485276 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485276 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1525350485284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1525350485306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1525350485650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485742 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1525350485760 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525350485760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.055 " "Worst-case setup slack is -5.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.055      -290.674 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.055      -290.674 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.282       -11.939 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]  " "   -3.282       -11.939 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454        -6.561 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]  " "   -1.454        -6.561 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.821         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   13.821         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.169         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   32.169         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.023 " "Worst-case hold slack is -2.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023        -7.441 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]  " "   -2.023        -7.441 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.038        -4.166 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]  " "   -1.038        -4.166 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311        -0.532 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.311        -0.532 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.336         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.384         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.823 " "Worst-case recovery slack is 6.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.823         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.823         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.764 " "Worst-case removal slack is 1.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.764         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.764         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.162 " "Worst-case minimum pulse width slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]  " "    0.162         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]  " "    0.204         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.664         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.664         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.677         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.677         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.671         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.671         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.776         0.000 clk_24M  " "   20.776         0.000 clk_24M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350485798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350485798 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 40 synchronizer chains. " "Report Metastability: Found 40 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 40 " "Number of Synchronizer Chains Found: 40" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.835 ns " "Worst Case Available Settling Time: 13.835 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486092 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486092 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1525350486105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486302 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1525350486307 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525350486307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.756 " "Worst-case setup slack is -2.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.756      -166.191 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.756      -166.191 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.189        -3.911 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]  " "   -1.189        -3.911 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.458        -1.494 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]  " "   -0.458        -1.494 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.095         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   17.095         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.368         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   36.368         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350486316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.423 " "Worst-case hold slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423        -5.488 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]  " "   -1.423        -5.488 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925        -3.577 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]  " "   -0.925        -3.577 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033        -0.033 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.033        -0.033 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.111         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.179         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350486330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.507 " "Worst-case recovery slack is 8.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.507         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.507         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350486340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.858 " "Worst-case removal slack is 0.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.858         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350486351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.331 " "Worst-case minimum pulse width slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\]  " "    0.331         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\]  " "    0.369         0.000 Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|break_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.735         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.735         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.733         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.733         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.737         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.737         0.000 Clk_Pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.427         0.000 clk_24M  " "   20.427         0.000 clk_24M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525350486361 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 40 synchronizer chains. " "Report Metastability: Found 40 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 40 " "Number of Synchronizer Chains Found: 40" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.138 ns " "Worst Case Available Settling Time: 17.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486652 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1525350486652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525350487044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525350487045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525350487217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 20:28:07 2018 " "Processing ended: Thu May 03 20:28:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525350487217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525350487217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525350487217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525350487217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525350488420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525350488421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 20:28:08 2018 " "Processing started: Thu May 03 20:28:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525350488421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525350488421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525350488421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_8_1200mv_85c_slow.vo F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_8_1200mv_85c_slow.vo in folder \"F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525350488933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_8_1200mv_0c_slow.vo F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_8_1200mv_0c_slow.vo in folder \"F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525350489064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_min_1200mv_0c_fast.vo F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_min_1200mv_0c_fast.vo in folder \"F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525350489201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA.vo F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA.vo in folder \"F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525350489339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_8_1200mv_85c_v_slow.sdo F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_8_1200mv_85c_v_slow.sdo in folder \"F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525350489441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_8_1200mv_0c_v_slow.sdo F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_8_1200mv_0c_v_slow.sdo in folder \"F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525350489540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_min_1200mv_0c_v_fast.sdo F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_min_1200mv_0c_v_fast.sdo in folder \"F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525350489636 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_v.sdo F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_v.sdo in folder \"F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525350489732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525350489775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 20:28:09 2018 " "Processing ended: Thu May 03 20:28:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525350489775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525350489775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525350489775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525350489775 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525350490396 ""}
