<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RegsiterFile.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="arithmetic_unit.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="arithmetic_unit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="arithmetic_unit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="arithmetic_unit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_unit_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="arithmetic_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_unit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_unit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="branch_unit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_address_register_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_address_register_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_address_register_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_memory_256_28bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_memory_256_28bit_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_memory_256_28bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_arithmetic_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_arithmetic_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_instructions_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_instructions_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_logic_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_logic_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_microcode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath_microcode.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="datapath_microcode.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_microcode_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_microcode_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_shifter_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_shifter_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_2to4_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_3to8_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_3to8_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="decoder_3to8_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_3to8_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_4to9_TB_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_added_1bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_added_1bit_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_1bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="full_adder_1bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="full_adder_1bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_1bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_1bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_processor_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_processor_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="full_processor_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_processor_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="func_unit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="func_unit_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="functional_unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="functional_unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="functional_unit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="functional_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="functional_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="instruction_register_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instruction_register_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="instruction_register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instruction_register_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logic_unit_1bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_unit_1bit_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logic_unit_1bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_unit_1bit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logic_unit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_unit_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_memory_512_16bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="main_memory_512_16bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="main_memory_512_16bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_memory_512_16bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_memory_512_16bit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_memory_512x16bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_memory_512x16bit_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_16bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_512_16bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memory_512_16bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="memory_512_16bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_512_16bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="microprogram_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="microprogram_control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="microprogram_control.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="microprogram_control_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="microprogram_control_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="microprogram_control_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2_16bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2_16bit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2_1bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2_1bit_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2_1bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2_8bit_TB_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux8_16bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux8_1bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux8_1bit_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux9_16bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux9_16bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="program_counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="program_counter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="program_counter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="program_counter_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="program_counter_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="program_counter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_16bit_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_16bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_16bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_8.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file_8.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_file_8.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_8_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_8_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_9_16bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file_9_16bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_file_9_16bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_9_16bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_9_16bit_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_9_16bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_9_16bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_withDP_8_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_withDP_8_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="register_file_withDP_8_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_withDP_8_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_adder_16bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ripple_adder_16bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ripple_adder_16bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_adder_16bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_adder_16bit_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_adder_16bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_adder_16bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_16bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="shifter_16bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="shifter_16bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_16bit_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter_16bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shifter_16bit_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_16bit_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_16bit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="temp_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="temp_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="unit_shifter_1bit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="unit_shifter_1bit_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="unit_shifter_1bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1488800298" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1488800298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491489687" xil_pn:in_ck="-7879461296652034780" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1491489687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_TB.vhd"/>
      <outfile xil_pn:name="arithmetic_unit.vhd"/>
      <outfile xil_pn:name="arithmetic_unit_TB.vhd"/>
      <outfile xil_pn:name="branch_unit.vhd"/>
      <outfile xil_pn:name="branch_unit_TB.vhd"/>
      <outfile xil_pn:name="control_address_register.vhd"/>
      <outfile xil_pn:name="control_address_register_TB.vhd"/>
      <outfile xil_pn:name="control_memory_256_28bit.vhd"/>
      <outfile xil_pn:name="control_memory_256_28bit_TB.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="datapath_TB.vhd"/>
      <outfile xil_pn:name="datapath_arithmetic_TB.vhd"/>
      <outfile xil_pn:name="datapath_instructions_TB.vhd"/>
      <outfile xil_pn:name="datapath_logic_TB.vhd"/>
      <outfile xil_pn:name="datapath_microcode.vhd"/>
      <outfile xil_pn:name="datapath_microcode_TB.vhd"/>
      <outfile xil_pn:name="datapath_shifter_TB.vhd"/>
      <outfile xil_pn:name="decoder_2to4.vhd"/>
      <outfile xil_pn:name="decoder_2to4_TB.vhd"/>
      <outfile xil_pn:name="decoder_3to8.vhd"/>
      <outfile xil_pn:name="decoder_3to8_TB.vhd"/>
      <outfile xil_pn:name="decoder_4to9.vhd"/>
      <outfile xil_pn:name="decoder_4to9_TB.vhd"/>
      <outfile xil_pn:name="full_adder_1bit.vhd"/>
      <outfile xil_pn:name="full_adder_1bit_TB.vhd"/>
      <outfile xil_pn:name="full_processor.vhd"/>
      <outfile xil_pn:name="full_processor_TB.vhd"/>
      <outfile xil_pn:name="func_unit_TB.vhd"/>
      <outfile xil_pn:name="functional_unit.vhd"/>
      <outfile xil_pn:name="instruction_register.vhd"/>
      <outfile xil_pn:name="instruction_register_TB.vhd"/>
      <outfile xil_pn:name="logic_unit.vhd"/>
      <outfile xil_pn:name="logic_unit_1bit.vhd"/>
      <outfile xil_pn:name="logic_unit_1bit_TB.vhd"/>
      <outfile xil_pn:name="logic_unit_TB.vhd"/>
      <outfile xil_pn:name="main_memory_512_16bit.vhd"/>
      <outfile xil_pn:name="main_memory_512x16bit_TB.vhd"/>
      <outfile xil_pn:name="microprogram_control.vhd"/>
      <outfile xil_pn:name="microprogram_control_TB.vhd"/>
      <outfile xil_pn:name="mux2_16bit.vhd"/>
      <outfile xil_pn:name="mux2_16bit_TB.vhd"/>
      <outfile xil_pn:name="mux2_1bit.vhd"/>
      <outfile xil_pn:name="mux2_1bit_TB.vhd"/>
      <outfile xil_pn:name="mux2_8bit.vhd"/>
      <outfile xil_pn:name="mux2_8bit_TB.vhd"/>
      <outfile xil_pn:name="mux4_16bit.vhd"/>
      <outfile xil_pn:name="mux4_16bit_TB.vhd"/>
      <outfile xil_pn:name="mux8_16bit.vhd"/>
      <outfile xil_pn:name="mux8_16bit_TB.vhd"/>
      <outfile xil_pn:name="mux8_1bit.vhd"/>
      <outfile xil_pn:name="mux8_1bit_TB.vhd"/>
      <outfile xil_pn:name="mux9_16bit.vhd"/>
      <outfile xil_pn:name="mux9_16bit_TB.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="program_counter_TB.vhd"/>
      <outfile xil_pn:name="reg_16bit.vhd"/>
      <outfile xil_pn:name="reg_16bit_TB.vhd"/>
      <outfile xil_pn:name="register_file_8.vhd"/>
      <outfile xil_pn:name="register_file_9_16bit.vhd"/>
      <outfile xil_pn:name="register_file_9_16bit_TB.vhd"/>
      <outfile xil_pn:name="register_file_withDP_8_TB.vhd"/>
      <outfile xil_pn:name="ripple_adder_16bit.vhd"/>
      <outfile xil_pn:name="ripple_adder_16bit_TB.vhd"/>
      <outfile xil_pn:name="shifter_16bit.vhd"/>
      <outfile xil_pn:name="shifter_16bit_TB.vhd"/>
      <outfile xil_pn:name="temp.vhd"/>
      <outfile xil_pn:name="temp_TB.vhd"/>
      <outfile xil_pn:name="unit_shifter_1bit.vhd"/>
      <outfile xil_pn:name="unit_shifter_1bit_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491489833" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4041604002278448733" xil_pn:start_ts="1491489833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491489833" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-619371108758380613" xil_pn:start_ts="1491489833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489848273" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8428696511696124030" xil_pn:start_ts="1489848273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491489687" xil_pn:in_ck="-7879461296652034780" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1491489687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_TB.vhd"/>
      <outfile xil_pn:name="arithmetic_unit.vhd"/>
      <outfile xil_pn:name="arithmetic_unit_TB.vhd"/>
      <outfile xil_pn:name="branch_unit.vhd"/>
      <outfile xil_pn:name="branch_unit_TB.vhd"/>
      <outfile xil_pn:name="control_address_register.vhd"/>
      <outfile xil_pn:name="control_address_register_TB.vhd"/>
      <outfile xil_pn:name="control_memory_256_28bit.vhd"/>
      <outfile xil_pn:name="control_memory_256_28bit_TB.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="datapath_TB.vhd"/>
      <outfile xil_pn:name="datapath_arithmetic_TB.vhd"/>
      <outfile xil_pn:name="datapath_instructions_TB.vhd"/>
      <outfile xil_pn:name="datapath_logic_TB.vhd"/>
      <outfile xil_pn:name="datapath_microcode.vhd"/>
      <outfile xil_pn:name="datapath_microcode_TB.vhd"/>
      <outfile xil_pn:name="datapath_shifter_TB.vhd"/>
      <outfile xil_pn:name="decoder_2to4.vhd"/>
      <outfile xil_pn:name="decoder_2to4_TB.vhd"/>
      <outfile xil_pn:name="decoder_3to8.vhd"/>
      <outfile xil_pn:name="decoder_3to8_TB.vhd"/>
      <outfile xil_pn:name="decoder_4to9.vhd"/>
      <outfile xil_pn:name="decoder_4to9_TB.vhd"/>
      <outfile xil_pn:name="full_adder_1bit.vhd"/>
      <outfile xil_pn:name="full_adder_1bit_TB.vhd"/>
      <outfile xil_pn:name="full_processor.vhd"/>
      <outfile xil_pn:name="full_processor_TB.vhd"/>
      <outfile xil_pn:name="func_unit_TB.vhd"/>
      <outfile xil_pn:name="functional_unit.vhd"/>
      <outfile xil_pn:name="instruction_register.vhd"/>
      <outfile xil_pn:name="instruction_register_TB.vhd"/>
      <outfile xil_pn:name="logic_unit.vhd"/>
      <outfile xil_pn:name="logic_unit_1bit.vhd"/>
      <outfile xil_pn:name="logic_unit_1bit_TB.vhd"/>
      <outfile xil_pn:name="logic_unit_TB.vhd"/>
      <outfile xil_pn:name="main_memory_512_16bit.vhd"/>
      <outfile xil_pn:name="main_memory_512x16bit_TB.vhd"/>
      <outfile xil_pn:name="microprogram_control.vhd"/>
      <outfile xil_pn:name="microprogram_control_TB.vhd"/>
      <outfile xil_pn:name="mux2_16bit.vhd"/>
      <outfile xil_pn:name="mux2_16bit_TB.vhd"/>
      <outfile xil_pn:name="mux2_1bit.vhd"/>
      <outfile xil_pn:name="mux2_1bit_TB.vhd"/>
      <outfile xil_pn:name="mux2_8bit.vhd"/>
      <outfile xil_pn:name="mux2_8bit_TB.vhd"/>
      <outfile xil_pn:name="mux4_16bit.vhd"/>
      <outfile xil_pn:name="mux4_16bit_TB.vhd"/>
      <outfile xil_pn:name="mux8_16bit.vhd"/>
      <outfile xil_pn:name="mux8_16bit_TB.vhd"/>
      <outfile xil_pn:name="mux8_1bit.vhd"/>
      <outfile xil_pn:name="mux8_1bit_TB.vhd"/>
      <outfile xil_pn:name="mux9_16bit.vhd"/>
      <outfile xil_pn:name="mux9_16bit_TB.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="program_counter_TB.vhd"/>
      <outfile xil_pn:name="reg_16bit.vhd"/>
      <outfile xil_pn:name="reg_16bit_TB.vhd"/>
      <outfile xil_pn:name="register_file_8.vhd"/>
      <outfile xil_pn:name="register_file_9_16bit.vhd"/>
      <outfile xil_pn:name="register_file_9_16bit_TB.vhd"/>
      <outfile xil_pn:name="register_file_withDP_8_TB.vhd"/>
      <outfile xil_pn:name="ripple_adder_16bit.vhd"/>
      <outfile xil_pn:name="ripple_adder_16bit_TB.vhd"/>
      <outfile xil_pn:name="shifter_16bit.vhd"/>
      <outfile xil_pn:name="shifter_16bit_TB.vhd"/>
      <outfile xil_pn:name="temp.vhd"/>
      <outfile xil_pn:name="temp_TB.vhd"/>
      <outfile xil_pn:name="unit_shifter_1bit.vhd"/>
      <outfile xil_pn:name="unit_shifter_1bit_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491489840" xil_pn:in_ck="-7879461296652034780" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7289180705767043126" xil_pn:start_ts="1491489833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="full_processor_TB_beh.prj"/>
      <outfile xil_pn:name="full_processor_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491493738" xil_pn:in_ck="6803805768515125724" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="154347934377572823" xil_pn:start_ts="1491493738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="full_processor_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
