static inline T_1\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nreturn ( F_2 ( V_2 -> V_3 . V_4 . V_5 ) - 1 ) * 0x800 ;\r\n}\r\nstatic inline T_1\r\nF_3 ( struct V_1 * V_2 )\r\n{\r\nreturn F_1 ( V_2 ) + ! ( V_2 -> V_3 . V_4 . V_6 . V_7 & 1 ) * 0x80 ;\r\n}\r\nvoid\r\nF_4 ( struct V_8 * V_2 )\r\n{\r\nstruct V_9 * V_10 = V_2 -> V_11 -> V_12 . V_13 . V_10 ;\r\nconst T_1 V_14 = V_2 -> V_5 * 0x100 ;\r\nconst T_1 V_15 = V_2 -> V_5 + 1 ;\r\nif ( V_2 -> V_4 . V_6 . V_7 & 1 )\r\nF_5 ( V_10 , 0x612308 + V_14 , 0x0000001f , 0x00000000 | V_15 ) ;\r\nif ( V_2 -> V_4 . V_6 . V_7 & 2 )\r\nF_5 ( V_10 , 0x612388 + V_14 , 0x0000001f , 0x00000010 | V_15 ) ;\r\n}\r\nstatic inline T_1\r\nF_6 ( struct V_9 * V_10 , T_2 V_16 )\r\n{\r\nreturn V_16 * 0x08 ;\r\n}\r\nstatic int\r\nF_7 ( struct V_1 * V_2 , int V_17 )\r\n{\r\nstruct V_9 * V_10 = V_2 -> V_3 . V_11 -> V_12 . V_13 . V_10 ;\r\nconst T_1 V_14 = F_1 ( V_2 ) ;\r\nconst T_1 V_18 = F_3 ( V_2 ) ;\r\nT_1 V_19 = 0 , V_20 ;\r\nfor ( V_20 = 0 ; V_20 < V_17 ; V_20 ++ )\r\nV_19 |= 1 << ( F_6 ( V_10 , V_20 ) >> 3 ) ;\r\nF_5 ( V_10 , 0x61c130 + V_18 , 0x0000000f , V_19 ) ;\r\nF_5 ( V_10 , 0x61c034 + V_14 , 0x80000000 , 0x80000000 ) ;\r\nF_8 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x61c034 + soff) & 0x80000000))\r\nbreak;\r\n) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_9 ( struct V_1 * V_2 ,\r\nint V_21 , int V_22 , int V_23 , int V_24 )\r\n{\r\nstruct V_9 * V_10 = V_2 -> V_3 . V_11 -> V_12 . V_13 . V_10 ;\r\nstruct V_25 * V_26 = V_10 -> V_26 ;\r\nconst T_1 V_27 = F_6 ( V_10 , V_21 ) ;\r\nconst T_1 V_18 = F_3 ( V_2 ) ;\r\nT_1 V_28 , V_15 [ 4 ] ;\r\nT_2 V_29 , V_30 , V_31 , V_32 ;\r\nstruct V_33 V_4 ;\r\nstruct V_34 V_35 ;\r\nV_28 = F_10 ( V_26 , V_2 -> V_3 . V_4 . V_36 ,\r\nV_2 -> V_3 . V_4 . V_37 ,\r\n& V_29 , & V_30 , & V_31 , & V_32 , & V_4 ) ;\r\nif ( ! V_28 )\r\nreturn - V_38 ;\r\nV_28 = F_11 ( V_26 , V_28 , V_24 , V_22 , V_23 ,\r\n& V_29 , & V_30 , & V_31 , & V_32 , & V_35 ) ;\r\nif ( ! V_28 )\r\nreturn - V_39 ;\r\nV_35 . V_40 &= 0x0f ;\r\nV_15 [ 0 ] = F_12 ( V_10 , 0x61c118 + V_18 ) & ~ ( 0x000000ff << V_27 ) ;\r\nV_15 [ 1 ] = F_12 ( V_10 , 0x61c120 + V_18 ) & ~ ( 0x000000ff << V_27 ) ;\r\nV_15 [ 2 ] = F_12 ( V_10 , 0x61c130 + V_18 ) ;\r\nif ( ( V_15 [ 2 ] & 0x00000f00 ) < ( V_35 . V_40 << 8 ) || V_21 == 0 )\r\nV_15 [ 2 ] = ( V_15 [ 2 ] & ~ 0x00000f00 ) | ( V_35 . V_40 << 8 ) ;\r\nF_13 ( V_10 , 0x61c118 + V_18 , V_15 [ 0 ] | ( V_35 . V_41 << V_27 ) ) ;\r\nF_13 ( V_10 , 0x61c120 + V_18 , V_15 [ 1 ] | ( V_35 . V_23 << V_27 ) ) ;\r\nF_13 ( V_10 , 0x61c130 + V_18 , V_15 [ 2 ] ) ;\r\nV_15 [ 3 ] = F_12 ( V_10 , 0x61c13c + V_18 ) & ~ ( 0x000000ff << V_27 ) ;\r\nF_13 ( V_10 , 0x61c13c + V_18 , V_15 [ 3 ] | ( V_35 . V_24 << V_27 ) ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_14 ( struct V_42 * V_11 , int V_43 , struct V_44 * V_45 ,\r\nstruct V_8 * * V_46 )\r\n{\r\nreturn F_15 ( & V_47 , V_11 , V_43 , V_45 , V_46 ) ;\r\n}
