Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_062.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_062.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_062.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_062.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_061.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_061.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_061.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_061.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_058.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_058.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_058.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_058.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_057.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_057.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_057.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_057.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_054.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_054.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_054.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_054.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_053.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_053.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_053.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_053.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_052.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_052.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_052.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_052.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_051.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_051.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_050.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_050.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_049.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_049.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_048.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_048.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_047.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_047.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_042.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_042.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_040.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_040.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_032.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_032.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_032.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_032.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_029.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_029.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at seq_gcd_64.sv(35): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/seq_gcd_64.sv Line: 35
Info (10281): Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at Computer_System_SDRAM_test_component.v(236): extended using "x" or "z" File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 236
Warning (10273): Verilog HDL warning at Computer_System_SDRAM_test_component.v(237): extended using "x" or "z" File: C:/intelFPGA_lite/18.1/de1_soc_gcd_hardware/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 237
