// Seed: 3145458988
module module_0 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2
);
  assign id_0 = 1;
  assign module_1.id_1 = 0;
endmodule
macromodule module_1 (
    input supply1 id_0,
    input wire id_1
    , id_4,
    output supply0 id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
endmodule
module module_2 (
    output supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    output wand id_4
    , id_13,
    input wor id_5,
    input supply1 id_6,
    input wor id_7,
    output wire id_8,
    output wire id_9,
    output supply0 id_10,
    input uwire id_11
);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
