============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Jul 31 2020  10:32:49 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin lamp_reg[1]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1085                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5162__6161/Y         -       B->Y  F     NAND2X4        1  7.1    91    76    1032    (-,-) 
  g5354__2883/Y         -       A->Y  R     NAND2X4        1  4.6    42    53    1084    (-,-) 
  lamp_reg[1]/D         -       -     R     DFFRHQX8       1    -     -     0    1085    (-,-) 
#----------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin lamp_reg[14]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5174__5115/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5368__5107/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[14]/D        -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin lamp_reg[4]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5164__9945/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5362__6417/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[4]/D         -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin lamp_reg[3]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5163__9315/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5360__7410/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[3]/D         -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin lamp_reg[5]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5165__2883/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5366__2398/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[5]/D         -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin lamp_reg[2]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5161__4733/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5358__1666/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[2]/D         -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin lamp_reg[6]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5166__2346/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5370__6260/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[6]/D         -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin lamp_reg[7]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5167__1666/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5384__2802/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[7]/D         -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin lamp_reg[12]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5172__5107/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5376__5526/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[12]/D        -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 10: MET (1 ps) Setup Check with Pin lamp_reg[13]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5173__6260/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5382__1617/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[13]/D        -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 11: MET (1 ps) Setup Check with Pin lamp_reg[11]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5171__2398/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5380__3680/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[11]/D        -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 12: MET (1 ps) Setup Check with Pin lamp_reg[10]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5170__5477/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5372__4319/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[10]/D        -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin lamp_reg[9]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5169__6417/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5364__5477/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[9]/D         -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin lamp_reg[8]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     115                  
     Required Time:=    1085                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8      8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16      1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8         2 10.5    66    46     410    (-,-) 
  g5242__2398/S         -       B->S  F     ADDHX2         1 10.0   116   213     623    (-,-) 
  g5388__5122/Y         -       B->Y  R     NAND2X8        1 10.0    53    59     682    (-,-) 
  g5228__5122/Y         -       B->Y  F     NOR2X8         2 12.2    49    42     724    (-,-) 
  g5217__4319/Y         -       A0->Y R     AOI21X4        1  9.7   114    86     810    (-,-) 
  g5199__6131/Y         -       A->Y  F     NOR2X8         3 21.8    75    80     890    (-,-) 
  g5196/Y               -       A->Y  R     CLKINVX16     14 71.7    80    67     956    (-,-) 
  g5168__7410/Y         -       B->Y  F     NAND2X4        1  7.1    89    76    1032    (-,-) 
  g5378__6783/Y         -       A->Y  R     NAND2X4        1  4.6    42    52    1084    (-,-) 
  lamp_reg[8]/D         -       -     R     DFFRHQX8       1    -     -     0    1084    (-,-) 
#----------------------------------------------------------------------------------------------



Path 15: MET (3 ps) Setup Check with Pin lamp_reg[0]/CK->D
          Group: clk
     Startpoint: (R) lamp_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) lamp_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      78                  
     Required Time:=    1122                  
      Launch Clock:-       0                  
         Data Path:-    1119                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[8]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[8]/Q  -       CK->Q R     DFFRHQX8       7 32.2    88   321     321    (-,-) 
  g5315/Y        -       A->Y  F     INVX3          1  6.9    54    60     381    (-,-) 
  g5287__1666/Y  -       A1->Y R     AOI22X4        2 10.3   126    99     480    (-,-) 
  g5454/Y        -       A->Y  F     CLKINVX3       1  8.5    68    78     558    (-,-) 
  g5253__4319/Y  -       A->Y  R     NOR2X6         1  8.6    71    66     624    (-,-) 
  g5249__9945/Y  -       A->Y  F     NAND2X6        1  8.5    82    74     699    (-,-) 
  g5238__1881/Y  -       B->Y  R     NOR2X6         1  6.9    65    59     758    (-,-) 
  g5217__4319/Y  -       A1->Y F     AOI21X4        1  9.8   122    95     852    (-,-) 
  g5199__6131/Y  -       A->Y  R     NOR2X8         3 21.8   111   103     956    (-,-) 
  g5156__4319/Y  -       C0->Y F     OAI221X2       1  4.6   214   163    1119    (-,-) 
  lamp_reg[0]/D  -       -     F     DFFRHQX4       1    -     -     0    1119    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (4 ps) Setup Check with Pin min_max_key_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) min_max_key_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     110                  
     Required Time:=    1090                  
      Launch Clock:-       0                  
         Data Path:-    1086                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      8 39.3   103   350     350    (-,-) 
  fopt5433/Y            -       A->Y  R     CLKINVX16      1 10.0    36    43     393    (-,-) 
  g5299__5107/Y         -       B->Y  F     NOR2X8         2 10.5    42    34     427    (-,-) 
  g5242__2398/CO        -       B->CO F     ADDHX2         1 10.0   101   117     544    (-,-) 
  g5239__6161/Y         -       B->Y  R     NOR2X8         1 10.0    73    67     611    (-,-) 
  g5230__6131/Y         -       B->Y  F     NAND2X8        1 10.0    75    66     677    (-,-) 
  g5226__1617/Y         -       B->Y  R     NOR2X8         2 10.5    73    59     736    (-,-) 
  fopt5462/Y            -       A->Y  F     CLKINVX2       1  5.5    57    57     793    (-,-) 
  g5198__5122/Y         -       B->Y  F     OR3X6          3 14.6    84   185     978    (-,-) 
  g5160__3680/Y         -       B->Y  R     NAND2X4        1  7.0    48    53    1031    (-,-) 
  g5356__2346/Y         -       B->Y  F     NAND2X4        1  4.6    68    55    1086    (-,-) 
  min_max_key_reg[0]/D  -       -     F     DFFSRHQX8      1    -     -     0    1086    (-,-) 
#----------------------------------------------------------------------------------------------



Path 17: MET (4 ps) Setup Check with Pin min_max_key_reg[1]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) min_max_key_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     110                  
     Required Time:=    1090                  
      Launch Clock:-       0                  
         Data Path:-    1086                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      8 39.3   103   350     350    (-,-) 
  fopt5433/Y            -       A->Y  R     CLKINVX16      1 10.0    36    43     393    (-,-) 
  g5299__5107/Y         -       B->Y  F     NOR2X8         2 10.5    42    34     427    (-,-) 
  g5242__2398/CO        -       B->CO F     ADDHX2         1 10.0   101   117     544    (-,-) 
  g5239__6161/Y         -       B->Y  R     NOR2X8         1 10.0    73    67     611    (-,-) 
  g5230__6131/Y         -       B->Y  F     NAND2X8        1 10.0    75    66     677    (-,-) 
  g5226__1617/Y         -       B->Y  R     NOR2X8         2 10.5    73    59     736    (-,-) 
  fopt5462/Y            -       A->Y  F     CLKINVX2       1  5.5    57    57     793    (-,-) 
  g5198__5122/Y         -       B->Y  F     OR3X6          3 14.6    84   185     978    (-,-) 
  g5178__8428/Y         -       B->Y  R     NAND2X4        1  7.0    48    53    1031    (-,-) 
  g5352__9945/Y         -       B->Y  F     NAND2X4        1  4.6    68    55    1086    (-,-) 
  min_max_key_reg[1]/D  -       -     F     DFFSRHQX8      1    -     -     0    1086    (-,-) 
#----------------------------------------------------------------------------------------------



Path 18: MET (17 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     163                  
     Required Time:=    1037                  
      Launch Clock:-       0                  
         Data Path:-    1020                  
             Slack:=      17                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q R     DFFSRHQX8       8 39.3    94   319     319    (-,-) 
  fopt5433/Y            -       A->Y  F     CLKINVX16       1 10.0    34    44     363    (-,-) 
  g5299__5107/Y         -       B->Y  R     NOR2X8          2 10.5    66    46     410    (-,-) 
  g5408/Y               -       A->Y  R     BUFX16          4 23.6    42    90     499    (-,-) 
  g5350__9315/Y         -       B->Y  F     NAND2X6         2  9.4    84    61     560    (-,-) 
  g5252__6417/Y         -       B->Y  F     CLKAND2X6       1 10.0    48    99     660    (-,-) 
  g5246__7482/Y         -       B->Y  R     NAND2X8         1 10.0    43    36     696    (-,-) 
  g5237__7098/Y         -       B->Y  F     NOR2X8          1  7.2    35    33     729    (-,-) 
  g5223__6783/Y         -       A->Y  F     CLKAND2X12      2 14.0    43    90     818    (-,-) 
  g5398/Y               -       A->Y  R     CLKINVX3        2  9.8    59    46     864    (-,-) 
  g5197__1617/Y         -       A1->Y R     AO21X4          1  4.6    56   156    1020    (-,-) 
  state_reg[0]/D        -       -     R     DFFSRHQX8       1    -     -     0    1020    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 19: MET (24 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) lamp_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     121                  
     Required Time:=    1079                  
      Launch Clock:-       0                  
         Data Path:-    1055                  
             Slack:=      24                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  lamp_reg[11]/CK -       -      R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[11]/Q  -       CK->Q  F     DFFRHQX8       7 30.3    84   313     313    (-,-) 
  g5294__2802/Y   -       A->Y   R     NOR2X4         1  8.6    97    82     395    (-,-) 
  g5406__1881/Y   -       A->Y   F     NAND2X6        2 16.2   123   104     499    (-,-) 
  g5251__8428/Y   -       A->Y   R     NOR2X8         1 10.0    69    81     581    (-,-) 
  g5245__2883/Y   -       B->Y   F     NAND2X8        2 13.4    89    72     652    (-,-) 
  g5236__5115/Y   -       A->Y   R     NOR2X6         2  8.8    71    73     725    (-,-) 
  g5229__2802/Y   -       B->Y   R     CLKAND2X6      3 10.3    46    94     819    (-,-) 
  g5198__5122/Y   -       C->Y   R     OR3X6          3 14.6    56    89     908    (-,-) 
  g5396__6131/Y   -       A1N->Y R     OAI2BB1X4      1  4.6    60   147    1055    (-,-) 
  state_reg[1]/D  -       -      R     DFFRHQX4       1    -     -     0    1055    (-,-) 
#-----------------------------------------------------------------------------------------



Path 20: MET (41 ps) Setup Check with Pin lamp_reg[15]/CK->D
          Group: clk
     Startpoint: (R) lamp_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     145                  
     Required Time:=    1055                  
      Launch Clock:-       0                  
         Data Path:-    1014                  
             Slack:=      41                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  lamp_reg[11]/CK -       -     R     (arrival)      20    -     0     -       0    (-,-) 
  lamp_reg[11]/Q  -       CK->Q F     DFFRHQX8        7 30.3    84   313     313    (-,-) 
  g5294__2802/Y   -       A->Y  R     NOR2X4          1  8.6    97    82     395    (-,-) 
  g5406__1881/Y   -       A->Y  F     NAND2X6         2 16.2   123   104     499    (-,-) 
  g5251__8428/Y   -       A->Y  R     NOR2X8          1 10.0    69    81     581    (-,-) 
  g5245__2883/Y   -       B->Y  F     NAND2X8         2 13.4    89    72     652    (-,-) 
  g5232__8246/Y   -       A1->Y R     AOI21X4         1  7.2    92    86     738    (-,-) 
  g5227__3680/Y   -       B->Y  R     CLKAND2X12     15 41.4    72   124     862    (-,-) 
  g5225/Y         -       A->Y  F     INVX2           2  8.7    83    70     932    (-,-) 
  g5157__7482/Y   -       B1->Y R     OAI22X2         1  4.6   138    82    1014    (-,-) 
  lamp_reg[15]/D  -       -     R     DFFRHQX4        1    -     -     0    1014    (-,-) 
#-----------------------------------------------------------------------------------------



Path 21: MET (147 ps) Late External Delay Assertion at pin lamp[5]
          Group: clk
     Startpoint: (R) lamp_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     453                  
             Slack:=     147                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[5]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[5]/Q  -       CK->Q R     DFFRHQX8       4 16.6    62   305     305    (-,-) 
  fopt5420/Y     -       A->Y  R     BUFX6          2  8.1    38    79     384    (-,-) 
  fopt5419/Y     -       A->Y  R     BUFX6          2  7.2    35    69     453    (-,-) 
  lamp[5]        -       -     R     (port)         -    -     -     0     453    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (188 ps) Late External Delay Assertion at pin lamp[3]
          Group: clk
     Startpoint: (R) lamp_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     412                  
             Slack:=     188                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[3]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[3]/Q  -       CK->Q R     DFFRHQX8       4 18.6    65   307     307    (-,-) 
  fopt5441/Y     -       A->Y  F     CLKINVX4       2 10.2    56    53     360    (-,-) 
  fopt5440/Y     -       A->Y  R     CLKINVX2       2  7.2    63    52     412    (-,-) 
  lamp[3]        -       -     R     (port)         -    -     -     0     412    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (189 ps) Late External Delay Assertion at pin lamp[9]
          Group: clk
     Startpoint: (R) lamp_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=     189                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[9]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[9]/Q  -       CK->Q R     DFFRHQX8       3 18.1    65   306     306    (-,-) 
  fopt5429/Y     -       A->Y  F     CLKINVX4       2 10.2    56    52     359    (-,-) 
  fopt5428/Y     -       A->Y  R     CLKINVX2       2  7.2    63    52     411    (-,-) 
  lamp[9]        -       -     R     (port)         -    -     -     0     411    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (197 ps) Late External Delay Assertion at pin lamp[4]
          Group: clk
     Startpoint: (R) lamp_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=     197                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[4]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[4]/Q  -       CK->Q R     DFFRHQX8       4 18.1    65   306     306    (-,-) 
  fopt5415/Y     -       A->Y  F     CLKINVX4       2  8.1    47    48     354    (-,-) 
  fopt5414/Y     -       A->Y  R     CLKINVX2       2  7.2    62    49     403    (-,-) 
  lamp[4]        -       -     R     (port)         -    -     -     0     403    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (204 ps) Late External Delay Assertion at pin lamp[2]
          Group: clk
     Startpoint: (R) lamp_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[2]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[2]/Q  -       CK->Q R     DFFRHQX8       5 24.6    76   313     313    (-,-) 
  fopt5457/Y     -       A->Y  R     BUFX6          2  7.2    35    83     396    (-,-) 
  lamp[2]        -       -     R     (port)         -    -     -     0     396    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (210 ps) Late External Delay Assertion at pin lamp[6]
          Group: clk
     Startpoint: (R) lamp_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=     210                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[6]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[6]/Q  -       CK->Q R     DFFRHQX8       4 21.0    70   309     309    (-,-) 
  fopt5452/Y     -       A->Y  R     BUFX6          2  7.2    35    81     390    (-,-) 
  lamp[6]        -       -     R     (port)         -    -     -     0     390    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (212 ps) Late External Delay Assertion at pin lamp[10]
          Group: clk
     Startpoint: (R) lamp_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=     212                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_5_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[10]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[10]/Q  -       CK->Q R     DFFRHQX8       4 19.6    67   308     308    (-,-) 
  fopt5444/Y      -       A->Y  R     BUFX6          2  7.2    35    80     388    (-,-) 
  lamp[10]        -       -     R     (port)         -    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------



Path 28: MET (215 ps) Late External Delay Assertion at pin lamp[12]
          Group: clk
     Startpoint: (R) lamp_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=     215                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_3_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[12]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[12]/Q  -       CK->Q R     DFFRHQX8       1  9.3    50   297     297    (-,-) 
  fopt5437/Y      -       A->Y  F     CLKINVX8       3 14.3    43    41     338    (-,-) 
  fopt5436/Y      -       A->Y  R     CLKINVX2       2  7.2    62    47     385    (-,-) 
  lamp[12]        -       -     R     (port)         -    -     -     0     385    (-,-) 
#----------------------------------------------------------------------------------------



Path 29: MET (219 ps) Late External Delay Assertion at pin lamp[14]
          Group: clk
     Startpoint: (R) lamp_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=     219                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_1_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[14]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[14]/Q  -       CK->Q R     DFFRHQX8       3 15.2    60   303     303    (-,-) 
  fopt5424/Y      -       A->Y  R     BUFX6          2  7.2    35    77     381    (-,-) 
  lamp[14]        -       -     R     (port)         -    -     -     0     381    (-,-) 
#----------------------------------------------------------------------------------------



Path 30: MET (279 ps) Late External Delay Assertion at pin lamp[8]
          Group: clk
     Startpoint: (R) lamp_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=     279                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[8]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[8]/Q  -       CK->Q R     DFFRHQX8       7 32.2    88   321     321    (-,-) 
  lamp[8]        -       -     R     (port)         -    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (280 ps) Late External Delay Assertion at pin lamp[13]
          Group: clk
     Startpoint: (R) lamp_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_2_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[13]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[13]/Q  -       CK->Q R     DFFRHQX8       7 30.7    86   320     320    (-,-) 
  lamp[13]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#----------------------------------------------------------------------------------------



Path 32: MET (281 ps) Late External Delay Assertion at pin lamp[11]
          Group: clk
     Startpoint: (R) lamp_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=     281                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_4_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[11]/Q  -       CK->Q R     DFFRHQX8       7 30.1    85   319     319    (-,-) 
  lamp[11]        -       -     R     (port)         -    -     -     0     319    (-,-) 
#----------------------------------------------------------------------------------------



Path 33: MET (283 ps) Late External Delay Assertion at pin lamp[7]
          Group: clk
     Startpoint: (R) lamp_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=     283                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[7]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[7]/Q  -       CK->Q R     DFFRHQX8       7 28.6    82   317     317    (-,-) 
  lamp[7]        -       -     R     (port)         -    -     -     0     317    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (286 ps) Late External Delay Assertion at pin lamp[1]
          Group: clk
     Startpoint: (R) lamp_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     286                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[1]/Q  -       CK->Q R     DFFRHQX8       6 25.4    77   314     314    (-,-) 
  lamp[1]        -       -     R     (port)         -    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (288 ps) Late External Delay Assertion at pin lamp[0]
          Group: clk
     Startpoint: (R) lamp_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=     288                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  lamp_reg[0]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[0]/Q  -       CK->Q R     DFFRHQX4       6 27.6   130   312     312    (-,-) 
  lamp[0]        -       -     R     (port)         -    -     -     0     312    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (297 ps) Late External Delay Assertion at pin lamp[15]
          Group: clk
     Startpoint: (R) lamp_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) lamp[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     303                  
             Slack:=     297                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamp_reg[15]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  lamp_reg[15]/Q  -       CK->Q R     DFFRHQX4       5 23.0   113   303     303    (-,-) 
  lamp[15]        -       -     R     (port)         -    -     -     0     303    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

