#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\IVerilog\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\va_math.vpi";
S_0000017e5e02ad30 .scope module, "fft4_tb" "fft4_tb" 2 3;
 .timescale -12 -12;
P_0000017e5e0511c0 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
v0000017e5e3f96e0_0 .var "clk", 0 0;
v0000017e5e3f8880_0 .net "valid", 0 0, L_0000017e5e047ac0;  1 drivers
v0000017e5e3fa040_0 .var/s "x0_imag", 7 0;
v0000017e5e3f86a0_0 .var/s "x0_real", 7 0;
v0000017e5e3f9780_0 .var/s "x1_imag", 7 0;
v0000017e5e3f9dc0_0 .var/s "x1_real", 7 0;
v0000017e5e3f98c0_0 .var/s "x2_imag", 7 0;
v0000017e5e3f9aa0_0 .var/s "x2_real", 7 0;
v0000017e5e3f9e60_0 .var/s "x3_imag", 7 0;
v0000017e5e3f8a60_0 .var/s "x3_real", 7 0;
v0000017e5e3f9fa0_0 .net/s "y0_imag", 9 0, L_0000017e5e047510;  1 drivers
v0000017e5e3f81a0_0 .net/s "y0_real", 9 0, L_0000017e5e0480e0;  1 drivers
v0000017e5e3f82e0_0 .net/s "y1_imag", 9 0, L_0000017e5e0475f0;  1 drivers
v0000017e5e3f8380_0 .net/s "y1_real", 9 0, L_0000017e5e047d60;  1 drivers
v0000017e5e3f8740_0 .net/s "y2_imag", 9 0, L_0000017e5e047660;  1 drivers
v0000017e5e3f8420_0 .net/s "y2_real", 9 0, L_0000017e5e047dd0;  1 drivers
v0000017e5e3f84c0_0 .net/s "y3_imag", 9 0, L_0000017e5e0476d0;  1 drivers
v0000017e5e3f8b00_0 .net/s "y3_real", 9 0, L_0000017e5e047f20;  1 drivers
S_0000017e5e059a70 .scope module, "fft4_inst" "TopModule" 2 38, 3 3 0, S_0000017e5e02ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "in0_real";
    .port_info 4 /INPUT 8 "in0_imag";
    .port_info 5 /INPUT 8 "in1_real";
    .port_info 6 /INPUT 8 "in1_imag";
    .port_info 7 /INPUT 8 "in2_real";
    .port_info 8 /INPUT 8 "in2_imag";
    .port_info 9 /INPUT 8 "in3_real";
    .port_info 10 /INPUT 8 "in3_imag";
    .port_info 11 /OUTPUT 10 "out0_real";
    .port_info 12 /OUTPUT 10 "out0_imag";
    .port_info 13 /OUTPUT 10 "out1_real";
    .port_info 14 /OUTPUT 10 "out1_imag";
    .port_info 15 /OUTPUT 10 "out2_real";
    .port_info 16 /OUTPUT 10 "out2_imag";
    .port_info 17 /OUTPUT 10 "out3_real";
    .port_info 18 /OUTPUT 10 "out3_imag";
    .port_info 19 /OUTPUT 1 "yout_valid";
P_0000017e5e00c3f0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0000017e5e00c428 .param/l "EXPAND" 1 3 34, +C4<00000000000000000000000000001001>;
P_0000017e5e00c460 .param/l "POINTS" 1 3 35, +C4<00000000000000000000000000000100>;
L_0000017e5e4001e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017e5e0479e0 .functor BUFZ 1, L_0000017e5e4001e0, C4<0>, C4<0>, C4<0>;
L_0000017e5e047350 .functor BUFZ 1, L_0000017e5e4001e0, C4<0>, C4<0>, C4<0>;
L_0000017e5e047580 .functor BUFZ 8, v0000017e5e3f86a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017e5e047c80 .functor BUFZ 8, v0000017e5e3fa040_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017e5e047cf0 .functor BUFZ 8, v0000017e5e3f9aa0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017e5e047900 .functor BUFZ 8, v0000017e5e3f98c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017e5e0472e0 .functor BUFZ 8, v0000017e5e3f9dc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017e5e047f90 .functor BUFZ 8, v0000017e5e3f9780_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017e5e047430 .functor BUFZ 8, v0000017e5e3f8a60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017e5e047e40 .functor BUFZ 8, v0000017e5e3f9e60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017e5e047270 .functor BUFZ 1, L_0000017e5e3fb5b0, C4<0>, C4<0>, C4<0>;
L_0000017e5e047200 .functor BUFZ 1, L_0000017e5e3fb8d0, C4<0>, C4<0>, C4<0>;
L_0000017e5e047ac0 .functor BUFZ 1, L_0000017e5e3fd660, C4<0>, C4<0>, C4<0>;
L_0000017e5e0480e0 .functor BUFZ 10, L_0000017e5e3fae30, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000017e5e047510 .functor BUFZ 10, L_0000017e5e3fa610, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000017e5e047d60 .functor BUFZ 10, L_0000017e5e3faa70, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000017e5e0475f0 .functor BUFZ 10, L_0000017e5e3fbbf0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000017e5e047dd0 .functor BUFZ 10, L_0000017e5e3fb6f0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000017e5e047660 .functor BUFZ 10, L_0000017e5e3fad90, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000017e5e047f20 .functor BUFZ 10, L_0000017e5e3fb010, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000017e5e0476d0 .functor BUFZ 10, L_0000017e5e3fa7f0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0000017e5e3f8ce0 .array/s "RO_ARRAY", 7 0, 10 0;
v0000017e5e3f9960_0 .net "clk", 0 0, v0000017e5e3f96e0_0;  1 drivers
v0000017e5e3f9a00_0 .net "en", 0 0, L_0000017e5e4001e0;  1 drivers
v0000017e5e3f9000 .array "en_connect", 7 0;
v0000017e5e3f9000_0 .net v0000017e5e3f9000 0, 0 0, L_0000017e5e0479e0; 1 drivers
v0000017e5e3f9000_1 .net v0000017e5e3f9000 1, 0 0, L_0000017e5e3fb5b0; 1 drivers
v0000017e5e3f9000_2 .net v0000017e5e3f9000 2, 0 0, L_0000017e5e047350; 1 drivers
v0000017e5e3f9000_3 .net v0000017e5e3f9000 3, 0 0, L_0000017e5e3fb8d0; 1 drivers
v0000017e5e3f9000_4 .net v0000017e5e3f9000 4, 0 0, L_0000017e5e047270; 1 drivers
v0000017e5e3f9000_5 .net v0000017e5e3f9000 5, 0 0, L_0000017e5e3fab10; 1 drivers
v0000017e5e3f9000_6 .net v0000017e5e3f9000 6, 0 0, L_0000017e5e047200; 1 drivers
v0000017e5e3f9000_7 .net v0000017e5e3f9000 7, 0 0, L_0000017e5e3fd660; 1 drivers
v0000017e5e3f8920_0 .net/s "in0_imag", 7 0, v0000017e5e3fa040_0;  1 drivers
v0000017e5e3f9c80_0 .net/s "in0_real", 7 0, v0000017e5e3f86a0_0;  1 drivers
v0000017e5e3f9280_0 .net/s "in1_imag", 7 0, v0000017e5e3f9780_0;  1 drivers
v0000017e5e3f9f00_0 .net/s "in1_real", 7 0, v0000017e5e3f9dc0_0;  1 drivers
v0000017e5e3f8560_0 .net/s "in2_imag", 7 0, v0000017e5e3f98c0_0;  1 drivers
v0000017e5e3f9320_0 .net/s "in2_real", 7 0, v0000017e5e3f9aa0_0;  1 drivers
v0000017e5e3f9b40_0 .net/s "in3_imag", 7 0, v0000017e5e3f9e60_0;  1 drivers
v0000017e5e3f89c0_0 .net/s "in3_real", 7 0, v0000017e5e3f8a60_0;  1 drivers
v0000017e5e3f8c40 .array "in_imag", 0 3;
v0000017e5e3f8c40_0 .net/s v0000017e5e3f8c40 0, 7 0, L_0000017e5e047c80; 1 drivers
v0000017e5e3f8c40_1 .net/s v0000017e5e3f8c40 1, 7 0, L_0000017e5e047900; 1 drivers
v0000017e5e3f8c40_2 .net/s v0000017e5e3f8c40 2, 7 0, L_0000017e5e047f90; 1 drivers
v0000017e5e3f8c40_3 .net/s v0000017e5e3f8c40 3, 7 0, L_0000017e5e047e40; 1 drivers
v0000017e5e3f9d20 .array "in_imag_step1", 0 3;
v0000017e5e3f9d20_0 .net/s v0000017e5e3f9d20 0, 8 0, L_0000017e5e3fbd30; 1 drivers
v0000017e5e3f9d20_1 .net/s v0000017e5e3f9d20 1, 8 0, L_0000017e5e3fb970; 1 drivers
v0000017e5e3f9d20_2 .net/s v0000017e5e3f9d20 2, 8 0, L_0000017e5e3faed0; 1 drivers
v0000017e5e3f9d20_3 .net/s v0000017e5e3f9d20 3, 8 0, L_0000017e5e3fbf10; 1 drivers
v0000017e5e3f9140 .array "in_imag_step2", 0 3;
v0000017e5e3f9140_0 .net/s v0000017e5e3f9140 0, 9 0, L_0000017e5e3fa610; 1 drivers
v0000017e5e3f9140_1 .net/s v0000017e5e3f9140 1, 9 0, L_0000017e5e3fbbf0; 1 drivers
v0000017e5e3f9140_2 .net/s v0000017e5e3f9140 2, 9 0, L_0000017e5e3fad90; 1 drivers
v0000017e5e3f9140_3 .net/s v0000017e5e3f9140 3, 9 0, L_0000017e5e3fa7f0; 1 drivers
v0000017e5e3f9460 .array "in_real", 0 3;
v0000017e5e3f9460_0 .net/s v0000017e5e3f9460 0, 7 0, L_0000017e5e047580; 1 drivers
v0000017e5e3f9460_1 .net/s v0000017e5e3f9460 1, 7 0, L_0000017e5e047cf0; 1 drivers
v0000017e5e3f9460_2 .net/s v0000017e5e3f9460 2, 7 0, L_0000017e5e0472e0; 1 drivers
v0000017e5e3f9460_3 .net/s v0000017e5e3f9460 3, 7 0, L_0000017e5e047430; 1 drivers
v0000017e5e3f9820 .array "in_real_step1", 0 3;
v0000017e5e3f9820_0 .net/s v0000017e5e3f9820 0, 8 0, L_0000017e5e3fb3d0; 1 drivers
v0000017e5e3f9820_1 .net/s v0000017e5e3f9820 1, 8 0, L_0000017e5e3fbe70; 1 drivers
v0000017e5e3f9820_2 .net/s v0000017e5e3f9820 2, 8 0, L_0000017e5e3fb290; 1 drivers
v0000017e5e3f9820_3 .net/s v0000017e5e3f9820 3, 8 0, L_0000017e5e3fb330; 1 drivers
v0000017e5e3f9640 .array "in_real_step2", 0 3;
v0000017e5e3f9640_0 .net/s v0000017e5e3f9640 0, 9 0, L_0000017e5e3fae30; 1 drivers
v0000017e5e3f9640_1 .net/s v0000017e5e3f9640 1, 9 0, L_0000017e5e3faa70; 1 drivers
v0000017e5e3f9640_2 .net/s v0000017e5e3f9640 2, 9 0, L_0000017e5e3fb6f0; 1 drivers
v0000017e5e3f9640_3 .net/s v0000017e5e3f9640 3, 9 0, L_0000017e5e3fb010; 1 drivers
v0000017e5e3f8d80_0 .net/s "out0_imag", 9 0, L_0000017e5e047510;  alias, 1 drivers
v0000017e5e3f8e20_0 .net/s "out0_real", 9 0, L_0000017e5e0480e0;  alias, 1 drivers
v0000017e5e3f8ec0_0 .net/s "out1_imag", 9 0, L_0000017e5e0475f0;  alias, 1 drivers
v0000017e5e3f90a0_0 .net/s "out1_real", 9 0, L_0000017e5e047d60;  alias, 1 drivers
v0000017e5e3f87e0_0 .net/s "out2_imag", 9 0, L_0000017e5e047660;  alias, 1 drivers
v0000017e5e3f91e0_0 .net/s "out2_real", 9 0, L_0000017e5e047dd0;  alias, 1 drivers
v0000017e5e3f8f60_0 .net/s "out3_imag", 9 0, L_0000017e5e0476d0;  alias, 1 drivers
v0000017e5e3f9500_0 .net/s "out3_real", 9 0, L_0000017e5e047f20;  alias, 1 drivers
L_0000017e5e400198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e5e3f8240_0 .net "rst_n", 0 0, L_0000017e5e400198;  1 drivers
v0000017e5e3f95a0_0 .net "yout_valid", 0 0, L_0000017e5e047ac0;  alias, 1 drivers
S_0000017e5e011c40 .scope module, "butterfly_unit_0_0" "SubModule" 3 75, 4 4 0, S_0000017e5e059a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "in1_real";
    .port_info 4 /INPUT 8 "in1_imag";
    .port_info 5 /INPUT 8 "in2_real";
    .port_info 6 /INPUT 8 "in2_imag";
    .port_info 7 /INPUT 11 "ro_real";
    .port_info 8 /INPUT 11 "ro_imag";
    .port_info 9 /OUTPUT 9 "out1_real";
    .port_info 10 /OUTPUT 9 "out1_imag";
    .port_info 11 /OUTPUT 9 "out2_real";
    .port_info 12 /OUTPUT 9 "out2_imag";
    .port_info 13 /OUTPUT 1 "valid";
P_0000017e5e00b790 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_0000017e5e00b7c8 .param/l "EXPAND" 0 4 6, +C4<00000000000000000000000000001001>;
P_0000017e5e00b800 .param/l "PRECISION" 1 4 32, +C4<00000000000000000000000000000011>;
v0000017e5e0419e0_0 .net *"_ivl_1", 0 0, L_0000017e5e3f8600;  1 drivers
v0000017e5e041620_0 .net *"_ivl_13", 0 0, L_0000017e5e3fba10;  1 drivers
v0000017e5e042fc0_0 .net *"_ivl_15", 7 0, L_0000017e5e3fa4d0;  1 drivers
v0000017e5e0416c0_0 .net *"_ivl_19", 0 0, L_0000017e5e3fc050;  1 drivers
v0000017e5e043060_0 .net *"_ivl_21", 7 0, L_0000017e5e3fbdd0;  1 drivers
v0000017e5e041440_0 .net *"_ivl_3", 7 0, L_0000017e5e3fabb0;  1 drivers
v0000017e5e041f80_0 .net *"_ivl_7", 0 0, L_0000017e5e3fbfb0;  1 drivers
v0000017e5e0423e0_0 .net *"_ivl_9", 7 0, L_0000017e5e3fb1f0;  1 drivers
v0000017e5e0427a0_0 .net "clk", 0 0, v0000017e5e3f96e0_0;  alias, 1 drivers
v0000017e5e042020_0 .net "en", 0 0, L_0000017e5e0479e0;  alias, 1 drivers
v0000017e5e042a20_0 .var "en_r", 4 0;
v0000017e5e0414e0_0 .net/s "in1_imag", 7 0, L_0000017e5e047c80;  alias, 1 drivers
v0000017e5e042480_0 .var/s "in1_imag_d", 19 0;
v0000017e5e042700_0 .var/s "in1_imag_d1", 19 0;
v0000017e5e041580_0 .net/s "in1_real", 7 0, L_0000017e5e047580;  alias, 1 drivers
v0000017e5e041bc0_0 .var/s "in1_real_d", 19 0;
v0000017e5e042b60_0 .var/s "in1_real_d1", 19 0;
v0000017e5e041940_0 .net/s "in2_imag", 7 0, L_0000017e5e047900;  alias, 1 drivers
v0000017e5e042e80_0 .net/s "in2_real", 7 0, L_0000017e5e047cf0;  alias, 1 drivers
v0000017e5e042ac0_0 .net/s "out1_imag", 8 0, L_0000017e5e3fbd30;  alias, 1 drivers
v0000017e5e041c60_0 .var/s "out1_imag_r", 19 0;
v0000017e5e042520_0 .net/s "out1_real", 8 0, L_0000017e5e3fb3d0;  alias, 1 drivers
v0000017e5e041760_0 .var/s "out1_real_r", 19 0;
v0000017e5e041800_0 .net/s "out2_imag", 8 0, L_0000017e5e3fb970;  alias, 1 drivers
v0000017e5e042ca0_0 .var/s "out2_imag_r", 19 0;
v0000017e5e042d40_0 .net/s "out2_real", 8 0, L_0000017e5e3fbe70;  alias, 1 drivers
v0000017e5e0411c0_0 .var/s "out2_real_r", 19 0;
v0000017e5e3f8ce0_1 .array/port v0000017e5e3f8ce0, 1;
v0000017e5e042f20_0 .net/s "ro_imag", 10 0, v0000017e5e3f8ce0_1;  1 drivers
v0000017e5e3f8ce0_0 .array/port v0000017e5e3f8ce0, 0;
v0000017e5e041d00_0 .net/s "ro_real", 10 0, v0000017e5e3f8ce0_0;  1 drivers
v0000017e5e0420c0_0 .var/s "rod_imag", 19 0;
v0000017e5e041da0_0 .var/s "rod_imag_0", 19 0;
v0000017e5e042de0_0 .var/s "rod_imag_1", 19 0;
v0000017e5e041e40_0 .var/s "rod_real", 19 0;
v0000017e5e041260_0 .var/s "rod_real_0", 19 0;
v0000017e5e041300_0 .var/s "rod_real_1", 19 0;
v0000017e5e042160_0 .net "rst_n", 0 0, L_0000017e5e400198;  alias, 1 drivers
v0000017e5e0422a0_0 .net "valid", 0 0, L_0000017e5e3fb5b0;  alias, 1 drivers
E_0000017e5e050f00/0 .event negedge, v0000017e5e042160_0;
E_0000017e5e050f00/1 .event posedge, v0000017e5e0427a0_0;
E_0000017e5e050f00 .event/or E_0000017e5e050f00/0, E_0000017e5e050f00/1;
L_0000017e5e3f8600 .part v0000017e5e041760_0, 19, 1;
L_0000017e5e3fabb0 .part v0000017e5e041760_0, 9, 8;
L_0000017e5e3fb3d0 .concat [ 8 1 0 0], L_0000017e5e3fabb0, L_0000017e5e3f8600;
L_0000017e5e3fbfb0 .part v0000017e5e041c60_0, 19, 1;
L_0000017e5e3fb1f0 .part v0000017e5e041c60_0, 9, 8;
L_0000017e5e3fbd30 .concat [ 8 1 0 0], L_0000017e5e3fb1f0, L_0000017e5e3fbfb0;
L_0000017e5e3fba10 .part v0000017e5e0411c0_0, 19, 1;
L_0000017e5e3fa4d0 .part v0000017e5e0411c0_0, 9, 8;
L_0000017e5e3fbe70 .concat [ 8 1 0 0], L_0000017e5e3fa4d0, L_0000017e5e3fba10;
L_0000017e5e3fc050 .part v0000017e5e042ca0_0, 19, 1;
L_0000017e5e3fbdd0 .part v0000017e5e042ca0_0, 9, 8;
L_0000017e5e3fb970 .concat [ 8 1 0 0], L_0000017e5e3fbdd0, L_0000017e5e3fc050;
L_0000017e5e3fb5b0 .part v0000017e5e042a20_0, 2, 1;
S_0000017e5e011dd0 .scope module, "butterfly_unit_0_1" "SubModule" 3 94, 4 4 0, S_0000017e5e059a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "in1_real";
    .port_info 4 /INPUT 8 "in1_imag";
    .port_info 5 /INPUT 8 "in2_real";
    .port_info 6 /INPUT 8 "in2_imag";
    .port_info 7 /INPUT 11 "ro_real";
    .port_info 8 /INPUT 11 "ro_imag";
    .port_info 9 /OUTPUT 9 "out1_real";
    .port_info 10 /OUTPUT 9 "out1_imag";
    .port_info 11 /OUTPUT 9 "out2_real";
    .port_info 12 /OUTPUT 9 "out2_imag";
    .port_info 13 /OUTPUT 1 "valid";
P_0000017e5e00b8f0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_0000017e5e00b928 .param/l "EXPAND" 0 4 6, +C4<00000000000000000000000000001001>;
P_0000017e5e00b960 .param/l "PRECISION" 1 4 32, +C4<00000000000000000000000000000011>;
v0000017e5e02cca0_0 .net *"_ivl_1", 0 0, L_0000017e5e3fac50;  1 drivers
v0000017e5e02c7a0_0 .net *"_ivl_13", 0 0, L_0000017e5e3fa250;  1 drivers
v0000017e5e02c5c0_0 .net *"_ivl_15", 7 0, L_0000017e5e3fa570;  1 drivers
v0000017e5e02d060_0 .net *"_ivl_19", 0 0, L_0000017e5e3fa6b0;  1 drivers
v0000017e5e02ce80_0 .net *"_ivl_21", 7 0, L_0000017e5e3facf0;  1 drivers
v0000017e5e02c660_0 .net *"_ivl_3", 7 0, L_0000017e5e3fb470;  1 drivers
v0000017e5e02c700_0 .net *"_ivl_7", 0 0, L_0000017e5e3fa890;  1 drivers
v0000017e5e02cd40_0 .net *"_ivl_9", 7 0, L_0000017e5e3fb150;  1 drivers
v0000017e5e3f3820_0 .net "clk", 0 0, v0000017e5e3f96e0_0;  alias, 1 drivers
v0000017e5e3f2a60_0 .net "en", 0 0, L_0000017e5e047350;  alias, 1 drivers
v0000017e5e3f3320_0 .var "en_r", 4 0;
v0000017e5e3f3640_0 .net/s "in1_imag", 7 0, L_0000017e5e047f90;  alias, 1 drivers
v0000017e5e3f27e0_0 .var/s "in1_imag_d", 19 0;
v0000017e5e3f22e0_0 .var/s "in1_imag_d1", 19 0;
v0000017e5e3f2e20_0 .net/s "in1_real", 7 0, L_0000017e5e0472e0;  alias, 1 drivers
v0000017e5e3f31e0_0 .var/s "in1_real_d", 19 0;
v0000017e5e3f36e0_0 .var/s "in1_real_d1", 19 0;
v0000017e5e3f2ec0_0 .net/s "in2_imag", 7 0, L_0000017e5e047e40;  alias, 1 drivers
v0000017e5e3f3780_0 .net/s "in2_real", 7 0, L_0000017e5e047430;  alias, 1 drivers
v0000017e5e3f3140_0 .net/s "out1_imag", 8 0, L_0000017e5e3faed0;  alias, 1 drivers
v0000017e5e3f2d80_0 .var/s "out1_imag_r", 19 0;
v0000017e5e3f2f60_0 .net/s "out1_real", 8 0, L_0000017e5e3fb290;  alias, 1 drivers
v0000017e5e3f2560_0 .var/s "out1_real_r", 19 0;
v0000017e5e3f3aa0_0 .net/s "out2_imag", 8 0, L_0000017e5e3fbf10;  alias, 1 drivers
v0000017e5e3f2060_0 .var/s "out2_imag_r", 19 0;
v0000017e5e3f3000_0 .net/s "out2_real", 8 0, L_0000017e5e3fb330;  alias, 1 drivers
v0000017e5e3f38c0_0 .var/s "out2_real_r", 19 0;
v0000017e5e3f2ba0_0 .net/s "ro_imag", 10 0, v0000017e5e3f8ce0_1;  alias, 1 drivers
v0000017e5e3f30a0_0 .net/s "ro_real", 10 0, v0000017e5e3f8ce0_0;  alias, 1 drivers
v0000017e5e3f3f00_0 .var/s "rod_imag", 19 0;
v0000017e5e3f2100_0 .var/s "rod_imag_0", 19 0;
v0000017e5e3f21a0_0 .var/s "rod_imag_1", 19 0;
v0000017e5e3f3500_0 .var/s "rod_real", 19 0;
v0000017e5e3f3280_0 .var/s "rod_real_0", 19 0;
v0000017e5e3f2920_0 .var/s "rod_real_1", 19 0;
v0000017e5e3f29c0_0 .net "rst_n", 0 0, L_0000017e5e400198;  alias, 1 drivers
v0000017e5e3f2600_0 .net "valid", 0 0, L_0000017e5e3fb8d0;  alias, 1 drivers
L_0000017e5e3fac50 .part v0000017e5e3f2560_0, 19, 1;
L_0000017e5e3fb470 .part v0000017e5e3f2560_0, 9, 8;
L_0000017e5e3fb290 .concat [ 8 1 0 0], L_0000017e5e3fb470, L_0000017e5e3fac50;
L_0000017e5e3fa890 .part v0000017e5e3f2d80_0, 19, 1;
L_0000017e5e3fb150 .part v0000017e5e3f2d80_0, 9, 8;
L_0000017e5e3faed0 .concat [ 8 1 0 0], L_0000017e5e3fb150, L_0000017e5e3fa890;
L_0000017e5e3fa250 .part v0000017e5e3f38c0_0, 19, 1;
L_0000017e5e3fa570 .part v0000017e5e3f38c0_0, 9, 8;
L_0000017e5e3fb330 .concat [ 8 1 0 0], L_0000017e5e3fa570, L_0000017e5e3fa250;
L_0000017e5e3fa6b0 .part v0000017e5e3f2060_0, 19, 1;
L_0000017e5e3facf0 .part v0000017e5e3f2060_0, 9, 8;
L_0000017e5e3fbf10 .concat [ 8 1 0 0], L_0000017e5e3facf0, L_0000017e5e3fa6b0;
L_0000017e5e3fb8d0 .part v0000017e5e3f3320_0, 2, 1;
S_0000017e5dfb2760 .scope module, "butterfly_unit_1_0" "SubModule" 3 116, 4 4 0, S_0000017e5e059a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in1_real";
    .port_info 4 /INPUT 9 "in1_imag";
    .port_info 5 /INPUT 9 "in2_real";
    .port_info 6 /INPUT 9 "in2_imag";
    .port_info 7 /INPUT 11 "ro_real";
    .port_info 8 /INPUT 11 "ro_imag";
    .port_info 9 /OUTPUT 10 "out1_real";
    .port_info 10 /OUTPUT 10 "out1_imag";
    .port_info 11 /OUTPUT 10 "out2_real";
    .port_info 12 /OUTPUT 10 "out2_imag";
    .port_info 13 /OUTPUT 1 "valid";
P_0000017e5e00bbb0 .param/l "DATA_WIDTH" 0 4 5, +C4<000000000000000000000000000001001>;
P_0000017e5e00bbe8 .param/l "EXPAND" 0 4 6, +C4<00000000000000000000000000001001>;
P_0000017e5e00bc20 .param/l "PRECISION" 1 4 32, +C4<00000000000000000000000000000011>;
v0000017e5e3f2ce0_0 .net *"_ivl_1", 0 0, L_0000017e5e3fb510;  1 drivers
v0000017e5e3f3be0_0 .net *"_ivl_13", 0 0, L_0000017e5e3fa930;  1 drivers
v0000017e5e3f3b40_0 .net *"_ivl_15", 8 0, L_0000017e5e3fb790;  1 drivers
v0000017e5e3f2880_0 .net *"_ivl_19", 0 0, L_0000017e5e3fb830;  1 drivers
v0000017e5e3f2b00_0 .net *"_ivl_21", 8 0, L_0000017e5e3fa2f0;  1 drivers
v0000017e5e3f2c40_0 .net *"_ivl_3", 8 0, L_0000017e5e3fb0b0;  1 drivers
v0000017e5e3f33c0_0 .net *"_ivl_7", 0 0, L_0000017e5e3fb650;  1 drivers
v0000017e5e3f3960_0 .net *"_ivl_9", 8 0, L_0000017e5e3fa1b0;  1 drivers
v0000017e5e3f3dc0_0 .net "clk", 0 0, v0000017e5e3f96e0_0;  alias, 1 drivers
v0000017e5e3f3c80_0 .net "en", 0 0, L_0000017e5e047270;  alias, 1 drivers
v0000017e5e3f3a00_0 .var "en_r", 4 0;
v0000017e5e3f2240_0 .net/s "in1_imag", 8 0, L_0000017e5e3fbd30;  alias, 1 drivers
v0000017e5e3f3460_0 .var/s "in1_imag_d", 20 0;
v0000017e5e3f35a0_0 .var/s "in1_imag_d1", 20 0;
v0000017e5e3f3d20_0 .net/s "in1_real", 8 0, L_0000017e5e3fb3d0;  alias, 1 drivers
v0000017e5e3f3e60_0 .var/s "in1_real_d", 20 0;
v0000017e5e3f2380_0 .var/s "in1_real_d1", 20 0;
v0000017e5e3f2420_0 .net/s "in2_imag", 8 0, L_0000017e5e3faed0;  alias, 1 drivers
v0000017e5e3f24c0_0 .net/s "in2_real", 8 0, L_0000017e5e3fb290;  alias, 1 drivers
v0000017e5e3f26a0_0 .net/s "out1_imag", 9 0, L_0000017e5e3fa610;  alias, 1 drivers
v0000017e5e3f2740_0 .var/s "out1_imag_r", 20 0;
v0000017e5e3f7130_0 .net/s "out1_real", 9 0, L_0000017e5e3fae30;  alias, 1 drivers
v0000017e5e3f6e10_0 .var/s "out1_real_r", 20 0;
v0000017e5e3f7770_0 .net/s "out2_imag", 9 0, L_0000017e5e3fad90;  alias, 1 drivers
v0000017e5e3f7450_0 .var/s "out2_imag_r", 20 0;
v0000017e5e3f7810_0 .net/s "out2_real", 9 0, L_0000017e5e3fb6f0;  alias, 1 drivers
v0000017e5e3f6910_0 .var/s "out2_real_r", 20 0;
v0000017e5e3f6410_0 .net/s "ro_imag", 10 0, v0000017e5e3f8ce0_1;  alias, 1 drivers
v0000017e5e3f6f50_0 .net/s "ro_real", 10 0, v0000017e5e3f8ce0_0;  alias, 1 drivers
v0000017e5e3f7310_0 .var/s "rod_imag", 20 0;
v0000017e5e3f78b0_0 .var/s "rod_imag_0", 20 0;
v0000017e5e3f6ff0_0 .var/s "rod_imag_1", 20 0;
v0000017e5e3f7950_0 .var/s "rod_real", 20 0;
v0000017e5e3f7270_0 .var/s "rod_real_0", 20 0;
v0000017e5e3f6eb0_0 .var/s "rod_real_1", 20 0;
v0000017e5e3f7090_0 .net "rst_n", 0 0, L_0000017e5e400198;  alias, 1 drivers
v0000017e5e3f64b0_0 .net "valid", 0 0, L_0000017e5e3fab10;  alias, 1 drivers
L_0000017e5e3fb510 .part v0000017e5e3f6e10_0, 20, 1;
L_0000017e5e3fb0b0 .part v0000017e5e3f6e10_0, 9, 9;
L_0000017e5e3fae30 .concat [ 9 1 0 0], L_0000017e5e3fb0b0, L_0000017e5e3fb510;
L_0000017e5e3fb650 .part v0000017e5e3f2740_0, 20, 1;
L_0000017e5e3fa1b0 .part v0000017e5e3f2740_0, 9, 9;
L_0000017e5e3fa610 .concat [ 9 1 0 0], L_0000017e5e3fa1b0, L_0000017e5e3fb650;
L_0000017e5e3fa930 .part v0000017e5e3f6910_0, 20, 1;
L_0000017e5e3fb790 .part v0000017e5e3f6910_0, 9, 9;
L_0000017e5e3fb6f0 .concat [ 9 1 0 0], L_0000017e5e3fb790, L_0000017e5e3fa930;
L_0000017e5e3fb830 .part v0000017e5e3f7450_0, 20, 1;
L_0000017e5e3fa2f0 .part v0000017e5e3f7450_0, 9, 9;
L_0000017e5e3fad90 .concat [ 9 1 0 0], L_0000017e5e3fa2f0, L_0000017e5e3fb830;
L_0000017e5e3fab10 .part v0000017e5e3f3a00_0, 2, 1;
S_0000017e5e09e200 .scope module, "butterfly_unit_1_1" "SubModule" 3 135, 4 4 0, S_0000017e5e059a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in1_real";
    .port_info 4 /INPUT 9 "in1_imag";
    .port_info 5 /INPUT 9 "in2_real";
    .port_info 6 /INPUT 9 "in2_imag";
    .port_info 7 /INPUT 11 "ro_real";
    .port_info 8 /INPUT 11 "ro_imag";
    .port_info 9 /OUTPUT 10 "out1_real";
    .port_info 10 /OUTPUT 10 "out1_imag";
    .port_info 11 /OUTPUT 10 "out2_real";
    .port_info 12 /OUTPUT 10 "out2_imag";
    .port_info 13 /OUTPUT 1 "valid";
P_0000017e5e00c4a0 .param/l "DATA_WIDTH" 0 4 5, +C4<000000000000000000000000000001001>;
P_0000017e5e00c4d8 .param/l "EXPAND" 0 4 6, +C4<00000000000000000000000000001001>;
P_0000017e5e00c510 .param/l "PRECISION" 1 4 32, +C4<00000000000000000000000000000011>;
v0000017e5e3f71d0_0 .net *"_ivl_1", 0 0, L_0000017e5e3fa9d0;  1 drivers
v0000017e5e3f7d10_0 .net *"_ivl_13", 0 0, L_0000017e5e3fa390;  1 drivers
v0000017e5e3f6870_0 .net *"_ivl_15", 8 0, L_0000017e5e3fbc90;  1 drivers
v0000017e5e3f79f0_0 .net *"_ivl_19", 0 0, L_0000017e5e3fa430;  1 drivers
v0000017e5e3f73b0_0 .net *"_ivl_21", 8 0, L_0000017e5e3fa750;  1 drivers
v0000017e5e3f74f0_0 .net *"_ivl_3", 8 0, L_0000017e5e3faf70;  1 drivers
v0000017e5e3f7f90_0 .net *"_ivl_7", 0 0, L_0000017e5e3fbb50;  1 drivers
v0000017e5e3f7ef0_0 .net *"_ivl_9", 8 0, L_0000017e5e3fbab0;  1 drivers
v0000017e5e3f6550_0 .net "clk", 0 0, v0000017e5e3f96e0_0;  alias, 1 drivers
v0000017e5e3f7a90_0 .net "en", 0 0, L_0000017e5e047200;  alias, 1 drivers
v0000017e5e3f7590_0 .var "en_r", 4 0;
v0000017e5e3f7b30_0 .net/s "in1_imag", 8 0, L_0000017e5e3fb970;  alias, 1 drivers
v0000017e5e3f69b0_0 .var/s "in1_imag_d", 20 0;
v0000017e5e3f6c30_0 .var/s "in1_imag_d1", 20 0;
v0000017e5e3f6cd0_0 .net/s "in1_real", 8 0, L_0000017e5e3fbe70;  alias, 1 drivers
v0000017e5e3f6a50_0 .var/s "in1_real_d", 20 0;
v0000017e5e3f7bd0_0 .var/s "in1_real_d1", 20 0;
v0000017e5e3f6d70_0 .net/s "in2_imag", 8 0, L_0000017e5e3fbf10;  alias, 1 drivers
v0000017e5e3f67d0_0 .net/s "in2_real", 8 0, L_0000017e5e3fb330;  alias, 1 drivers
v0000017e5e3f6af0_0 .net/s "out1_imag", 9 0, L_0000017e5e3fbbf0;  alias, 1 drivers
v0000017e5e3f7630_0 .var/s "out1_imag_r", 20 0;
v0000017e5e3f6b90_0 .net/s "out1_real", 9 0, L_0000017e5e3faa70;  alias, 1 drivers
v0000017e5e3f76d0_0 .var/s "out1_real_r", 20 0;
v0000017e5e3f6190_0 .net/s "out2_imag", 9 0, L_0000017e5e3fa7f0;  alias, 1 drivers
v0000017e5e3f7c70_0 .var/s "out2_imag_r", 20 0;
v0000017e5e3f7db0_0 .net/s "out2_real", 9 0, L_0000017e5e3fb010;  alias, 1 drivers
v0000017e5e3f6230_0 .var/s "out2_real_r", 20 0;
v0000017e5e3f8ce0_3 .array/port v0000017e5e3f8ce0, 3;
v0000017e5e3f7e50_0 .net/s "ro_imag", 10 0, v0000017e5e3f8ce0_3;  1 drivers
v0000017e5e3f8ce0_2 .array/port v0000017e5e3f8ce0, 2;
v0000017e5e3f8030_0 .net/s "ro_real", 10 0, v0000017e5e3f8ce0_2;  1 drivers
v0000017e5e3f62d0_0 .var/s "rod_imag", 20 0;
v0000017e5e3f6370_0 .var/s "rod_imag_0", 20 0;
v0000017e5e3f65f0_0 .var/s "rod_imag_1", 20 0;
v0000017e5e3f6690_0 .var/s "rod_real", 20 0;
v0000017e5e3f6730_0 .var/s "rod_real_0", 20 0;
v0000017e5e3f93c0_0 .var/s "rod_real_1", 20 0;
v0000017e5e3f9be0_0 .net "rst_n", 0 0, L_0000017e5e400198;  alias, 1 drivers
v0000017e5e3f8ba0_0 .net "valid", 0 0, L_0000017e5e3fd660;  alias, 1 drivers
L_0000017e5e3fa9d0 .part v0000017e5e3f76d0_0, 20, 1;
L_0000017e5e3faf70 .part v0000017e5e3f76d0_0, 9, 9;
L_0000017e5e3faa70 .concat [ 9 1 0 0], L_0000017e5e3faf70, L_0000017e5e3fa9d0;
L_0000017e5e3fbb50 .part v0000017e5e3f7630_0, 20, 1;
L_0000017e5e3fbab0 .part v0000017e5e3f7630_0, 9, 9;
L_0000017e5e3fbbf0 .concat [ 9 1 0 0], L_0000017e5e3fbab0, L_0000017e5e3fbb50;
L_0000017e5e3fa390 .part v0000017e5e3f6230_0, 20, 1;
L_0000017e5e3fbc90 .part v0000017e5e3f6230_0, 9, 9;
L_0000017e5e3fb010 .concat [ 9 1 0 0], L_0000017e5e3fbc90, L_0000017e5e3fa390;
L_0000017e5e3fa430 .part v0000017e5e3f7c70_0, 20, 1;
L_0000017e5e3fa750 .part v0000017e5e3f7c70_0, 9, 9;
L_0000017e5e3fa7f0 .concat [ 9 1 0 0], L_0000017e5e3fa750, L_0000017e5e3fa430;
L_0000017e5e3fd660 .part v0000017e5e3f7590_0, 2, 1;
    .scope S_0000017e5e011c40;
T_0 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e042160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017e5e042a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017e5e042a20_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000017e5e042020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017e5e042a20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017e5e011c40;
T_1 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e042160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e041260_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e041300_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e041da0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e042de0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e041bc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e042480_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017e5e042020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000017e5e042e80_0;
    %pad/s 20;
    %load/vec4 v0000017e5e041d00_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000017e5e041260_0, 0;
    %load/vec4 v0000017e5e041940_0;
    %pad/s 20;
    %load/vec4 v0000017e5e042f20_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000017e5e041300_0, 0;
    %load/vec4 v0000017e5e042e80_0;
    %pad/s 20;
    %load/vec4 v0000017e5e042f20_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000017e5e041da0_0, 0;
    %load/vec4 v0000017e5e041940_0;
    %pad/s 20;
    %load/vec4 v0000017e5e041d00_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000017e5e042de0_0, 0;
    %load/vec4 v0000017e5e041580_0;
    %pad/s 20;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017e5e041bc0_0, 0;
    %load/vec4 v0000017e5e0414e0_0;
    %pad/s 20;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017e5e042480_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017e5e011c40;
T_2 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e042160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e042b60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e042700_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e041e40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e0420c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017e5e042a20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000017e5e041bc0_0;
    %assign/vec4 v0000017e5e042b60_0, 0;
    %load/vec4 v0000017e5e042480_0;
    %assign/vec4 v0000017e5e042700_0, 0;
    %load/vec4 v0000017e5e041260_0;
    %load/vec4 v0000017e5e041300_0;
    %sub;
    %assign/vec4 v0000017e5e041e40_0, 0;
    %load/vec4 v0000017e5e041da0_0;
    %load/vec4 v0000017e5e042de0_0;
    %add;
    %assign/vec4 v0000017e5e0420c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017e5e011c40;
T_3 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e042160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e041760_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e041c60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e0411c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e042ca0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017e5e042a20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000017e5e042b60_0;
    %load/vec4 v0000017e5e041e40_0;
    %add;
    %assign/vec4 v0000017e5e041760_0, 0;
    %load/vec4 v0000017e5e042700_0;
    %load/vec4 v0000017e5e0420c0_0;
    %add;
    %assign/vec4 v0000017e5e041c60_0, 0;
    %load/vec4 v0000017e5e042b60_0;
    %load/vec4 v0000017e5e041e40_0;
    %sub;
    %assign/vec4 v0000017e5e0411c0_0, 0;
    %load/vec4 v0000017e5e042700_0;
    %load/vec4 v0000017e5e0420c0_0;
    %sub;
    %assign/vec4 v0000017e5e042ca0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017e5e011dd0;
T_4 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f29c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017e5e3f3320_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017e5e3f3320_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000017e5e3f2a60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017e5e3f3320_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017e5e011dd0;
T_5 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f29c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f3280_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f2920_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f2100_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f21a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f31e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f27e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017e5e3f2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000017e5e3f3780_0;
    %pad/s 20;
    %load/vec4 v0000017e5e3f30a0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000017e5e3f3280_0, 0;
    %load/vec4 v0000017e5e3f2ec0_0;
    %pad/s 20;
    %load/vec4 v0000017e5e3f2ba0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000017e5e3f2920_0, 0;
    %load/vec4 v0000017e5e3f3780_0;
    %pad/s 20;
    %load/vec4 v0000017e5e3f2ba0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000017e5e3f2100_0, 0;
    %load/vec4 v0000017e5e3f2ec0_0;
    %pad/s 20;
    %load/vec4 v0000017e5e3f30a0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000017e5e3f21a0_0, 0;
    %load/vec4 v0000017e5e3f2e20_0;
    %pad/s 20;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017e5e3f31e0_0, 0;
    %load/vec4 v0000017e5e3f3640_0;
    %pad/s 20;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017e5e3f27e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017e5e011dd0;
T_6 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f29c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f36e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f22e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f3500_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f3f00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017e5e3f3320_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000017e5e3f31e0_0;
    %assign/vec4 v0000017e5e3f36e0_0, 0;
    %load/vec4 v0000017e5e3f27e0_0;
    %assign/vec4 v0000017e5e3f22e0_0, 0;
    %load/vec4 v0000017e5e3f3280_0;
    %load/vec4 v0000017e5e3f2920_0;
    %sub;
    %assign/vec4 v0000017e5e3f3500_0, 0;
    %load/vec4 v0000017e5e3f2100_0;
    %load/vec4 v0000017e5e3f21a0_0;
    %add;
    %assign/vec4 v0000017e5e3f3f00_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017e5e011dd0;
T_7 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f29c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f2560_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f2d80_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f38c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000017e5e3f2060_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000017e5e3f3320_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017e5e3f36e0_0;
    %load/vec4 v0000017e5e3f3500_0;
    %add;
    %assign/vec4 v0000017e5e3f2560_0, 0;
    %load/vec4 v0000017e5e3f22e0_0;
    %load/vec4 v0000017e5e3f3f00_0;
    %add;
    %assign/vec4 v0000017e5e3f2d80_0, 0;
    %load/vec4 v0000017e5e3f36e0_0;
    %load/vec4 v0000017e5e3f3500_0;
    %sub;
    %assign/vec4 v0000017e5e3f38c0_0, 0;
    %load/vec4 v0000017e5e3f22e0_0;
    %load/vec4 v0000017e5e3f3f00_0;
    %sub;
    %assign/vec4 v0000017e5e3f2060_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017e5dfb2760;
T_8 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f7090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017e5e3f3a00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000017e5e3f3a00_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000017e5e3f3c80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017e5e3f3a00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017e5dfb2760;
T_9 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f7090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f7270_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6eb0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f78b0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6ff0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f3e60_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f3460_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000017e5e3f3c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000017e5e3f24c0_0;
    %pad/s 21;
    %load/vec4 v0000017e5e3f6f50_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000017e5e3f7270_0, 0;
    %load/vec4 v0000017e5e3f2420_0;
    %pad/s 21;
    %load/vec4 v0000017e5e3f6410_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000017e5e3f6eb0_0, 0;
    %load/vec4 v0000017e5e3f24c0_0;
    %pad/s 21;
    %load/vec4 v0000017e5e3f6410_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000017e5e3f78b0_0, 0;
    %load/vec4 v0000017e5e3f2420_0;
    %pad/s 21;
    %load/vec4 v0000017e5e3f6f50_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000017e5e3f6ff0_0, 0;
    %load/vec4 v0000017e5e3f3d20_0;
    %pad/s 21;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017e5e3f3e60_0, 0;
    %load/vec4 v0000017e5e3f2240_0;
    %pad/s 21;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017e5e3f3460_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017e5dfb2760;
T_10 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f7090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f2380_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f35a0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f7950_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f7310_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017e5e3f3a00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000017e5e3f3e60_0;
    %assign/vec4 v0000017e5e3f2380_0, 0;
    %load/vec4 v0000017e5e3f3460_0;
    %assign/vec4 v0000017e5e3f35a0_0, 0;
    %load/vec4 v0000017e5e3f7270_0;
    %load/vec4 v0000017e5e3f6eb0_0;
    %sub;
    %assign/vec4 v0000017e5e3f7950_0, 0;
    %load/vec4 v0000017e5e3f78b0_0;
    %load/vec4 v0000017e5e3f6ff0_0;
    %add;
    %assign/vec4 v0000017e5e3f7310_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017e5dfb2760;
T_11 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f7090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6e10_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f2740_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6910_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f7450_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000017e5e3f3a00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000017e5e3f2380_0;
    %load/vec4 v0000017e5e3f7950_0;
    %add;
    %assign/vec4 v0000017e5e3f6e10_0, 0;
    %load/vec4 v0000017e5e3f35a0_0;
    %load/vec4 v0000017e5e3f7310_0;
    %add;
    %assign/vec4 v0000017e5e3f2740_0, 0;
    %load/vec4 v0000017e5e3f2380_0;
    %load/vec4 v0000017e5e3f7950_0;
    %sub;
    %assign/vec4 v0000017e5e3f6910_0, 0;
    %load/vec4 v0000017e5e3f35a0_0;
    %load/vec4 v0000017e5e3f7310_0;
    %sub;
    %assign/vec4 v0000017e5e3f7450_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017e5e09e200;
T_12 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f9be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017e5e3f7590_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000017e5e3f7590_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000017e5e3f7a90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017e5e3f7590_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017e5e09e200;
T_13 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f9be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6730_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f93c0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6370_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f65f0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6a50_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f69b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000017e5e3f7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000017e5e3f67d0_0;
    %pad/s 21;
    %load/vec4 v0000017e5e3f8030_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000017e5e3f6730_0, 0;
    %load/vec4 v0000017e5e3f6d70_0;
    %pad/s 21;
    %load/vec4 v0000017e5e3f7e50_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000017e5e3f93c0_0, 0;
    %load/vec4 v0000017e5e3f67d0_0;
    %pad/s 21;
    %load/vec4 v0000017e5e3f7e50_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000017e5e3f6370_0, 0;
    %load/vec4 v0000017e5e3f6d70_0;
    %pad/s 21;
    %load/vec4 v0000017e5e3f8030_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000017e5e3f65f0_0, 0;
    %load/vec4 v0000017e5e3f6cd0_0;
    %pad/s 21;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017e5e3f6a50_0, 0;
    %load/vec4 v0000017e5e3f7b30_0;
    %pad/s 21;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000017e5e3f69b0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000017e5e09e200;
T_14 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f9be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f7bd0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6c30_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6690_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f62d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000017e5e3f7590_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000017e5e3f6a50_0;
    %assign/vec4 v0000017e5e3f7bd0_0, 0;
    %load/vec4 v0000017e5e3f69b0_0;
    %assign/vec4 v0000017e5e3f6c30_0, 0;
    %load/vec4 v0000017e5e3f6730_0;
    %load/vec4 v0000017e5e3f93c0_0;
    %sub;
    %assign/vec4 v0000017e5e3f6690_0, 0;
    %load/vec4 v0000017e5e3f6370_0;
    %load/vec4 v0000017e5e3f65f0_0;
    %add;
    %assign/vec4 v0000017e5e3f62d0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000017e5e09e200;
T_15 ;
    %wait E_0000017e5e050f00;
    %load/vec4 v0000017e5e3f9be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f76d0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f7630_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f6230_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000017e5e3f7c70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000017e5e3f7590_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000017e5e3f7bd0_0;
    %load/vec4 v0000017e5e3f6690_0;
    %add;
    %assign/vec4 v0000017e5e3f76d0_0, 0;
    %load/vec4 v0000017e5e3f6c30_0;
    %load/vec4 v0000017e5e3f62d0_0;
    %add;
    %assign/vec4 v0000017e5e3f7630_0, 0;
    %load/vec4 v0000017e5e3f7bd0_0;
    %load/vec4 v0000017e5e3f6690_0;
    %sub;
    %assign/vec4 v0000017e5e3f6230_0, 0;
    %load/vec4 v0000017e5e3f6c30_0;
    %load/vec4 v0000017e5e3f62d0_0;
    %sub;
    %assign/vec4 v0000017e5e3f7c70_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000017e5e059a70;
T_16 ;
    %pushi/vec4 512, 0, 11;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e5e3f8ce0, 0, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e5e3f8ce0, 0, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e5e3f8ce0, 0, 4;
    %pushi/vec4 1536, 0, 11;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e5e3f8ce0, 0, 4;
    %pushi/vec4 1536, 0, 11;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e5e3f8ce0, 0, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e5e3f8ce0, 0, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e5e3f8ce0, 0, 4;
    %pushi/vec4 512, 0, 11;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e5e3f8ce0, 0, 4;
    %end;
    .thread T_16;
    .scope S_0000017e5e02ad30;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017e5e3f96e0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000017e5e02ad30;
T_18 ;
    %delay 5, 0;
    %load/vec4 v0000017e5e3f96e0_0;
    %nor/r;
    %store/vec4 v0000017e5e3f96e0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000017e5e02ad30;
T_19 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000017e5e3f86a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017e5e3fa040_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000017e5e3f9dc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017e5e3f9780_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000017e5e3f9aa0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017e5e3f98c0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000017e5e3f8a60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017e5e3f9e60_0, 0, 8;
    %delay 100, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000017e5e02ad30;
T_20 ;
    %vpi_call 2 78 "$dumpfile", "Result/fft4/Result.vcd" {0 0 0};
    %vpi_call 2 79 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Result\fft4\fft4_test.v";
    "Result\fft4\fft4_solve.v";
    "Result\fft4/subref.v";
