
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011213                       # Number of seconds simulated
sim_ticks                                 11212756000                       # Number of ticks simulated
final_tick                                11212756000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 398376                       # Simulator instruction rate (inst/s)
host_op_rate                                   677326                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              371911528                       # Simulator tick rate (ticks/s)
host_mem_usage                               10372776                       # Number of bytes of host memory used
host_seconds                                    30.15                       # Real time elapsed on the host
sim_insts                                    12010628                       # Number of instructions simulated
sim_ops                                      20420699                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           38976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         4818112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4857088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        38976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          38976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      2732672                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          2732672                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              609                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            75283                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                75892                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         42698                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               42698                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3476041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          429699175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              433175216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3476041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3476041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       243711002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             243711002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       243711002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3476041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         429699175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             676886218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     42698.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       609.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     75283.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000071003500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          2482                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          2482                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               193782                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               40324                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        75892                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       42698                       # Number of write requests accepted
system.mem_ctrl.readBursts                      75892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     42698                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 4857088                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  2731008                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  4857088                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               2732672                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               4768                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               4703                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               4749                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               4746                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               4748                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               4776                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               4778                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               4786                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               4739                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               4767                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              4784                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              4684                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              4718                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              4684                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              4758                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              4704                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               2652                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               2628                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               2691                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               2691                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               2692                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               2693                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               2692                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               2721                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               2688                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               2706                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              2717                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              2628                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              2618                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              2599                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              2634                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              2622                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    11212720000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  75892                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 42698                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    75552                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      253                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       70                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       16                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     562                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    2398                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    2472                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    2479                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    2482                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    2483                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    2483                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    2483                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    2483                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    2483                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    2486                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    2482                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    2484                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    2484                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    2485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    2483                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    2485                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    2486                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        12631                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     600.594727                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    363.919309                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    427.217877                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          3237     25.63%     25.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1135      8.99%     34.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          438      3.47%     38.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          761      6.02%     44.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          352      2.79%     46.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          392      3.10%     50.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          368      2.91%     52.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          406      3.21%     56.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         5542     43.88%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         12631                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         2482                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       30.573328                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.295687                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     656.920428                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023          2481     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           2482                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         2482                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.192587                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.186107                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.474222                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                85      3.42%      3.42% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17              1835     73.93%     77.36% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               561     22.60%     99.96% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           2482                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        38976                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      4818112                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      2731008                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 3476041.037546879612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 429699174.761316478252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 243562599.596388250589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          609                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        75283                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        42698                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     24400500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   2563084000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 157323793000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     40066.50                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34045.99                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   3684570.54                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                    1164509500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               2587484500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   379460000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15344.30                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34094.30                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        433.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        243.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     433.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     243.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          5.29                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.38                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     1.90                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       14.74                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     68246                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    37677                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.93                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.24                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       94550.30                       # Average gap between requests
system.mem_ctrl.pageHitRate                     89.32                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  44853480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  23821215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                271705560                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy               112021200                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          483107040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             679225680                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              37219200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       1846363380                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        192272160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1242118320                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              4933310625                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             439.973065                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            9625026500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      23580500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      204360000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5075218000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    500747000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     1359740250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   4049110250                       # Time in different power states
system.mem_ctrl_1.actEnergy                  45403260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  24113430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                270163320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy               110726640                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          474502080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             659947710                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              37060800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1826477790                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        182304960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1267402500                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              4898382810                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             436.858058                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            9668156500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      22817250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      200720000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    5188179250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    474739750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     1320895000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   4005404750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1204356                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1204356                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               944                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1203945                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     319                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                152                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1203945                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1200644                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3301                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          736                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     6003089                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2402140                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            82                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1195                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2403184                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           160                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11212756000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         22425513                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              46710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12020859                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1204356                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1200963                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22341039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2152                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         70                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1018                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2403071                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   535                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           22390022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.912935                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.967822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11545687     51.57%     51.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1248035      5.57%     57.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9596300     42.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             22390022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.053705                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.536035                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   946169                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              11223303                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8995703                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1223771                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1076                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20436204                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1557                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1076                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1594518                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   28271                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1164                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   9571083                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              11193910                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20434283                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   822                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 248477                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      7                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10298455                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               12                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            24037514                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              50484668                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         33647875                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4018                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              24022692                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    14822                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1641093                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              6003806                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2402692                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4195193                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           848365                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20432138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  91                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20428864                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               419                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        14469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      22390022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.912409                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.865302                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9448707     42.20%     42.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5453766     24.36%     66.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7487549     33.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22390022                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     26      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   123      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3768924     99.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   159      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               350      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12021814     58.85%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   11      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    31      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  13      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   86      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  128      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 239      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6003268     29.39%     88.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2401832     11.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              87      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            444      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20428864                       # Type of FU issued
system.cpu.iq.rate                           0.910965                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3769657                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.184526                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           67013081                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20441624                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     20424323                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4745                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2185                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2056                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24195513                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2658                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4800127                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1514                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          856                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1076                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1279                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1874                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20432229                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               775                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               6003806                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2402692                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 42                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1838                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            187                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          963                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1150                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20426898                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6003084                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1966                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      8405224                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1202554                       # Number of branches executed
system.cpu.iew.exec_stores                    2402140                       # Number of stores executed
system.cpu.iew.exec_rate                     0.910878                       # Inst execution rate
system.cpu.iew.wb_sent                       20426635                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20426379                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16494762                       # num instructions producing a value
system.cpu.iew.wb_consumers                  18753841                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.910854                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.879540                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           10418                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1027                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     22388697                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.912099                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.920674                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10559282     47.16%     47.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3238131     14.46%     61.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8591284     38.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     22388697                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12010628                       # Number of instructions committed
system.cpu.commit.committedOps               20420699                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8404128                       # Number of memory references committed
system.cpu.commit.loads                       6002292                       # Number of loads committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.branches                    1202191                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2027                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  20419098                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  190                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          108      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12015404     58.84%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              82      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             128      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            238      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     58.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6002224     29.39%     88.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2401419     11.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           68      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          417      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20420699                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8591284                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     34228530                       # The number of ROB reads
system.cpu.rob.rob_writes                    40863559                       # The number of ROB writes
system.cpu.timesIdled                             361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12010628                       # Number of Instructions Simulated
system.cpu.committedOps                      20420699                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.867139                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.867139                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.535579                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.535579                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 33635579                       # number of integer regfile reads
system.cpu.int_regfile_writes                16820074                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3944                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1560                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   6012351                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7207293                       # number of cc regfile writes
system.cpu.misc_regfile_reads                10811436                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.511896                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3604607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             75293                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.874397                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.511896                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28913261                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28913261                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1202612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1202612                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2326702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2326702                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      3529314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3529314                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3529314                       # number of overall hits
system.cpu.dcache.overall_hits::total         3529314                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           298                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        75134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        75134                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        75432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75432                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75432                       # number of overall misses
system.cpu.dcache.overall_misses::total         75432                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22866500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22866500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6368772000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6368772000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6391638500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6391638500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6391638500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6391638500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1202910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1202910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2401836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2401836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3604746                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3604746                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3604746                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3604746                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000248                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031282                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020926                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020926                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76733.221477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76733.221477                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84765.512285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84765.512285                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84733.780093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84733.780093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84733.780093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84733.780093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        74967                       # number of writebacks
system.cpu.dcache.writebacks::total             74967                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75130                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        75293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        75293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        75293                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        75293                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6293332000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6293332000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6307494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6307494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6307494000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6307494000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020887                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020887                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020887                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86883.435583                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86883.435583                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83765.899108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83765.899108                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83772.648188                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83772.648188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83772.648188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83772.648188                       # average overall mshr miss latency
system.cpu.dcache.replacements                  75037                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.995853                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2402911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1021                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2353.487757                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.995853                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19225589                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19225589                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2401890                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2401890                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2401890                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2401890                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2401890                       # number of overall hits
system.cpu.icache.overall_hits::total         2401890                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1181                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1181                       # number of overall misses
system.cpu.icache.overall_misses::total          1181                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68723000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68723000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     68723000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68723000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68723000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68723000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2403071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2403071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2403071                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2403071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2403071                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2403071                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000491                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000491                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000491                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000491                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000491                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000491                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58190.516511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58190.516511                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58190.516511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58190.516511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58190.516511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58190.516511                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          159                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          159                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          159                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1022                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1022                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1022                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1022                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1022                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59513500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59513500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59513500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59513500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59513500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59513500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000425                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000425                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000425                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000425                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000425                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58232.387476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58232.387476                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58232.387476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58232.387476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58232.387476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58232.387476                       # average overall mshr miss latency
system.cpu.icache.replacements                    989                       # number of replacements
system.l2bus.snoop_filter.tot_requests         152341                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        76026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               66                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           66                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1184                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        146340                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1518                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              75130                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             75130                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1185                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3032                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       225623                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  228655                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        65344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      9616640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  9681984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             71832                       # Total snoops (count)
system.l2bus.snoopTraffic                     4567872                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             148147                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000459                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.021420                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   148079     99.95%     99.95% # Request fanout histogram
system.l2bus.snoop_fanout::1                       68      0.05%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               148147                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            226104500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2552500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           188235494                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4001.063489                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 151281                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                75895                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.993293                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    16.709529                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3984.353960                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.004079                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.972743                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.976822                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          703                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3243                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1286151                       # Number of tag accesses
system.l2cache.tags.data_accesses             1286151                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        74967                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        74967                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          412                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          419                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             412                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 419                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            412                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              7                       # number of overall hits
system.l2cache.overall_hits::total                419                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data        75130                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          75130                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          610                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          156                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          766                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           610                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         75286                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             75896                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          610                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        75286                       # number of overall misses
system.l2cache.overall_misses::total            75896                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   6180616000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6180616000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     53770500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     13830500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     67601000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     53770500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   6194446500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   6248217000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     53770500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   6194446500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   6248217000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        74967                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        74967                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        75130                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        75130                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1022                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1185                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1022                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        75293                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           76315                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1022                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        75293                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          76315                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.596869                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.957055                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.646414                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.596869                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999907                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.994510                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.596869                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999907                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.994510                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82265.619593                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82265.619593                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 88148.360656                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88657.051282                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 88251.958225                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 88148.360656                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82278.863268                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82326.038263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 88148.360656                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82278.863268                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82326.038263                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          71373                       # number of writebacks
system.l2cache.writebacks::total                71373                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data        75130                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        75130                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          610                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          156                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          766                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          610                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        75286                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        75896                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        75286                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        75896                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   6030356000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   6030356000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     52552500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     13518500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     66071000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     52552500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   6043874500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   6096427000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     52552500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   6043874500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   6096427000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.596869                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.957055                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.646414                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.596869                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999907                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.994510                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.596869                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999907                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.994510                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80265.619593                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80265.619593                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 86151.639344                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86657.051282                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86254.569191                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 86151.639344                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80278.863268                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 80326.064615                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 86151.639344                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80278.863268                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 80326.064615                       # average overall mshr miss latency
system.l2cache.replacements                     71799                       # number of replacements
system.l3bus.snoop_filter.tot_requests         147661                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        71780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               33                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 765                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        114071                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               819                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              75130                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             75130                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            765                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side       223556                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      9425152                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                             43124                       # Total snoops (count)
system.l3bus.snoopTraffic                     2732672                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             119019                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000277                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.016649                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   118986     99.97%     99.97% # Request fanout histogram
system.l3bus.snoop_fanout::1                       33      0.03%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total               119019                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy            216576500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           189737500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.7                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            25970.463529                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 147268                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                75892                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.940494                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   146.865392                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 25823.598137                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.004482                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.788074                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.792556                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          701                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5938                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        25980                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              2432180                       # Number of tag accesses
system.l3cache.tags.data_accesses             2432180                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks        71373                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        71373                       # number of WritebackDirty hits
system.l3cache.ReadSharedReq_hits::.cpu.data            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.data               3                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                   3                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.data              3                       # number of overall hits
system.l3cache.overall_hits::total                  3                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data        75130                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          75130                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          609                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          153                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          762                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           609                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         75283                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             75892                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          609                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        75283                       # number of overall misses
system.l3cache.overall_misses::total            75892                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data   5354185500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   5354185500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     47066500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     12046500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     59113000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     47066500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   5366232000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   5413298500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     47066500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   5366232000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   5413298500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks        71373                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        71373                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data        75130                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        75130                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          609                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          156                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          765                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          609                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        75286                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           75895                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          609                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        75286                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          75895                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.980769                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.996078                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.999960                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.999960                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.999960                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.999960                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 71265.612938                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 71265.612938                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 77284.893268                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78735.294118                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77576.115486                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 77284.893268                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 71280.793805                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 71328.974068                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 77284.893268                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 71280.793805                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 71328.974068                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          42698                       # number of writebacks
system.l3cache.writebacks::total                42698                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data        75130                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        75130                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          609                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          153                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          762                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          609                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        75283                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        75892                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          609                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        75283                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        75892                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data   5203925500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   5203925500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     45848500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11740500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     57589000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     45848500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   5215666000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   5261514500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     45848500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   5215666000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   5261514500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.980769                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.996078                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.999960                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.999960                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.999960                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.999960                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69265.612938                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69265.612938                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 75284.893268                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76735.294118                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75576.115486                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 75284.893268                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69280.793805                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69328.974068                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 75284.893268                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69280.793805                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69328.974068                       # average overall mshr miss latency
system.l3cache.replacements                     43124                       # number of replacements
system.membus.snoop_filter.tot_requests        118983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        43105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11212756000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                762                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42698                       # Transaction distribution
system.membus.trans_dist::CleanEvict              393                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75130                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           762                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port       194875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total       194875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 194875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      7589760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      7589760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7589760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               75892                       # Request fanout histogram
system.membus.reqLayer0.occupancy           144887500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          207534500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------