Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cf176852e75f48fa93e5e2cf8a3ead93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sintetizacao_tensao_senoidal_behav xil_defaultlib.sintetizacao_tensao_senoidal -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sintetizacao_tensao_senoidal
Built simulation snapshot sintetizacao_tensao_senoidal_behav
