/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ctype.css */
/*    -t h                                                                 */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr */
/*    -I/home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen  */
/*    -I/home/pkaplan/workarea/pensando_2/asic/capri/design/common -O      */
/*                                                                         */
/* Input files:                                                            */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr */
/*                                                                         */
/* Included files:                                                         */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_scratch.csr.pp */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ctype.css */
/*                                                                         */
/* Generated on: Thu Feb 22 12:44:44 2018                                  */
/*           by: pkaplan                                                   */
/*                                                                         */

#ifndef _MPU_H_
#define _MPU_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_mpu_csr                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 942 */
/* Register: cap_mpu_csr.base                                              */
#define CAP_MPU_CSR_BASE_ADDRESS 0x0
#define CAP_MPU_CSR_BASE_BYTE_ADDRESS 0x0
/* Wide Register: cap_mpu_csr.trace                                        */
#define CAP_MPU_CSR_TRACE_ADDRESS 0x10
#define CAP_MPU_CSR_TRACE_BYTE_ADDRESS 0x40
#define CAP_MPU_CSR_TRACE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_MPU_CSR_TRACE_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_TRACE_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_TRACE_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.trace.trace_0_3                                   */
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ADDRESS 0x10
#define CAP_MPU_CSR_TRACE_TRACE_0_3_BYTE_ADDRESS 0x40
/* Register: cap_mpu_csr.trace.trace_1_3                                   */
#define CAP_MPU_CSR_TRACE_TRACE_1_3_ADDRESS 0x11
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BYTE_ADDRESS 0x44
/* Register: cap_mpu_csr.trace.trace_2_3                                   */
#define CAP_MPU_CSR_TRACE_TRACE_2_3_ADDRESS 0x12
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BYTE_ADDRESS 0x48
/* Register: cap_mpu_csr.icache                                            */
#define CAP_MPU_CSR_ICACHE_ADDRESS 0x20
#define CAP_MPU_CSR_ICACHE_BYTE_ADDRESS 0x80
/* Wide Memory: cap_mpu_csr.tag_read                                       */
#define CAP_MPU_CSR_TAG_READ_ADDRESS 0x100
#define CAP_MPU_CSR_TAG_READ_BYTE_ADDRESS 0x400
#define CAP_MPU_CSR_TAG_READ_ARRAY_ELEMENT_SIZE 0x40
#define CAP_MPU_CSR_TAG_READ_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_TAG_READ_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_TAG_READ_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_mpu_csr.tag_read.data                                */
#define CAP_MPU_CSR_TAG_READ_DATA_ADDRESS 0x100
#define CAP_MPU_CSR_TAG_READ_DATA_BYTE_ADDRESS 0x400
/* Register: cap_mpu_csr.tag_read.data.data_0_2                            */
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_ADDRESS 0x100
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_BYTE_ADDRESS 0x400
/* Register: cap_mpu_csr.tag_read.data.data_1_2                            */
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_ADDRESS 0x101
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_BYTE_ADDRESS 0x404
/* Wide Memory: cap_mpu_csr.icache_sram_read                               */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_ADDRESS 0x1000
#define CAP_MPU_CSR_ICACHE_SRAM_READ_BYTE_ADDRESS 0x4000
#define CAP_MPU_CSR_ICACHE_SRAM_READ_ARRAY_ELEMENT_SIZE 0x400
#define CAP_MPU_CSR_ICACHE_SRAM_READ_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_ICACHE_SRAM_READ_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_ICACHE_SRAM_READ_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_mpu_csr.icache_sram_read.data                        */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_ADDRESS 0x1000
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_BYTE_ADDRESS 0x4000
/* Register: cap_mpu_csr.icache_sram_read.data.data_0_2                    */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_ADDRESS 0x1000
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_BYTE_ADDRESS 0x4000
/* Register: cap_mpu_csr.icache_sram_read.data.data_1_2                    */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_ADDRESS 0x1001
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_BYTE_ADDRESS 0x4004
/* Register: cap_mpu_csr.axi_attr                                          */
#define CAP_MPU_CSR_AXI_ATTR_ADDRESS 0x2000
#define CAP_MPU_CSR_AXI_ATTR_BYTE_ADDRESS 0x8000
/* Register: cap_mpu_csr.sdp_ctl                                           */
#define CAP_MPU_CSR_SDP_CTL_ADDRESS 0x2001
#define CAP_MPU_CSR_SDP_CTL_BYTE_ADDRESS 0x8004
/* Register: cap_mpu_csr.mpu_ctl                                           */
#define CAP_MPU_CSR_MPU_CTL_ADDRESS 0x2002
#define CAP_MPU_CSR_MPU_CTL_BYTE_ADDRESS 0x8008
/* Register: cap_mpu_csr.mpu_cfg                                           */
#define CAP_MPU_CSR_MPU_CFG_ADDRESS 0x2003
#define CAP_MPU_CSR_MPU_CFG_BYTE_ADDRESS 0x800c
/* Register: cap_mpu_csr.mpu_run                                           */
#define CAP_MPU_CSR_MPU_RUN_ADDRESS 0x2004
#define CAP_MPU_CSR_MPU_RUN_BYTE_ADDRESS 0x8010
#define CAP_MPU_CSR_MPU_RUN_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_MPU_RUN_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_MPU_RUN_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_MPU_RUN_ARRAY_INDEX_MIN 0x0
/* Memory: cap_mpu_csr.spr_reg                                             */
#define CAP_MPU_CSR_SPR_REG_ADDRESS 0x2008
#define CAP_MPU_CSR_SPR_REG_BYTE_ADDRESS 0x8020
/* Register: cap_mpu_csr.spr_reg.data                                      */
#define CAP_MPU_CSR_SPR_REG_DATA_ADDRESS 0x2008
#define CAP_MPU_CSR_SPR_REG_DATA_BYTE_ADDRESS 0x8020
/* Register: cap_mpu_csr.count_stage                                       */
#define CAP_MPU_CSR_COUNT_STAGE_ADDRESS 0x200c
#define CAP_MPU_CSR_COUNT_STAGE_BYTE_ADDRESS 0x8030
/* Register: cap_mpu_csr.CNT_cycles                                        */
#define CAP_MPU_CSR_CNT_CYCLES_ADDRESS 0x2010
#define CAP_MPU_CSR_CNT_CYCLES_BYTE_ADDRESS 0x8040
#define CAP_MPU_CSR_CNT_CYCLES_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_CYCLES_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_CYCLES_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_CYCLES_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.CNT_phv_executed                                  */
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_ADDRESS 0x2014
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_BYTE_ADDRESS 0x8050
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.CNT_inst_executed                                 */
#define CAP_MPU_CSR_CNT_INST_EXECUTED_ADDRESS 0x2018
#define CAP_MPU_CSR_CNT_INST_EXECUTED_BYTE_ADDRESS 0x8060
#define CAP_MPU_CSR_CNT_INST_EXECUTED_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_INST_EXECUTED_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_INST_EXECUTED_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_INST_EXECUTED_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.CNT_icache_miss                                   */
#define CAP_MPU_CSR_CNT_ICACHE_MISS_ADDRESS 0x201c
#define CAP_MPU_CSR_CNT_ICACHE_MISS_BYTE_ADDRESS 0x8070
#define CAP_MPU_CSR_CNT_ICACHE_MISS_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_ICACHE_MISS_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_ICACHE_MISS_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_ICACHE_MISS_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.CNT_icache_fill_stall                             */
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_ADDRESS 0x2020
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_BYTE_ADDRESS 0x8080
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.CNT_hazard_stall                                  */
#define CAP_MPU_CSR_CNT_HAZARD_STALL_ADDRESS 0x2024
#define CAP_MPU_CSR_CNT_HAZARD_STALL_BYTE_ADDRESS 0x8090
#define CAP_MPU_CSR_CNT_HAZARD_STALL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_HAZARD_STALL_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_HAZARD_STALL_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_HAZARD_STALL_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.CNT_phvwr_stall                                   */
#define CAP_MPU_CSR_CNT_PHVWR_STALL_ADDRESS 0x2028
#define CAP_MPU_CSR_CNT_PHVWR_STALL_BYTE_ADDRESS 0x80a0
#define CAP_MPU_CSR_CNT_PHVWR_STALL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_PHVWR_STALL_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_PHVWR_STALL_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_PHVWR_STALL_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.CNT_memwr_stall                                   */
#define CAP_MPU_CSR_CNT_MEMWR_STALL_ADDRESS 0x202c
#define CAP_MPU_CSR_CNT_MEMWR_STALL_BYTE_ADDRESS 0x80b0
#define CAP_MPU_CSR_CNT_MEMWR_STALL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_MEMWR_STALL_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_MEMWR_STALL_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_MEMWR_STALL_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.CNT_tblwr_stall                                   */
#define CAP_MPU_CSR_CNT_TBLWR_STALL_ADDRESS 0x2030
#define CAP_MPU_CSR_CNT_TBLWR_STALL_BYTE_ADDRESS 0x80c0
#define CAP_MPU_CSR_CNT_TBLWR_STALL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_TBLWR_STALL_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_TBLWR_STALL_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_TBLWR_STALL_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.CNT_fence_stall                                   */
#define CAP_MPU_CSR_CNT_FENCE_STALL_ADDRESS 0x2034
#define CAP_MPU_CSR_CNT_FENCE_STALL_BYTE_ADDRESS 0x80d0
#define CAP_MPU_CSR_CNT_FENCE_STALL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_CNT_FENCE_STALL_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_CNT_FENCE_STALL_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_CNT_FENCE_STALL_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_mpu_csr.sta_tbl_addr                                 */
#define CAP_MPU_CSR_STA_TBL_ADDR_ADDRESS 0x2038
#define CAP_MPU_CSR_STA_TBL_ADDR_BYTE_ADDRESS 0x80e0
#define CAP_MPU_CSR_STA_TBL_ADDR_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_TBL_ADDR_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_TBL_ADDR_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_TBL_ADDR_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_tbl_addr.sta_tbl_addr_0_2                     */
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_ADDRESS 0x2038
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_BYTE_ADDRESS 0x80e0
/* Register: cap_mpu_csr.sta_tbl_addr.sta_tbl_addr_1_2                     */
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_ADDRESS 0x2039
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_BYTE_ADDRESS 0x80e4
/* Register: cap_mpu_csr.sta_table                                         */
#define CAP_MPU_CSR_STA_TABLE_ADDRESS 0x2040
#define CAP_MPU_CSR_STA_TABLE_BYTE_ADDRESS 0x8100
#define CAP_MPU_CSR_STA_TABLE_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_STA_TABLE_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_TABLE_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_TABLE_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_mpu_csr.sta_data                                     */
#define CAP_MPU_CSR_STA_DATA_ADDRESS 0x2080
#define CAP_MPU_CSR_STA_DATA_BYTE_ADDRESS 0x8200
#define CAP_MPU_CSR_STA_DATA_ARRAY_ELEMENT_SIZE 0x10
#define CAP_MPU_CSR_STA_DATA_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_DATA_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_DATA_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_data.sta_data_0_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_ADDRESS 0x2080
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_BYTE_ADDRESS 0x8200
/* Register: cap_mpu_csr.sta_data.sta_data_1_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_ADDRESS 0x2081
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_BYTE_ADDRESS 0x8204
/* Register: cap_mpu_csr.sta_data.sta_data_2_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_ADDRESS 0x2082
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_BYTE_ADDRESS 0x8208
/* Register: cap_mpu_csr.sta_data.sta_data_3_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_ADDRESS 0x2083
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_BYTE_ADDRESS 0x820c
/* Register: cap_mpu_csr.sta_data.sta_data_4_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_ADDRESS 0x2084
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_BYTE_ADDRESS 0x8210
/* Register: cap_mpu_csr.sta_data.sta_data_5_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_ADDRESS 0x2085
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_BYTE_ADDRESS 0x8214
/* Register: cap_mpu_csr.sta_data.sta_data_6_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_ADDRESS 0x2086
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_BYTE_ADDRESS 0x8218
/* Register: cap_mpu_csr.sta_data.sta_data_7_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_ADDRESS 0x2087
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_BYTE_ADDRESS 0x821c
/* Register: cap_mpu_csr.sta_data.sta_data_8_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_ADDRESS 0x2088
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_BYTE_ADDRESS 0x8220
/* Register: cap_mpu_csr.sta_data.sta_data_9_16                            */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_ADDRESS 0x2089
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_BYTE_ADDRESS 0x8224
/* Register: cap_mpu_csr.sta_data.sta_data_10_16                           */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_ADDRESS 0x208a
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_BYTE_ADDRESS 0x8228
/* Register: cap_mpu_csr.sta_data.sta_data_11_16                           */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_ADDRESS 0x208b
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_BYTE_ADDRESS 0x822c
/* Register: cap_mpu_csr.sta_data.sta_data_12_16                           */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_ADDRESS 0x208c
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_BYTE_ADDRESS 0x8230
/* Register: cap_mpu_csr.sta_data.sta_data_13_16                           */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_ADDRESS 0x208d
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_BYTE_ADDRESS 0x8234
/* Register: cap_mpu_csr.sta_data.sta_data_14_16                           */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_ADDRESS 0x208e
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_BYTE_ADDRESS 0x8238
/* Register: cap_mpu_csr.sta_data.sta_data_15_16                           */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_ADDRESS 0x208f
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_BYTE_ADDRESS 0x823c
/* Wide Register: cap_mpu_csr.sta_key                                      */
#define CAP_MPU_CSR_STA_KEY_ADDRESS 0x20c0
#define CAP_MPU_CSR_STA_KEY_BYTE_ADDRESS 0x8300
#define CAP_MPU_CSR_STA_KEY_ARRAY_ELEMENT_SIZE 0x10
#define CAP_MPU_CSR_STA_KEY_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_KEY_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_KEY_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_key.sta_key_0_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_ADDRESS 0x20c0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_BYTE_ADDRESS 0x8300
/* Register: cap_mpu_csr.sta_key.sta_key_1_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_ADDRESS 0x20c1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_BYTE_ADDRESS 0x8304
/* Register: cap_mpu_csr.sta_key.sta_key_2_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_ADDRESS 0x20c2
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_BYTE_ADDRESS 0x8308
/* Register: cap_mpu_csr.sta_key.sta_key_3_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_ADDRESS 0x20c3
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_BYTE_ADDRESS 0x830c
/* Register: cap_mpu_csr.sta_key.sta_key_4_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_ADDRESS 0x20c4
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_BYTE_ADDRESS 0x8310
/* Register: cap_mpu_csr.sta_key.sta_key_5_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_ADDRESS 0x20c5
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_BYTE_ADDRESS 0x8314
/* Register: cap_mpu_csr.sta_key.sta_key_6_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_ADDRESS 0x20c6
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_BYTE_ADDRESS 0x8318
/* Register: cap_mpu_csr.sta_key.sta_key_7_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_ADDRESS 0x20c7
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_BYTE_ADDRESS 0x831c
/* Register: cap_mpu_csr.sta_key.sta_key_8_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_ADDRESS 0x20c8
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_BYTE_ADDRESS 0x8320
/* Register: cap_mpu_csr.sta_key.sta_key_9_16                              */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_ADDRESS 0x20c9
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_BYTE_ADDRESS 0x8324
/* Register: cap_mpu_csr.sta_key.sta_key_10_16                             */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_ADDRESS 0x20ca
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_BYTE_ADDRESS 0x8328
/* Register: cap_mpu_csr.sta_key.sta_key_11_16                             */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_ADDRESS 0x20cb
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_BYTE_ADDRESS 0x832c
/* Register: cap_mpu_csr.sta_key.sta_key_12_16                             */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_ADDRESS 0x20cc
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_BYTE_ADDRESS 0x8330
/* Register: cap_mpu_csr.sta_key.sta_key_13_16                             */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_ADDRESS 0x20cd
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_BYTE_ADDRESS 0x8334
/* Register: cap_mpu_csr.sta_key.sta_key_14_16                             */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_ADDRESS 0x20ce
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_BYTE_ADDRESS 0x8338
/* Register: cap_mpu_csr.sta_key.sta_key_15_16                             */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_ADDRESS 0x20cf
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_BYTE_ADDRESS 0x833c
/* Wide Register: cap_mpu_csr.sta_pc_mpu                                   */
#define CAP_MPU_CSR_STA_PC_MPU_ADDRESS 0x2100
#define CAP_MPU_CSR_STA_PC_MPU_BYTE_ADDRESS 0x8400
#define CAP_MPU_CSR_STA_PC_MPU_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_PC_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_PC_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_PC_MPU_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_pc_mpu.sta_pc_mpu_0_2                         */
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_ADDRESS 0x2100
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_BYTE_ADDRESS 0x8400
/* Register: cap_mpu_csr.sta_pc_mpu.sta_pc_mpu_1_2                         */
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_ADDRESS 0x2101
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_BYTE_ADDRESS 0x8404
/* Wide Register: cap_mpu_csr.sta_ctl_mpu                                  */
#define CAP_MPU_CSR_STA_CTL_MPU_ADDRESS 0x2108
#define CAP_MPU_CSR_STA_CTL_MPU_BYTE_ADDRESS 0x8420
#define CAP_MPU_CSR_STA_CTL_MPU_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_CTL_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_CTL_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_CTL_MPU_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_ctl_mpu.sta_ctl_mpu_0_2                       */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_ADDRESS 0x2108
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_BYTE_ADDRESS 0x8420
/* Register: cap_mpu_csr.sta_ctl_mpu.sta_ctl_mpu_1_2                       */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ADDRESS 0x2109
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_BYTE_ADDRESS 0x8424
/* Register: cap_mpu_csr.sta_mpu                                           */
#define CAP_MPU_CSR_STA_MPU_ADDRESS 0x2110
#define CAP_MPU_CSR_STA_MPU_BYTE_ADDRESS 0x8440
#define CAP_MPU_CSR_STA_MPU_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_STA_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_MPU_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_mpu_csr.sta_gpr1_mpu                                 */
#define CAP_MPU_CSR_STA_GPR1_MPU_ADDRESS 0x2118
#define CAP_MPU_CSR_STA_GPR1_MPU_BYTE_ADDRESS 0x8460
#define CAP_MPU_CSR_STA_GPR1_MPU_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR1_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_GPR1_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_GPR1_MPU_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_gpr1_mpu.sta_gpr1_mpu_0_2                     */
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_ADDRESS 0x2118
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_BYTE_ADDRESS 0x8460
/* Register: cap_mpu_csr.sta_gpr1_mpu.sta_gpr1_mpu_1_2                     */
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_ADDRESS 0x2119
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_BYTE_ADDRESS 0x8464
/* Wide Register: cap_mpu_csr.sta_gpr2_mpu                                 */
#define CAP_MPU_CSR_STA_GPR2_MPU_ADDRESS 0x2120
#define CAP_MPU_CSR_STA_GPR2_MPU_BYTE_ADDRESS 0x8480
#define CAP_MPU_CSR_STA_GPR2_MPU_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR2_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_GPR2_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_GPR2_MPU_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_gpr2_mpu.sta_gpr2_mpu_0_2                     */
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_ADDRESS 0x2120
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_BYTE_ADDRESS 0x8480
/* Register: cap_mpu_csr.sta_gpr2_mpu.sta_gpr2_mpu_1_2                     */
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_ADDRESS 0x2121
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_BYTE_ADDRESS 0x8484
/* Wide Register: cap_mpu_csr.sta_gpr3_mpu                                 */
#define CAP_MPU_CSR_STA_GPR3_MPU_ADDRESS 0x2128
#define CAP_MPU_CSR_STA_GPR3_MPU_BYTE_ADDRESS 0x84a0
#define CAP_MPU_CSR_STA_GPR3_MPU_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR3_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_GPR3_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_GPR3_MPU_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_gpr3_mpu.sta_gpr3_mpu_0_2                     */
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_ADDRESS 0x2128
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_BYTE_ADDRESS 0x84a0
/* Register: cap_mpu_csr.sta_gpr3_mpu.sta_gpr3_mpu_1_2                     */
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_ADDRESS 0x2129
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_BYTE_ADDRESS 0x84a4
/* Wide Register: cap_mpu_csr.sta_gpr4_mpu                                 */
#define CAP_MPU_CSR_STA_GPR4_MPU_ADDRESS 0x2130
#define CAP_MPU_CSR_STA_GPR4_MPU_BYTE_ADDRESS 0x84c0
#define CAP_MPU_CSR_STA_GPR4_MPU_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR4_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_GPR4_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_GPR4_MPU_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_gpr4_mpu.sta_gpr4_mpu_0_2                     */
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_ADDRESS 0x2130
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_BYTE_ADDRESS 0x84c0
/* Register: cap_mpu_csr.sta_gpr4_mpu.sta_gpr4_mpu_1_2                     */
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_ADDRESS 0x2131
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_BYTE_ADDRESS 0x84c4
/* Wide Register: cap_mpu_csr.sta_gpr5_mpu                                 */
#define CAP_MPU_CSR_STA_GPR5_MPU_ADDRESS 0x2138
#define CAP_MPU_CSR_STA_GPR5_MPU_BYTE_ADDRESS 0x84e0
#define CAP_MPU_CSR_STA_GPR5_MPU_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR5_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_GPR5_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_GPR5_MPU_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_gpr5_mpu.sta_gpr5_mpu_0_2                     */
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_ADDRESS 0x2138
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_BYTE_ADDRESS 0x84e0
/* Register: cap_mpu_csr.sta_gpr5_mpu.sta_gpr5_mpu_1_2                     */
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_ADDRESS 0x2139
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_BYTE_ADDRESS 0x84e4
/* Wide Register: cap_mpu_csr.sta_gpr6_mpu                                 */
#define CAP_MPU_CSR_STA_GPR6_MPU_ADDRESS 0x2140
#define CAP_MPU_CSR_STA_GPR6_MPU_BYTE_ADDRESS 0x8500
#define CAP_MPU_CSR_STA_GPR6_MPU_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR6_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_GPR6_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_GPR6_MPU_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_gpr6_mpu.sta_gpr6_mpu_0_2                     */
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_ADDRESS 0x2140
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_BYTE_ADDRESS 0x8500
/* Register: cap_mpu_csr.sta_gpr6_mpu.sta_gpr6_mpu_1_2                     */
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_ADDRESS 0x2141
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_BYTE_ADDRESS 0x8504
/* Wide Register: cap_mpu_csr.sta_gpr7_mpu                                 */
#define CAP_MPU_CSR_STA_GPR7_MPU_ADDRESS 0x2148
#define CAP_MPU_CSR_STA_GPR7_MPU_BYTE_ADDRESS 0x8520
#define CAP_MPU_CSR_STA_GPR7_MPU_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR7_MPU_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_GPR7_MPU_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_GPR7_MPU_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_gpr7_mpu.sta_gpr7_mpu_0_2                     */
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_ADDRESS 0x2148
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_BYTE_ADDRESS 0x8520
/* Register: cap_mpu_csr.sta_gpr7_mpu.sta_gpr7_mpu_1_2                     */
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_ADDRESS 0x2149
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_BYTE_ADDRESS 0x8524
/* Wide Register: cap_mpu_csr.sta_pend                                     */
#define CAP_MPU_CSR_STA_PEND_ADDRESS 0x2150
#define CAP_MPU_CSR_STA_PEND_BYTE_ADDRESS 0x8540
#define CAP_MPU_CSR_STA_PEND_ARRAY_ELEMENT_SIZE 0x2
#define CAP_MPU_CSR_STA_PEND_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_PEND_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_PEND_ARRAY_INDEX_MIN 0x0
/* Register: cap_mpu_csr.sta_pend.sta_pend_0_2                             */
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_ADDRESS 0x2150
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_BYTE_ADDRESS 0x8540
/* Register: cap_mpu_csr.sta_pend.sta_pend_1_2                             */
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_ADDRESS 0x2151
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_BYTE_ADDRESS 0x8544
/* Register: cap_mpu_csr.sta_error                                         */
#define CAP_MPU_CSR_STA_ERROR_ADDRESS 0x2158
#define CAP_MPU_CSR_STA_ERROR_BYTE_ADDRESS 0x8560
#define CAP_MPU_CSR_STA_ERROR_ARRAY_ELEMENT_SIZE 0x1
#define CAP_MPU_CSR_STA_ERROR_ARRAY_COUNT 0x4
#define CAP_MPU_CSR_STA_ERROR_ARRAY_INDEX_MAX 0x3
#define CAP_MPU_CSR_STA_ERROR_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_mpu_csr.CNT_sdp                                      */
#define CAP_MPU_CSR_CNT_SDP_ADDRESS 0x215c
#define CAP_MPU_CSR_CNT_SDP_BYTE_ADDRESS 0x8570
/* Register: cap_mpu_csr.CNT_sdp.CNT_sdp_0_3                               */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_ADDRESS 0x215c
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_BYTE_ADDRESS 0x8570
/* Register: cap_mpu_csr.CNT_sdp.CNT_sdp_1_3                               */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_ADDRESS 0x215d
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_BYTE_ADDRESS 0x8574
/* Register: cap_mpu_csr.CNT_sdp.CNT_sdp_2_3                               */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_ADDRESS 0x215e
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_BYTE_ADDRESS 0x8578
/* Wide Register: cap_mpu_csr.STA_live_sdp                                 */
#define CAP_MPU_CSR_STA_LIVE_SDP_ADDRESS 0x2160
#define CAP_MPU_CSR_STA_LIVE_SDP_BYTE_ADDRESS 0x8580
/* Register: cap_mpu_csr.STA_live_sdp.STA_live_sdp_0_3                     */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_ADDRESS 0x2160
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_BYTE_ADDRESS 0x8580
/* Register: cap_mpu_csr.STA_live_sdp.STA_live_sdp_1_3                     */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_ADDRESS 0x2161
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_BYTE_ADDRESS 0x8584
/* Register: cap_mpu_csr.STA_live_sdp.STA_live_sdp_2_3                     */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_ADDRESS 0x2162
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_BYTE_ADDRESS 0x8588
/* Register: cap_mpu_csr.STA_stg                                           */
#define CAP_MPU_CSR_STA_STG_ADDRESS 0x2164
#define CAP_MPU_CSR_STA_STG_BYTE_ADDRESS 0x8590
/* Register: cap_mpu_csr.mismatch                                          */
#define CAP_MPU_CSR_MISMATCH_ADDRESS 0x2165
#define CAP_MPU_CSR_MISMATCH_BYTE_ADDRESS 0x8594
/* Register: cap_mpu_csr.cfg_debug_port                                    */
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ADDRESS 0x2166
#define CAP_MPU_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0x8598
/* Register: cap_mpu_csr.cfg_sdp_mem                                       */
#define CAP_MPU_CSR_CFG_SDP_MEM_ADDRESS 0x2167
#define CAP_MPU_CSR_CFG_SDP_MEM_BYTE_ADDRESS 0x859c
/* Wide Register: cap_mpu_csr.sta_sdp_mem                                  */
#define CAP_MPU_CSR_STA_SDP_MEM_ADDRESS 0x2168
#define CAP_MPU_CSR_STA_SDP_MEM_BYTE_ADDRESS 0x85a0
/* Register: cap_mpu_csr.sta_sdp_mem.sta_sdp_mem_0_2                       */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDRESS 0x2168
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BYTE_ADDRESS 0x85a0
/* Register: cap_mpu_csr.sta_sdp_mem.sta_sdp_mem_1_2                       */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDRESS 0x2169
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_BYTE_ADDRESS 0x85a4
/* Register: cap_mpu_csr.cfg_mpu0_icache_data0                             */
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_ADDRESS 0x216a
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BYTE_ADDRESS 0x85a8
/* Register: cap_mpu_csr.sta_mpu0_icache_data0                             */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_ADDRESS 0x216b
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BYTE_ADDRESS 0x85ac
/* Register: cap_mpu_csr.cfg_mpu0_icache_data1                             */
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_ADDRESS 0x216c
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BYTE_ADDRESS 0x85b0
/* Register: cap_mpu_csr.sta_mpu0_icache_data1                             */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_ADDRESS 0x216d
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BYTE_ADDRESS 0x85b4
/* Register: cap_mpu_csr.cfg_mpu1_icache_data0                             */
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_ADDRESS 0x216e
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BYTE_ADDRESS 0x85b8
/* Register: cap_mpu_csr.sta_mpu1_icache_data0                             */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_ADDRESS 0x216f
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BYTE_ADDRESS 0x85bc
/* Register: cap_mpu_csr.cfg_mpu1_icache_data1                             */
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_ADDRESS 0x2170
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BYTE_ADDRESS 0x85c0
/* Register: cap_mpu_csr.sta_mpu1_icache_data1                             */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_ADDRESS 0x2171
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BYTE_ADDRESS 0x85c4
/* Register: cap_mpu_csr.cfg_mpu2_icache_data0                             */
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_ADDRESS 0x2172
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BYTE_ADDRESS 0x85c8
/* Register: cap_mpu_csr.sta_mpu2_icache_data0                             */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_ADDRESS 0x2173
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BYTE_ADDRESS 0x85cc
/* Register: cap_mpu_csr.cfg_mpu2_icache_data1                             */
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_ADDRESS 0x2174
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BYTE_ADDRESS 0x85d0
/* Register: cap_mpu_csr.sta_mpu2_icache_data1                             */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_ADDRESS 0x2175
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BYTE_ADDRESS 0x85d4
/* Register: cap_mpu_csr.cfg_mpu3_icache_data0                             */
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_ADDRESS 0x2176
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BYTE_ADDRESS 0x85d8
/* Register: cap_mpu_csr.sta_mpu3_icache_data0                             */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_ADDRESS 0x2177
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BYTE_ADDRESS 0x85dc
/* Register: cap_mpu_csr.cfg_mpu3_icache_data1                             */
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_ADDRESS 0x2178
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BYTE_ADDRESS 0x85e0
/* Register: cap_mpu_csr.sta_mpu3_icache_data1                             */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_ADDRESS 0x2179
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BYTE_ADDRESS 0x85e4
/* Register: cap_mpu_csr.cfg_mpu0_icache_tag                               */
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_ADDRESS 0x217a
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BYTE_ADDRESS 0x85e8
/* Register: cap_mpu_csr.sta_mpu0_icache_tag                               */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_ADDRESS 0x217b
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BYTE_ADDRESS 0x85ec
/* Register: cap_mpu_csr.cfg_mpu1_icache_tag                               */
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_ADDRESS 0x217c
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BYTE_ADDRESS 0x85f0
/* Register: cap_mpu_csr.sta_mpu1_icache_tag                               */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_ADDRESS 0x217d
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BYTE_ADDRESS 0x85f4
/* Register: cap_mpu_csr.cfg_mpu2_icache_tag                               */
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_ADDRESS 0x217e
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BYTE_ADDRESS 0x85f8
/* Register: cap_mpu_csr.sta_mpu2_icache_tag                               */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_ADDRESS 0x217f
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BYTE_ADDRESS 0x85fc
/* Register: cap_mpu_csr.cfg_mpu3_icache_tag                               */
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_ADDRESS 0x2180
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BYTE_ADDRESS 0x8600
/* Register: cap_mpu_csr.sta_mpu3_icache_tag                               */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_ADDRESS 0x2181
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BYTE_ADDRESS 0x8604
/* Register: cap_mpu_csr.cfg_spare                                         */
#define CAP_MPU_CSR_CFG_SPARE_ADDRESS 0x2182
#define CAP_MPU_CSR_CFG_SPARE_BYTE_ADDRESS 0x8608
/* Register: cap_mpu_csr.sta_spare                                         */
#define CAP_MPU_CSR_STA_SPARE_ADDRESS 0x2183
#define CAP_MPU_CSR_STA_SPARE_BYTE_ADDRESS 0x860c
/* Register: cap_mpu_csr.csr_intr                                          */
#define CAP_MPU_CSR_CSR_INTR_ADDRESS 0x2184
#define CAP_MPU_CSR_CSR_INTR_BYTE_ADDRESS 0x8610
/* Group: cap_mpu_csr.int_groups                                           */
#define CAP_MPU_CSR_INT_GROUPS_ADDRESS 0x2188
#define CAP_MPU_CSR_INT_GROUPS_BYTE_ADDRESS 0x8620
/* Register: cap_mpu_csr.int_groups.intreg                                 */
#define CAP_MPU_CSR_INT_GROUPS_INTREG_ADDRESS 0x2188
#define CAP_MPU_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x8620
/* Register: cap_mpu_csr.int_groups.int_enable_rw_reg                      */
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x2189
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x8624
/* Register: cap_mpu_csr.int_groups.int_rw_reg                             */
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x218a
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x8628
/* Group: cap_mpu_csr.int_err                                              */
#define CAP_MPU_CSR_INT_ERR_ADDRESS 0x218c
#define CAP_MPU_CSR_INT_ERR_BYTE_ADDRESS 0x8630
/* Register: cap_mpu_csr.int_err.intreg                                    */
#define CAP_MPU_CSR_INT_ERR_INTREG_ADDRESS 0x218c
#define CAP_MPU_CSR_INT_ERR_INTREG_BYTE_ADDRESS 0x8630
/* Register: cap_mpu_csr.int_err.int_test_set                              */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ADDRESS 0x218d
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_BYTE_ADDRESS 0x8634
/* Register: cap_mpu_csr.int_err.int_enable_set                            */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ADDRESS 0x218e
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_BYTE_ADDRESS 0x8638
/* Register: cap_mpu_csr.int_err.int_enable_clear                          */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ADDRESS 0x218f
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x863c
/* Group: cap_mpu_csr.int_info                                             */
#define CAP_MPU_CSR_INT_INFO_ADDRESS 0x2190
#define CAP_MPU_CSR_INT_INFO_BYTE_ADDRESS 0x8640
/* Register: cap_mpu_csr.int_info.intreg                                   */
#define CAP_MPU_CSR_INT_INFO_INTREG_ADDRESS 0x2190
#define CAP_MPU_CSR_INT_INFO_INTREG_BYTE_ADDRESS 0x8640
/* Register: cap_mpu_csr.int_info.int_test_set                             */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_ADDRESS 0x2191
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_BYTE_ADDRESS 0x8644
/* Register: cap_mpu_csr.int_info.int_enable_set                           */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_ADDRESS 0x2192
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_BYTE_ADDRESS 0x8648
/* Register: cap_mpu_csr.int_info.int_enable_clear                         */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_ADDRESS 0x2193
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x864c


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_mpu_csr                                            */
/* Addressmap template: cap_mpu_csr                                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 3 */
#define CAP_MPU_CSR_SIZE 0x4000
#define CAP_MPU_CSR_BYTE_SIZE 0x10000
/* Register member: cap_mpu_csr.base                                       */
/* Register type referenced: cap_mpu_csr::base                             */
/* Register template referenced: cap_mpu_csr::base                         */
#define CAP_MPU_CSR_BASE_OFFSET 0x0
#define CAP_MPU_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_MPU_CSR_BASE_READ_ACCESS 1
#define CAP_MPU_CSR_BASE_WRITE_ACCESS 1
#define CAP_MPU_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_MPU_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_BASE_READ_MASK 0xffffffff
#define CAP_MPU_CSR_BASE_WRITE_MASK 0xffffffff
/* Wide Register member: cap_mpu_csr.trace                                 */
/* Wide Register type referenced: cap_mpu_csr::trace                       */
/* Wide Register template referenced: cap_mpu_csr::trace                   */
#define CAP_MPU_CSR_TRACE_OFFSET 0x10
#define CAP_MPU_CSR_TRACE_BYTE_OFFSET 0x40
#define CAP_MPU_CSR_TRACE_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_WRITE_ACCESS 1
/* Register member: cap_mpu_csr::trace.trace_0_3                           */
/* Register type referenced: cap_mpu_csr::trace::trace_0_3                 */
/* Register template referenced: cap_mpu_csr::trace::trace_0_3             */
#define CAP_MPU_CSR_TRACE_TRACE_0_3_OFFSET 0x10
#define CAP_MPU_CSR_TRACE_TRACE_0_3_BYTE_OFFSET 0x40
#define CAP_MPU_CSR_TRACE_TRACE_0_3_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_TRACE_TRACE_0_3_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_TRACE_TRACE_0_3_READ_MASK 0xffffffff
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_mpu_csr::trace.trace_1_3                           */
/* Register type referenced: cap_mpu_csr::trace::trace_1_3                 */
/* Register template referenced: cap_mpu_csr::trace::trace_1_3             */
#define CAP_MPU_CSR_TRACE_TRACE_1_3_OFFSET 0x11
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BYTE_OFFSET 0x44
#define CAP_MPU_CSR_TRACE_TRACE_1_3_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RESET_VALUE 0x00000030
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_TRACE_TRACE_1_3_READ_MASK 0xffffffff
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_mpu_csr::trace.trace_2_3                           */
/* Register type referenced: cap_mpu_csr::trace::trace_2_3                 */
/* Register template referenced: cap_mpu_csr::trace::trace_2_3             */
#define CAP_MPU_CSR_TRACE_TRACE_2_3_OFFSET 0x12
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BYTE_OFFSET 0x48
#define CAP_MPU_CSR_TRACE_TRACE_2_3_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_2_3_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_2_3_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_TRACE_TRACE_2_3_RESET_MASK 0xc00001ff
#define CAP_MPU_CSR_TRACE_TRACE_2_3_READ_MASK 0xffffffff
#define CAP_MPU_CSR_TRACE_TRACE_2_3_WRITE_MASK 0x000001ff
/* Register member: cap_mpu_csr.icache                                     */
/* Register type referenced: cap_mpu_csr::icache                           */
/* Register template referenced: cap_mpu_csr::icache                       */
#define CAP_MPU_CSR_ICACHE_OFFSET 0x20
#define CAP_MPU_CSR_ICACHE_BYTE_OFFSET 0x80
#define CAP_MPU_CSR_ICACHE_READ_ACCESS 1
#define CAP_MPU_CSR_ICACHE_WRITE_ACCESS 1
#define CAP_MPU_CSR_ICACHE_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_ICACHE_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_ICACHE_READ_MASK 0xffffffff
#define CAP_MPU_CSR_ICACHE_WRITE_MASK 0x00000001
/* Wide Memory member: cap_mpu_csr.tag_read                                */
/* Wide Memory type referenced: cap_mpu_csr::tag_read                      */
/* Wide Memory template referenced: cap_mpu_csr::tag_read                  */
#define CAP_MPU_CSR_TAG_READ_OFFSET 0x100
#define CAP_MPU_CSR_TAG_READ_BYTE_OFFSET 0x400
#define CAP_MPU_CSR_TAG_READ_READ_ACCESS 1
#define CAP_MPU_CSR_TAG_READ_WRITE_ACCESS 1
/* Wide Memory member: cap_mpu_csr.icache_sram_read                        */
/* Wide Memory type referenced: cap_mpu_csr::icache_sram_read              */
/* Wide Memory template referenced: cap_mpu_csr::icache_sram_read          */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_OFFSET 0x1000
#define CAP_MPU_CSR_ICACHE_SRAM_READ_BYTE_OFFSET 0x4000
#define CAP_MPU_CSR_ICACHE_SRAM_READ_READ_ACCESS 1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_WRITE_ACCESS 1
/* Register member: cap_mpu_csr.axi_attr                                   */
/* Register type referenced: cap_mpu_csr::axi_attr                         */
/* Register template referenced: cap_mpu_csr::axi_attr                     */
#define CAP_MPU_CSR_AXI_ATTR_OFFSET 0x2000
#define CAP_MPU_CSR_AXI_ATTR_BYTE_OFFSET 0x8000
#define CAP_MPU_CSR_AXI_ATTR_READ_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_WRITE_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_RESET_VALUE 0x000002ff
#define CAP_MPU_CSR_AXI_ATTR_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_AXI_ATTR_READ_MASK 0xffffffff
#define CAP_MPU_CSR_AXI_ATTR_WRITE_MASK 0x0000ffff
/* Register member: cap_mpu_csr.sdp_ctl                                    */
/* Register type referenced: cap_mpu_csr::sdp_ctl                          */
/* Register template referenced: cap_mpu_csr::sdp_ctl                      */
#define CAP_MPU_CSR_SDP_CTL_OFFSET 0x2001
#define CAP_MPU_CSR_SDP_CTL_BYTE_OFFSET 0x8004
#define CAP_MPU_CSR_SDP_CTL_READ_ACCESS 1
#define CAP_MPU_CSR_SDP_CTL_WRITE_ACCESS 1
#define CAP_MPU_CSR_SDP_CTL_RESET_VALUE 0x00000003
#define CAP_MPU_CSR_SDP_CTL_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_SDP_CTL_READ_MASK 0xffffffff
#define CAP_MPU_CSR_SDP_CTL_WRITE_MASK 0x00000003
/* Register member: cap_mpu_csr.mpu_ctl                                    */
/* Register type referenced: cap_mpu_csr::mpu_ctl                          */
/* Register template referenced: cap_mpu_csr::mpu_ctl                      */
#define CAP_MPU_CSR_MPU_CTL_OFFSET 0x2002
#define CAP_MPU_CSR_MPU_CTL_BYTE_OFFSET 0x8008
#define CAP_MPU_CSR_MPU_CTL_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_CTL_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_CTL_RESET_VALUE 0x00000001
#define CAP_MPU_CSR_MPU_CTL_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_MPU_CTL_READ_MASK 0xffffffff
#define CAP_MPU_CSR_MPU_CTL_WRITE_MASK 0x00000007
/* Register member: cap_mpu_csr.mpu_cfg                                    */
/* Register type referenced: cap_mpu_csr::mpu_cfg                          */
/* Register template referenced: cap_mpu_csr::mpu_cfg                      */
#define CAP_MPU_CSR_MPU_CFG_OFFSET 0x2003
#define CAP_MPU_CSR_MPU_CFG_BYTE_OFFSET 0x800c
#define CAP_MPU_CSR_MPU_CFG_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_RESET_VALUE 0x0020801e
#define CAP_MPU_CSR_MPU_CFG_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_MPU_CFG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_MPU_CFG_WRITE_MASK 0x003fffff
/* Register member: cap_mpu_csr.mpu_run                                    */
/* Register type referenced: cap_mpu_csr::mpu_run                          */
/* Register template referenced: cap_mpu_csr::mpu_run                      */
#define CAP_MPU_CSR_MPU_RUN_OFFSET 0x2004
#define CAP_MPU_CSR_MPU_RUN_BYTE_OFFSET 0x8010
#define CAP_MPU_CSR_MPU_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_RUN_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_MPU_RUN_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_MPU_RUN_READ_MASK 0xffffffff
#define CAP_MPU_CSR_MPU_RUN_WRITE_MASK 0x00000007
/* Memory member: cap_mpu_csr.spr_reg                                      */
/* Memory type referenced: cap_mpu_csr::spr_reg                            */
/* Memory template referenced: cap_mpu_csr::spr_reg                        */
#define CAP_MPU_CSR_SPR_REG_OFFSET 0x2008
#define CAP_MPU_CSR_SPR_REG_BYTE_OFFSET 0x8020
#define CAP_MPU_CSR_SPR_REG_READ_ACCESS 1
#define CAP_MPU_CSR_SPR_REG_WRITE_ACCESS 1
#define CAP_MPU_CSR_SPR_REG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_SPR_REG_WRITE_MASK 0xffffffff
/* Register member: cap_mpu_csr.count_stage                                */
/* Register type referenced: cap_mpu_csr::count_stage                      */
/* Register template referenced: cap_mpu_csr::count_stage                  */
#define CAP_MPU_CSR_COUNT_STAGE_OFFSET 0x200c
#define CAP_MPU_CSR_COUNT_STAGE_BYTE_OFFSET 0x8030
#define CAP_MPU_CSR_COUNT_STAGE_READ_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_WRITE_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_RESET_VALUE 0x0000000f
#define CAP_MPU_CSR_COUNT_STAGE_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_COUNT_STAGE_READ_MASK 0xffffffff
#define CAP_MPU_CSR_COUNT_STAGE_WRITE_MASK 0x0000000f
/* Register member: cap_mpu_csr.CNT_cycles                                 */
/* Register type referenced: cap_mpu_csr::CNT_cycles                       */
/* Register template referenced: cap_mpu_csr::CNT_cycles                   */
#define CAP_MPU_CSR_CNT_CYCLES_OFFSET 0x2010
#define CAP_MPU_CSR_CNT_CYCLES_BYTE_OFFSET 0x8040
#define CAP_MPU_CSR_CNT_CYCLES_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_CYCLES_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_CYCLES_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_CYCLES_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_CYCLES_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_CYCLES_WRITE_MASK 0x03ffffff
/* Register member: cap_mpu_csr.CNT_phv_executed                           */
/* Register type referenced: cap_mpu_csr::CNT_phv_executed                 */
/* Register template referenced: cap_mpu_csr::CNT_phv_executed             */
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_OFFSET 0x2014
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_BYTE_OFFSET 0x8050
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_WRITE_MASK 0x000fffff
/* Register member: cap_mpu_csr.CNT_inst_executed                          */
/* Register type referenced: cap_mpu_csr::CNT_inst_executed                */
/* Register template referenced: cap_mpu_csr::CNT_inst_executed            */
#define CAP_MPU_CSR_CNT_INST_EXECUTED_OFFSET 0x2018
#define CAP_MPU_CSR_CNT_INST_EXECUTED_BYTE_OFFSET 0x8060
#define CAP_MPU_CSR_CNT_INST_EXECUTED_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_INST_EXECUTED_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_INST_EXECUTED_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_INST_EXECUTED_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_INST_EXECUTED_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_INST_EXECUTED_WRITE_MASK 0x01ffffff
/* Register member: cap_mpu_csr.CNT_icache_miss                            */
/* Register type referenced: cap_mpu_csr::CNT_icache_miss                  */
/* Register template referenced: cap_mpu_csr::CNT_icache_miss              */
#define CAP_MPU_CSR_CNT_ICACHE_MISS_OFFSET 0x201c
#define CAP_MPU_CSR_CNT_ICACHE_MISS_BYTE_OFFSET 0x8070
#define CAP_MPU_CSR_CNT_ICACHE_MISS_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_ICACHE_MISS_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_ICACHE_MISS_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_ICACHE_MISS_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_ICACHE_MISS_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_ICACHE_MISS_WRITE_MASK 0x0000ffff
/* Register member: cap_mpu_csr.CNT_icache_fill_stall                      */
/* Register type referenced: cap_mpu_csr::CNT_icache_fill_stall            */
/* Register template referenced: cap_mpu_csr::CNT_icache_fill_stall        */
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_OFFSET 0x2020
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_BYTE_OFFSET 0x8080
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_WRITE_MASK 0x00ffffff
/* Register member: cap_mpu_csr.CNT_hazard_stall                           */
/* Register type referenced: cap_mpu_csr::CNT_hazard_stall                 */
/* Register template referenced: cap_mpu_csr::CNT_hazard_stall             */
#define CAP_MPU_CSR_CNT_HAZARD_STALL_OFFSET 0x2024
#define CAP_MPU_CSR_CNT_HAZARD_STALL_BYTE_OFFSET 0x8090
#define CAP_MPU_CSR_CNT_HAZARD_STALL_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_HAZARD_STALL_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_HAZARD_STALL_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_HAZARD_STALL_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_HAZARD_STALL_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_HAZARD_STALL_WRITE_MASK 0x000fffff
/* Register member: cap_mpu_csr.CNT_phvwr_stall                            */
/* Register type referenced: cap_mpu_csr::CNT_phvwr_stall                  */
/* Register template referenced: cap_mpu_csr::CNT_phvwr_stall              */
#define CAP_MPU_CSR_CNT_PHVWR_STALL_OFFSET 0x2028
#define CAP_MPU_CSR_CNT_PHVWR_STALL_BYTE_OFFSET 0x80a0
#define CAP_MPU_CSR_CNT_PHVWR_STALL_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_PHVWR_STALL_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_PHVWR_STALL_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_PHVWR_STALL_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_PHVWR_STALL_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_PHVWR_STALL_WRITE_MASK 0x000fffff
/* Register member: cap_mpu_csr.CNT_memwr_stall                            */
/* Register type referenced: cap_mpu_csr::CNT_memwr_stall                  */
/* Register template referenced: cap_mpu_csr::CNT_memwr_stall              */
#define CAP_MPU_CSR_CNT_MEMWR_STALL_OFFSET 0x202c
#define CAP_MPU_CSR_CNT_MEMWR_STALL_BYTE_OFFSET 0x80b0
#define CAP_MPU_CSR_CNT_MEMWR_STALL_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_MEMWR_STALL_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_MEMWR_STALL_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_MEMWR_STALL_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_MEMWR_STALL_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_MEMWR_STALL_WRITE_MASK 0x0000ffff
/* Register member: cap_mpu_csr.CNT_tblwr_stall                            */
/* Register type referenced: cap_mpu_csr::CNT_tblwr_stall                  */
/* Register template referenced: cap_mpu_csr::CNT_tblwr_stall              */
#define CAP_MPU_CSR_CNT_TBLWR_STALL_OFFSET 0x2030
#define CAP_MPU_CSR_CNT_TBLWR_STALL_BYTE_OFFSET 0x80c0
#define CAP_MPU_CSR_CNT_TBLWR_STALL_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_TBLWR_STALL_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_TBLWR_STALL_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_TBLWR_STALL_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_TBLWR_STALL_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_TBLWR_STALL_WRITE_MASK 0x000fffff
/* Register member: cap_mpu_csr.CNT_fence_stall                            */
/* Register type referenced: cap_mpu_csr::CNT_fence_stall                  */
/* Register template referenced: cap_mpu_csr::CNT_fence_stall              */
#define CAP_MPU_CSR_CNT_FENCE_STALL_OFFSET 0x2034
#define CAP_MPU_CSR_CNT_FENCE_STALL_BYTE_OFFSET 0x80d0
#define CAP_MPU_CSR_CNT_FENCE_STALL_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_FENCE_STALL_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_FENCE_STALL_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_FENCE_STALL_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_FENCE_STALL_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_FENCE_STALL_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_mpu_csr.sta_tbl_addr                          */
/* Wide Register type referenced: cap_mpu_csr::sta_tbl_addr                */
/* Wide Register template referenced: cap_mpu_csr::sta_tbl_addr            */
#define CAP_MPU_CSR_STA_TBL_ADDR_OFFSET 0x2038
#define CAP_MPU_CSR_STA_TBL_ADDR_BYTE_OFFSET 0x80e0
#define CAP_MPU_CSR_STA_TBL_ADDR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TBL_ADDR_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_tbl_addr.sta_tbl_addr_0_2             */
/* Register type referenced: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_0_2   */
/* Register template referenced: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_0_2 */
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_OFFSET 0x2038
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_BYTE_OFFSET 0x80e0
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_tbl_addr.sta_tbl_addr_1_2             */
/* Register type referenced: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_1_2   */
/* Register template referenced: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_1_2 */
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_OFFSET 0x2039
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_BYTE_OFFSET 0x80e4
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.sta_table                                  */
/* Register type referenced: cap_mpu_csr::sta_table                        */
/* Register template referenced: cap_mpu_csr::sta_table                    */
#define CAP_MPU_CSR_STA_TABLE_OFFSET 0x2040
#define CAP_MPU_CSR_STA_TABLE_BYTE_OFFSET 0x8100
#define CAP_MPU_CSR_STA_TABLE_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TABLE_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TABLE_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_TABLE_RESET_MASK 0xc0000000
#define CAP_MPU_CSR_STA_TABLE_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_TABLE_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_data                              */
/* Wide Register type referenced: cap_mpu_csr::sta_data                    */
/* Wide Register template referenced: cap_mpu_csr::sta_data                */
#define CAP_MPU_CSR_STA_DATA_OFFSET 0x2080
#define CAP_MPU_CSR_STA_DATA_BYTE_OFFSET 0x8200
#define CAP_MPU_CSR_STA_DATA_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_data.sta_data_0_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_0_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_0_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_OFFSET 0x2080
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_BYTE_OFFSET 0x8200
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_1_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_1_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_1_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_OFFSET 0x2081
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_BYTE_OFFSET 0x8204
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_2_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_2_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_2_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_OFFSET 0x2082
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_BYTE_OFFSET 0x8208
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_3_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_3_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_3_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_OFFSET 0x2083
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_BYTE_OFFSET 0x820c
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_4_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_4_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_4_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_OFFSET 0x2084
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_BYTE_OFFSET 0x8210
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_5_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_5_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_5_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_OFFSET 0x2085
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_BYTE_OFFSET 0x8214
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_6_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_6_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_6_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_OFFSET 0x2086
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_BYTE_OFFSET 0x8218
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_7_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_7_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_7_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_OFFSET 0x2087
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_BYTE_OFFSET 0x821c
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_8_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_8_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_8_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_OFFSET 0x2088
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_BYTE_OFFSET 0x8220
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_9_16                    */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_9_16          */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_9_16      */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_OFFSET 0x2089
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_BYTE_OFFSET 0x8224
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_10_16                   */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_10_16         */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_10_16     */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_OFFSET 0x208a
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_BYTE_OFFSET 0x8228
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_11_16                   */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_11_16         */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_11_16     */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_OFFSET 0x208b
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_BYTE_OFFSET 0x822c
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_12_16                   */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_12_16         */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_12_16     */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_OFFSET 0x208c
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_BYTE_OFFSET 0x8230
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_13_16                   */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_13_16         */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_13_16     */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_OFFSET 0x208d
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_BYTE_OFFSET 0x8234
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_14_16                   */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_14_16         */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_14_16     */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_OFFSET 0x208e
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_BYTE_OFFSET 0x8238
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_data.sta_data_15_16                   */
/* Register type referenced: cap_mpu_csr::sta_data::sta_data_15_16         */
/* Register template referenced: cap_mpu_csr::sta_data::sta_data_15_16     */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_OFFSET 0x208f
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_BYTE_OFFSET 0x823c
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_key                               */
/* Wide Register type referenced: cap_mpu_csr::sta_key                     */
/* Wide Register template referenced: cap_mpu_csr::sta_key                 */
#define CAP_MPU_CSR_STA_KEY_OFFSET 0x20c0
#define CAP_MPU_CSR_STA_KEY_BYTE_OFFSET 0x8300
#define CAP_MPU_CSR_STA_KEY_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_key.sta_key_0_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_0_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_0_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_OFFSET 0x20c0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_BYTE_OFFSET 0x8300
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_1_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_1_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_1_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_OFFSET 0x20c1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_BYTE_OFFSET 0x8304
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_2_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_2_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_2_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_OFFSET 0x20c2
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_BYTE_OFFSET 0x8308
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_3_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_3_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_3_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_OFFSET 0x20c3
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_BYTE_OFFSET 0x830c
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_4_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_4_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_4_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_OFFSET 0x20c4
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_BYTE_OFFSET 0x8310
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_5_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_5_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_5_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_OFFSET 0x20c5
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_BYTE_OFFSET 0x8314
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_6_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_6_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_6_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_OFFSET 0x20c6
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_BYTE_OFFSET 0x8318
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_7_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_7_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_7_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_OFFSET 0x20c7
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_BYTE_OFFSET 0x831c
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_8_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_8_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_8_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_OFFSET 0x20c8
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_BYTE_OFFSET 0x8320
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_9_16                      */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_9_16            */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_9_16        */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_OFFSET 0x20c9
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_BYTE_OFFSET 0x8324
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_10_16                     */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_10_16           */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_10_16       */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_OFFSET 0x20ca
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_BYTE_OFFSET 0x8328
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_11_16                     */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_11_16           */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_11_16       */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_OFFSET 0x20cb
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_BYTE_OFFSET 0x832c
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_12_16                     */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_12_16           */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_12_16       */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_OFFSET 0x20cc
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_BYTE_OFFSET 0x8330
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_13_16                     */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_13_16           */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_13_16       */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_OFFSET 0x20cd
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_BYTE_OFFSET 0x8334
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_14_16                     */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_14_16           */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_14_16       */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_OFFSET 0x20ce
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_BYTE_OFFSET 0x8338
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_key.sta_key_15_16                     */
/* Register type referenced: cap_mpu_csr::sta_key::sta_key_15_16           */
/* Register template referenced: cap_mpu_csr::sta_key::sta_key_15_16       */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_OFFSET 0x20cf
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_BYTE_OFFSET 0x833c
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_pc_mpu                            */
/* Wide Register type referenced: cap_mpu_csr::sta_pc_mpu                  */
/* Wide Register template referenced: cap_mpu_csr::sta_pc_mpu              */
#define CAP_MPU_CSR_STA_PC_MPU_OFFSET 0x2100
#define CAP_MPU_CSR_STA_PC_MPU_BYTE_OFFSET 0x8400
#define CAP_MPU_CSR_STA_PC_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PC_MPU_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_pc_mpu.sta_pc_mpu_0_2                 */
/* Register type referenced: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_0_2       */
/* Register template referenced: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_0_2   */
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_OFFSET 0x2100
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_BYTE_OFFSET 0x8400
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_pc_mpu.sta_pc_mpu_1_2                 */
/* Register type referenced: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_1_2       */
/* Register template referenced: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_1_2   */
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_OFFSET 0x2101
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_BYTE_OFFSET 0x8404
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_ctl_mpu                           */
/* Wide Register type referenced: cap_mpu_csr::sta_ctl_mpu                 */
/* Wide Register template referenced: cap_mpu_csr::sta_ctl_mpu             */
#define CAP_MPU_CSR_STA_CTL_MPU_OFFSET 0x2108
#define CAP_MPU_CSR_STA_CTL_MPU_BYTE_OFFSET 0x8420
#define CAP_MPU_CSR_STA_CTL_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_ctl_mpu.sta_ctl_mpu_0_2               */
/* Register type referenced: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_0_2     */
/* Register template referenced: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_0_2 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_OFFSET 0x2108
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_BYTE_OFFSET 0x8420
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_ctl_mpu.sta_ctl_mpu_1_2               */
/* Register type referenced: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_1_2     */
/* Register template referenced: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_1_2 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_OFFSET 0x2109
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_BYTE_OFFSET 0x8424
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_RESET_MASK 0xfffc0000
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.sta_mpu                                    */
/* Register type referenced: cap_mpu_csr::sta_mpu                          */
/* Register template referenced: cap_mpu_csr::sta_mpu                      */
#define CAP_MPU_CSR_STA_MPU_OFFSET 0x2110
#define CAP_MPU_CSR_STA_MPU_BYTE_OFFSET 0x8440
#define CAP_MPU_CSR_STA_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU_RESET_MASK 0xffffff80
#define CAP_MPU_CSR_STA_MPU_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_gpr1_mpu                          */
/* Wide Register type referenced: cap_mpu_csr::sta_gpr1_mpu                */
/* Wide Register template referenced: cap_mpu_csr::sta_gpr1_mpu            */
#define CAP_MPU_CSR_STA_GPR1_MPU_OFFSET 0x2118
#define CAP_MPU_CSR_STA_GPR1_MPU_BYTE_OFFSET 0x8460
#define CAP_MPU_CSR_STA_GPR1_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR1_MPU_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_gpr1_mpu.sta_gpr1_mpu_0_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_0_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_0_2 */
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_OFFSET 0x2118
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_BYTE_OFFSET 0x8460
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_gpr1_mpu.sta_gpr1_mpu_1_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_1_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_1_2 */
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_OFFSET 0x2119
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_BYTE_OFFSET 0x8464
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_gpr2_mpu                          */
/* Wide Register type referenced: cap_mpu_csr::sta_gpr2_mpu                */
/* Wide Register template referenced: cap_mpu_csr::sta_gpr2_mpu            */
#define CAP_MPU_CSR_STA_GPR2_MPU_OFFSET 0x2120
#define CAP_MPU_CSR_STA_GPR2_MPU_BYTE_OFFSET 0x8480
#define CAP_MPU_CSR_STA_GPR2_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR2_MPU_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_gpr2_mpu.sta_gpr2_mpu_0_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_0_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_0_2 */
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_OFFSET 0x2120
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_BYTE_OFFSET 0x8480
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_gpr2_mpu.sta_gpr2_mpu_1_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_1_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_1_2 */
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_OFFSET 0x2121
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_BYTE_OFFSET 0x8484
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_gpr3_mpu                          */
/* Wide Register type referenced: cap_mpu_csr::sta_gpr3_mpu                */
/* Wide Register template referenced: cap_mpu_csr::sta_gpr3_mpu            */
#define CAP_MPU_CSR_STA_GPR3_MPU_OFFSET 0x2128
#define CAP_MPU_CSR_STA_GPR3_MPU_BYTE_OFFSET 0x84a0
#define CAP_MPU_CSR_STA_GPR3_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR3_MPU_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_gpr3_mpu.sta_gpr3_mpu_0_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_0_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_0_2 */
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_OFFSET 0x2128
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_BYTE_OFFSET 0x84a0
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_gpr3_mpu.sta_gpr3_mpu_1_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_1_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_1_2 */
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_OFFSET 0x2129
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_BYTE_OFFSET 0x84a4
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_gpr4_mpu                          */
/* Wide Register type referenced: cap_mpu_csr::sta_gpr4_mpu                */
/* Wide Register template referenced: cap_mpu_csr::sta_gpr4_mpu            */
#define CAP_MPU_CSR_STA_GPR4_MPU_OFFSET 0x2130
#define CAP_MPU_CSR_STA_GPR4_MPU_BYTE_OFFSET 0x84c0
#define CAP_MPU_CSR_STA_GPR4_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR4_MPU_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_gpr4_mpu.sta_gpr4_mpu_0_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_0_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_0_2 */
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_OFFSET 0x2130
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_BYTE_OFFSET 0x84c0
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_gpr4_mpu.sta_gpr4_mpu_1_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_1_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_1_2 */
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_OFFSET 0x2131
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_BYTE_OFFSET 0x84c4
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_gpr5_mpu                          */
/* Wide Register type referenced: cap_mpu_csr::sta_gpr5_mpu                */
/* Wide Register template referenced: cap_mpu_csr::sta_gpr5_mpu            */
#define CAP_MPU_CSR_STA_GPR5_MPU_OFFSET 0x2138
#define CAP_MPU_CSR_STA_GPR5_MPU_BYTE_OFFSET 0x84e0
#define CAP_MPU_CSR_STA_GPR5_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR5_MPU_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_gpr5_mpu.sta_gpr5_mpu_0_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_0_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_0_2 */
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_OFFSET 0x2138
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_BYTE_OFFSET 0x84e0
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_gpr5_mpu.sta_gpr5_mpu_1_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_1_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_1_2 */
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_OFFSET 0x2139
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_BYTE_OFFSET 0x84e4
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_gpr6_mpu                          */
/* Wide Register type referenced: cap_mpu_csr::sta_gpr6_mpu                */
/* Wide Register template referenced: cap_mpu_csr::sta_gpr6_mpu            */
#define CAP_MPU_CSR_STA_GPR6_MPU_OFFSET 0x2140
#define CAP_MPU_CSR_STA_GPR6_MPU_BYTE_OFFSET 0x8500
#define CAP_MPU_CSR_STA_GPR6_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR6_MPU_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_gpr6_mpu.sta_gpr6_mpu_0_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_0_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_0_2 */
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_OFFSET 0x2140
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_BYTE_OFFSET 0x8500
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_gpr6_mpu.sta_gpr6_mpu_1_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_1_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_1_2 */
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_OFFSET 0x2141
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_BYTE_OFFSET 0x8504
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_gpr7_mpu                          */
/* Wide Register type referenced: cap_mpu_csr::sta_gpr7_mpu                */
/* Wide Register template referenced: cap_mpu_csr::sta_gpr7_mpu            */
#define CAP_MPU_CSR_STA_GPR7_MPU_OFFSET 0x2148
#define CAP_MPU_CSR_STA_GPR7_MPU_BYTE_OFFSET 0x8520
#define CAP_MPU_CSR_STA_GPR7_MPU_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR7_MPU_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_gpr7_mpu.sta_gpr7_mpu_0_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_0_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_0_2 */
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_OFFSET 0x2148
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_BYTE_OFFSET 0x8520
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_gpr7_mpu.sta_gpr7_mpu_1_2             */
/* Register type referenced: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_1_2   */
/* Register template referenced: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_1_2 */
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_OFFSET 0x2149
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_BYTE_OFFSET 0x8524
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.sta_pend                              */
/* Wide Register type referenced: cap_mpu_csr::sta_pend                    */
/* Wide Register template referenced: cap_mpu_csr::sta_pend                */
#define CAP_MPU_CSR_STA_PEND_OFFSET 0x2150
#define CAP_MPU_CSR_STA_PEND_BYTE_OFFSET 0x8540
#define CAP_MPU_CSR_STA_PEND_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PEND_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_pend.sta_pend_0_2                     */
/* Register type referenced: cap_mpu_csr::sta_pend::sta_pend_0_2           */
/* Register template referenced: cap_mpu_csr::sta_pend::sta_pend_0_2       */
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_OFFSET 0x2150
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_BYTE_OFFSET 0x8540
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_pend.sta_pend_1_2                     */
/* Register type referenced: cap_mpu_csr::sta_pend::sta_pend_1_2           */
/* Register template referenced: cap_mpu_csr::sta_pend::sta_pend_1_2       */
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_OFFSET 0x2151
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_BYTE_OFFSET 0x8544
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_RESET_MASK 0xfffffffc
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.sta_error                                  */
/* Register type referenced: cap_mpu_csr::sta_error                        */
/* Register template referenced: cap_mpu_csr::sta_error                    */
#define CAP_MPU_CSR_STA_ERROR_OFFSET 0x2158
#define CAP_MPU_CSR_STA_ERROR_BYTE_OFFSET 0x8560
#define CAP_MPU_CSR_STA_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_ERROR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_ERROR_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_ERROR_RESET_MASK 0xfffffffc
#define CAP_MPU_CSR_STA_ERROR_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_ERROR_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpu_csr.CNT_sdp                               */
/* Wide Register type referenced: cap_mpu_csr::CNT_sdp                     */
/* Wide Register template referenced: cap_mpu_csr::CNT_sdp                 */
#define CAP_MPU_CSR_CNT_SDP_OFFSET 0x215c
#define CAP_MPU_CSR_CNT_SDP_BYTE_OFFSET 0x8570
#define CAP_MPU_CSR_CNT_SDP_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_WRITE_ACCESS 1
/* Register member: cap_mpu_csr::CNT_sdp.CNT_sdp_0_3                       */
/* Register type referenced: cap_mpu_csr::CNT_sdp::CNT_sdp_0_3             */
/* Register template referenced: cap_mpu_csr::CNT_sdp::CNT_sdp_0_3         */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_OFFSET 0x215c
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_BYTE_OFFSET 0x8570
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_WRITE_MASK 0xffffff00
/* Register member: cap_mpu_csr::CNT_sdp.CNT_sdp_1_3                       */
/* Register type referenced: cap_mpu_csr::CNT_sdp::CNT_sdp_1_3             */
/* Register template referenced: cap_mpu_csr::CNT_sdp::CNT_sdp_1_3         */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_OFFSET 0x215d
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_BYTE_OFFSET 0x8574
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_mpu_csr::CNT_sdp.CNT_sdp_2_3                       */
/* Register type referenced: cap_mpu_csr::CNT_sdp::CNT_sdp_2_3             */
/* Register template referenced: cap_mpu_csr::CNT_sdp::CNT_sdp_2_3         */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_OFFSET 0x215e
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_BYTE_OFFSET 0x8578
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_RESET_MASK 0xffffff00
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_WRITE_MASK 0x000000ff
/* Wide Register member: cap_mpu_csr.STA_live_sdp                          */
/* Wide Register type referenced: cap_mpu_csr::STA_live_sdp                */
/* Wide Register template referenced: cap_mpu_csr::STA_live_sdp            */
#define CAP_MPU_CSR_STA_LIVE_SDP_OFFSET 0x2160
#define CAP_MPU_CSR_STA_LIVE_SDP_BYTE_OFFSET 0x8580
#define CAP_MPU_CSR_STA_LIVE_SDP_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::STA_live_sdp.STA_live_sdp_0_3             */
/* Register type referenced: cap_mpu_csr::STA_live_sdp::STA_live_sdp_0_3   */
/* Register template referenced: cap_mpu_csr::STA_live_sdp::STA_live_sdp_0_3 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_OFFSET 0x2160
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_BYTE_OFFSET 0x8580
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::STA_live_sdp.STA_live_sdp_1_3             */
/* Register type referenced: cap_mpu_csr::STA_live_sdp::STA_live_sdp_1_3   */
/* Register template referenced: cap_mpu_csr::STA_live_sdp::STA_live_sdp_1_3 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_OFFSET 0x2161
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_BYTE_OFFSET 0x8584
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::STA_live_sdp.STA_live_sdp_2_3             */
/* Register type referenced: cap_mpu_csr::STA_live_sdp::STA_live_sdp_2_3   */
/* Register template referenced: cap_mpu_csr::STA_live_sdp::STA_live_sdp_2_3 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_OFFSET 0x2162
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_BYTE_OFFSET 0x8588
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RESET_MASK 0xffffc000
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.STA_stg                                    */
/* Register type referenced: cap_mpu_csr::STA_stg                          */
/* Register template referenced: cap_mpu_csr::STA_stg                      */
#define CAP_MPU_CSR_STA_STG_OFFSET 0x2164
#define CAP_MPU_CSR_STA_STG_BYTE_OFFSET 0x8590
#define CAP_MPU_CSR_STA_STG_READ_ACCESS 1
#define CAP_MPU_CSR_STA_STG_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_STG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_STG_RESET_MASK 0xfc000000
#define CAP_MPU_CSR_STA_STG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_STG_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.mismatch                                   */
/* Register type referenced: cap_mpu_csr::mismatch                         */
/* Register template referenced: cap_mpu_csr::mismatch                     */
#define CAP_MPU_CSR_MISMATCH_OFFSET 0x2165
#define CAP_MPU_CSR_MISMATCH_BYTE_OFFSET 0x8594
#define CAP_MPU_CSR_MISMATCH_READ_ACCESS 1
#define CAP_MPU_CSR_MISMATCH_WRITE_ACCESS 0
#define CAP_MPU_CSR_MISMATCH_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_MISMATCH_RESET_MASK 0xffff8000
#define CAP_MPU_CSR_MISMATCH_READ_MASK 0xffffffff
#define CAP_MPU_CSR_MISMATCH_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_debug_port                             */
/* Register type referenced: cap_mpu_csr::cfg_debug_port                   */
/* Register template referenced: cap_mpu_csr::cfg_debug_port               */
#define CAP_MPU_CSR_CFG_DEBUG_PORT_OFFSET 0x2166
#define CAP_MPU_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x8598
#define CAP_MPU_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x0000000f
/* Register member: cap_mpu_csr.cfg_sdp_mem                                */
/* Register type referenced: cap_mpu_csr::cfg_sdp_mem                      */
/* Register template referenced: cap_mpu_csr::cfg_sdp_mem                  */
#define CAP_MPU_CSR_CFG_SDP_MEM_OFFSET 0x2167
#define CAP_MPU_CSR_CFG_SDP_MEM_BYTE_OFFSET 0x859c
#define CAP_MPU_CSR_CFG_SDP_MEM_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_SDP_MEM_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_SDP_MEM_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_SDP_MEM_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_SDP_MEM_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_SDP_MEM_WRITE_MASK 0x00000007
/* Wide Register member: cap_mpu_csr.sta_sdp_mem                           */
/* Wide Register type referenced: cap_mpu_csr::sta_sdp_mem                 */
/* Wide Register template referenced: cap_mpu_csr::sta_sdp_mem             */
#define CAP_MPU_CSR_STA_SDP_MEM_OFFSET 0x2168
#define CAP_MPU_CSR_STA_SDP_MEM_BYTE_OFFSET 0x85a0
#define CAP_MPU_CSR_STA_SDP_MEM_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_WRITE_ACCESS 0
/* Register member: cap_mpu_csr::sta_sdp_mem.sta_sdp_mem_0_2               */
/* Register type referenced: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2     */
/* Register template referenced: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2 */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_OFFSET 0x2168
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BYTE_OFFSET 0x85a0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::sta_sdp_mem.sta_sdp_mem_1_2               */
/* Register type referenced: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_1_2     */
/* Register template referenced: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_1_2 */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_OFFSET 0x2169
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_BYTE_OFFSET 0x85a4
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_RESET_MASK 0xffffffc0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu0_icache_data0                      */
/* Register type referenced: cap_mpu_csr::cfg_mpu0_icache_data0            */
/* Register template referenced: cap_mpu_csr::cfg_mpu0_icache_data0        */
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_OFFSET 0x216a
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BYTE_OFFSET 0x85a8
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu0_icache_data0                      */
/* Register type referenced: cap_mpu_csr::sta_mpu0_icache_data0            */
/* Register template referenced: cap_mpu_csr::sta_mpu0_icache_data0        */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_OFFSET 0x216b
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BYTE_OFFSET 0x85ac
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_RESET_MASK 0xfffff800
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu0_icache_data1                      */
/* Register type referenced: cap_mpu_csr::cfg_mpu0_icache_data1            */
/* Register template referenced: cap_mpu_csr::cfg_mpu0_icache_data1        */
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_OFFSET 0x216c
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BYTE_OFFSET 0x85b0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu0_icache_data1                      */
/* Register type referenced: cap_mpu_csr::sta_mpu0_icache_data1            */
/* Register template referenced: cap_mpu_csr::sta_mpu0_icache_data1        */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_OFFSET 0x216d
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BYTE_OFFSET 0x85b4
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_RESET_MASK 0xfffff800
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu1_icache_data0                      */
/* Register type referenced: cap_mpu_csr::cfg_mpu1_icache_data0            */
/* Register template referenced: cap_mpu_csr::cfg_mpu1_icache_data0        */
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_OFFSET 0x216e
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BYTE_OFFSET 0x85b8
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu1_icache_data0                      */
/* Register type referenced: cap_mpu_csr::sta_mpu1_icache_data0            */
/* Register template referenced: cap_mpu_csr::sta_mpu1_icache_data0        */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_OFFSET 0x216f
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BYTE_OFFSET 0x85bc
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_RESET_MASK 0xfffff800
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu1_icache_data1                      */
/* Register type referenced: cap_mpu_csr::cfg_mpu1_icache_data1            */
/* Register template referenced: cap_mpu_csr::cfg_mpu1_icache_data1        */
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_OFFSET 0x2170
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BYTE_OFFSET 0x85c0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu1_icache_data1                      */
/* Register type referenced: cap_mpu_csr::sta_mpu1_icache_data1            */
/* Register template referenced: cap_mpu_csr::sta_mpu1_icache_data1        */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_OFFSET 0x2171
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BYTE_OFFSET 0x85c4
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_RESET_MASK 0xfffff800
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu2_icache_data0                      */
/* Register type referenced: cap_mpu_csr::cfg_mpu2_icache_data0            */
/* Register template referenced: cap_mpu_csr::cfg_mpu2_icache_data0        */
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_OFFSET 0x2172
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BYTE_OFFSET 0x85c8
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu2_icache_data0                      */
/* Register type referenced: cap_mpu_csr::sta_mpu2_icache_data0            */
/* Register template referenced: cap_mpu_csr::sta_mpu2_icache_data0        */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_OFFSET 0x2173
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BYTE_OFFSET 0x85cc
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_RESET_MASK 0xfffff800
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu2_icache_data1                      */
/* Register type referenced: cap_mpu_csr::cfg_mpu2_icache_data1            */
/* Register template referenced: cap_mpu_csr::cfg_mpu2_icache_data1        */
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_OFFSET 0x2174
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BYTE_OFFSET 0x85d0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu2_icache_data1                      */
/* Register type referenced: cap_mpu_csr::sta_mpu2_icache_data1            */
/* Register template referenced: cap_mpu_csr::sta_mpu2_icache_data1        */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_OFFSET 0x2175
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BYTE_OFFSET 0x85d4
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_RESET_MASK 0xfffff800
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu3_icache_data0                      */
/* Register type referenced: cap_mpu_csr::cfg_mpu3_icache_data0            */
/* Register template referenced: cap_mpu_csr::cfg_mpu3_icache_data0        */
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_OFFSET 0x2176
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BYTE_OFFSET 0x85d8
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu3_icache_data0                      */
/* Register type referenced: cap_mpu_csr::sta_mpu3_icache_data0            */
/* Register template referenced: cap_mpu_csr::sta_mpu3_icache_data0        */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_OFFSET 0x2177
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BYTE_OFFSET 0x85dc
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_RESET_MASK 0xfffff800
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu3_icache_data1                      */
/* Register type referenced: cap_mpu_csr::cfg_mpu3_icache_data1            */
/* Register template referenced: cap_mpu_csr::cfg_mpu3_icache_data1        */
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_OFFSET 0x2178
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BYTE_OFFSET 0x85e0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu3_icache_data1                      */
/* Register type referenced: cap_mpu_csr::sta_mpu3_icache_data1            */
/* Register template referenced: cap_mpu_csr::sta_mpu3_icache_data1        */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_OFFSET 0x2179
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BYTE_OFFSET 0x85e4
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_RESET_MASK 0xfffff800
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu0_icache_tag                        */
/* Register type referenced: cap_mpu_csr::cfg_mpu0_icache_tag              */
/* Register template referenced: cap_mpu_csr::cfg_mpu0_icache_tag          */
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_OFFSET 0x217a
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BYTE_OFFSET 0x85e8
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu0_icache_tag                        */
/* Register type referenced: cap_mpu_csr::sta_mpu0_icache_tag              */
/* Register template referenced: cap_mpu_csr::sta_mpu0_icache_tag          */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_OFFSET 0x217b
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BYTE_OFFSET 0x85ec
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_RESET_MASK 0xfffffffc
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu1_icache_tag                        */
/* Register type referenced: cap_mpu_csr::cfg_mpu1_icache_tag              */
/* Register template referenced: cap_mpu_csr::cfg_mpu1_icache_tag          */
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_OFFSET 0x217c
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BYTE_OFFSET 0x85f0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu1_icache_tag                        */
/* Register type referenced: cap_mpu_csr::sta_mpu1_icache_tag              */
/* Register template referenced: cap_mpu_csr::sta_mpu1_icache_tag          */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_OFFSET 0x217d
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BYTE_OFFSET 0x85f4
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_RESET_MASK 0xfffffffc
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu2_icache_tag                        */
/* Register type referenced: cap_mpu_csr::cfg_mpu2_icache_tag              */
/* Register template referenced: cap_mpu_csr::cfg_mpu2_icache_tag          */
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_OFFSET 0x217e
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BYTE_OFFSET 0x85f8
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu2_icache_tag                        */
/* Register type referenced: cap_mpu_csr::sta_mpu2_icache_tag              */
/* Register template referenced: cap_mpu_csr::sta_mpu2_icache_tag          */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_OFFSET 0x217f
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BYTE_OFFSET 0x85fc
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_RESET_MASK 0xfffffffc
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_mpu3_icache_tag                        */
/* Register type referenced: cap_mpu_csr::cfg_mpu3_icache_tag              */
/* Register template referenced: cap_mpu_csr::cfg_mpu3_icache_tag          */
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_OFFSET 0x2180
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BYTE_OFFSET 0x8600
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr.sta_mpu3_icache_tag                        */
/* Register type referenced: cap_mpu_csr::sta_mpu3_icache_tag              */
/* Register template referenced: cap_mpu_csr::sta_mpu3_icache_tag          */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_OFFSET 0x2181
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BYTE_OFFSET 0x8604
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_RESET_MASK 0xfffffffc
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.cfg_spare                                  */
/* Register type referenced: cap_mpu_csr::cfg_spare                        */
/* Register template referenced: cap_mpu_csr::cfg_spare                    */
#define CAP_MPU_CSR_CFG_SPARE_OFFSET 0x2182
#define CAP_MPU_CSR_CFG_SPARE_BYTE_OFFSET 0x8608
#define CAP_MPU_CSR_CFG_SPARE_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_SPARE_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_SPARE_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CFG_SPARE_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_SPARE_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_SPARE_WRITE_MASK 0xffffffff
/* Register member: cap_mpu_csr.sta_spare                                  */
/* Register type referenced: cap_mpu_csr::sta_spare                        */
/* Register template referenced: cap_mpu_csr::sta_spare                    */
#define CAP_MPU_CSR_STA_SPARE_OFFSET 0x2183
#define CAP_MPU_CSR_STA_SPARE_BYTE_OFFSET 0x860c
#define CAP_MPU_CSR_STA_SPARE_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SPARE_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SPARE_READ_MASK 0xffffffff
#define CAP_MPU_CSR_STA_SPARE_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr.csr_intr                                   */
/* Register type referenced: cap_mpu_csr::csr_intr                         */
/* Register template referenced: cap_mpu_csr::csr_intr                     */
#define CAP_MPU_CSR_CSR_INTR_OFFSET 0x2184
#define CAP_MPU_CSR_CSR_INTR_BYTE_OFFSET 0x8610
#define CAP_MPU_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_MPU_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_MPU_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_MPU_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_MPU_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_mpu_csr.int_groups                                    */
/* Group type referenced: cap_mpu_csr::int_groups                          */
/* Group template referenced: cap_mpu_csr::intgrp_status                   */
#define CAP_MPU_CSR_INT_GROUPS_OFFSET 0x2188
#define CAP_MPU_CSR_INT_GROUPS_BYTE_OFFSET 0x8620
#define CAP_MPU_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_mpu_csr.int_err                                       */
/* Group type referenced: cap_mpu_csr::int_err                             */
/* Group template referenced: cap_mpu_csr::intgrp                          */
#define CAP_MPU_CSR_INT_ERR_OFFSET 0x218c
#define CAP_MPU_CSR_INT_ERR_BYTE_OFFSET 0x8630
#define CAP_MPU_CSR_INT_ERR_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_WRITE_ACCESS 1
/* Group member: cap_mpu_csr.int_info                                      */
/* Group type referenced: cap_mpu_csr::int_info                            */
/* Group template referenced: cap_mpu_csr::intgrp                          */
#define CAP_MPU_CSR_INT_INFO_OFFSET 0x2190
#define CAP_MPU_CSR_INT_INFO_BYTE_OFFSET 0x8640
#define CAP_MPU_CSR_INT_INFO_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_WRITE_ACCESS 1

/* Register type: cap_mpu_csr::base                                        */
/* Register template: cap_mpu_csr::base                                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_mpu_csr::base.scratch_reg                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_MPU_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_MPU_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_MPU_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_MPU_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_MPU_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_MPU_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::trace                                  */
/* Wide Register template: cap_mpu_csr::trace                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 129 */
#define CAP_MPU_CSR_TRACE_SIZE 0x4
#define CAP_MPU_CSR_TRACE_BYTE_SIZE 0x10

/* Register type: cap_mpu_csr::trace::trace_0_3                            */
/* Register template: cap_mpu_csr::trace::trace_0_3                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 129 */
/* Field member: cap_mpu_csr::trace::trace_0_3.watch_pc_26_0               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_MSB 31
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_LSB 5
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_WIDTH 27
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_RESET 0x0000000
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_FIELD_MASK 0xffffffe0
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_GET(x) \
   (((x) & 0xffffffe0) >> 5)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_SET(x) \
   (((x) << 5) & 0xffffffe0)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_PC_26_0_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0) | ((r) & 0x0000001f))
/* Field member: cap_mpu_csr::trace::trace_0_3.watch_enable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_MSB 4
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_LSB 4
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_RESET 0x0
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_WATCH_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::trace::trace_0_3.phv_error                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_MSB 3
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_LSB 3
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_RESET 0x0
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_ERROR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::trace::trace_0_3.phv_debug                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_MSB 2
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_LSB 2
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_RESET 0x0
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_PHV_DEBUG_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::trace::trace_0_3.trace_enable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_MSB 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_LSB 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_RESET 0x0
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_TRACE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::trace::trace_0_3.enable                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_MSB 0
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_LSB 0
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_TRACE_TRACE_0_3_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::trace::trace_1_3                            */
/* Register template: cap_mpu_csr::trace::trace_1_3                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 129 */
/* Field member: cap_mpu_csr::trace::trace_1_3.base_addr_23_0              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_MSB 31
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_LSB 8
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_WIDTH 24
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_RESET 0x000000
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_FIELD_MASK 0xffffff00
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_BASE_ADDR_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_mpu_csr::trace::trace_1_3.rst                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_MSB 7
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_LSB 7
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_RESET 0x0
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_FIELD_MASK 0x00000080
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_SET(x) (((x) << 7) & 0x00000080)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_RST_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpu_csr::trace::trace_1_3.wrap                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_MSB 6
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_LSB 6
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_RESET 0x0
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_SET(x) (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WRAP_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::trace::trace_1_3.instructions                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_MSB 5
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_LSB 5
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_RESET 0x1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_INSTRUCTIONS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::trace::trace_1_3.table_and_key               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_MSB 4
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_LSB 4
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_RESET 0x1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_TABLE_AND_KEY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::trace::trace_1_3.watch_pc_30_27              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_MSB 3
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_LSB 0
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_WIDTH 4
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_RESET 0x0
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_FIELD_MASK 0x0000000f
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_GET(x) ((x) & 0x0000000f)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_SET(x) ((x) & 0x0000000f)
#define CAP_MPU_CSR_TRACE_TRACE_1_3_WATCH_PC_30_27_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_mpu_csr::trace::trace_2_3                            */
/* Register template: cap_mpu_csr::trace::trace_2_3                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 129 */
/* Field member: cap_mpu_csr::trace::trace_2_3.debug_generation            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_GENERATION_MSB 29
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_GENERATION_LSB 29
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_GENERATION_WIDTH 1
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_GENERATION_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_GENERATION_WRITE_ACCESS 0
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_GENERATION_FIELD_MASK 0x20000000
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_GENERATION_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_GENERATION_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_GENERATION_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_mpu_csr::trace::trace_2_3.debug_index                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_INDEX_MSB 28
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_INDEX_LSB 9
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_INDEX_WIDTH 20
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_INDEX_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_INDEX_WRITE_ACCESS 0
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_INDEX_FIELD_MASK 0x1ffffe00
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_INDEX_GET(x) \
   (((x) & 0x1ffffe00) >> 9)
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_INDEX_SET(x) \
   (((x) << 9) & 0x1ffffe00)
#define CAP_MPU_CSR_TRACE_TRACE_2_3_DEBUG_INDEX_MODIFY(r, x) \
   ((((x) << 9) & 0x1ffffe00) | ((r) & 0xe00001ff))
/* Field member: cap_mpu_csr::trace::trace_2_3.buf_size                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_MSB 8
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_LSB 4
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_WIDTH 5
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_RESET 0x00
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_FIELD_MASK 0x000001f0
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_GET(x) (((x) & 0x000001f0) >> 4)
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_SET(x) \
   (((x) << 4) & 0x000001f0)
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BUF_SIZE_MODIFY(r, x) \
   ((((x) << 4) & 0x000001f0) | ((r) & 0xfffffe0f))
/* Field member: cap_mpu_csr::trace::trace_2_3.base_addr_27_24             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_MSB 3
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_LSB 0
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_WIDTH 4
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_READ_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_WRITE_ACCESS 1
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_RESET 0x0
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_FIELD_MASK 0x0000000f
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_GET(x) ((x) & 0x0000000f)
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_SET(x) ((x) & 0x0000000f)
#define CAP_MPU_CSR_TRACE_TRACE_2_3_BASE_ADDR_27_24_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_mpu_csr::icache                                      */
/* Register template: cap_mpu_csr::icache                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 178 */
/* Field member: cap_mpu_csr::icache.invalidate                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 181 */
#define CAP_MPU_CSR_ICACHE_INVALIDATE_MSB 0
#define CAP_MPU_CSR_ICACHE_INVALIDATE_LSB 0
#define CAP_MPU_CSR_ICACHE_INVALIDATE_WIDTH 1
#define CAP_MPU_CSR_ICACHE_INVALIDATE_READ_ACCESS 1
#define CAP_MPU_CSR_ICACHE_INVALIDATE_WRITE_ACCESS 1
#define CAP_MPU_CSR_ICACHE_INVALIDATE_RESET 0x0
#define CAP_MPU_CSR_ICACHE_INVALIDATE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_ICACHE_INVALIDATE_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_ICACHE_INVALIDATE_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_ICACHE_INVALIDATE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_mpu_csr::tag_read                                 */
/* Wide Memory template: cap_mpu_csr::tag_read                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 192 */
#define CAP_MPU_CSR_TAG_READ_SIZE 0x40
#define CAP_MPU_CSR_TAG_READ_BYTE_SIZE 0x100
#define CAP_MPU_CSR_TAG_READ_ENTRIES 0x20
#define CAP_MPU_CSR_TAG_READ_MSB 48
#define CAP_MPU_CSR_TAG_READ_LSB 0
#define CAP_MPU_CSR_TAG_READ_WIDTH 49
#define CAP_MPU_CSR_TAG_READ_MASK 0x0001ffffffffffff
#define CAP_MPU_CSR_TAG_READ_GET(x) ((x) & 0x0001ffffffffffff)
#define CAP_MPU_CSR_TAG_READ_SET(x) ((x) & 0x0001ffffffffffff)
/* Wide Register member: cap_mpu_csr::tag_read.data                        */
/* Wide Register type referenced: cap_mpu_csr::tag_read::data              */
/* Wide Register template referenced: cap_mpu_csr::tag_read::data          */
#define CAP_MPU_CSR_TAG_READ_DATA_OFFSET 0x0
#define CAP_MPU_CSR_TAG_READ_DATA_BYTE_OFFSET 0x0
#define CAP_MPU_CSR_TAG_READ_DATA_READ_ACCESS 1
#define CAP_MPU_CSR_TAG_READ_DATA_WRITE_ACCESS 1
/* Register member: cap_mpu_csr::tag_read::data.data_0_2                   */
/* Register type referenced: cap_mpu_csr::tag_read::data::data_0_2         */
/* Register template referenced: cap_mpu_csr::tag_read::data::data_0_2     */
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_OFFSET 0x0
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_BYTE_OFFSET 0x0
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_WRITE_ACCESS 1
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_RESET_MASK 0xfffffffe
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr::tag_read::data.data_1_2                   */
/* Register type referenced: cap_mpu_csr::tag_read::data::data_1_2         */
/* Register template referenced: cap_mpu_csr::tag_read::data::data_1_2     */
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_OFFSET 0x1
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_BYTE_OFFSET 0x4
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_WRITE_ACCESS 1
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_1_2_WRITE_MASK 0x00000000

/* Wide Register type: cap_mpu_csr::tag_read::data                         */
/* Wide Register template: cap_mpu_csr::tag_read::data                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 199 */
#define CAP_MPU_CSR_TAG_READ_DATA_SIZE 0x1
#define CAP_MPU_CSR_TAG_READ_DATA_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::tag_read::data::data_0_2                    */
/* Register template: cap_mpu_csr::tag_read::data::data_0_2                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 199 */
/* Field member: cap_mpu_csr::tag_read::data::data_0_2.value               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_VALUE_MSB 0
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_VALUE_LSB 0
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_VALUE_WIDTH 1
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_VALUE_READ_ACCESS 1
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_VALUE_WRITE_ACCESS 1
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_VALUE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_VALUE_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_VALUE_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_TAG_READ_DATA_DATA_0_2_VALUE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::tag_read::data::data_1_2                    */
/* Register template: cap_mpu_csr::tag_read::data::data_1_2                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 199 */

/* Wide Memory type: cap_mpu_csr::icache_sram_read                         */
/* Wide Memory template: cap_mpu_csr::icache_sram_read                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 205 */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_SIZE 0x400
#define CAP_MPU_CSR_ICACHE_SRAM_READ_BYTE_SIZE 0x1000
#define CAP_MPU_CSR_ICACHE_SRAM_READ_ENTRIES 0x200
#define CAP_MPU_CSR_ICACHE_SRAM_READ_MSB 63
#define CAP_MPU_CSR_ICACHE_SRAM_READ_LSB 0
#define CAP_MPU_CSR_ICACHE_SRAM_READ_WIDTH 64
#define CAP_MPU_CSR_ICACHE_SRAM_READ_MASK 0xffffffffffffffff
#define CAP_MPU_CSR_ICACHE_SRAM_READ_GET(x) ((x) & 0xffffffffffffffff)
#define CAP_MPU_CSR_ICACHE_SRAM_READ_SET(x) ((x) & 0xffffffffffffffff)
/* Wide Register member: cap_mpu_csr::icache_sram_read.data                */
/* Wide Register type referenced: cap_mpu_csr::icache_sram_read::data      */
/* Wide Register template referenced: cap_mpu_csr::icache_sram_read::data  */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_OFFSET 0x0
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_BYTE_OFFSET 0x0
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_READ_ACCESS 1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_WRITE_ACCESS 1
/* Register member: cap_mpu_csr::icache_sram_read::data.data_0_2           */
/* Register type referenced: cap_mpu_csr::icache_sram_read::data::data_0_2 */
/* Register template referenced: cap_mpu_csr::icache_sram_read::data::data_0_2 */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_OFFSET 0x0
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_BYTE_OFFSET 0x0
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_READ_ACCESS 1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_WRITE_ACCESS 1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_RESET_MASK 0xfffffffe
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_WRITE_MASK 0x00000001
/* Register member: cap_mpu_csr::icache_sram_read::data.data_1_2           */
/* Register type referenced: cap_mpu_csr::icache_sram_read::data::data_1_2 */
/* Register template referenced: cap_mpu_csr::icache_sram_read::data::data_1_2 */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_OFFSET 0x1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_BYTE_OFFSET 0x4
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_READ_ACCESS 1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_WRITE_ACCESS 1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_READ_MASK 0xffffffff
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_1_2_WRITE_MASK 0x00000000

/* Wide Register type: cap_mpu_csr::icache_sram_read::data                 */
/* Wide Register template: cap_mpu_csr::icache_sram_read::data             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 212 */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_SIZE 0x1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::icache_sram_read::data::data_0_2            */
/* Register template: cap_mpu_csr::icache_sram_read::data::data_0_2        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 212 */
/* Field member: cap_mpu_csr::icache_sram_read::data::data_0_2.value       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_VALUE_MSB 0
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_VALUE_LSB 0
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_VALUE_WIDTH 1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_VALUE_READ_ACCESS 1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_VALUE_WRITE_ACCESS 1
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_VALUE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_VALUE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_VALUE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_ICACHE_SRAM_READ_DATA_DATA_0_2_VALUE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::icache_sram_read::data::data_1_2            */
/* Register template: cap_mpu_csr::icache_sram_read::data::data_1_2        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 212 */

/* Register type: cap_mpu_csr::axi_attr                                    */
/* Register template: cap_mpu_csr::axi_attr                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 219 */
/* Field member: cap_mpu_csr::axi_attr.lock                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_AXI_ATTR_LOCK_MSB 15
#define CAP_MPU_CSR_AXI_ATTR_LOCK_LSB 15
#define CAP_MPU_CSR_AXI_ATTR_LOCK_WIDTH 1
#define CAP_MPU_CSR_AXI_ATTR_LOCK_READ_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_LOCK_WRITE_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_LOCK_RESET 0x0
#define CAP_MPU_CSR_AXI_ATTR_LOCK_FIELD_MASK 0x00008000
#define CAP_MPU_CSR_AXI_ATTR_LOCK_GET(x) (((x) & 0x00008000) >> 15)
#define CAP_MPU_CSR_AXI_ATTR_LOCK_SET(x) (((x) << 15) & 0x00008000)
#define CAP_MPU_CSR_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_mpu_csr::axi_attr.qos                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_AXI_ATTR_QOS_MSB 14
#define CAP_MPU_CSR_AXI_ATTR_QOS_LSB 11
#define CAP_MPU_CSR_AXI_ATTR_QOS_WIDTH 4
#define CAP_MPU_CSR_AXI_ATTR_QOS_READ_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_QOS_WRITE_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_QOS_RESET 0x0
#define CAP_MPU_CSR_AXI_ATTR_QOS_FIELD_MASK 0x00007800
#define CAP_MPU_CSR_AXI_ATTR_QOS_GET(x) (((x) & 0x00007800) >> 11)
#define CAP_MPU_CSR_AXI_ATTR_QOS_SET(x) (((x) << 11) & 0x00007800)
#define CAP_MPU_CSR_AXI_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800) | ((r) & 0xffff87ff))
/* Field member: cap_mpu_csr::axi_attr.prot                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_AXI_ATTR_PROT_MSB 10
#define CAP_MPU_CSR_AXI_ATTR_PROT_LSB 8
#define CAP_MPU_CSR_AXI_ATTR_PROT_WIDTH 3
#define CAP_MPU_CSR_AXI_ATTR_PROT_READ_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_PROT_WRITE_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_PROT_RESET 0x2
#define CAP_MPU_CSR_AXI_ATTR_PROT_FIELD_MASK 0x00000700
#define CAP_MPU_CSR_AXI_ATTR_PROT_GET(x) (((x) & 0x00000700) >> 8)
#define CAP_MPU_CSR_AXI_ATTR_PROT_SET(x) (((x) << 8) & 0x00000700)
#define CAP_MPU_CSR_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700) | ((r) & 0xfffff8ff))
/* Field member: cap_mpu_csr::axi_attr.awcache                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_MSB 7
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_LSB 4
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_WIDTH 4
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_READ_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_WRITE_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_RESET 0xf
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_FIELD_MASK 0x000000f0
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_GET(x) (((x) & 0x000000f0) >> 4)
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_SET(x) (((x) << 4) & 0x000000f0)
#define CAP_MPU_CSR_AXI_ATTR_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_mpu_csr::axi_attr.arcache                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_MSB 3
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_LSB 0
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_WIDTH 4
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_READ_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_WRITE_ACCESS 1
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_RESET 0xf
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_FIELD_MASK 0x0000000f
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_GET(x) ((x) & 0x0000000f)
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_SET(x) ((x) & 0x0000000f)
#define CAP_MPU_CSR_AXI_ATTR_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_mpu_csr::sdp_ctl                                     */
/* Register template: cap_mpu_csr::sdp_ctl                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 246 */
/* Field member: cap_mpu_csr::sdp_ctl.mask_frame_size                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_MSB 1
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_LSB 1
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_WIDTH 1
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_READ_ACCESS 1
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_WRITE_ACCESS 1
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_RESET 0x1
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_SDP_CTL_MASK_FRAME_SIZE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sdp_ctl.enable_compress                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_MSB 0
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_LSB 0
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_WIDTH 1
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_READ_ACCESS 1
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_WRITE_ACCESS 1
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_RESET 0x1
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_SDP_CTL_ENABLE_COMPRESS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::mpu_ctl                                     */
/* Register template: cap_mpu_csr::mpu_ctl                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 259 */
/* Field member: cap_mpu_csr::mpu_ctl.enable_pipe_freeze_on_stop           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_MSB 2
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_LSB 2
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_WIDTH 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_RESET 0x0
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_MPU_CTL_ENABLE_PIPE_FREEZE_ON_STOP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::mpu_ctl.enable_error_stop                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_MSB 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_LSB 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_WIDTH 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_RESET 0x0
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_MPU_CTL_ENABLE_ERROR_STOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::mpu_ctl.enable_stop                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_MSB 0
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_LSB 0
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_WIDTH 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_RESET 0x1
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_MPU_CTL_ENABLE_STOP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::mpu_cfg                                     */
/* Register template: cap_mpu_csr::mpu_cfg                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 277 */
/* Field member: cap_mpu_csr::mpu_cfg.te_clean_wb_enable                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_MSB 21
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_LSB 21
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_WIDTH 1
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_RESET 0x1
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_FIELD_MASK 0x00200000
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MPU_CSR_MPU_CFG_TE_CLEAN_WB_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_mpu_csr::mpu_cfg.max_inst_count                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_MSB 20
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_LSB 5
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_WIDTH 16
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_RESET 0x0400
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_FIELD_MASK 0x001fffe0
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_GET(x) (((x) & 0x001fffe0) >> 5)
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_SET(x) (((x) << 5) & 0x001fffe0)
#define CAP_MPU_CSR_MPU_CFG_MAX_INST_COUNT_MODIFY(r, x) \
   ((((x) << 5) & 0x001fffe0) | ((r) & 0xffe0001f))
/* Field member: cap_mpu_csr::mpu_cfg.icache_table_id                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_MSB 4
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_LSB 1
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_WIDTH 4
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_RESET 0xf
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_FIELD_MASK 0x0000001e
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_GET(x) (((x) & 0x0000001e) >> 1)
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_SET(x) (((x) << 1) & 0x0000001e)
#define CAP_MPU_CSR_MPU_CFG_ICACHE_TABLE_ID_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001e) | ((r) & 0xffffffe1))
/* Field member: cap_mpu_csr::mpu_cfg.stall_wb_full                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_MSB 0
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_LSB 0
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_WIDTH 1
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_RESET 0x0
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_MPU_CFG_STALL_WB_FULL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::mpu_run                                     */
/* Register template: cap_mpu_csr::mpu_run                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 298 */
/* Field member: cap_mpu_csr::mpu_run.step_pulse                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 317 */
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_MSB 2
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_LSB 2
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_WIDTH 1
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_RESET 0x0
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_MPU_RUN_STEP_PULSE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::mpu_run.stop_pulse                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 309 */
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_MSB 1
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_LSB 1
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_WIDTH 1
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_RESET 0x0
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_MPU_RUN_STOP_PULSE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::mpu_run.start_pulse                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 301 */
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_MSB 0
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_LSB 0
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_WIDTH 1
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_READ_ACCESS 1
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_WRITE_ACCESS 1
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_RESET 0x0
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_MPU_RUN_START_PULSE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: cap_mpu_csr::spr_reg                                       */
/* Memory template: cap_mpu_csr::spr_reg                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 328 */
#define CAP_MPU_CSR_SPR_REG_SIZE 0x4
#define CAP_MPU_CSR_SPR_REG_BYTE_SIZE 0x10
#define CAP_MPU_CSR_SPR_REG_ENTRIES 0x4
#define CAP_MPU_CSR_SPR_REG_MSB 31
#define CAP_MPU_CSR_SPR_REG_LSB 0
#define CAP_MPU_CSR_SPR_REG_WIDTH 32
#define CAP_MPU_CSR_SPR_REG_MASK 0xffffffff
#define CAP_MPU_CSR_SPR_REG_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_SPR_REG_SET(x) ((x) & 0xffffffff)
/* Register member: cap_mpu_csr::spr_reg.data                              */
/* Register type referenced: cap_mpu_csr::spr_reg::data                    */
/* Register template referenced: cap_mpu_csr::spr_reg::data                */
#define CAP_MPU_CSR_SPR_REG_DATA_OFFSET 0x0
#define CAP_MPU_CSR_SPR_REG_DATA_BYTE_OFFSET 0x0
#define CAP_MPU_CSR_SPR_REG_DATA_READ_ACCESS 1
#define CAP_MPU_CSR_SPR_REG_DATA_WRITE_ACCESS 1
#define CAP_MPU_CSR_SPR_REG_DATA_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_SPR_REG_DATA_RESET_MASK 0xfffffffe
#define CAP_MPU_CSR_SPR_REG_DATA_READ_MASK 0xffffffff
#define CAP_MPU_CSR_SPR_REG_DATA_WRITE_MASK 0x00000001

/* Register type: cap_mpu_csr::spr_reg::data                               */
/* Register template: cap_mpu_csr::spr_reg::data                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 335 */
/* Field member: cap_mpu_csr::spr_reg::data.value                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_MPU_CSR_SPR_REG_DATA_VALUE_MSB 0
#define CAP_MPU_CSR_SPR_REG_DATA_VALUE_LSB 0
#define CAP_MPU_CSR_SPR_REG_DATA_VALUE_WIDTH 1
#define CAP_MPU_CSR_SPR_REG_DATA_VALUE_READ_ACCESS 1
#define CAP_MPU_CSR_SPR_REG_DATA_VALUE_WRITE_ACCESS 1
#define CAP_MPU_CSR_SPR_REG_DATA_VALUE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_SPR_REG_DATA_VALUE_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_SPR_REG_DATA_VALUE_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_SPR_REG_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::count_stage                                 */
/* Register template: cap_mpu_csr::count_stage                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 342 */
/* Field member: cap_mpu_csr::count_stage.stop_on_saturate                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_MSB 3
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_LSB 3
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_WIDTH 1
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_READ_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_WRITE_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_RESET 0x1
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_COUNT_STAGE_STOP_ON_SATURATE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::count_stage.watch                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_MSB 2
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_LSB 2
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_WIDTH 1
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_READ_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_WRITE_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_RESET 0x1
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_COUNT_STAGE_WATCH_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::count_stage.debug                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_MSB 1
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_LSB 1
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_WIDTH 1
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_READ_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_WRITE_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_RESET 0x1
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_COUNT_STAGE_DEBUG_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::count_stage.always_on                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_MSB 0
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_LSB 0
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_WIDTH 1
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_READ_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_WRITE_ACCESS 1
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_RESET 0x1
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_COUNT_STAGE_ALWAYS_ON_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::CNT_cycles                                  */
/* Register template: cap_mpu_csr::CNT_cycles                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 367 */
/* Field member: cap_mpu_csr::CNT_cycles.counter                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 371 */
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_MSB 25
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_WIDTH 26
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_RESET 0x0000000
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_FIELD_MASK 0x03ffffff
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_GET(x) ((x) & 0x03ffffff)
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_SET(x) ((x) & 0x03ffffff)
#define CAP_MPU_CSR_CNT_CYCLES_COUNTER_MODIFY(r, x) \
   (((x) & 0x03ffffff) | ((r) & 0xfc000000))

/* Register type: cap_mpu_csr::CNT_phv_executed                            */
/* Register template: cap_mpu_csr::CNT_phv_executed                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 380 */
/* Field member: cap_mpu_csr::CNT_phv_executed.counter                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 384 */
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_MSB 19
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_WIDTH 20
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_RESET 0x00000
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_FIELD_MASK 0x000fffff
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_GET(x) ((x) & 0x000fffff)
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_SET(x) ((x) & 0x000fffff)
#define CAP_MPU_CSR_CNT_PHV_EXECUTED_COUNTER_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Register type: cap_mpu_csr::CNT_inst_executed                           */
/* Register template: cap_mpu_csr::CNT_inst_executed                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 393 */
/* Field member: cap_mpu_csr::CNT_inst_executed.counter                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 397 */
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_MSB 24
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_WIDTH 25
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_RESET 0x0000000
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_FIELD_MASK 0x01ffffff
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_GET(x) ((x) & 0x01ffffff)
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_SET(x) ((x) & 0x01ffffff)
#define CAP_MPU_CSR_CNT_INST_EXECUTED_COUNTER_MODIFY(r, x) \
   (((x) & 0x01ffffff) | ((r) & 0xfe000000))

/* Register type: cap_mpu_csr::CNT_icache_miss                             */
/* Register template: cap_mpu_csr::CNT_icache_miss                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 406 */
/* Field member: cap_mpu_csr::CNT_icache_miss.counter                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 410 */
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_MSB 15
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_WIDTH 16
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_RESET 0x0000
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_FIELD_MASK 0x0000ffff
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_GET(x) ((x) & 0x0000ffff)
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_SET(x) ((x) & 0x0000ffff)
#define CAP_MPU_CSR_CNT_ICACHE_MISS_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_mpu_csr::CNT_icache_fill_stall                       */
/* Register template: cap_mpu_csr::CNT_icache_fill_stall                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 419 */
/* Field member: cap_mpu_csr::CNT_icache_fill_stall.counter                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 423 */
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_MSB 23
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_WIDTH 24
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_RESET 0x000000
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_FIELD_MASK 0x00ffffff
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_GET(x) ((x) & 0x00ffffff)
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_SET(x) ((x) & 0x00ffffff)
#define CAP_MPU_CSR_CNT_ICACHE_FILL_STALL_COUNTER_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Register type: cap_mpu_csr::CNT_hazard_stall                            */
/* Register template: cap_mpu_csr::CNT_hazard_stall                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 432 */
/* Field member: cap_mpu_csr::CNT_hazard_stall.counter                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 436 */
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_MSB 19
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_WIDTH 20
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_RESET 0x00000
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_FIELD_MASK 0x000fffff
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_GET(x) ((x) & 0x000fffff)
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_SET(x) ((x) & 0x000fffff)
#define CAP_MPU_CSR_CNT_HAZARD_STALL_COUNTER_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Register type: cap_mpu_csr::CNT_phvwr_stall                             */
/* Register template: cap_mpu_csr::CNT_phvwr_stall                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 445 */
/* Field member: cap_mpu_csr::CNT_phvwr_stall.counter                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 449 */
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_MSB 19
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_WIDTH 20
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_RESET 0x00000
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_FIELD_MASK 0x000fffff
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_GET(x) ((x) & 0x000fffff)
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_SET(x) ((x) & 0x000fffff)
#define CAP_MPU_CSR_CNT_PHVWR_STALL_COUNTER_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Register type: cap_mpu_csr::CNT_memwr_stall                             */
/* Register template: cap_mpu_csr::CNT_memwr_stall                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 458 */
/* Field member: cap_mpu_csr::CNT_memwr_stall.counter                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 462 */
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_MSB 15
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_WIDTH 16
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_RESET 0x0000
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_FIELD_MASK 0x0000ffff
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_GET(x) ((x) & 0x0000ffff)
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_SET(x) ((x) & 0x0000ffff)
#define CAP_MPU_CSR_CNT_MEMWR_STALL_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_mpu_csr::CNT_tblwr_stall                             */
/* Register template: cap_mpu_csr::CNT_tblwr_stall                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 471 */
/* Field member: cap_mpu_csr::CNT_tblwr_stall.counter                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 475 */
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_MSB 19
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_WIDTH 20
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_RESET 0x00000
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_FIELD_MASK 0x000fffff
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_GET(x) ((x) & 0x000fffff)
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_SET(x) ((x) & 0x000fffff)
#define CAP_MPU_CSR_CNT_TBLWR_STALL_COUNTER_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Register type: cap_mpu_csr::CNT_fence_stall                             */
/* Register template: cap_mpu_csr::CNT_fence_stall                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 484 */
/* Field member: cap_mpu_csr::CNT_fence_stall.counter                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 488 */
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_MSB 15
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_LSB 0
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_WIDTH 16
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_RESET 0x0000
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_FIELD_MASK 0x0000ffff
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_GET(x) ((x) & 0x0000ffff)
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_SET(x) ((x) & 0x0000ffff)
#define CAP_MPU_CSR_CNT_FENCE_STALL_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_mpu_csr::sta_tbl_addr                           */
/* Wide Register template: cap_mpu_csr::sta_tbl_addr                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 497 */
#define CAP_MPU_CSR_STA_TBL_ADDR_SIZE 0x2
#define CAP_MPU_CSR_STA_TBL_ADDR_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_0_2              */
/* Register template: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_0_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 497 */
/* Field member: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_0_2.in_mpu_31_0   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_IN_MPU_31_0_MSB 31
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_IN_MPU_31_0_LSB 0
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_IN_MPU_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_IN_MPU_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_IN_MPU_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_IN_MPU_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_IN_MPU_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_IN_MPU_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_0_2_IN_MPU_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_1_2              */
/* Register template: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_1_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 497 */
/* Field member: cap_mpu_csr::sta_tbl_addr::sta_tbl_addr_1_2.in_mpu_63_32  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_IN_MPU_63_32_MSB 31
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_IN_MPU_63_32_LSB 0
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_IN_MPU_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_IN_MPU_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_IN_MPU_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_IN_MPU_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_IN_MPU_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_IN_MPU_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_TBL_ADDR_STA_TBL_ADDR_1_2_IN_MPU_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_table                                   */
/* Register template: cap_mpu_csr::sta_table                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 505 */
/* Field member: cap_mpu_csr::sta_table.mpu_processing_table_latency       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_LATENCY_MSB 29
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_LATENCY_LSB 14
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_LATENCY_WIDTH 16
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_LATENCY_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_LATENCY_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_LATENCY_FIELD_MASK 0x3fffc000
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_LATENCY_GET(x) \
   (((x) & 0x3fffc000) >> 14)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_LATENCY_SET(x) \
   (((x) << 14) & 0x3fffc000)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_LATENCY_MODIFY(r, x) \
   ((((x) << 14) & 0x3fffc000) | ((r) & 0xc0003fff))
/* Field member: cap_mpu_csr::sta_table.mpu_processing_pkt_id              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_PKT_ID_MSB 13
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_PKT_ID_LSB 6
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_PKT_ID_WIDTH 8
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_PKT_ID_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_PKT_ID_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_PKT_ID_FIELD_MASK 0x00003fc0
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_PKT_ID_GET(x) \
   (((x) & 0x00003fc0) >> 6)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_PKT_ID_SET(x) \
   (((x) << 6) & 0x00003fc0)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_PKT_ID_MODIFY(r, x) \
   ((((x) << 6) & 0x00003fc0) | ((r) & 0xffffc03f))
/* Field member: cap_mpu_csr::sta_table.mpu_processing_table_id            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_ID_MSB 5
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_ID_LSB 2
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_ID_WIDTH 4
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_ID_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_ID_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_ID_FIELD_MASK 0x0000003c
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_ID_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_ID_SET(x) \
   (((x) << 2) & 0x0000003c)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_ID_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: cap_mpu_csr::sta_table.mpu_processing_table_sram          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_SRAM_MSB 1
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_SRAM_LSB 1
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_SRAM_WIDTH 1
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_SRAM_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_SRAM_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_SRAM_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_SRAM_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_SRAM_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_SRAM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_table.mpu_processing_table_pcie          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_PCIE_MSB 0
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_PCIE_LSB 0
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_PCIE_WIDTH 1
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_PCIE_READ_ACCESS 1
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_PCIE_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_PCIE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_PCIE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_PCIE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_TABLE_MPU_PROCESSING_TABLE_PCIE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_mpu_csr::sta_data                               */
/* Wide Register template: cap_mpu_csr::sta_data                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
#define CAP_MPU_CSR_STA_DATA_SIZE 0x10
#define CAP_MPU_CSR_STA_DATA_BYTE_SIZE 0x40

/* Register type: cap_mpu_csr::sta_data::sta_data_0_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_0_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_0_16.td_31_0              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_TD_31_0_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_TD_31_0_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_TD_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_TD_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_TD_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_TD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_TD_31_0_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_TD_31_0_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_0_16_TD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_1_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_1_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_1_16.td_63_32             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_TD_63_32_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_TD_63_32_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_TD_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_TD_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_TD_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_TD_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_TD_63_32_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_TD_63_32_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_1_16_TD_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_2_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_2_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_2_16.td_95_64             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_TD_95_64_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_TD_95_64_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_TD_95_64_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_TD_95_64_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_TD_95_64_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_TD_95_64_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_TD_95_64_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_TD_95_64_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_2_16_TD_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_3_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_3_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_3_16.td_127_96            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_TD_127_96_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_TD_127_96_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_TD_127_96_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_TD_127_96_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_TD_127_96_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_TD_127_96_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_TD_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_TD_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_3_16_TD_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_4_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_4_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_4_16.td_159_128           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_TD_159_128_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_TD_159_128_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_TD_159_128_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_TD_159_128_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_TD_159_128_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_TD_159_128_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_TD_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_TD_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_4_16_TD_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_5_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_5_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_5_16.td_191_160           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_TD_191_160_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_TD_191_160_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_TD_191_160_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_TD_191_160_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_TD_191_160_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_TD_191_160_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_TD_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_TD_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_5_16_TD_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_6_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_6_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_6_16.td_223_192           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_TD_223_192_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_TD_223_192_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_TD_223_192_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_TD_223_192_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_TD_223_192_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_TD_223_192_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_TD_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_TD_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_6_16_TD_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_7_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_7_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_7_16.td_255_224           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_TD_255_224_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_TD_255_224_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_TD_255_224_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_TD_255_224_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_TD_255_224_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_TD_255_224_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_TD_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_TD_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_7_16_TD_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_8_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_8_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_8_16.td_287_256           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_TD_287_256_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_TD_287_256_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_TD_287_256_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_TD_287_256_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_TD_287_256_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_TD_287_256_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_TD_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_TD_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_8_16_TD_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_9_16                     */
/* Register template: cap_mpu_csr::sta_data::sta_data_9_16                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_9_16.td_319_288           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_TD_319_288_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_TD_319_288_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_TD_319_288_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_TD_319_288_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_TD_319_288_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_TD_319_288_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_TD_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_TD_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_9_16_TD_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_10_16                    */
/* Register template: cap_mpu_csr::sta_data::sta_data_10_16                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_10_16.td_351_320          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_TD_351_320_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_TD_351_320_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_TD_351_320_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_TD_351_320_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_TD_351_320_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_TD_351_320_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_TD_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_TD_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_10_16_TD_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_11_16                    */
/* Register template: cap_mpu_csr::sta_data::sta_data_11_16                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_11_16.td_383_352          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_TD_383_352_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_TD_383_352_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_TD_383_352_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_TD_383_352_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_TD_383_352_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_TD_383_352_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_TD_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_TD_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_11_16_TD_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_12_16                    */
/* Register template: cap_mpu_csr::sta_data::sta_data_12_16                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_12_16.td_415_384          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_TD_415_384_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_TD_415_384_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_TD_415_384_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_TD_415_384_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_TD_415_384_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_TD_415_384_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_TD_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_TD_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_12_16_TD_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_13_16                    */
/* Register template: cap_mpu_csr::sta_data::sta_data_13_16                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_13_16.td_447_416          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_TD_447_416_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_TD_447_416_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_TD_447_416_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_TD_447_416_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_TD_447_416_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_TD_447_416_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_TD_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_TD_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_13_16_TD_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_14_16                    */
/* Register template: cap_mpu_csr::sta_data::sta_data_14_16                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_14_16.td_479_448          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_TD_479_448_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_TD_479_448_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_TD_479_448_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_TD_479_448_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_TD_479_448_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_TD_479_448_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_TD_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_TD_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_14_16_TD_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_data::sta_data_15_16                    */
/* Register template: cap_mpu_csr::sta_data::sta_data_15_16                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
/* Field member: cap_mpu_csr::sta_data::sta_data_15_16.td_511_480          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_TD_511_480_MSB 31
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_TD_511_480_LSB 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_TD_511_480_WIDTH 32
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_TD_511_480_READ_ACCESS 1
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_TD_511_480_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_TD_511_480_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_TD_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_TD_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_DATA_STA_DATA_15_16_TD_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_key                                */
/* Wide Register template: cap_mpu_csr::sta_key                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
#define CAP_MPU_CSR_STA_KEY_SIZE 0x10
#define CAP_MPU_CSR_STA_KEY_BYTE_SIZE 0x40

/* Register type: cap_mpu_csr::sta_key::sta_key_0_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_0_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_0_16.kd_31_0                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_KD_31_0_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_KD_31_0_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_KD_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_KD_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_KD_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_KD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_KD_31_0_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_KD_31_0_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_0_16_KD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_1_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_1_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_1_16.kd_63_32               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_KD_63_32_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_KD_63_32_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_KD_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_KD_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_KD_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_KD_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_KD_63_32_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_KD_63_32_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_1_16_KD_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_2_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_2_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_2_16.kd_95_64               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_KD_95_64_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_KD_95_64_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_KD_95_64_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_KD_95_64_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_KD_95_64_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_KD_95_64_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_KD_95_64_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_KD_95_64_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_2_16_KD_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_3_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_3_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_3_16.kd_127_96              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_KD_127_96_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_KD_127_96_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_KD_127_96_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_KD_127_96_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_KD_127_96_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_KD_127_96_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_KD_127_96_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_KD_127_96_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_3_16_KD_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_4_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_4_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_4_16.kd_159_128             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_KD_159_128_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_KD_159_128_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_KD_159_128_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_KD_159_128_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_KD_159_128_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_KD_159_128_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_KD_159_128_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_KD_159_128_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_4_16_KD_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_5_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_5_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_5_16.kd_191_160             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_KD_191_160_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_KD_191_160_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_KD_191_160_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_KD_191_160_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_KD_191_160_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_KD_191_160_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_KD_191_160_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_KD_191_160_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_5_16_KD_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_6_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_6_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_6_16.kd_223_192             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_KD_223_192_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_KD_223_192_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_KD_223_192_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_KD_223_192_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_KD_223_192_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_KD_223_192_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_KD_223_192_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_KD_223_192_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_6_16_KD_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_7_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_7_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_7_16.kd_255_224             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_KD_255_224_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_KD_255_224_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_KD_255_224_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_KD_255_224_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_KD_255_224_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_KD_255_224_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_KD_255_224_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_KD_255_224_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_7_16_KD_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_8_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_8_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_8_16.kd_287_256             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_KD_287_256_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_KD_287_256_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_KD_287_256_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_KD_287_256_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_KD_287_256_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_KD_287_256_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_KD_287_256_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_KD_287_256_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_8_16_KD_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_9_16                       */
/* Register template: cap_mpu_csr::sta_key::sta_key_9_16                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_9_16.kd_319_288             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_KD_319_288_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_KD_319_288_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_KD_319_288_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_KD_319_288_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_KD_319_288_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_KD_319_288_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_KD_319_288_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_KD_319_288_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_9_16_KD_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_10_16                      */
/* Register template: cap_mpu_csr::sta_key::sta_key_10_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_10_16.kd_351_320            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_KD_351_320_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_KD_351_320_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_KD_351_320_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_KD_351_320_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_KD_351_320_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_KD_351_320_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_KD_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_KD_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_10_16_KD_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_11_16                      */
/* Register template: cap_mpu_csr::sta_key::sta_key_11_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_11_16.kd_383_352            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_KD_383_352_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_KD_383_352_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_KD_383_352_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_KD_383_352_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_KD_383_352_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_KD_383_352_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_KD_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_KD_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_11_16_KD_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_12_16                      */
/* Register template: cap_mpu_csr::sta_key::sta_key_12_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_12_16.kd_415_384            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_KD_415_384_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_KD_415_384_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_KD_415_384_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_KD_415_384_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_KD_415_384_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_KD_415_384_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_KD_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_KD_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_12_16_KD_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_13_16                      */
/* Register template: cap_mpu_csr::sta_key::sta_key_13_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_13_16.kd_447_416            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_KD_447_416_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_KD_447_416_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_KD_447_416_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_KD_447_416_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_KD_447_416_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_KD_447_416_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_KD_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_KD_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_13_16_KD_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_14_16                      */
/* Register template: cap_mpu_csr::sta_key::sta_key_14_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_14_16.kd_479_448            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_KD_479_448_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_KD_479_448_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_KD_479_448_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_KD_479_448_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_KD_479_448_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_KD_479_448_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_KD_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_KD_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_14_16_KD_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_key::sta_key_15_16                      */
/* Register template: cap_mpu_csr::sta_key::sta_key_15_16                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
/* Field member: cap_mpu_csr::sta_key::sta_key_15_16.kd_511_480            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_KD_511_480_MSB 31
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_KD_511_480_LSB 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_KD_511_480_WIDTH 32
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_KD_511_480_READ_ACCESS 1
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_KD_511_480_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_KD_511_480_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_KD_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_KD_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_KEY_STA_KEY_15_16_KD_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_pc_mpu                             */
/* Wide Register template: cap_mpu_csr::sta_pc_mpu                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 532 */
#define CAP_MPU_CSR_STA_PC_MPU_SIZE 0x2
#define CAP_MPU_CSR_STA_PC_MPU_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_0_2                  */
/* Register template: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_0_2              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 532 */
/* Field member: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_0_2.inst_31_0         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_INST_31_0_MSB 31
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_INST_31_0_LSB 0
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_INST_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_INST_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_INST_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_INST_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_INST_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_INST_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_0_2_INST_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_1_2                  */
/* Register template: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_1_2              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 532 */
/* Field member: cap_mpu_csr::sta_pc_mpu::sta_pc_mpu_1_2.inst_63_32        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_INST_63_32_MSB 31
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_INST_63_32_LSB 0
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_INST_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_INST_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_INST_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_INST_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_INST_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_INST_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_PC_MPU_STA_PC_MPU_1_2_INST_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_ctl_mpu                            */
/* Wide Register template: cap_mpu_csr::sta_ctl_mpu                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 540 */
#define CAP_MPU_CSR_STA_CTL_MPU_SIZE 0x2
#define CAP_MPU_CSR_STA_CTL_MPU_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_0_2                */
/* Register template: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 540 */
/* Field member: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_0_2.ex_pc_28_0      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_PC_28_0_MSB 31
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_PC_28_0_LSB 3
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_PC_28_0_WIDTH 29
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_PC_28_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_PC_28_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_PC_28_0_FIELD_MASK 0xfffffff8
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_PC_28_0_GET(x) \
   (((x) & 0xfffffff8) >> 3)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_PC_28_0_SET(x) \
   (((x) << 3) & 0xfffffff8)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_PC_28_0_MODIFY(r, x) \
   ((((x) << 3) & 0xfffffff8) | ((r) & 0x00000007))
/* Field member: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_0_2.ex_execute      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_EXECUTE_MSB 2
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_EXECUTE_LSB 2
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_EXECUTE_WIDTH 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_EXECUTE_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_EXECUTE_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_EXECUTE_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_EXECUTE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_EXECUTE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_EXECUTE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_0_2.ex_valid        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_VALID_MSB 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_VALID_LSB 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_VALID_WIDTH 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_VALID_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_VALID_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_VALID_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_VALID_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_VALID_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_EX_VALID_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_0_2.stopped         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_STOPPED_MSB 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_STOPPED_LSB 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_STOPPED_WIDTH 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_STOPPED_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_STOPPED_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_STOPPED_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_STOPPED_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_STOPPED_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_0_2_STOPPED_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_1_2                */
/* Register template: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 540 */
/* Field member: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_1_2.stall_vector    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_STALL_VECTOR_MSB 17
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_STALL_VECTOR_LSB 14
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_STALL_VECTOR_WIDTH 4
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_STALL_VECTOR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_STALL_VECTOR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_STALL_VECTOR_FIELD_MASK 0x0003c000
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_STALL_VECTOR_GET(x) \
   (((x) & 0x0003c000) >> 14)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_STALL_VECTOR_SET(x) \
   (((x) << 14) & 0x0003c000)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_STALL_VECTOR_MODIFY(r, x) \
   ((((x) << 14) & 0x0003c000) | ((r) & 0xfffc3fff))
/* Field member: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_1_2.phv_data_fifo_depth */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_DATA_FIFO_DEPTH_MSB 13
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_DATA_FIFO_DEPTH_LSB 9
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_DATA_FIFO_DEPTH_WIDTH 5
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_DATA_FIFO_DEPTH_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_DATA_FIFO_DEPTH_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_DATA_FIFO_DEPTH_FIELD_MASK 0x00003e00
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_DATA_FIFO_DEPTH_GET(x) \
   (((x) & 0x00003e00) >> 9)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_DATA_FIFO_DEPTH_SET(x) \
   (((x) << 9) & 0x00003e00)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_DATA_FIFO_DEPTH_MODIFY(r, x) \
   ((((x) << 9) & 0x00003e00) | ((r) & 0xffffc1ff))
/* Field member: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_1_2.phv_cmd_fifo_depth */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_CMD_FIFO_DEPTH_MSB 8
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_CMD_FIFO_DEPTH_LSB 5
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_CMD_FIFO_DEPTH_WIDTH 4
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_CMD_FIFO_DEPTH_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_CMD_FIFO_DEPTH_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_CMD_FIFO_DEPTH_FIELD_MASK 0x000001e0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_CMD_FIFO_DEPTH_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_CMD_FIFO_DEPTH_SET(x) \
   (((x) << 5) & 0x000001e0)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_PHV_CMD_FIFO_DEPTH_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_1_2.icache_state    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ICACHE_STATE_MSB 4
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ICACHE_STATE_LSB 2
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ICACHE_STATE_WIDTH 3
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ICACHE_STATE_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ICACHE_STATE_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ICACHE_STATE_FIELD_MASK 0x0000001c
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ICACHE_STATE_GET(x) \
   (((x) & 0x0000001c) >> 2)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ICACHE_STATE_SET(x) \
   (((x) << 2) & 0x0000001c)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_ICACHE_STATE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000001c) | ((r) & 0xffffffe3))
/* Field member: cap_mpu_csr::sta_ctl_mpu::sta_ctl_mpu_1_2.ex_pc_30_29     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_EX_PC_30_29_MSB 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_EX_PC_30_29_LSB 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_EX_PC_30_29_WIDTH 2
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_EX_PC_30_29_READ_ACCESS 1
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_EX_PC_30_29_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_EX_PC_30_29_FIELD_MASK 0x00000003
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_EX_PC_30_29_GET(x) \
   ((x) & 0x00000003)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_EX_PC_30_29_SET(x) \
   ((x) & 0x00000003)
#define CAP_MPU_CSR_STA_CTL_MPU_STA_CTL_MPU_1_2_EX_PC_30_29_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_mpu_csr::sta_mpu                                     */
/* Register template: cap_mpu_csr::sta_mpu                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 555 */
/* Field member: cap_mpu_csr::sta_mpu.c7                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU_C7_MSB 6
#define CAP_MPU_CSR_STA_MPU_C7_LSB 6
#define CAP_MPU_CSR_STA_MPU_C7_WIDTH 1
#define CAP_MPU_CSR_STA_MPU_C7_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU_C7_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU_C7_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_STA_MPU_C7_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_STA_MPU_C7_SET(x) (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_STA_MPU_C7_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::sta_mpu.c6                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU_C6_MSB 5
#define CAP_MPU_CSR_STA_MPU_C6_LSB 5
#define CAP_MPU_CSR_STA_MPU_C6_WIDTH 1
#define CAP_MPU_CSR_STA_MPU_C6_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU_C6_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU_C6_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_STA_MPU_C6_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_STA_MPU_C6_SET(x) (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_STA_MPU_C6_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::sta_mpu.c5                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU_C5_MSB 4
#define CAP_MPU_CSR_STA_MPU_C5_LSB 4
#define CAP_MPU_CSR_STA_MPU_C5_WIDTH 1
#define CAP_MPU_CSR_STA_MPU_C5_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU_C5_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU_C5_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_STA_MPU_C5_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_STA_MPU_C5_SET(x) (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_STA_MPU_C5_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::sta_mpu.c4                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU_C4_MSB 3
#define CAP_MPU_CSR_STA_MPU_C4_LSB 3
#define CAP_MPU_CSR_STA_MPU_C4_WIDTH 1
#define CAP_MPU_CSR_STA_MPU_C4_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU_C4_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU_C4_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_STA_MPU_C4_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_STA_MPU_C4_SET(x) (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_STA_MPU_C4_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::sta_mpu.c3                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU_C3_MSB 2
#define CAP_MPU_CSR_STA_MPU_C3_LSB 2
#define CAP_MPU_CSR_STA_MPU_C3_WIDTH 1
#define CAP_MPU_CSR_STA_MPU_C3_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU_C3_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU_C3_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_MPU_C3_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_MPU_C3_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_MPU_C3_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_mpu.c2                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU_C2_MSB 1
#define CAP_MPU_CSR_STA_MPU_C2_LSB 1
#define CAP_MPU_CSR_STA_MPU_C2_WIDTH 1
#define CAP_MPU_CSR_STA_MPU_C2_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU_C2_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU_C2_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU_C2_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU_C2_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU_C2_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu.c1                                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU_C1_MSB 0
#define CAP_MPU_CSR_STA_MPU_C1_LSB 0
#define CAP_MPU_CSR_STA_MPU_C1_WIDTH 1
#define CAP_MPU_CSR_STA_MPU_C1_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU_C1_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU_C1_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU_C1_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU_C1_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU_C1_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_mpu_csr::sta_gpr1_mpu                           */
/* Wide Register template: cap_mpu_csr::sta_gpr1_mpu                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 568 */
#define CAP_MPU_CSR_STA_GPR1_MPU_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR1_MPU_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_0_2              */
/* Register template: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_0_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 568 */
/* Field member: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_0_2.value_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_VALUE_31_0_MSB 31
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_VALUE_31_0_LSB 0
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_VALUE_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_VALUE_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_1_2              */
/* Register template: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_1_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 568 */
/* Field member: cap_mpu_csr::sta_gpr1_mpu::sta_gpr1_mpu_1_2.value_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_VALUE_63_32_MSB 31
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_VALUE_63_32_LSB 0
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_VALUE_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_VALUE_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_VALUE_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR1_MPU_STA_GPR1_MPU_1_2_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_gpr2_mpu                           */
/* Wide Register template: cap_mpu_csr::sta_gpr2_mpu                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 576 */
#define CAP_MPU_CSR_STA_GPR2_MPU_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR2_MPU_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_0_2              */
/* Register template: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_0_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 576 */
/* Field member: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_0_2.value_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_VALUE_31_0_MSB 31
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_VALUE_31_0_LSB 0
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_VALUE_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_VALUE_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_1_2              */
/* Register template: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_1_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 576 */
/* Field member: cap_mpu_csr::sta_gpr2_mpu::sta_gpr2_mpu_1_2.value_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_VALUE_63_32_MSB 31
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_VALUE_63_32_LSB 0
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_VALUE_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_VALUE_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_VALUE_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR2_MPU_STA_GPR2_MPU_1_2_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_gpr3_mpu                           */
/* Wide Register template: cap_mpu_csr::sta_gpr3_mpu                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 584 */
#define CAP_MPU_CSR_STA_GPR3_MPU_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR3_MPU_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_0_2              */
/* Register template: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_0_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 584 */
/* Field member: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_0_2.value_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_VALUE_31_0_MSB 31
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_VALUE_31_0_LSB 0
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_VALUE_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_VALUE_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_1_2              */
/* Register template: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_1_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 584 */
/* Field member: cap_mpu_csr::sta_gpr3_mpu::sta_gpr3_mpu_1_2.value_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_VALUE_63_32_MSB 31
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_VALUE_63_32_LSB 0
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_VALUE_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_VALUE_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_VALUE_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR3_MPU_STA_GPR3_MPU_1_2_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_gpr4_mpu                           */
/* Wide Register template: cap_mpu_csr::sta_gpr4_mpu                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 592 */
#define CAP_MPU_CSR_STA_GPR4_MPU_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR4_MPU_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_0_2              */
/* Register template: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_0_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 592 */
/* Field member: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_0_2.value_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_VALUE_31_0_MSB 31
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_VALUE_31_0_LSB 0
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_VALUE_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_VALUE_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_1_2              */
/* Register template: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_1_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 592 */
/* Field member: cap_mpu_csr::sta_gpr4_mpu::sta_gpr4_mpu_1_2.value_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_VALUE_63_32_MSB 31
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_VALUE_63_32_LSB 0
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_VALUE_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_VALUE_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_VALUE_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR4_MPU_STA_GPR4_MPU_1_2_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_gpr5_mpu                           */
/* Wide Register template: cap_mpu_csr::sta_gpr5_mpu                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 600 */
#define CAP_MPU_CSR_STA_GPR5_MPU_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR5_MPU_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_0_2              */
/* Register template: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_0_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 600 */
/* Field member: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_0_2.value_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_VALUE_31_0_MSB 31
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_VALUE_31_0_LSB 0
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_VALUE_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_VALUE_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_1_2              */
/* Register template: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_1_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 600 */
/* Field member: cap_mpu_csr::sta_gpr5_mpu::sta_gpr5_mpu_1_2.value_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_VALUE_63_32_MSB 31
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_VALUE_63_32_LSB 0
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_VALUE_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_VALUE_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_VALUE_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR5_MPU_STA_GPR5_MPU_1_2_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_gpr6_mpu                           */
/* Wide Register template: cap_mpu_csr::sta_gpr6_mpu                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 608 */
#define CAP_MPU_CSR_STA_GPR6_MPU_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR6_MPU_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_0_2              */
/* Register template: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_0_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 608 */
/* Field member: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_0_2.value_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_VALUE_31_0_MSB 31
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_VALUE_31_0_LSB 0
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_VALUE_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_VALUE_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_1_2              */
/* Register template: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_1_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 608 */
/* Field member: cap_mpu_csr::sta_gpr6_mpu::sta_gpr6_mpu_1_2.value_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_VALUE_63_32_MSB 31
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_VALUE_63_32_LSB 0
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_VALUE_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_VALUE_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_VALUE_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR6_MPU_STA_GPR6_MPU_1_2_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_gpr7_mpu                           */
/* Wide Register template: cap_mpu_csr::sta_gpr7_mpu                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 616 */
#define CAP_MPU_CSR_STA_GPR7_MPU_SIZE 0x2
#define CAP_MPU_CSR_STA_GPR7_MPU_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_0_2              */
/* Register template: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_0_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 616 */
/* Field member: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_0_2.value_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_VALUE_31_0_MSB 31
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_VALUE_31_0_LSB 0
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_VALUE_31_0_WIDTH 32
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_VALUE_31_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_1_2              */
/* Register template: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_1_2          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 616 */
/* Field member: cap_mpu_csr::sta_gpr7_mpu::sta_gpr7_mpu_1_2.value_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_VALUE_63_32_MSB 31
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_VALUE_63_32_LSB 0
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_VALUE_63_32_WIDTH 32
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_VALUE_63_32_READ_ACCESS 1
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_VALUE_63_32_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_VALUE_63_32_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_VALUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_VALUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_GPR7_MPU_STA_GPR7_MPU_1_2_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_mpu_csr::sta_pend                               */
/* Wide Register template: cap_mpu_csr::sta_pend                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 624 */
#define CAP_MPU_CSR_STA_PEND_SIZE 0x2
#define CAP_MPU_CSR_STA_PEND_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_pend::sta_pend_0_2                      */
/* Register template: cap_mpu_csr::sta_pend::sta_pend_0_2                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 624 */
/* Field member: cap_mpu_csr::sta_pend::sta_pend_0_2.wr_id                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WR_ID_MSB 31
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WR_ID_LSB 0
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WR_ID_WIDTH 32
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WR_ID_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WR_ID_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WR_ID_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WR_ID_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WR_ID_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_PEND_STA_PEND_0_2_WR_ID_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_pend::sta_pend_1_2                      */
/* Register template: cap_mpu_csr::sta_pend::sta_pend_1_2                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 624 */
/* Field member: cap_mpu_csr::sta_pend::sta_pend_1_2.pending_table_write_valid1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID1_MSB 1
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID1_LSB 1
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID1_WIDTH 1
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID1_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID1_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID1_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID1_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_pend::sta_pend_1_2.pending_table_write_valid0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID0_MSB 0
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID0_LSB 0
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID0_WIDTH 1
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID0_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID0_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID0_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_PEND_STA_PEND_1_2_PENDING_TABLE_WRITE_VALID0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_error                                   */
/* Register template: cap_mpu_csr::sta_error                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 634 */
/* Field member: cap_mpu_csr::sta_error.icache1                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_ERROR_ICACHE1_MSB 1
#define CAP_MPU_CSR_STA_ERROR_ICACHE1_LSB 1
#define CAP_MPU_CSR_STA_ERROR_ICACHE1_WIDTH 1
#define CAP_MPU_CSR_STA_ERROR_ICACHE1_READ_ACCESS 1
#define CAP_MPU_CSR_STA_ERROR_ICACHE1_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_ERROR_ICACHE1_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_ERROR_ICACHE1_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_ERROR_ICACHE1_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_ERROR_ICACHE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_error.icache0                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_ERROR_ICACHE0_MSB 0
#define CAP_MPU_CSR_STA_ERROR_ICACHE0_LSB 0
#define CAP_MPU_CSR_STA_ERROR_ICACHE0_WIDTH 1
#define CAP_MPU_CSR_STA_ERROR_ICACHE0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_ERROR_ICACHE0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_ERROR_ICACHE0_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_ERROR_ICACHE0_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_ERROR_ICACHE0_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_ERROR_ICACHE0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_mpu_csr::CNT_sdp                                */
/* Wide Register template: cap_mpu_csr::CNT_sdp                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 643 */
#define CAP_MPU_CSR_CNT_SDP_SIZE 0x4
#define CAP_MPU_CSR_CNT_SDP_BYTE_SIZE 0x10

/* Register type: cap_mpu_csr::CNT_sdp::CNT_sdp_0_3                        */
/* Register template: cap_mpu_csr::CNT_sdp::CNT_sdp_0_3                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 643 */
/* Field member: cap_mpu_csr::CNT_sdp::CNT_sdp_0_3.eop_in_7_0              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_EOP_IN_7_0_MSB 31
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_EOP_IN_7_0_LSB 24
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_EOP_IN_7_0_WIDTH 8
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_EOP_IN_7_0_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_EOP_IN_7_0_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_EOP_IN_7_0_FIELD_MASK 0xff000000
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_EOP_IN_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_EOP_IN_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_EOP_IN_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_mpu_csr::CNT_sdp::CNT_sdp_0_3.sop_in                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_SOP_IN_MSB 23
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_SOP_IN_LSB 8
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_SOP_IN_WIDTH 16
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_SOP_IN_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_SOP_IN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_SOP_IN_FIELD_MASK 0x00ffff00
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_SOP_IN_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_SOP_IN_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_SOP_IN_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_mpu_csr::CNT_sdp::CNT_sdp_0_3.phv_fifo_depth          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_PHV_FIFO_DEPTH_MSB 7
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_PHV_FIFO_DEPTH_LSB 0
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_PHV_FIFO_DEPTH_WIDTH 8
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_PHV_FIFO_DEPTH_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_PHV_FIFO_DEPTH_WRITE_ACCESS 0
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_PHV_FIFO_DEPTH_FIELD_MASK 0x000000ff
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_PHV_FIFO_DEPTH_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_PHV_FIFO_DEPTH_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_0_3_PHV_FIFO_DEPTH_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_mpu_csr::CNT_sdp::CNT_sdp_1_3                        */
/* Register template: cap_mpu_csr::CNT_sdp::CNT_sdp_1_3                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 643 */
/* Field member: cap_mpu_csr::CNT_sdp::CNT_sdp_1_3.eop_out_7_0             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_OUT_7_0_MSB 31
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_OUT_7_0_LSB 24
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_OUT_7_0_WIDTH 8
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_OUT_7_0_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_OUT_7_0_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_OUT_7_0_FIELD_MASK 0xff000000
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_OUT_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_OUT_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_OUT_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_mpu_csr::CNT_sdp::CNT_sdp_1_3.sop_out                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_SOP_OUT_MSB 23
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_SOP_OUT_LSB 8
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_SOP_OUT_WIDTH 16
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_SOP_OUT_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_SOP_OUT_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_SOP_OUT_FIELD_MASK 0x00ffff00
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_SOP_OUT_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_SOP_OUT_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_SOP_OUT_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: cap_mpu_csr::CNT_sdp::CNT_sdp_1_3.eop_in_15_8             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_IN_15_8_MSB 7
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_IN_15_8_LSB 0
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_IN_15_8_WIDTH 8
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_IN_15_8_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_IN_15_8_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_IN_15_8_FIELD_MASK 0x000000ff
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_IN_15_8_GET(x) ((x) & 0x000000ff)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_IN_15_8_SET(x) ((x) & 0x000000ff)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_1_3_EOP_IN_15_8_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_mpu_csr::CNT_sdp::CNT_sdp_2_3                        */
/* Register template: cap_mpu_csr::CNT_sdp::CNT_sdp_2_3                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 643 */
/* Field member: cap_mpu_csr::CNT_sdp::CNT_sdp_2_3.eop_out_15_8            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_EOP_OUT_15_8_MSB 7
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_EOP_OUT_15_8_LSB 0
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_EOP_OUT_15_8_WIDTH 8
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_EOP_OUT_15_8_READ_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_EOP_OUT_15_8_WRITE_ACCESS 1
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_EOP_OUT_15_8_FIELD_MASK 0x000000ff
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_EOP_OUT_15_8_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_EOP_OUT_15_8_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPU_CSR_CNT_SDP_CNT_SDP_2_3_EOP_OUT_15_8_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_mpu_csr::STA_live_sdp                           */
/* Wide Register template: cap_mpu_csr::STA_live_sdp                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 653 */
#define CAP_MPU_CSR_STA_LIVE_SDP_SIZE 0x4
#define CAP_MPU_CSR_STA_LIVE_SDP_BYTE_SIZE 0x10

/* Register type: cap_mpu_csr::STA_live_sdp::STA_live_sdp_0_3              */
/* Register template: cap_mpu_csr::STA_live_sdp::STA_live_sdp_0_3          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 653 */
/* Field member: cap_mpu_csr::STA_live_sdp::STA_live_sdp_0_3.update_pkt_id_27_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_PKT_ID_27_0_MSB 31
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_PKT_ID_27_0_LSB 4
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_PKT_ID_27_0_WIDTH 28
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_PKT_ID_27_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_PKT_ID_27_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_PKT_ID_27_0_FIELD_MASK 0xfffffff0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_PKT_ID_27_0_GET(x) \
   (((x) & 0xfffffff0) >> 4)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_PKT_ID_27_0_SET(x) \
   (((x) << 4) & 0xfffffff0)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_PKT_ID_27_0_MODIFY(r, x) \
   ((((x) << 4) & 0xfffffff0) | ((r) & 0x0000000f))
/* Field member: cap_mpu_csr::STA_live_sdp::STA_live_sdp_0_3.update_empty  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_EMPTY_MSB 3
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_EMPTY_LSB 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_EMPTY_WIDTH 4
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_EMPTY_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_EMPTY_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_EMPTY_FIELD_MASK 0x0000000f
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_EMPTY_GET(x) \
   ((x) & 0x0000000f)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_EMPTY_SET(x) \
   ((x) & 0x0000000f)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_0_3_UPDATE_EMPTY_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_mpu_csr::STA_live_sdp::STA_live_sdp_1_3              */
/* Register template: cap_mpu_csr::STA_live_sdp::STA_live_sdp_1_3          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 653 */
/* Field member: cap_mpu_csr::STA_live_sdp::STA_live_sdp_1_3.staging_full  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_STAGING_FULL_MSB 31
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_STAGING_FULL_LSB 28
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_STAGING_FULL_WIDTH 4
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_STAGING_FULL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_STAGING_FULL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_STAGING_FULL_FIELD_MASK 0xf0000000
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_STAGING_FULL_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_STAGING_FULL_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_STAGING_FULL_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_mpu_csr::STA_live_sdp::STA_live_sdp_1_3.update_result_count */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_RESULT_COUNT_MSB 27
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_RESULT_COUNT_LSB 24
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_RESULT_COUNT_WIDTH 4
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_RESULT_COUNT_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_RESULT_COUNT_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_RESULT_COUNT_FIELD_MASK 0x0f000000
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_RESULT_COUNT_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_RESULT_COUNT_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_RESULT_COUNT_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_mpu_csr::STA_live_sdp::STA_live_sdp_1_3.phv_update_valid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_UPDATE_VALID_MSB 23
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_UPDATE_VALID_LSB 12
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_UPDATE_VALID_WIDTH 12
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_UPDATE_VALID_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_UPDATE_VALID_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_UPDATE_VALID_FIELD_MASK 0x00fff000
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_UPDATE_VALID_GET(x) \
   (((x) & 0x00fff000) >> 12)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_UPDATE_VALID_SET(x) \
   (((x) << 12) & 0x00fff000)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_UPDATE_VALID_MODIFY(r, x) \
   ((((x) << 12) & 0x00fff000) | ((r) & 0xff000fff))
/* Field member: cap_mpu_csr::STA_live_sdp::STA_live_sdp_1_3.phv_pkt_id    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_PKT_ID_MSB 11
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_PKT_ID_LSB 4
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_PKT_ID_WIDTH 8
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_PKT_ID_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_PKT_ID_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_PKT_ID_FIELD_MASK 0x00000ff0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_PKT_ID_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_PKT_ID_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_PHV_PKT_ID_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: cap_mpu_csr::STA_live_sdp::STA_live_sdp_1_3.update_pkt_id_31_28 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_PKT_ID_31_28_MSB 3
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_PKT_ID_31_28_LSB 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_PKT_ID_31_28_WIDTH 4
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_PKT_ID_31_28_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_PKT_ID_31_28_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_PKT_ID_31_28_FIELD_MASK 0x0000000f
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_PKT_ID_31_28_GET(x) \
   ((x) & 0x0000000f)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_PKT_ID_31_28_SET(x) \
   ((x) & 0x0000000f)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_1_3_UPDATE_PKT_ID_31_28_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_mpu_csr::STA_live_sdp::STA_live_sdp_2_3              */
/* Register template: cap_mpu_csr::STA_live_sdp::STA_live_sdp_2_3          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 653 */
/* Field member: cap_mpu_csr::STA_live_sdp::STA_live_sdp_2_3.rptr          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RPTR_MSB 13
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RPTR_LSB 7
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RPTR_WIDTH 7
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RPTR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RPTR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RPTR_FIELD_MASK 0x00003f80
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RPTR_GET(x) \
   (((x) & 0x00003f80) >> 7)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RPTR_SET(x) \
   (((x) << 7) & 0x00003f80)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_RPTR_MODIFY(r, x) \
   ((((x) << 7) & 0x00003f80) | ((r) & 0xffffc07f))
/* Field member: cap_mpu_csr::STA_live_sdp::STA_live_sdp_2_3.wptr          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WPTR_MSB 6
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WPTR_LSB 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WPTR_WIDTH 7
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WPTR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WPTR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WPTR_FIELD_MASK 0x0000007f
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WPTR_GET(x) \
   ((x) & 0x0000007f)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WPTR_SET(x) \
   ((x) & 0x0000007f)
#define CAP_MPU_CSR_STA_LIVE_SDP_STA_LIVE_SDP_2_3_WPTR_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_mpu_csr::STA_stg                                     */
/* Register template: cap_mpu_csr::STA_stg                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 666 */
/* Field member: cap_mpu_csr::STA_stg.mpu_processing                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_STG_MPU_PROCESSING_MSB 25
#define CAP_MPU_CSR_STA_STG_MPU_PROCESSING_LSB 22
#define CAP_MPU_CSR_STA_STG_MPU_PROCESSING_WIDTH 4
#define CAP_MPU_CSR_STA_STG_MPU_PROCESSING_READ_ACCESS 1
#define CAP_MPU_CSR_STA_STG_MPU_PROCESSING_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_STG_MPU_PROCESSING_FIELD_MASK 0x03c00000
#define CAP_MPU_CSR_STA_STG_MPU_PROCESSING_GET(x) (((x) & 0x03c00000) >> 22)
#define CAP_MPU_CSR_STA_STG_MPU_PROCESSING_SET(x) \
   (((x) << 22) & 0x03c00000)
#define CAP_MPU_CSR_STA_STG_MPU_PROCESSING_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: cap_mpu_csr::STA_stg.te_valid                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_STG_TE_VALID_MSB 21
#define CAP_MPU_CSR_STA_STG_TE_VALID_LSB 6
#define CAP_MPU_CSR_STA_STG_TE_VALID_WIDTH 16
#define CAP_MPU_CSR_STA_STG_TE_VALID_READ_ACCESS 1
#define CAP_MPU_CSR_STA_STG_TE_VALID_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_STG_TE_VALID_FIELD_MASK 0x003fffc0
#define CAP_MPU_CSR_STA_STG_TE_VALID_GET(x) (((x) & 0x003fffc0) >> 6)
#define CAP_MPU_CSR_STA_STG_TE_VALID_SET(x) (((x) << 6) & 0x003fffc0)
#define CAP_MPU_CSR_STA_STG_TE_VALID_MODIFY(r, x) \
   ((((x) << 6) & 0x003fffc0) | ((r) & 0xffc0003f))
/* Field member: cap_mpu_csr::STA_stg.drdy                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_STG_DRDY_MSB 5
#define CAP_MPU_CSR_STA_STG_DRDY_LSB 5
#define CAP_MPU_CSR_STA_STG_DRDY_WIDTH 1
#define CAP_MPU_CSR_STA_STG_DRDY_READ_ACCESS 1
#define CAP_MPU_CSR_STA_STG_DRDY_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_STG_DRDY_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_STA_STG_DRDY_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_STA_STG_DRDY_SET(x) (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_STA_STG_DRDY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::STA_stg.srdy                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_STG_SRDY_MSB 4
#define CAP_MPU_CSR_STA_STG_SRDY_LSB 4
#define CAP_MPU_CSR_STA_STG_SRDY_WIDTH 1
#define CAP_MPU_CSR_STA_STG_SRDY_READ_ACCESS 1
#define CAP_MPU_CSR_STA_STG_SRDY_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_STG_SRDY_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_STA_STG_SRDY_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_STA_STG_SRDY_SET(x) (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_STA_STG_SRDY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::STA_stg.drdy_out                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_STG_DRDY_OUT_MSB 3
#define CAP_MPU_CSR_STA_STG_DRDY_OUT_LSB 3
#define CAP_MPU_CSR_STA_STG_DRDY_OUT_WIDTH 1
#define CAP_MPU_CSR_STA_STG_DRDY_OUT_READ_ACCESS 1
#define CAP_MPU_CSR_STA_STG_DRDY_OUT_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_STG_DRDY_OUT_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_STA_STG_DRDY_OUT_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_STA_STG_DRDY_OUT_SET(x) (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_STA_STG_DRDY_OUT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::STA_stg.srdy_out                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_STG_SRDY_OUT_MSB 2
#define CAP_MPU_CSR_STA_STG_SRDY_OUT_LSB 2
#define CAP_MPU_CSR_STA_STG_SRDY_OUT_WIDTH 1
#define CAP_MPU_CSR_STA_STG_SRDY_OUT_READ_ACCESS 1
#define CAP_MPU_CSR_STA_STG_SRDY_OUT_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_STG_SRDY_OUT_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_STG_SRDY_OUT_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_STG_SRDY_OUT_SET(x) (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_STG_SRDY_OUT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::STA_stg.sdp_drdy_in                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_STG_SDP_DRDY_IN_MSB 1
#define CAP_MPU_CSR_STA_STG_SDP_DRDY_IN_LSB 1
#define CAP_MPU_CSR_STA_STG_SDP_DRDY_IN_WIDTH 1
#define CAP_MPU_CSR_STA_STG_SDP_DRDY_IN_READ_ACCESS 1
#define CAP_MPU_CSR_STA_STG_SDP_DRDY_IN_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_STG_SDP_DRDY_IN_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_STG_SDP_DRDY_IN_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_STG_SDP_DRDY_IN_SET(x) (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_STG_SDP_DRDY_IN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::STA_stg.sdp_srdy_in                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_STG_SDP_SRDY_IN_MSB 0
#define CAP_MPU_CSR_STA_STG_SDP_SRDY_IN_LSB 0
#define CAP_MPU_CSR_STA_STG_SDP_SRDY_IN_WIDTH 1
#define CAP_MPU_CSR_STA_STG_SDP_SRDY_IN_READ_ACCESS 1
#define CAP_MPU_CSR_STA_STG_SDP_SRDY_IN_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_STG_SDP_SRDY_IN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_STG_SDP_SRDY_IN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_STG_SDP_SRDY_IN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_STG_SDP_SRDY_IN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::mismatch                                    */
/* Register template: cap_mpu_csr::mismatch                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 677 */
/* Field member: cap_mpu_csr::mismatch.pkt_id                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_MISMATCH_PKT_ID_MSB 14
#define CAP_MPU_CSR_MISMATCH_PKT_ID_LSB 8
#define CAP_MPU_CSR_MISMATCH_PKT_ID_WIDTH 7
#define CAP_MPU_CSR_MISMATCH_PKT_ID_READ_ACCESS 1
#define CAP_MPU_CSR_MISMATCH_PKT_ID_WRITE_ACCESS 0
#define CAP_MPU_CSR_MISMATCH_PKT_ID_FIELD_MASK 0x00007f00
#define CAP_MPU_CSR_MISMATCH_PKT_ID_GET(x) (((x) & 0x00007f00) >> 8)
#define CAP_MPU_CSR_MISMATCH_PKT_ID_SET(x) (((x) << 8) & 0x00007f00)
#define CAP_MPU_CSR_MISMATCH_PKT_ID_MODIFY(r, x) \
   ((((x) << 8) & 0x00007f00) | ((r) & 0xffff80ff))
/* Field member: cap_mpu_csr::mismatch.sdp_result_count                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_MISMATCH_SDP_RESULT_COUNT_MSB 7
#define CAP_MPU_CSR_MISMATCH_SDP_RESULT_COUNT_LSB 4
#define CAP_MPU_CSR_MISMATCH_SDP_RESULT_COUNT_WIDTH 4
#define CAP_MPU_CSR_MISMATCH_SDP_RESULT_COUNT_READ_ACCESS 1
#define CAP_MPU_CSR_MISMATCH_SDP_RESULT_COUNT_WRITE_ACCESS 0
#define CAP_MPU_CSR_MISMATCH_SDP_RESULT_COUNT_FIELD_MASK 0x000000f0
#define CAP_MPU_CSR_MISMATCH_SDP_RESULT_COUNT_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_MPU_CSR_MISMATCH_SDP_RESULT_COUNT_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_MPU_CSR_MISMATCH_SDP_RESULT_COUNT_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_mpu_csr::mismatch.update_result_count                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_MISMATCH_UPDATE_RESULT_COUNT_MSB 3
#define CAP_MPU_CSR_MISMATCH_UPDATE_RESULT_COUNT_LSB 0
#define CAP_MPU_CSR_MISMATCH_UPDATE_RESULT_COUNT_WIDTH 4
#define CAP_MPU_CSR_MISMATCH_UPDATE_RESULT_COUNT_READ_ACCESS 1
#define CAP_MPU_CSR_MISMATCH_UPDATE_RESULT_COUNT_WRITE_ACCESS 0
#define CAP_MPU_CSR_MISMATCH_UPDATE_RESULT_COUNT_FIELD_MASK 0x0000000f
#define CAP_MPU_CSR_MISMATCH_UPDATE_RESULT_COUNT_GET(x) ((x) & 0x0000000f)
#define CAP_MPU_CSR_MISMATCH_UPDATE_RESULT_COUNT_SET(x) ((x) & 0x0000000f)
#define CAP_MPU_CSR_MISMATCH_UPDATE_RESULT_COUNT_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_mpu_csr::cfg_debug_port                              */
/* Register template: cap_mpu_csr::cfg_debug_port                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 685 */
/* Field member: cap_mpu_csr::cfg_debug_port.select                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_MSB 3
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_LSB 1
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 3
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x0000000e
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_GET(x) (((x) & 0x0000000e) >> 1)
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_SET(x) (((x) << 1) & 0x0000000e)
#define CAP_MPU_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: cap_mpu_csr::cfg_debug_port.enable                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_MSB 0
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_LSB 0
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_sdp_mem                                 */
/* Register template: cap_mpu_csr::cfg_sdp_mem                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 699 */
/* Field member: cap_mpu_csr::cfg_sdp_mem.ecc_disable_cor                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_MSB 2
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_LSB 2
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_WIDTH 1
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_RESET 0x0
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::cfg_sdp_mem.ecc_disable_det                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_MSB 1
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_LSB 1
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_WIDTH 1
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_RESET 0x0
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_CFG_SDP_MEM_ECC_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::cfg_sdp_mem.bist_run                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_SDP_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_mpu_csr::sta_sdp_mem                            */
/* Wide Register template: cap_mpu_csr::sta_sdp_mem                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 707 */
#define CAP_MPU_CSR_STA_SDP_MEM_SIZE 0x2
#define CAP_MPU_CSR_STA_SDP_MEM_BYTE_SIZE 0x8

/* Register type: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2                */
/* Register template: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 707 */
/* Field member: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2.addr_0_0        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDR_0_0_MSB 31
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDR_0_0_LSB 31
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDR_0_0_WIDTH 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDR_0_0_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDR_0_0_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDR_0_0_FIELD_MASK 0x80000000
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDR_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDR_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_ADDR_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2.syndrome        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_SYNDROME_MSB 30
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_SYNDROME_LSB 4
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_SYNDROME_WIDTH 27
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_SYNDROME_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_SYNDROME_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_SYNDROME_FIELD_MASK 0x7ffffff0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_SYNDROME_GET(x) \
   (((x) & 0x7ffffff0) >> 4)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_SYNDROME_SET(x) \
   (((x) << 4) & 0x7ffffff0)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 4) & 0x7ffffff0) | ((r) & 0x8000000f))
/* Field member: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2.uncorrectable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_UNCORRECTABLE_MSB 3
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_UNCORRECTABLE_LSB 3
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_UNCORRECTABLE_WIDTH 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_UNCORRECTABLE_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_UNCORRECTABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2.correctable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_CORRECTABLE_MSB 2
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_CORRECTABLE_LSB 2
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_CORRECTABLE_WIDTH 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_CORRECTABLE_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_CORRECTABLE_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_CORRECTABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2.bist_done_pass  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_0_2.bist_done_fail  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_0_2_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_1_2                */
/* Register template: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 707 */
/* Field member: cap_mpu_csr::sta_sdp_mem::sta_sdp_mem_1_2.addr_6_1        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDR_6_1_MSB 5
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDR_6_1_LSB 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDR_6_1_WIDTH 6
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDR_6_1_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDR_6_1_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDR_6_1_FIELD_MASK 0x0000003f
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDR_6_1_GET(x) \
   ((x) & 0x0000003f)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDR_6_1_SET(x) \
   ((x) & 0x0000003f)
#define CAP_MPU_CSR_STA_SDP_MEM_STA_SDP_MEM_1_2_ADDR_6_1_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_mpu_csr::cfg_mpu0_icache_data0                       */
/* Register template: cap_mpu_csr::cfg_mpu0_icache_data0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 718 */
/* Field member: cap_mpu_csr::cfg_mpu0_icache_data0.bist_run               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA0_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu0_icache_data0                       */
/* Register template: cap_mpu_csr::sta_mpu0_icache_data0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 724 */
/* Field member: cap_mpu_csr::sta_mpu0_icache_data0.parity_error_addr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_ADDR_MSB 10
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_ADDR_LSB 3
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_ADDR_WIDTH 8
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_ADDR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_ADDR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_ADDR_FIELD_MASK 0x000007f8
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_ADDR_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_ADDR_SET(x) \
   (((x) << 3) & 0x000007f8)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: cap_mpu_csr::sta_mpu0_icache_data0.parity_error           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_MSB 2
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_LSB 2
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_WIDTH 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_PARITY_ERROR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_mpu0_icache_data0.bist_done_pass         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu0_icache_data0.bist_done_fail         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA0_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu0_icache_data1                       */
/* Register template: cap_mpu_csr::cfg_mpu0_icache_data1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 733 */
/* Field member: cap_mpu_csr::cfg_mpu0_icache_data1.bist_run               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_DATA1_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu0_icache_data1                       */
/* Register template: cap_mpu_csr::sta_mpu0_icache_data1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 739 */
/* Field member: cap_mpu_csr::sta_mpu0_icache_data1.parity_error_addr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_ADDR_MSB 10
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_ADDR_LSB 3
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_ADDR_WIDTH 8
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_ADDR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_ADDR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_ADDR_FIELD_MASK 0x000007f8
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_ADDR_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_ADDR_SET(x) \
   (((x) << 3) & 0x000007f8)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: cap_mpu_csr::sta_mpu0_icache_data1.parity_error           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_MSB 2
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_LSB 2
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_WIDTH 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_PARITY_ERROR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_mpu0_icache_data1.bist_done_pass         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu0_icache_data1.bist_done_fail         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_DATA1_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu1_icache_data0                       */
/* Register template: cap_mpu_csr::cfg_mpu1_icache_data0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 748 */
/* Field member: cap_mpu_csr::cfg_mpu1_icache_data0.bist_run               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA0_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu1_icache_data0                       */
/* Register template: cap_mpu_csr::sta_mpu1_icache_data0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 754 */
/* Field member: cap_mpu_csr::sta_mpu1_icache_data0.parity_error_addr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_ADDR_MSB 10
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_ADDR_LSB 3
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_ADDR_WIDTH 8
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_ADDR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_ADDR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_ADDR_FIELD_MASK 0x000007f8
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_ADDR_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_ADDR_SET(x) \
   (((x) << 3) & 0x000007f8)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: cap_mpu_csr::sta_mpu1_icache_data0.parity_error           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_MSB 2
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_LSB 2
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_WIDTH 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_PARITY_ERROR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_mpu1_icache_data0.bist_done_pass         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu1_icache_data0.bist_done_fail         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA0_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu1_icache_data1                       */
/* Register template: cap_mpu_csr::cfg_mpu1_icache_data1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 763 */
/* Field member: cap_mpu_csr::cfg_mpu1_icache_data1.bist_run               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_DATA1_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu1_icache_data1                       */
/* Register template: cap_mpu_csr::sta_mpu1_icache_data1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 769 */
/* Field member: cap_mpu_csr::sta_mpu1_icache_data1.parity_error_addr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_ADDR_MSB 10
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_ADDR_LSB 3
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_ADDR_WIDTH 8
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_ADDR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_ADDR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_ADDR_FIELD_MASK 0x000007f8
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_ADDR_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_ADDR_SET(x) \
   (((x) << 3) & 0x000007f8)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: cap_mpu_csr::sta_mpu1_icache_data1.parity_error           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_MSB 2
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_LSB 2
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_WIDTH 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_PARITY_ERROR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_mpu1_icache_data1.bist_done_pass         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu1_icache_data1.bist_done_fail         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_DATA1_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu2_icache_data0                       */
/* Register template: cap_mpu_csr::cfg_mpu2_icache_data0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 778 */
/* Field member: cap_mpu_csr::cfg_mpu2_icache_data0.bist_run               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA0_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu2_icache_data0                       */
/* Register template: cap_mpu_csr::sta_mpu2_icache_data0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 784 */
/* Field member: cap_mpu_csr::sta_mpu2_icache_data0.parity_error_addr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_ADDR_MSB 10
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_ADDR_LSB 3
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_ADDR_WIDTH 8
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_ADDR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_ADDR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_ADDR_FIELD_MASK 0x000007f8
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_ADDR_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_ADDR_SET(x) \
   (((x) << 3) & 0x000007f8)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: cap_mpu_csr::sta_mpu2_icache_data0.parity_error           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_MSB 2
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_LSB 2
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_WIDTH 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_PARITY_ERROR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_mpu2_icache_data0.bist_done_pass         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu2_icache_data0.bist_done_fail         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA0_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu2_icache_data1                       */
/* Register template: cap_mpu_csr::cfg_mpu2_icache_data1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 793 */
/* Field member: cap_mpu_csr::cfg_mpu2_icache_data1.bist_run               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_DATA1_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu2_icache_data1                       */
/* Register template: cap_mpu_csr::sta_mpu2_icache_data1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 799 */
/* Field member: cap_mpu_csr::sta_mpu2_icache_data1.parity_error_addr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_ADDR_MSB 10
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_ADDR_LSB 3
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_ADDR_WIDTH 8
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_ADDR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_ADDR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_ADDR_FIELD_MASK 0x000007f8
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_ADDR_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_ADDR_SET(x) \
   (((x) << 3) & 0x000007f8)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: cap_mpu_csr::sta_mpu2_icache_data1.parity_error           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_MSB 2
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_LSB 2
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_WIDTH 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_PARITY_ERROR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_mpu2_icache_data1.bist_done_pass         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu2_icache_data1.bist_done_fail         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_DATA1_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu3_icache_data0                       */
/* Register template: cap_mpu_csr::cfg_mpu3_icache_data0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 808 */
/* Field member: cap_mpu_csr::cfg_mpu3_icache_data0.bist_run               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA0_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu3_icache_data0                       */
/* Register template: cap_mpu_csr::sta_mpu3_icache_data0                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 814 */
/* Field member: cap_mpu_csr::sta_mpu3_icache_data0.parity_error_addr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_ADDR_MSB 10
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_ADDR_LSB 3
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_ADDR_WIDTH 8
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_ADDR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_ADDR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_ADDR_FIELD_MASK 0x000007f8
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_ADDR_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_ADDR_SET(x) \
   (((x) << 3) & 0x000007f8)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: cap_mpu_csr::sta_mpu3_icache_data0.parity_error           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_MSB 2
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_LSB 2
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_WIDTH 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_PARITY_ERROR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_mpu3_icache_data0.bist_done_pass         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu3_icache_data0.bist_done_fail         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA0_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu3_icache_data1                       */
/* Register template: cap_mpu_csr::cfg_mpu3_icache_data1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 823 */
/* Field member: cap_mpu_csr::cfg_mpu3_icache_data1.bist_run               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_DATA1_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu3_icache_data1                       */
/* Register template: cap_mpu_csr::sta_mpu3_icache_data1                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 829 */
/* Field member: cap_mpu_csr::sta_mpu3_icache_data1.parity_error_addr      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_ADDR_MSB 10
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_ADDR_LSB 3
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_ADDR_WIDTH 8
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_ADDR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_ADDR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_ADDR_FIELD_MASK 0x000007f8
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_ADDR_GET(x) \
   (((x) & 0x000007f8) >> 3)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_ADDR_SET(x) \
   (((x) << 3) & 0x000007f8)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_ADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000007f8) | ((r) & 0xfffff807))
/* Field member: cap_mpu_csr::sta_mpu3_icache_data1.parity_error           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_MSB 2
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_LSB 2
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_WIDTH 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_PARITY_ERROR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::sta_mpu3_icache_data1.bist_done_pass         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu3_icache_data1.bist_done_fail         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_DATA1_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu0_icache_tag                         */
/* Register template: cap_mpu_csr::cfg_mpu0_icache_tag                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 838 */
/* Field member: cap_mpu_csr::cfg_mpu0_icache_tag.bist_run                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU0_ICACHE_TAG_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu0_icache_tag                         */
/* Register template: cap_mpu_csr::sta_mpu0_icache_tag                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 844 */
/* Field member: cap_mpu_csr::sta_mpu0_icache_tag.bist_done_pass           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu0_icache_tag.bist_done_fail           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU0_ICACHE_TAG_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu1_icache_tag                         */
/* Register template: cap_mpu_csr::cfg_mpu1_icache_tag                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 851 */
/* Field member: cap_mpu_csr::cfg_mpu1_icache_tag.bist_run                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU1_ICACHE_TAG_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu1_icache_tag                         */
/* Register template: cap_mpu_csr::sta_mpu1_icache_tag                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 857 */
/* Field member: cap_mpu_csr::sta_mpu1_icache_tag.bist_done_pass           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu1_icache_tag.bist_done_fail           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU1_ICACHE_TAG_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu2_icache_tag                         */
/* Register template: cap_mpu_csr::cfg_mpu2_icache_tag                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 864 */
/* Field member: cap_mpu_csr::cfg_mpu2_icache_tag.bist_run                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU2_ICACHE_TAG_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu2_icache_tag                         */
/* Register template: cap_mpu_csr::sta_mpu2_icache_tag                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 870 */
/* Field member: cap_mpu_csr::sta_mpu2_icache_tag.bist_done_pass           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu2_icache_tag.bist_done_fail           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU2_ICACHE_TAG_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_mpu3_icache_tag                         */
/* Register template: cap_mpu_csr::cfg_mpu3_icache_tag                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 877 */
/* Field member: cap_mpu_csr::cfg_mpu3_icache_tag.bist_run                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_MSB 0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_LSB 0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_WIDTH 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_RESET 0x0
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CFG_MPU3_ICACHE_TAG_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::sta_mpu3_icache_tag                         */
/* Register template: cap_mpu_csr::sta_mpu3_icache_tag                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 883 */
/* Field member: cap_mpu_csr::sta_mpu3_icache_tag.bist_done_pass           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_PASS_MSB 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_PASS_LSB 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_PASS_WIDTH 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::sta_mpu3_icache_tag.bist_done_fail           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_FAIL_MSB 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_FAIL_LSB 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_FAIL_WIDTH 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_STA_MPU3_ICACHE_TAG_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::cfg_spare                                   */
/* Register template: cap_mpu_csr::cfg_spare                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 890 */
/* Field member: cap_mpu_csr::cfg_spare.spare                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPU_CSR_CFG_SPARE_SPARE_MSB 31
#define CAP_MPU_CSR_CFG_SPARE_SPARE_LSB 0
#define CAP_MPU_CSR_CFG_SPARE_SPARE_WIDTH 32
#define CAP_MPU_CSR_CFG_SPARE_SPARE_READ_ACCESS 1
#define CAP_MPU_CSR_CFG_SPARE_SPARE_WRITE_ACCESS 1
#define CAP_MPU_CSR_CFG_SPARE_SPARE_RESET 0x00000000
#define CAP_MPU_CSR_CFG_SPARE_SPARE_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_CFG_SPARE_SPARE_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_CFG_SPARE_SPARE_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_CFG_SPARE_SPARE_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::sta_spare                                   */
/* Register template: cap_mpu_csr::sta_spare                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 896 */
/* Field member: cap_mpu_csr::sta_spare.spare                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPU_CSR_STA_SPARE_SPARE_MSB 31
#define CAP_MPU_CSR_STA_SPARE_SPARE_LSB 0
#define CAP_MPU_CSR_STA_SPARE_SPARE_WIDTH 32
#define CAP_MPU_CSR_STA_SPARE_SPARE_READ_ACCESS 1
#define CAP_MPU_CSR_STA_SPARE_SPARE_WRITE_ACCESS 0
#define CAP_MPU_CSR_STA_SPARE_SPARE_FIELD_MASK 0xffffffff
#define CAP_MPU_CSR_STA_SPARE_SPARE_GET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_SPARE_SPARE_SET(x) ((x) & 0xffffffff)
#define CAP_MPU_CSR_STA_SPARE_SPARE_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpu_csr::csr_intr                                    */
/* Register template: cap_mpu_csr::csr_intr                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 112 */
/* Field member: cap_mpu_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::csr_intr.dowstream                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_MPU_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_mpu_csr::int_groups                                     */
/* Group template: cap_mpu_csr::intgrp_status                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 96 */
#define CAP_MPU_CSR_INT_GROUPS_SIZE 0x4
#define CAP_MPU_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_mpu_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_mpu_csr::int_groups::intreg               */
/* Register template referenced: cap_mpu_csr::intreg_status                */
#define CAP_MPU_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_MPU_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_MPU_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_MPU_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffc
#define CAP_MPU_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_mpu_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_mpu_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_mpu_csr::intreg_enable                */
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000003
/* Register member: cap_mpu_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_mpu_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_mpu_csr::intreg_status                */
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffc
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_mpu_csr::int_groups::intreg                          */
/* Register template: cap_mpu_csr::intreg_status                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 46 */
/* Field member: cap_mpu_csr::intreg_status.int_info_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_MSB 1
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_LSB 1
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg_status.int_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MSB 0
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_LSB 0
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_mpu_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 34 */
/* Field member: cap_mpu_csr::intreg_enable.int_info_enable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_MSB 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_LSB 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg_enable.int_err_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MSB 0
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_LSB 0
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::int_groups::int_rw_reg                      */
/* Register template: cap_mpu_csr::intreg_status                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 46 */
/* Field member: cap_mpu_csr::intreg_status.int_info_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_MSB 1
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_LSB 1
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg_status.int_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MSB 0
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_LSB 0
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_mpu_csr::int_err                                        */
/* Group template: cap_mpu_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 75 */
#define CAP_MPU_CSR_INT_ERR_SIZE 0x4
#define CAP_MPU_CSR_INT_ERR_BYTE_SIZE 0x10
/* Register member: cap_mpu_csr::intgrp.intreg                             */
/* Register type referenced: cap_mpu_csr::int_err::intreg                  */
/* Register template referenced: cap_mpu_csr::intreg                       */
#define CAP_MPU_CSR_INT_ERR_INTREG_OFFSET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_BYTE_OFFSET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_ERR_INTREG_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_INT_ERR_INTREG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_MASK 0x07ffffff
/* Register member: cap_mpu_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_mpu_csr::int_err::int_test_set            */
/* Register template referenced: cap_mpu_csr::intreg                       */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_OFFSET 0x1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_MASK 0x07ffffff
/* Register member: cap_mpu_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_mpu_csr::int_err::int_enable_set          */
/* Register template referenced: cap_mpu_csr::intreg_enable                */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_MASK 0x07ffffff
/* Register member: cap_mpu_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_mpu_csr::int_err::int_enable_clear        */
/* Register template referenced: cap_mpu_csr::intreg_enable                */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_MASK 0x07ffffff

/* Register type: cap_mpu_csr::int_err::intreg                             */
/* Register template: cap_mpu_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 11 */
/* Field member: cap_mpu_csr::intreg.cache_parity_3_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_MSB 26
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_LSB 26
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_mpu_csr::intreg.cache_parity_2_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_MSB 25
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_LSB 25
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_mpu_csr::intreg.cache_parity_1_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_MSB 24
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_LSB 24
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_mpu_csr::intreg.cache_parity_0_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_MSB 23
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_LSB 23
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_PARITY_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_mpu_csr::intreg.cache_axi_3_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_MSB 22
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_LSB 22
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_mpu_csr::intreg.cache_axi_2_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_MSB 21
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_LSB 21
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_mpu_csr::intreg.cache_axi_1_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_MSB 20
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_LSB 20
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_mpu_csr::intreg.cache_axi_0_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_MSB 19
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_LSB 19
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MPU_CSR_INT_ERR_INTREG_CACHE_AXI_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_mpu_csr::intreg.write_err_3_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_MSB 18
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_LSB 18
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_mpu_csr::intreg.write_err_2_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_MSB 17
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_LSB 17
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_mpu_csr::intreg.write_err_1_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_MSB 16
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_LSB 16
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_mpu_csr::intreg.write_err_0_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_MSB 15
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_LSB 15
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MPU_CSR_INT_ERR_INTREG_WRITE_ERR_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_mpu_csr::intreg.phvwr_3_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_MSB 14
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_LSB 14
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_mpu_csr::intreg.phvwr_2_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_MSB 13
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_LSB 13
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_mpu_csr::intreg.phvwr_1_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_MSB 12
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_LSB 12
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_mpu_csr::intreg.phvwr_0_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_MSB 11
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_LSB 11
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MPU_CSR_INT_ERR_INTREG_PHVWR_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_mpu_csr::intreg.max_inst_3_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_MSB 10
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_LSB 10
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_mpu_csr::intreg.max_inst_2_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_MSB 9
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_LSB 9
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_mpu_csr::intreg.max_inst_1_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_MSB 8
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_LSB 8
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_mpu_csr::intreg.max_inst_0_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_MSB 7
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_LSB 7
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPU_CSR_INT_ERR_INTREG_MAX_INST_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpu_csr::intreg.illegal_op_3_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_MSB 6
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_LSB 6
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::intreg.illegal_op_2_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_MSB 5
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_LSB 5
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::intreg.illegal_op_1_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_MSB 4
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_LSB 4
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::intreg.illegal_op_0_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_MSB 3
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_LSB 3
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_INT_ERR_INTREG_ILLEGAL_OP_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::intreg.sdp_mem_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_MSB 2
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_LSB 2
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::intreg.sdp_mem_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_MSB 1
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_LSB 1
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_ERR_INTREG_SDP_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg.results_mismatch_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_MSB 0
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_LSB 0
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_ERR_INTREG_RESULTS_MISMATCH_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::int_err::int_test_set                       */
/* Register template: cap_mpu_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 11 */
/* Field member: cap_mpu_csr::intreg.cache_parity_3_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_MSB 26
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_LSB 26
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_mpu_csr::intreg.cache_parity_2_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_MSB 25
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_LSB 25
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_mpu_csr::intreg.cache_parity_1_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_MSB 24
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_LSB 24
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_mpu_csr::intreg.cache_parity_0_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_MSB 23
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_LSB 23
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_PARITY_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_mpu_csr::intreg.cache_axi_3_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_MSB 22
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_LSB 22
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_mpu_csr::intreg.cache_axi_2_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_MSB 21
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_LSB 21
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_mpu_csr::intreg.cache_axi_1_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_MSB 20
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_LSB 20
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_mpu_csr::intreg.cache_axi_0_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_MSB 19
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_LSB 19
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_CACHE_AXI_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_mpu_csr::intreg.write_err_3_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_MSB 18
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_LSB 18
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_mpu_csr::intreg.write_err_2_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_MSB 17
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_LSB 17
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_mpu_csr::intreg.write_err_1_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_MSB 16
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_LSB 16
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_mpu_csr::intreg.write_err_0_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_MSB 15
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_LSB 15
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_WRITE_ERR_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_mpu_csr::intreg.phvwr_3_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_MSB 14
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_LSB 14
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_mpu_csr::intreg.phvwr_2_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_MSB 13
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_LSB 13
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_mpu_csr::intreg.phvwr_1_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_MSB 12
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_LSB 12
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_mpu_csr::intreg.phvwr_0_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_MSB 11
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_LSB 11
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_PHVWR_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_mpu_csr::intreg.max_inst_3_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_MSB 10
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_LSB 10
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_mpu_csr::intreg.max_inst_2_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_MSB 9
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_LSB 9
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_mpu_csr::intreg.max_inst_1_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_MSB 8
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_LSB 8
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_mpu_csr::intreg.max_inst_0_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_MSB 7
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_LSB 7
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_MAX_INST_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpu_csr::intreg.illegal_op_3_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_MSB 6
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_LSB 6
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::intreg.illegal_op_2_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_MSB 5
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_LSB 5
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::intreg.illegal_op_1_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_MSB 4
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_LSB 4
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::intreg.illegal_op_0_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_MSB 3
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_LSB 3
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_ILLEGAL_OP_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::intreg.sdp_mem_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_MSB 2
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_LSB 2
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::intreg.sdp_mem_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_MSB 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_LSB 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_SDP_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg.results_mismatch_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_MSB 0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_LSB 0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_ERR_INT_TEST_SET_RESULTS_MISMATCH_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::int_err::int_enable_set                     */
/* Register template: cap_mpu_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 34 */
/* Field member: cap_mpu_csr::intreg_enable.cache_parity_3_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_MSB 26
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_LSB 26
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_FIELD_MASK 0x04000000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_3_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_parity_2_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_MSB 25
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_LSB 25
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_FIELD_MASK 0x02000000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_2_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_parity_1_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_MSB 24
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_LSB 24
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_FIELD_MASK 0x01000000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_1_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_parity_0_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_MSB 23
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_LSB 23
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_FIELD_MASK 0x00800000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_PARITY_0_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_axi_3_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_MSB 22
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_LSB 22
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_FIELD_MASK 0x00400000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_3_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_axi_2_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_MSB 21
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_LSB 21
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_FIELD_MASK 0x00200000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_2_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_axi_1_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_MSB 20
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_LSB 20
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_FIELD_MASK 0x00100000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_1_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_axi_0_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_MSB 19
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_LSB 19
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_FIELD_MASK 0x00080000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_CACHE_AXI_0_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_mpu_csr::intreg_enable.write_err_3_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_MSB 18
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_LSB 18
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_FIELD_MASK 0x00040000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_3_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_mpu_csr::intreg_enable.write_err_2_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_MSB 17
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_LSB 17
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_FIELD_MASK 0x00020000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_2_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_mpu_csr::intreg_enable.write_err_1_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_MSB 16
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_LSB 16
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_FIELD_MASK 0x00010000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_1_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_mpu_csr::intreg_enable.write_err_0_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_MSB 15
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_LSB 15
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_FIELD_MASK 0x00008000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ERR_0_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_mpu_csr::intreg_enable.phvwr_3_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_MSB 14
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_LSB 14
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_FIELD_MASK 0x00004000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_3_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_mpu_csr::intreg_enable.phvwr_2_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_MSB 13
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_LSB 13
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_FIELD_MASK 0x00002000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_2_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_mpu_csr::intreg_enable.phvwr_1_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_MSB 12
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_LSB 12
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_FIELD_MASK 0x00001000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_1_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_mpu_csr::intreg_enable.phvwr_0_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_MSB 11
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_LSB 11
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_FIELD_MASK 0x00000800
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_PHVWR_0_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_mpu_csr::intreg_enable.max_inst_3_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_MSB 10
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_LSB 10
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_FIELD_MASK 0x00000400
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_3_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_mpu_csr::intreg_enable.max_inst_2_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_MSB 9
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_LSB 9
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_FIELD_MASK 0x00000200
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_2_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_mpu_csr::intreg_enable.max_inst_1_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_MSB 8
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_LSB 8
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_FIELD_MASK 0x00000100
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_1_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_mpu_csr::intreg_enable.max_inst_0_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_MSB 7
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_LSB 7
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_FIELD_MASK 0x00000080
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_MAX_INST_0_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpu_csr::intreg_enable.illegal_op_3_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_MSB 6
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_LSB 6
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_3_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::intreg_enable.illegal_op_2_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_MSB 5
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_LSB 5
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_2_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::intreg_enable.illegal_op_1_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_MSB 4
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_LSB 4
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_1_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::intreg_enable.illegal_op_0_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_MSB 3
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_LSB 3
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_ILLEGAL_OP_0_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::intreg_enable.sdp_mem_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_MSB 2
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_LSB 2
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::intreg_enable.sdp_mem_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_MSB 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_LSB 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_SDP_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg_enable.results_mismatch_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_MSB 0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_LSB 0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_SET_RESULTS_MISMATCH_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::int_err::int_enable_clear                   */
/* Register template: cap_mpu_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 34 */
/* Field member: cap_mpu_csr::intreg_enable.cache_parity_3_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_MSB 26
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_LSB 26
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_FIELD_MASK 0x04000000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_3_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_parity_2_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_MSB 25
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_LSB 25
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_FIELD_MASK 0x02000000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_2_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_parity_1_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_MSB 24
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_LSB 24
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_FIELD_MASK 0x01000000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_1_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_parity_0_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_MSB 23
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_LSB 23
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_FIELD_MASK 0x00800000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_PARITY_0_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_axi_3_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_MSB 22
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_LSB 22
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_FIELD_MASK 0x00400000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_3_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_axi_2_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_MSB 21
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_LSB 21
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_FIELD_MASK 0x00200000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_2_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_axi_1_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_MSB 20
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_LSB 20
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_FIELD_MASK 0x00100000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_1_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_mpu_csr::intreg_enable.cache_axi_0_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_MSB 19
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_LSB 19
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_FIELD_MASK 0x00080000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_CACHE_AXI_0_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_mpu_csr::intreg_enable.write_err_3_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_MSB 18
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_LSB 18
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_FIELD_MASK 0x00040000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_3_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_mpu_csr::intreg_enable.write_err_2_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_MSB 17
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_LSB 17
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_FIELD_MASK 0x00020000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_2_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_mpu_csr::intreg_enable.write_err_1_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_MSB 16
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_LSB 16
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_FIELD_MASK 0x00010000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_1_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_mpu_csr::intreg_enable.write_err_0_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_MSB 15
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_LSB 15
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_FIELD_MASK 0x00008000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ERR_0_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_mpu_csr::intreg_enable.phvwr_3_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_MSB 14
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_LSB 14
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_FIELD_MASK 0x00004000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_3_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_mpu_csr::intreg_enable.phvwr_2_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_MSB 13
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_LSB 13
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_FIELD_MASK 0x00002000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_2_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_mpu_csr::intreg_enable.phvwr_1_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_MSB 12
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_LSB 12
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_FIELD_MASK 0x00001000
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_1_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_mpu_csr::intreg_enable.phvwr_0_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_MSB 11
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_LSB 11
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_FIELD_MASK 0x00000800
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_PHVWR_0_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_mpu_csr::intreg_enable.max_inst_3_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_MSB 10
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_LSB 10
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_FIELD_MASK 0x00000400
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_3_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_mpu_csr::intreg_enable.max_inst_2_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_MSB 9
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_LSB 9
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_FIELD_MASK 0x00000200
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_2_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_mpu_csr::intreg_enable.max_inst_1_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_MSB 8
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_LSB 8
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_FIELD_MASK 0x00000100
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_1_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_mpu_csr::intreg_enable.max_inst_0_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_MSB 7
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_LSB 7
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_FIELD_MASK 0x00000080
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_INST_0_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpu_csr::intreg_enable.illegal_op_3_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_MSB 6
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_LSB 6
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_3_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::intreg_enable.illegal_op_2_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_MSB 5
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_LSB 5
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_2_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::intreg_enable.illegal_op_1_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_MSB 4
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_LSB 4
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_1_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::intreg_enable.illegal_op_0_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_MSB 3
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_LSB 3
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_ILLEGAL_OP_0_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::intreg_enable.sdp_mem_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_MSB 2
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_LSB 2
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::intreg_enable.sdp_mem_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_MSB 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_LSB 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_SDP_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg_enable.results_mismatch_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_MSB 0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_LSB 0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_ERR_INT_ENABLE_CLEAR_RESULTS_MISMATCH_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_mpu_csr::int_info                                       */
/* Group template: cap_mpu_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 75 */
#define CAP_MPU_CSR_INT_INFO_SIZE 0x4
#define CAP_MPU_CSR_INT_INFO_BYTE_SIZE 0x10
/* Register member: cap_mpu_csr::intgrp.intreg                             */
/* Register type referenced: cap_mpu_csr::int_info::intreg                 */
/* Register template referenced: cap_mpu_csr::intreg                       */
#define CAP_MPU_CSR_INT_INFO_INTREG_OFFSET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_BYTE_OFFSET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_INFO_INTREG_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_INT_INFO_INTREG_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_INFO_INTREG_WRITE_MASK 0x000000ff
/* Register member: cap_mpu_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_mpu_csr::int_info::int_test_set           */
/* Register template referenced: cap_mpu_csr::intreg                       */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_OFFSET 0x1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_WRITE_MASK 0x000000ff
/* Register member: cap_mpu_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_mpu_csr::int_info::int_enable_set         */
/* Register template referenced: cap_mpu_csr::intreg_enable                */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_WRITE_MASK 0x000000ff
/* Register member: cap_mpu_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_mpu_csr::int_info::int_enable_clear       */
/* Register template referenced: cap_mpu_csr::intreg_enable                */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_WRITE_MASK 0x000000ff

/* Register type: cap_mpu_csr::int_info::intreg                            */
/* Register template: cap_mpu_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 11 */
/* Field member: cap_mpu_csr::intreg.mpu_stop_3_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_MSB 7
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_LSB 7
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpu_csr::intreg.mpu_stop_2_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_MSB 6
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_LSB 6
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::intreg.mpu_stop_1_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_MSB 5
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_LSB 5
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::intreg.mpu_stop_0_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_MSB 4
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_LSB 4
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_INT_INFO_INTREG_MPU_STOP_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::intreg.trace_full_3_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_MSB 3
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_LSB 3
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::intreg.trace_full_2_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_MSB 2
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_LSB 2
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::intreg.trace_full_1_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_MSB 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_LSB 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg.trace_full_0_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_MSB 0
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_LSB 0
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_INFO_INTREG_TRACE_FULL_0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::int_info::int_test_set                      */
/* Register template: cap_mpu_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 11 */
/* Field member: cap_mpu_csr::intreg.mpu_stop_3_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_MSB 7
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_LSB 7
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpu_csr::intreg.mpu_stop_2_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_MSB 6
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_LSB 6
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::intreg.mpu_stop_1_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_MSB 5
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_LSB 5
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::intreg.mpu_stop_0_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_MSB 4
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_LSB 4
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_MPU_STOP_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::intreg.trace_full_3_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_MSB 3
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_LSB 3
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::intreg.trace_full_2_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_MSB 2
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_LSB 2
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::intreg.trace_full_1_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_MSB 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_LSB 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg.trace_full_0_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_MSB 0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_LSB 0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_INFO_INT_TEST_SET_TRACE_FULL_0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::int_info::int_enable_set                    */
/* Register template: cap_mpu_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 34 */
/* Field member: cap_mpu_csr::intreg_enable.mpu_stop_3_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_MSB 7
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_LSB 7
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_FIELD_MASK 0x00000080
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_3_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpu_csr::intreg_enable.mpu_stop_2_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_MSB 6
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_LSB 6
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_2_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::intreg_enable.mpu_stop_1_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_MSB 5
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_LSB 5
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_1_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::intreg_enable.mpu_stop_0_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_MSB 4
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_LSB 4
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_MPU_STOP_0_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::intreg_enable.trace_full_3_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_MSB 3
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_LSB 3
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::intreg_enable.trace_full_2_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_MSB 2
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_LSB 2
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::intreg_enable.trace_full_1_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_MSB 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_LSB 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg_enable.trace_full_0_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_MSB 0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_LSB 0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_SET_TRACE_FULL_0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpu_csr::int_info::int_enable_clear                  */
/* Register template: cap_mpu_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 34 */
/* Field member: cap_mpu_csr::intreg_enable.mpu_stop_3_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_MSB 7
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_LSB 7
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_FIELD_MASK 0x00000080
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_3_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpu_csr::intreg_enable.mpu_stop_2_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_MSB 6
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_LSB 6
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_FIELD_MASK 0x00000040
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_2_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpu_csr::intreg_enable.mpu_stop_1_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_MSB 5
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_LSB 5
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_FIELD_MASK 0x00000020
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_1_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpu_csr::intreg_enable.mpu_stop_0_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_MSB 4
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_LSB 4
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_FIELD_MASK 0x00000010
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_MPU_STOP_0_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpu_csr::intreg_enable.trace_full_3_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_MSB 3
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_LSB 3
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_FIELD_MASK 0x00000008
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpu_csr::intreg_enable.trace_full_2_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_MSB 2
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_LSB 2
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_FIELD_MASK 0x00000004
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpu_csr::intreg_enable.trace_full_1_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_MSB 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_LSB 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpu_csr::intreg_enable.trace_full_0_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_MSB 0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_LSB 0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_WIDTH 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_READ_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_WRITE_ACCESS 1
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_RESET 0x0
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPU_CSR_INT_INFO_INT_ENABLE_CLEAR_TRACE_FULL_0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_mpu_csr::trace                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 129 */
typedef struct {
   volatile uint32_t trace_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t trace_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t trace_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_mpu_csr_trace, *PTR_Cap_mpu_csr_trace;

/* Typedef for Wide Register: cap_mpu_csr::tag_read::data                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 199 */
typedef struct {
   volatile uint32_t data_0_2; /**< Offset 0x0 (R/W) */
   uint32_t data_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpu_csr_tag_read_data, *PTR_Cap_mpu_csr_tag_read_data;

/* Typedef for Wide Memory: cap_mpu_csr::tag_read                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 192 */
typedef struct {
   volatile Cap_mpu_csr_tag_read_data data; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0xf8];
} Cap_mpu_csr_tag_read, *PTR_Cap_mpu_csr_tag_read;

/* Typedef for Wide Register: cap_mpu_csr::icache_sram_read::data          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 212 */
typedef struct {
   volatile uint32_t data_0_2; /**< Offset 0x0 (R/W) */
   uint32_t data_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpu_csr_icache_sram_read_data, *PTR_Cap_mpu_csr_icache_sram_read_data;

/* Typedef for Wide Memory: cap_mpu_csr::icache_sram_read                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 205 */
typedef struct {
   volatile Cap_mpu_csr_icache_sram_read_data data; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0xff8];
} Cap_mpu_csr_icache_sram_read, *PTR_Cap_mpu_csr_icache_sram_read;

/* Typedef for Memory: cap_mpu_csr::spr_reg                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 328 */
typedef struct {
   volatile uint32_t data; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0xc];
} Cap_mpu_csr_spr_reg, *PTR_Cap_mpu_csr_spr_reg;

/* Typedef for Wide Register: cap_mpu_csr::sta_tbl_addr                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 497 */
typedef struct {
   volatile uint32_t sta_tbl_addr_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_tbl_addr_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_tbl_addr, *PTR_Cap_mpu_csr_sta_tbl_addr;

/* Typedef for Wide Register: cap_mpu_csr::sta_data                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 516 */
typedef struct {
   volatile uint32_t sta_data_0_16; /**< Offset 0x0 (R) */
   volatile uint32_t sta_data_1_16; /**< Offset 0x4 (R) */
   volatile uint32_t sta_data_2_16; /**< Offset 0x8 (R) */
   volatile uint32_t sta_data_3_16; /**< Offset 0xc (R) */
   volatile uint32_t sta_data_4_16; /**< Offset 0x10 (R) */
   volatile uint32_t sta_data_5_16; /**< Offset 0x14 (R) */
   volatile uint32_t sta_data_6_16; /**< Offset 0x18 (R) */
   volatile uint32_t sta_data_7_16; /**< Offset 0x1c (R) */
   volatile uint32_t sta_data_8_16; /**< Offset 0x20 (R) */
   volatile uint32_t sta_data_9_16; /**< Offset 0x24 (R) */
   volatile uint32_t sta_data_10_16; /**< Offset 0x28 (R) */
   volatile uint32_t sta_data_11_16; /**< Offset 0x2c (R) */
   volatile uint32_t sta_data_12_16; /**< Offset 0x30 (R) */
   volatile uint32_t sta_data_13_16; /**< Offset 0x34 (R) */
   volatile uint32_t sta_data_14_16; /**< Offset 0x38 (R) */
   volatile uint32_t sta_data_15_16; /**< Offset 0x3c (R) */
} Cap_mpu_csr_sta_data, *PTR_Cap_mpu_csr_sta_data;

/* Typedef for Wide Register: cap_mpu_csr::sta_key                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 524 */
typedef struct {
   volatile uint32_t sta_key_0_16; /**< Offset 0x0 (R) */
   volatile uint32_t sta_key_1_16; /**< Offset 0x4 (R) */
   volatile uint32_t sta_key_2_16; /**< Offset 0x8 (R) */
   volatile uint32_t sta_key_3_16; /**< Offset 0xc (R) */
   volatile uint32_t sta_key_4_16; /**< Offset 0x10 (R) */
   volatile uint32_t sta_key_5_16; /**< Offset 0x14 (R) */
   volatile uint32_t sta_key_6_16; /**< Offset 0x18 (R) */
   volatile uint32_t sta_key_7_16; /**< Offset 0x1c (R) */
   volatile uint32_t sta_key_8_16; /**< Offset 0x20 (R) */
   volatile uint32_t sta_key_9_16; /**< Offset 0x24 (R) */
   volatile uint32_t sta_key_10_16; /**< Offset 0x28 (R) */
   volatile uint32_t sta_key_11_16; /**< Offset 0x2c (R) */
   volatile uint32_t sta_key_12_16; /**< Offset 0x30 (R) */
   volatile uint32_t sta_key_13_16; /**< Offset 0x34 (R) */
   volatile uint32_t sta_key_14_16; /**< Offset 0x38 (R) */
   volatile uint32_t sta_key_15_16; /**< Offset 0x3c (R) */
} Cap_mpu_csr_sta_key, *PTR_Cap_mpu_csr_sta_key;

/* Typedef for Wide Register: cap_mpu_csr::sta_pc_mpu                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 532 */
typedef struct {
   volatile uint32_t sta_pc_mpu_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pc_mpu_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_pc_mpu, *PTR_Cap_mpu_csr_sta_pc_mpu;

/* Typedef for Wide Register: cap_mpu_csr::sta_ctl_mpu                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 540 */
typedef struct {
   volatile uint32_t sta_ctl_mpu_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_ctl_mpu_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_ctl_mpu, *PTR_Cap_mpu_csr_sta_ctl_mpu;

/* Typedef for Wide Register: cap_mpu_csr::sta_gpr1_mpu                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 568 */
typedef struct {
   volatile uint32_t sta_gpr1_mpu_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_gpr1_mpu_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_gpr1_mpu, *PTR_Cap_mpu_csr_sta_gpr1_mpu;

/* Typedef for Wide Register: cap_mpu_csr::sta_gpr2_mpu                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 576 */
typedef struct {
   volatile uint32_t sta_gpr2_mpu_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_gpr2_mpu_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_gpr2_mpu, *PTR_Cap_mpu_csr_sta_gpr2_mpu;

/* Typedef for Wide Register: cap_mpu_csr::sta_gpr3_mpu                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 584 */
typedef struct {
   volatile uint32_t sta_gpr3_mpu_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_gpr3_mpu_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_gpr3_mpu, *PTR_Cap_mpu_csr_sta_gpr3_mpu;

/* Typedef for Wide Register: cap_mpu_csr::sta_gpr4_mpu                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 592 */
typedef struct {
   volatile uint32_t sta_gpr4_mpu_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_gpr4_mpu_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_gpr4_mpu, *PTR_Cap_mpu_csr_sta_gpr4_mpu;

/* Typedef for Wide Register: cap_mpu_csr::sta_gpr5_mpu                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 600 */
typedef struct {
   volatile uint32_t sta_gpr5_mpu_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_gpr5_mpu_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_gpr5_mpu, *PTR_Cap_mpu_csr_sta_gpr5_mpu;

/* Typedef for Wide Register: cap_mpu_csr::sta_gpr6_mpu                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 608 */
typedef struct {
   volatile uint32_t sta_gpr6_mpu_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_gpr6_mpu_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_gpr6_mpu, *PTR_Cap_mpu_csr_sta_gpr6_mpu;

/* Typedef for Wide Register: cap_mpu_csr::sta_gpr7_mpu                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 616 */
typedef struct {
   volatile uint32_t sta_gpr7_mpu_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_gpr7_mpu_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_gpr7_mpu, *PTR_Cap_mpu_csr_sta_gpr7_mpu;

/* Typedef for Wide Register: cap_mpu_csr::sta_pend                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 624 */
typedef struct {
   volatile uint32_t sta_pend_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pend_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_pend, *PTR_Cap_mpu_csr_sta_pend;

/* Typedef for Wide Register: cap_mpu_csr::CNT_sdp                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 643 */
typedef struct {
   volatile uint32_t CNT_sdp_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_sdp_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_sdp_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_mpu_csr_CNT_sdp, *PTR_Cap_mpu_csr_CNT_sdp;

/* Typedef for Wide Register: cap_mpu_csr::STA_live_sdp                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 653 */
typedef struct {
   volatile uint32_t STA_live_sdp_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_live_sdp_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_live_sdp_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_mpu_csr_STA_live_sdp, *PTR_Cap_mpu_csr_STA_live_sdp;

/* Typedef for Wide Register: cap_mpu_csr::sta_sdp_mem                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 707 */
typedef struct {
   volatile uint32_t sta_sdp_mem_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_sdp_mem_1_2; /**< Offset 0x4 (R) */
} Cap_mpu_csr_sta_sdp_mem, *PTR_Cap_mpu_csr_sta_sdp_mem;

/* Typedef for Group: cap_mpu_csr::int_groups                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 904 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_mpu_csr_int_groups, *PTR_Cap_mpu_csr_int_groups;

/* Typedef for Group: cap_mpu_csr::int_err                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 905 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_mpu_csr_int_err, *PTR_Cap_mpu_csr_int_err;

/* Typedef for Group: cap_mpu_csr::int_info                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 933 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_mpu_csr_int_info, *PTR_Cap_mpu_csr_int_info;

/* Typedef for Addressmap: cap_mpu_csr                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/mpu.gcsr, line: 942 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x3c];
   volatile Cap_mpu_csr_trace trace[0x4]; /**< Offset 0x40 (R/W) */
   volatile uint32_t icache; /**< Offset 0x80 (R/W) */
   uint8_t _pad1[0x37c];
   Cap_mpu_csr_tag_read tag_read[0x4]; /**< Offset 0x400 (R/W) */
   uint8_t _pad2[0x3800];
   Cap_mpu_csr_icache_sram_read icache_sram_read[0x4]; /**< Offset 0x4000 (R/W) */
   volatile uint32_t axi_attr; /**< Offset 0x8000 (R/W) */
   volatile uint32_t sdp_ctl; /**< Offset 0x8004 (R/W) */
   volatile uint32_t mpu_ctl; /**< Offset 0x8008 (R/W) */
   volatile uint32_t mpu_cfg; /**< Offset 0x800c (R/W) */
   volatile uint32_t mpu_run[0x4]; /**< Offset 0x8010 (R/W) */
   Cap_mpu_csr_spr_reg spr_reg; /**< Offset 0x8020 (R/W) */
   volatile uint32_t count_stage; /**< Offset 0x8030 (R/W) */
   uint8_t _pad3[0xc];
   volatile uint32_t CNT_cycles[0x4]; /**< Offset 0x8040 (R/W) */
   volatile uint32_t CNT_phv_executed[0x4]; /**< Offset 0x8050 (R/W) */
   volatile uint32_t CNT_inst_executed[0x4]; /**< Offset 0x8060 (R/W) */
   volatile uint32_t CNT_icache_miss[0x4]; /**< Offset 0x8070 (R/W) */
   volatile uint32_t CNT_icache_fill_stall[0x4]; /**< Offset 0x8080 (R/W) */
   volatile uint32_t CNT_hazard_stall[0x4]; /**< Offset 0x8090 (R/W) */
   volatile uint32_t CNT_phvwr_stall[0x4]; /**< Offset 0x80a0 (R/W) */
   volatile uint32_t CNT_memwr_stall[0x4]; /**< Offset 0x80b0 (R/W) */
   volatile uint32_t CNT_tblwr_stall[0x4]; /**< Offset 0x80c0 (R/W) */
   volatile uint32_t CNT_fence_stall[0x4]; /**< Offset 0x80d0 (R/W) */
   volatile Cap_mpu_csr_sta_tbl_addr sta_tbl_addr[0x4]; /**< Offset 0x80e0 (R) */
   volatile uint32_t sta_table[0x4]; /**< Offset 0x8100 (R) */
   uint8_t _pad4[0xf0];
   volatile Cap_mpu_csr_sta_data sta_data[0x4]; /**< Offset 0x8200 (R) */
   volatile Cap_mpu_csr_sta_key sta_key[0x4]; /**< Offset 0x8300 (R) */
   volatile Cap_mpu_csr_sta_pc_mpu sta_pc_mpu[0x4]; /**< Offset 0x8400 (R) */
   volatile Cap_mpu_csr_sta_ctl_mpu sta_ctl_mpu[0x4]; /**< Offset 0x8420 (R) */
   volatile uint32_t sta_mpu[0x4]; /**< Offset 0x8440 (R) */
   uint8_t _pad5[0x10];
   volatile Cap_mpu_csr_sta_gpr1_mpu sta_gpr1_mpu[0x4]; /**< Offset 0x8460 (R) */
   volatile Cap_mpu_csr_sta_gpr2_mpu sta_gpr2_mpu[0x4]; /**< Offset 0x8480 (R) */
   volatile Cap_mpu_csr_sta_gpr3_mpu sta_gpr3_mpu[0x4]; /**< Offset 0x84a0 (R) */
   volatile Cap_mpu_csr_sta_gpr4_mpu sta_gpr4_mpu[0x4]; /**< Offset 0x84c0 (R) */
   volatile Cap_mpu_csr_sta_gpr5_mpu sta_gpr5_mpu[0x4]; /**< Offset 0x84e0 (R) */
   volatile Cap_mpu_csr_sta_gpr6_mpu sta_gpr6_mpu[0x4]; /**< Offset 0x8500 (R) */
   volatile Cap_mpu_csr_sta_gpr7_mpu sta_gpr7_mpu[0x4]; /**< Offset 0x8520 (R) */
   volatile Cap_mpu_csr_sta_pend sta_pend[0x4]; /**< Offset 0x8540 (R) */
   volatile uint32_t sta_error[0x4]; /**< Offset 0x8560 (R) */
   volatile Cap_mpu_csr_CNT_sdp CNT_sdp; /**< Offset 0x8570 (R/W) */
   volatile Cap_mpu_csr_STA_live_sdp STA_live_sdp; /**< Offset 0x8580 (R) */
   volatile uint32_t STA_stg; /**< Offset 0x8590 (R) */
   volatile uint32_t mismatch; /**< Offset 0x8594 (R) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x8598 (R/W) */
   volatile uint32_t cfg_sdp_mem; /**< Offset 0x859c (R/W) */
   volatile Cap_mpu_csr_sta_sdp_mem sta_sdp_mem; /**< Offset 0x85a0 (R) */
   volatile uint32_t cfg_mpu0_icache_data0; /**< Offset 0x85a8 (R/W) */
   volatile uint32_t sta_mpu0_icache_data0; /**< Offset 0x85ac (R) */
   volatile uint32_t cfg_mpu0_icache_data1; /**< Offset 0x85b0 (R/W) */
   volatile uint32_t sta_mpu0_icache_data1; /**< Offset 0x85b4 (R) */
   volatile uint32_t cfg_mpu1_icache_data0; /**< Offset 0x85b8 (R/W) */
   volatile uint32_t sta_mpu1_icache_data0; /**< Offset 0x85bc (R) */
   volatile uint32_t cfg_mpu1_icache_data1; /**< Offset 0x85c0 (R/W) */
   volatile uint32_t sta_mpu1_icache_data1; /**< Offset 0x85c4 (R) */
   volatile uint32_t cfg_mpu2_icache_data0; /**< Offset 0x85c8 (R/W) */
   volatile uint32_t sta_mpu2_icache_data0; /**< Offset 0x85cc (R) */
   volatile uint32_t cfg_mpu2_icache_data1; /**< Offset 0x85d0 (R/W) */
   volatile uint32_t sta_mpu2_icache_data1; /**< Offset 0x85d4 (R) */
   volatile uint32_t cfg_mpu3_icache_data0; /**< Offset 0x85d8 (R/W) */
   volatile uint32_t sta_mpu3_icache_data0; /**< Offset 0x85dc (R) */
   volatile uint32_t cfg_mpu3_icache_data1; /**< Offset 0x85e0 (R/W) */
   volatile uint32_t sta_mpu3_icache_data1; /**< Offset 0x85e4 (R) */
   volatile uint32_t cfg_mpu0_icache_tag; /**< Offset 0x85e8 (R/W) */
   volatile uint32_t sta_mpu0_icache_tag; /**< Offset 0x85ec (R) */
   volatile uint32_t cfg_mpu1_icache_tag; /**< Offset 0x85f0 (R/W) */
   volatile uint32_t sta_mpu1_icache_tag; /**< Offset 0x85f4 (R) */
   volatile uint32_t cfg_mpu2_icache_tag; /**< Offset 0x85f8 (R/W) */
   volatile uint32_t sta_mpu2_icache_tag; /**< Offset 0x85fc (R) */
   volatile uint32_t cfg_mpu3_icache_tag; /**< Offset 0x8600 (R/W) */
   volatile uint32_t sta_mpu3_icache_tag; /**< Offset 0x8604 (R) */
   volatile uint32_t cfg_spare; /**< Offset 0x8608 (R/W) */
   volatile uint32_t sta_spare; /**< Offset 0x860c (R) */
   volatile uint32_t csr_intr; /**< Offset 0x8610 (R/W) */
   uint8_t _pad6[0xc];
   Cap_mpu_csr_int_groups int_groups; /**< Offset 0x8620 (R/W) */
   Cap_mpu_csr_int_err int_err; /**< Offset 0x8630 (R/W) */
   Cap_mpu_csr_int_info int_info; /**< Offset 0x8640 (R/W) */
   uint8_t _pad7[0x79b0];
} Cap_mpu_csr, *PTR_Cap_mpu_csr;
#endif

#endif
