
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000057                       # Number of seconds simulated
sim_ticks                                    56813000                       # Number of ticks simulated
final_tick                                   56813000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121176                       # Simulator instruction rate (inst/s)
host_op_rate                                   121170                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              221477272                       # Simulator tick rate (ticks/s)
host_mem_usage                                 749152                       # Number of bytes of host memory used
host_seconds                                     0.26                       # Real time elapsed on the host
sim_insts                                       31081                       # Number of instructions simulated
sim_ops                                         31081                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             53312                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             43520                       # Number of bytes read from this memory
system.physmem.bytes_read::total                96832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        53312                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           53312                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                833                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                680                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1513                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst            938376780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            766021861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1704398641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       938376780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          938376780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           938376780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           766021861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1704398641                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        698.754381                       # Cycle average of tags in use
system.l2.total_refs                              470                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1342                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.350224                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           188.176239                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             421.148336                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              89.429806                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011485                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.025705                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.005458                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.042649                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  362                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   68                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     430                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              414                       # number of Writeback hits
system.l2.Writeback_hits::total                   414                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    77                       # number of demand (read+write) hits
system.l2.demand_hits::total                      439                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  362                       # number of overall hits
system.l2.overall_hits::cpu.data                   77                       # number of overall hits
system.l2.overall_hits::total                     439                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                834                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                138                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   972                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 542                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 834                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 680                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1514                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                834                       # number of overall misses
system.l2.overall_misses::cpu.data                680                       # number of overall misses
system.l2.overall_misses::total                  1514                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     44717000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      7946000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52663000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     29393500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      29393500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      44717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      37339500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         82056500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     44717000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     37339500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        82056500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1402                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          414                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               414                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               551                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1196                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1953                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1196                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1953                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.697324                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.669903                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.693295                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.983666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983666                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.697324                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.898283                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.775218                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.697324                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.898283                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.775218                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53617.505995                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57579.710145                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54180.041152                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 54231.549815                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54231.549815                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53617.505995                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54911.029412                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54198.480845                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53617.505995                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54911.029412                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54198.480845                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           834                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              972                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            542                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1514                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1514                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     34549000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      6276500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40825500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     22836500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22836500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     34549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     29113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     63662000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     34549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     29113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     63662000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.697324                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.669903                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.693295                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.983666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983666                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.697324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.898283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.775218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.697324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.898283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.775218                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41425.659472                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45481.884058                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42001.543210                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 42133.763838                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42133.763838                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41425.659472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42813.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42048.877147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41425.659472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42813.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42048.877147                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         6140                       # DTB read hits
system.cpu.dtb.read_misses                        146                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     6286                       # DTB read accesses
system.cpu.dtb.write_hits                        7195                       # DTB write hits
system.cpu.dtb.write_misses                        24                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                    7219                       # DTB write accesses
system.cpu.dtb.data_hits                        13335                       # DTB hits
system.cpu.dtb.data_misses                        170                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    13505                       # DTB accesses
system.cpu.itb.fetch_hits                        8389                       # ITB hits
system.cpu.itb.fetch_misses                       118                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    8507                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   23                       # Number of system calls
system.cpu.numCycles                           113627                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                     9736                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted               6575                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               1747                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                  7224                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                     3659                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                     1050                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 118                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles              29963                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          58475                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        9736                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               4709                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         10560                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4875                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                  14569                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2666                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                      8389                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1144                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              60868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.960685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.338067                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    50308     82.65%     82.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      889      1.46%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      830      1.36%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      829      1.36%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1484      2.44%     89.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      923      1.52%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      490      0.81%     91.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      972      1.60%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4143      6.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                60868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.085684                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.514622                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    33005                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 15061                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      9523                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   754                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2525                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1578                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   539                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  53084                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1882                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2525                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    33877                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    6327                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5666                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      9304                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  3169                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  50855                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                    106                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  2764                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands               30724                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 62238                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            61999                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               239                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 19479                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    11245                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                222                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            149                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      6029                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 7050                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7867                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               138                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              182                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      43577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 217                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     40320                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               173                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         6267                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         60868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.662417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.365231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               44056     72.38%     72.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6987     11.48%     83.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3541      5.82%     89.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2530      4.16%     93.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1475      2.42%     96.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1194      1.96%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 840      1.38%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 209      0.34%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  36      0.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           60868                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      24      5.50%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    204     46.79%     52.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   208     47.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 26155     64.87%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.03%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  32      0.08%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  20      0.05%     65.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   6      0.01%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6683     16.57%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7397     18.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  40320                       # Type of FU issued
system.cpu.iq.rate                           0.354845                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         436                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010813                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             141794                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             54943                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        37955                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 323                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                160                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          154                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  40574                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     168                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              247                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2659                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1310                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2525                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1929                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    63                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               47510                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               334                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  7050                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 7867                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                135                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     3                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            372                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          993                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1365                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 39044                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  6306                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1276                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          3716                       # number of nop insts executed
system.cpu.iew.exec_refs                        13530                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     6650                       # Number of branches executed
system.cpu.iew.exec_stores                       7224                       # Number of stores executed
system.cpu.iew.exec_rate                     0.343616                       # Inst execution rate
system.cpu.iew.wb_sent                          38410                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         38109                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     14740                       # num instructions producing a value
system.cpu.iew.wb_consumers                     19783                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.335387                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.745084                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           13739                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             148                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1218                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        58343                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.575905                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.447951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        45241     77.54%     77.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5866     10.05%     87.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2916      5.00%     92.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          984      1.69%     94.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1150      1.97%     96.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          496      0.85%     97.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          536      0.92%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          578      0.99%     99.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          576      0.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        58343                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                33600                       # Number of instructions committed
system.cpu.commit.committedOps                  33600                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          10948                       # Number of memory references committed
system.cpu.commit.loads                          4391                       # Number of loads committed
system.cpu.commit.membars                          62                       # Number of memory barriers committed
system.cpu.commit.branches                       5091                       # Number of branches committed
system.cpu.commit.fp_insts                        152                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     30697                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  488                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                   576                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       104326                       # The number of ROB reads
system.cpu.rob.rob_writes                       97226                       # The number of ROB writes
system.cpu.timesIdled                            1007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       31081                       # Number of Instructions Simulated
system.cpu.committedOps                         31081                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                 31081                       # Number of Instructions Simulated
system.cpu.cpi                               3.655835                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.655835                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.273535                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.273535                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    51878                       # number of integer regfile reads
system.cpu.int_regfile_writes                   24761                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       118                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       66                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     175                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    132                       # number of misc regfile writes
system.cpu.icache.replacements                    939                       # number of replacements
system.cpu.icache.tagsinuse                206.378523                       # Cycle average of tags in use
system.cpu.icache.total_refs                     6758                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1195                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   5.655230                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               45378000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     206.378523                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.806166                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.806166                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst         6758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6758                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          6758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6758                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         6758                       # number of overall hits
system.cpu.icache.overall_hits::total            6758                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1631                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1631                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1631                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1631                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1631                       # number of overall misses
system.cpu.icache.overall_misses::total          1631                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     70275500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70275500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     70275500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70275500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     70275500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70275500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         8389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         8389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         8389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8389                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.194421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.194421                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.194421                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.194421                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.194421                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.194421                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 43087.369712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43087.369712                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 43087.369712                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43087.369712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 43087.369712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43087.369712                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          435                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          435                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          435                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          435                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          435                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          435                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1196                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1196                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1196                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1196                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1196                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     50025500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50025500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     50025500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50025500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     50025500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50025500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.142568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.142568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.142568                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.142568                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.142568                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.142568                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41827.341137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41827.341137                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41827.341137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41827.341137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41827.341137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41827.341137                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    501                       # number of replacements
system.cpu.dcache.tagsinuse                205.211625                       # Cycle average of tags in use
system.cpu.dcache.total_refs                     8253                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    757                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  10.902246                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               22048000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     205.211625                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.801608                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.801608                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data         5442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5442                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         2688                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2688                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          8130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         8130                       # number of overall hits
system.cpu.dcache.overall_hits::total            8130                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           385                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3807                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         4192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4192                       # number of overall misses
system.cpu.dcache.overall_misses::total          4192                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     18025500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18025500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    237092500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    237092500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       126500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       126500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    255118000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    255118000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    255118000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    255118000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         5827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         6495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        12322                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12322                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        12322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12322                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.066072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066072                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.586143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.586143                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.031746                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.031746                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.340205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.340205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.340205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.340205                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46819.480519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46819.480519                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62278.040452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62278.040452                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        63250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        63250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60858.301527                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60858.301527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60858.301527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60858.301527                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          414                       # number of writebacks
system.cpu.dcache.writebacks::total               414                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          181                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3256                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         3437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         3437                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3437                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          204                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          551                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          755                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     30952500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30952500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     39927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     39927000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39927000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.035009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.084834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.084834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.031746                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.031746                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061273                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061273                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061273                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061273                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43992.647059                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43992.647059                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56175.136116                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56175.136116                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52883.443709                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52883.443709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52883.443709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52883.443709                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
