read_verilog ../top.v
proc
tee -o result.log rename -wire middle mid_module
