
Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004a2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  000004a2  00000536  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  00800062  00800062  00000538  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000538  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000568  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000130  00000000  00000000  000005a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000136c  00000000  00000000  000006d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a00  00000000  00000000  00001a40  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000087e  00000000  00000000  00002440  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000031c  00000000  00000000  00002cc0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000696  00000000  00000000  00002fdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000712  00000000  00000000  00003672  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e0  00000000  00000000  00003d84  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__vector_1>
   8:	0c 94 fa 00 	jmp	0x1f4	; 0x1f4 <__vector_2>
   c:	0c 94 21 01 	jmp	0x242	; 0x242 <__vector_3>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e2 ea       	ldi	r30, 0xA2	; 162
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a2 36       	cpi	r26, 0x62	; 98
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a2 e6       	ldi	r26, 0x62	; 98
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	aa 36       	cpi	r26, 0x6A	; 106
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 ce 00 	call	0x19c	; 0x19c <main>
  8a:	0c 94 4f 02 	jmp	0x49e	; 0x49e <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <Delay_ms>:
#include "App.h"
uint8_t counter = 1;

/* Simple delay */
void Delay_ms(uint16_t ms)
{
  92:	cf 93       	push	r28
  94:	df 93       	push	r29
  96:	00 d0       	rcall	.+0      	; 0x98 <Delay_ms+0x6>
  98:	00 d0       	rcall	.+0      	; 0x9a <Delay_ms+0x8>
  9a:	cd b7       	in	r28, 0x3d	; 61
  9c:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t i, j;
    for (i = 0; i < ms; i++)
  9e:	1a 82       	std	Y+2, r1	; 0x02
  a0:	19 82       	std	Y+1, r1	; 0x01
  a2:	14 c0       	rjmp	.+40     	; 0xcc <Delay_ms+0x3a>
        for (j = 0; j < 1000; j++);
  a4:	1c 82       	std	Y+4, r1	; 0x04
  a6:	1b 82       	std	Y+3, r1	; 0x03
  a8:	06 c0       	rjmp	.+12     	; 0xb6 <Delay_ms+0x24>
  aa:	2b 81       	ldd	r18, Y+3	; 0x03
  ac:	3c 81       	ldd	r19, Y+4	; 0x04
  ae:	2f 5f       	subi	r18, 0xFF	; 255
  b0:	3f 4f       	sbci	r19, 0xFF	; 255
  b2:	3c 83       	std	Y+4, r19	; 0x04
  b4:	2b 83       	std	Y+3, r18	; 0x03
  b6:	2b 81       	ldd	r18, Y+3	; 0x03
  b8:	3c 81       	ldd	r19, Y+4	; 0x04
  ba:	28 3e       	cpi	r18, 0xE8	; 232
  bc:	33 40       	sbci	r19, 0x03	; 3
  be:	a8 f3       	brcs	.-22     	; 0xaa <Delay_ms+0x18>

/* Simple delay */
void Delay_ms(uint16_t ms)
{
    volatile uint16_t i, j;
    for (i = 0; i < ms; i++)
  c0:	29 81       	ldd	r18, Y+1	; 0x01
  c2:	3a 81       	ldd	r19, Y+2	; 0x02
  c4:	2f 5f       	subi	r18, 0xFF	; 255
  c6:	3f 4f       	sbci	r19, 0xFF	; 255
  c8:	3a 83       	std	Y+2, r19	; 0x02
  ca:	29 83       	std	Y+1, r18	; 0x01
  cc:	29 81       	ldd	r18, Y+1	; 0x01
  ce:	3a 81       	ldd	r19, Y+2	; 0x02
  d0:	28 17       	cp	r18, r24
  d2:	39 07       	cpc	r19, r25
  d4:	38 f3       	brcs	.-50     	; 0xa4 <Delay_ms+0x12>
        for (j = 0; j < 1000; j++);
}
  d6:	0f 90       	pop	r0
  d8:	0f 90       	pop	r0
  da:	0f 90       	pop	r0
  dc:	0f 90       	pop	r0
  de:	df 91       	pop	r29
  e0:	cf 91       	pop	r28
  e2:	08 95       	ret

000000e4 <App_Init>:

/* ================= App Initialization ================= */
void App_Init(void)
{
  e4:	1f 93       	push	r17
  e6:	cf 93       	push	r28
  e8:	df 93       	push	r29
  ea:	cd b7       	in	r28, 0x3d	; 61
  ec:	de b7       	in	r29, 0x3e	; 62
  ee:	2c 97       	sbiw	r28, 0x0c	; 12
  f0:	0f b6       	in	r0, 0x3f	; 63
  f2:	f8 94       	cli
  f4:	de bf       	out	0x3e, r29	; 62
  f6:	0f be       	out	0x3f, r0	; 63
  f8:	cd bf       	out	0x3d, r28	; 61
   SPI_Config_t SPI_Config;
   SPI_Config.SPI_Mode = SPI_Master;
  fa:	80 e1       	ldi	r24, 0x10	; 16
  fc:	89 83       	std	Y+1, r24	; 0x01
   SPI_Config.Data_Order = MSB;
  fe:	1a 82       	std	Y+2, r1	; 0x02
   SPI_Config.Clock_Polarity = Rising_Falling;
 100:	1c 82       	std	Y+4, r1	; 0x04
 102:	1b 82       	std	Y+3, r1	; 0x03
   SPI_Config.Clock_Phase = Sample_Setup;
 104:	1d 82       	std	Y+5, r1	; 0x05
   SPI_Config.Clock_Rate = Normal_Fosc_16;
 106:	81 e0       	ldi	r24, 0x01	; 1
 108:	8e 83       	std	Y+6, r24	; 0x06
   SPI_Config.Speed = SPI_Speed_Normal;
 10a:	1f 82       	std	Y+7, r1	; 0x07
   SPI_Config.IRQ_Enable = SPI_IRQ_Disable;
 10c:	18 86       	std	Y+8, r1	; 0x08
   SPI_Config.Ptr_ISR_Func = 0;
 10e:	1a 86       	std	Y+10, r1	; 0x0a
 110:	19 86       	std	Y+9, r1	; 0x09

   MCAL_SPI_Init(SPI_PORT, &SPI_Config);
 112:	be 01       	movw	r22, r28
 114:	6f 5f       	subi	r22, 0xFF	; 255
 116:	7f 4f       	sbci	r23, 0xFF	; 255
 118:	86 e3       	ldi	r24, 0x36	; 54
 11a:	90 e0       	ldi	r25, 0x00	; 0
 11c:	0e 94 8f 01 	call	0x31e	; 0x31e <MCAL_SPI_Init>
   MCAL_SPI_IO_Set_Pins(SPI_PORT);
 120:	86 e3       	ldi	r24, 0x36	; 54
 122:	90 e0       	ldi	r25, 0x00	; 0
 124:	0e 94 e6 01 	call	0x3cc	; 0x3cc <MCAL_SPI_IO_Set_Pins>

   for(uint8_t i=0;i<8;i++){
 128:	10 e0       	ldi	r17, 0x00	; 0
 12a:	11 c0       	rjmp	.+34     	; 0x14e <App_Init+0x6a>
	   IO_Configure_Pin_t pinConf = {1<<i, output_Low};
 12c:	81 e0       	ldi	r24, 0x01	; 1
 12e:	01 2e       	mov	r0, r17
 130:	01 c0       	rjmp	.+2      	; 0x134 <App_Init+0x50>
 132:	88 0f       	add	r24, r24
 134:	0a 94       	dec	r0
 136:	ea f7       	brpl	.-6      	; 0x132 <App_Init+0x4e>
 138:	8b 87       	std	Y+11, r24	; 0x0b
 13a:	82 e0       	ldi	r24, 0x02	; 2
 13c:	8c 87       	std	Y+12, r24	; 0x0c
	   MCAL_IO_Init(IOA, &pinConf);
 13e:	be 01       	movw	r22, r28
 140:	65 5f       	subi	r22, 0xF5	; 245
 142:	7f 4f       	sbci	r23, 0xFF	; 255
 144:	89 e3       	ldi	r24, 0x39	; 57
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	0e 94 48 01 	call	0x290	; 0x290 <MCAL_IO_Init>
   SPI_Config.Ptr_ISR_Func = 0;

   MCAL_SPI_Init(SPI_PORT, &SPI_Config);
   MCAL_SPI_IO_Set_Pins(SPI_PORT);

   for(uint8_t i=0;i<8;i++){
 14c:	1f 5f       	subi	r17, 0xFF	; 255
 14e:	18 30       	cpi	r17, 0x08	; 8
 150:	68 f3       	brcs	.-38     	; 0x12c <App_Init+0x48>
	   IO_Configure_Pin_t pinConf = {1<<i, output_Low};
	   MCAL_IO_Init(IOA, &pinConf);
	  
}
   }
 152:	2c 96       	adiw	r28, 0x0c	; 12
 154:	0f b6       	in	r0, 0x3f	; 63
 156:	f8 94       	cli
 158:	de bf       	out	0x3e, r29	; 62
 15a:	0f be       	out	0x3f, r0	; 63
 15c:	cd bf       	out	0x3d, r28	; 61
 15e:	df 91       	pop	r29
 160:	cf 91       	pop	r28
 162:	1f 91       	pop	r17
 164:	08 95       	ret

00000166 <App_Run>:
/* Read data from Master */
void App_Run(void)
{
    MCAL_IO_WritePort(IOA, counter);
 166:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 16a:	89 e3       	ldi	r24, 0x39	; 57
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	0e 94 86 01 	call	0x30c	; 0x30c <MCAL_IO_WritePort>

    MCAL_SPI_SendReceive(SPI_PORT, counter);
 172:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 176:	86 e3       	ldi	r24, 0x36	; 54
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	0e 94 df 01 	call	0x3be	; 0x3be <MCAL_SPI_SendReceive>

    counter++;
 17e:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 182:	8f 5f       	subi	r24, 0xFF	; 255
 184:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
	
    if(counter > 9) counter = 1;
 188:	8a 30       	cpi	r24, 0x0A	; 10
 18a:	18 f0       	brcs	.+6      	; 0x192 <App_Run+0x2c>
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
	
   Delay_ms(1000);
 192:	88 ee       	ldi	r24, 0xE8	; 232
 194:	93 e0       	ldi	r25, 0x03	; 3
 196:	0e 94 49 00 	call	0x92	; 0x92 <Delay_ms>
 19a:	08 95       	ret

0000019c <main>:
/* For  Atmega32 Simulation */ 
int main(void) {
	


 App_Init();
 19c:	0e 94 72 00 	call	0xe4	; 0xe4 <App_Init>


	while (1) {
			

		 App_Run();
 1a0:	0e 94 b3 00 	call	0x166	; 0x166 <App_Run>
 1a4:	fd cf       	rjmp	.-6      	; 0x1a0 <main+0x4>

000001a6 <__vector_1>:


// ISRs
// ISRs
void __vector_1(void) __attribute__((signal, used)); // INT0
void __vector_1(void) {
 1a6:	1f 92       	push	r1
 1a8:	0f 92       	push	r0
 1aa:	0f b6       	in	r0, 0x3f	; 63
 1ac:	0f 92       	push	r0
 1ae:	11 24       	eor	r1, r1
 1b0:	2f 93       	push	r18
 1b2:	3f 93       	push	r19
 1b4:	4f 93       	push	r20
 1b6:	5f 93       	push	r21
 1b8:	6f 93       	push	r22
 1ba:	7f 93       	push	r23
 1bc:	8f 93       	push	r24
 1be:	9f 93       	push	r25
 1c0:	af 93       	push	r26
 1c2:	bf 93       	push	r27
 1c4:	ef 93       	push	r30
 1c6:	ff 93       	push	r31
	
	 /*if (GP_IRQ_FUNC_CALLBACK[0])*/
	  GP_IRQ_FUNC_CALLBACK[0](); 
 1c8:	e0 91 62 00 	lds	r30, 0x0062	; 0x800062 <__data_end>
 1cc:	f0 91 63 00 	lds	r31, 0x0063	; 0x800063 <__data_end+0x1>
 1d0:	09 95       	icall
	 }
 1d2:	ff 91       	pop	r31
 1d4:	ef 91       	pop	r30
 1d6:	bf 91       	pop	r27
 1d8:	af 91       	pop	r26
 1da:	9f 91       	pop	r25
 1dc:	8f 91       	pop	r24
 1de:	7f 91       	pop	r23
 1e0:	6f 91       	pop	r22
 1e2:	5f 91       	pop	r21
 1e4:	4f 91       	pop	r20
 1e6:	3f 91       	pop	r19
 1e8:	2f 91       	pop	r18
 1ea:	0f 90       	pop	r0
 1ec:	0f be       	out	0x3f, r0	; 63
 1ee:	0f 90       	pop	r0
 1f0:	1f 90       	pop	r1
 1f2:	18 95       	reti

000001f4 <__vector_2>:

void __vector_2(void) __attribute__((signal, used)); // INT1
void __vector_2(void) { 
 1f4:	1f 92       	push	r1
 1f6:	0f 92       	push	r0
 1f8:	0f b6       	in	r0, 0x3f	; 63
 1fa:	0f 92       	push	r0
 1fc:	11 24       	eor	r1, r1
 1fe:	2f 93       	push	r18
 200:	3f 93       	push	r19
 202:	4f 93       	push	r20
 204:	5f 93       	push	r21
 206:	6f 93       	push	r22
 208:	7f 93       	push	r23
 20a:	8f 93       	push	r24
 20c:	9f 93       	push	r25
 20e:	af 93       	push	r26
 210:	bf 93       	push	r27
 212:	ef 93       	push	r30
 214:	ff 93       	push	r31
	/*if (GP_IRQ_FUNC_CALLBACK[1])*/
	 GP_IRQ_FUNC_CALLBACK[1](); 
 216:	e0 91 64 00 	lds	r30, 0x0064	; 0x800064 <__data_end+0x2>
 21a:	f0 91 65 00 	lds	r31, 0x0065	; 0x800065 <__data_end+0x3>
 21e:	09 95       	icall
	}
 220:	ff 91       	pop	r31
 222:	ef 91       	pop	r30
 224:	bf 91       	pop	r27
 226:	af 91       	pop	r26
 228:	9f 91       	pop	r25
 22a:	8f 91       	pop	r24
 22c:	7f 91       	pop	r23
 22e:	6f 91       	pop	r22
 230:	5f 91       	pop	r21
 232:	4f 91       	pop	r20
 234:	3f 91       	pop	r19
 236:	2f 91       	pop	r18
 238:	0f 90       	pop	r0
 23a:	0f be       	out	0x3f, r0	; 63
 23c:	0f 90       	pop	r0
 23e:	1f 90       	pop	r1
 240:	18 95       	reti

00000242 <__vector_3>:

void __vector_3(void) __attribute__((signal, used)); // INT2
void __vector_3(void) { 
 242:	1f 92       	push	r1
 244:	0f 92       	push	r0
 246:	0f b6       	in	r0, 0x3f	; 63
 248:	0f 92       	push	r0
 24a:	11 24       	eor	r1, r1
 24c:	2f 93       	push	r18
 24e:	3f 93       	push	r19
 250:	4f 93       	push	r20
 252:	5f 93       	push	r21
 254:	6f 93       	push	r22
 256:	7f 93       	push	r23
 258:	8f 93       	push	r24
 25a:	9f 93       	push	r25
 25c:	af 93       	push	r26
 25e:	bf 93       	push	r27
 260:	ef 93       	push	r30
 262:	ff 93       	push	r31
	/*if (GP_IRQ_FUNC_CALLBACK[2])*/
	 GP_IRQ_FUNC_CALLBACK[2](); 
 264:	e0 91 66 00 	lds	r30, 0x0066	; 0x800066 <__data_end+0x4>
 268:	f0 91 67 00 	lds	r31, 0x0067	; 0x800067 <__data_end+0x5>
 26c:	09 95       	icall
 26e:	ff 91       	pop	r31
 270:	ef 91       	pop	r30
 272:	bf 91       	pop	r27
 274:	af 91       	pop	r26
 276:	9f 91       	pop	r25
 278:	8f 91       	pop	r24
 27a:	7f 91       	pop	r23
 27c:	6f 91       	pop	r22
 27e:	5f 91       	pop	r21
 280:	4f 91       	pop	r20
 282:	3f 91       	pop	r19
 284:	2f 91       	pop	r18
 286:	0f 90       	pop	r0
 288:	0f be       	out	0x3f, r0	; 63
 28a:	0f 90       	pop	r0
 28c:	1f 90       	pop	r1
 28e:	18 95       	reti

00000290 <MCAL_IO_Init>:
 * @retval 				-the input port VALUE
 * Note					-none
 */
uint8_t MCAL_IO_ReadPort(IOx_t *IOx){
	return IOx->PIN;  // return value on pin from pin0 to pin7 
}
 290:	fc 01       	movw	r30, r24
 292:	db 01       	movw	r26, r22
 294:	11 96       	adiw	r26, 0x01	; 1
 296:	8c 91       	ld	r24, X
 298:	11 97       	sbiw	r26, 0x01	; 1
 29a:	81 11       	cpse	r24, r1
 29c:	0b c0       	rjmp	.+22     	; 0x2b4 <MCAL_IO_Init+0x24>
 29e:	91 81       	ldd	r25, Z+1	; 0x01
 2a0:	8c 91       	ld	r24, X
 2a2:	80 95       	com	r24
 2a4:	89 23       	and	r24, r25
 2a6:	81 83       	std	Z+1, r24	; 0x01
 2a8:	92 81       	ldd	r25, Z+2	; 0x02
 2aa:	8c 91       	ld	r24, X
 2ac:	80 95       	com	r24
 2ae:	89 23       	and	r24, r25
 2b0:	82 83       	std	Z+2, r24	; 0x02
 2b2:	08 95       	ret
 2b4:	81 30       	cpi	r24, 0x01	; 1
 2b6:	51 f4       	brne	.+20     	; 0x2cc <MCAL_IO_Init+0x3c>
 2b8:	91 81       	ldd	r25, Z+1	; 0x01
 2ba:	8c 91       	ld	r24, X
 2bc:	80 95       	com	r24
 2be:	89 23       	and	r24, r25
 2c0:	81 83       	std	Z+1, r24	; 0x01
 2c2:	92 81       	ldd	r25, Z+2	; 0x02
 2c4:	8c 91       	ld	r24, X
 2c6:	89 2b       	or	r24, r25
 2c8:	82 83       	std	Z+2, r24	; 0x02
 2ca:	08 95       	ret
 2cc:	91 81       	ldd	r25, Z+1	; 0x01
 2ce:	8c 91       	ld	r24, X
 2d0:	89 2b       	or	r24, r25
 2d2:	81 83       	std	Z+1, r24	; 0x01
 2d4:	11 96       	adiw	r26, 0x01	; 1
 2d6:	8c 91       	ld	r24, X
 2d8:	11 97       	sbiw	r26, 0x01	; 1
 2da:	83 30       	cpi	r24, 0x03	; 3
 2dc:	29 f4       	brne	.+10     	; 0x2e8 <MCAL_IO_Init+0x58>
 2de:	92 81       	ldd	r25, Z+2	; 0x02
 2e0:	8c 91       	ld	r24, X
 2e2:	89 2b       	or	r24, r25
 2e4:	82 83       	std	Z+2, r24	; 0x02
 2e6:	08 95       	ret
 2e8:	92 81       	ldd	r25, Z+2	; 0x02
 2ea:	8c 91       	ld	r24, X
 2ec:	80 95       	com	r24
 2ee:	89 23       	and	r24, r25
 2f0:	82 83       	std	Z+2, r24	; 0x02
 2f2:	08 95       	ret

000002f4 <MCAL_IO_WritePin>:
 *@param [in] 			-PinNumber:  specifies the port bit to read. Set by @ref IO_PINS_define
 *@param [in] 			-Value: Value
 *@retval 				-none
 * Note					-none
 */
void MCAL_IO_WritePin(IOx_t *IOx, uint8_t PinNumber, uint8_t Value){
 2f4:	fc 01       	movw	r30, r24
	if(Value == SET_PIN){        //user will send 1 or 0 on  bit we should take this value and put it in port register 
 2f6:	41 30       	cpi	r20, 0x01	; 1
 2f8:	21 f4       	brne	.+8      	; 0x302 <MCAL_IO_WritePin+0xe>
		IOx->PORT |= PinNumber;
 2fa:	82 81       	ldd	r24, Z+2	; 0x02
 2fc:	68 2b       	or	r22, r24
 2fe:	62 83       	std	Z+2, r22	; 0x02
 300:	08 95       	ret
		} else {
		IOx->PORT &= ~PinNumber;
 302:	92 81       	ldd	r25, Z+2	; 0x02
 304:	60 95       	com	r22
 306:	69 23       	and	r22, r25
 308:	62 83       	std	Z+2, r22	; 0x02
 30a:	08 95       	ret

0000030c <MCAL_IO_WritePort>:
 * @param [in] 			-IOx: where x is a Port and it can be (A,B,C,D ) to select the IO peripheral
 * @retval 				-none
 * Note					-none
 */
void MCAL_IO_WritePort(IOx_t *IOx , uint8_t Value){
	IOx->PORT = (uint8_t) Value ; 
 30c:	fc 01       	movw	r30, r24
 30e:	62 83       	std	Z+2, r22	; 0x02
 310:	08 95       	ret

00000312 <MCAL_SPI_DeInit>:
			SPI_Callback = SPI_Config->Ptr_ISR_Func;
		}
			
}

void MCAL_SPI_DeInit(SPI_t *SPIx){
 312:	fc 01       	movw	r30, r24
	
	SPIx->SPCR = 0x00 ;
 314:	10 82       	st	Z, r1
	SPIx->SPSR &= ~(1<<0) ;	
 316:	81 81       	ldd	r24, Z+1	; 0x01
 318:	8e 7f       	andi	r24, 0xFE	; 254
 31a:	81 83       	std	Z+1, r24	; 0x01
 31c:	08 95       	ret

0000031e <MCAL_SPI_Init>:

#include "SPI.h"

void (*SPI_Callback)(void);

void MCAL_SPI_Init(SPI_t *SPIx, SPI_Config_t *SPI_Config){
 31e:	0f 93       	push	r16
 320:	1f 93       	push	r17
 322:	cf 93       	push	r28
 324:	df 93       	push	r29
 326:	ec 01       	movw	r28, r24
 328:	8b 01       	movw	r16, r22

		

		MCAL_SPI_DeInit(SPIx);
 32a:	0e 94 89 01 	call	0x312	; 0x312 <MCAL_SPI_DeInit>
		
		
		// • Bit 6 – SPE: SPI Enable
		//When the SPE bit is written to one, the SPI is enabled. This bit must be set to enable any SPI operations.
		SPIx->SPCR |= (1 << 6) ;
 32e:	88 81       	ld	r24, Y
 330:	80 64       	ori	r24, 0x40	; 64
 332:	88 83       	st	Y, r24
		
		//• Bit 4 – MSTR: Master/Slave Select
	    //This bit selects Master SPI mode when written to one, and Slave SPI mode when written logic zero. 
	    //If SS is configured as an input and is driven low while MSTR is set, MSTR will be cleared, and SPIF in SPSR will become set. 
		//The user will then have to set MSTR to re-enable SPI Master mode.
	if(SPI_Config->SPI_Mode == SPI_Master){
 334:	f8 01       	movw	r30, r16
 336:	80 81       	ld	r24, Z
 338:	80 31       	cpi	r24, 0x10	; 16
 33a:	19 f4       	brne	.+6      	; 0x342 <MCAL_SPI_Init+0x24>
		SPIx->SPCR |= SPI_Master ;
 33c:	88 81       	ld	r24, Y
 33e:	80 61       	ori	r24, 0x10	; 16
 340:	88 83       	st	Y, r24
		
		//• Bit 5 – DORD: Data Order
		//When the DORD bit is written to one, the LSB of the data word is transmitted first.
		//When the DORD bit is written to zero, the MSB of the data word is transmitted first
		
	if(SPI_Config->Data_Order ==  LSB ){
 342:	f8 01       	movw	r30, r16
 344:	81 81       	ldd	r24, Z+1	; 0x01
 346:	80 32       	cpi	r24, 0x20	; 32
 348:	19 f4       	brne	.+6      	; 0x350 <MCAL_SPI_Init+0x32>
		SPIx->SPCR |= LSB ;
 34a:	88 81       	ld	r24, Y
 34c:	80 62       	ori	r24, 0x20	; 32
 34e:	88 83       	st	Y, r24
	
		//• Bit 3 – CPOL: Clock Polarity
		//	CPOL	Leading Edge	Trailing Edge
		//	0		Rising			Falling
		//	1		Falling			Rising
	SPIx->SPCR &= ~(1 << 3);
 350:	88 81       	ld	r24, Y
 352:	87 7f       	andi	r24, 0xF7	; 247
 354:	88 83       	st	Y, r24
	SPIx->SPCR |= SPI_Config->Clock_Polarity;
 356:	98 81       	ld	r25, Y
 358:	f8 01       	movw	r30, r16
 35a:	82 81       	ldd	r24, Z+2	; 0x02
 35c:	89 2b       	or	r24, r25
 35e:	88 83       	st	Y, r24

		//• Bit 2 – CPHA: Clock Phase
		//CPHA    Leading Edge     Trailing Edge
		//  0     Sample		   Setup
		//  1     Setup			   Sample
	SPIx->SPCR &= ~(1 << 2);
 360:	88 81       	ld	r24, Y
 362:	8b 7f       	andi	r24, 0xFB	; 251
 364:	88 83       	st	Y, r24
	SPIx->SPCR |= SPI_Config->Clock_Phase;
 366:	98 81       	ld	r25, Y
 368:	84 81       	ldd	r24, Z+4	; 0x04
 36a:	89 2b       	or	r24, r25
 36c:	88 83       	st	Y, r24
				//1		 0	   0	 fosc/2
				//1		 0	   1	 fosc/8
				//1		 1	   0	 fosc/32
				//1		 1	   1	 fosc/64
				
			if (SPI_Config->Speed == SPI_Speed_Double)
 36e:	86 81       	ldd	r24, Z+6	; 0x06
 370:	81 30       	cpi	r24, 0x01	; 1
 372:	41 f4       	brne	.+16     	; 0x384 <MCAL_SPI_Init+0x66>
			{
				SPIx->SPSR |= (1 << 0);   // SPI2X = 1
 374:	89 81       	ldd	r24, Y+1	; 0x01
 376:	81 60       	ori	r24, 0x01	; 1
 378:	89 83       	std	Y+1, r24	; 0x01
				SPIx->SPCR |= SPI_Config->Clock_Rate;
 37a:	98 81       	ld	r25, Y
 37c:	85 81       	ldd	r24, Z+5	; 0x05
 37e:	89 2b       	or	r24, r25
 380:	88 83       	st	Y, r24
 382:	08 c0       	rjmp	.+16     	; 0x394 <MCAL_SPI_Init+0x76>
			}
			else
			{
				SPIx->SPSR &= ~(1 << 0);  // SPI2X = 0
 384:	89 81       	ldd	r24, Y+1	; 0x01
 386:	8e 7f       	andi	r24, 0xFE	; 254
 388:	89 83       	std	Y+1, r24	; 0x01
				SPIx->SPCR |= SPI_Config->Clock_Rate;
 38a:	98 81       	ld	r25, Y
 38c:	f8 01       	movw	r30, r16
 38e:	85 81       	ldd	r24, Z+5	; 0x05
 390:	89 2b       	or	r24, r25
 392:	88 83       	st	Y, r24
		

		//• Bit 7 – SPIE: SPI Interrupt Enable
		//This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and the if
		//the global interrupt enable bit in SREG is set.
		if (SPI_Config->IRQ_Enable)
 394:	f8 01       	movw	r30, r16
 396:	87 81       	ldd	r24, Z+7	; 0x07
 398:	88 23       	and	r24, r24
 39a:	61 f0       	breq	.+24     	; 0x3b4 <MCAL_SPI_Init+0x96>
		{
			SPIx->SPCR |= SPI_IRQ_Enable ;
 39c:	88 81       	ld	r24, Y
 39e:	80 68       	ori	r24, 0x80	; 128
 3a0:	88 83       	st	Y, r24
			SREG |= (1 << 7);   // GIE 
 3a2:	8f b7       	in	r24, 0x3f	; 63
 3a4:	80 68       	ori	r24, 0x80	; 128
 3a6:	8f bf       	out	0x3f, r24	; 63
			SPI_Callback = SPI_Config->Ptr_ISR_Func;
 3a8:	80 85       	ldd	r24, Z+8	; 0x08
 3aa:	91 85       	ldd	r25, Z+9	; 0x09
 3ac:	90 93 69 00 	sts	0x0069, r25	; 0x800069 <SPI_Callback+0x1>
 3b0:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <SPI_Callback>
		}
			
}
 3b4:	df 91       	pop	r29
 3b6:	cf 91       	pop	r28
 3b8:	1f 91       	pop	r17
 3ba:	0f 91       	pop	r16
 3bc:	08 95       	ret

000003be <MCAL_SPI_SendReceive>:
	SPIx->SPSR &= ~(1<<0) ;	
}



uint8_t MCAL_SPI_SendReceive(SPI_t *SPIx, uint8_t data) {
 3be:	fc 01       	movw	r30, r24
	// Put data into buffer
	SPIx->SPDR = data;
 3c0:	62 83       	std	Z+2, r22	; 0x02
	// Wait for transmission complete (SPIF bit in SPSR)
	while (!(SPIx->SPSR & (1 << 7)));
 3c2:	91 81       	ldd	r25, Z+1	; 0x01
 3c4:	99 23       	and	r25, r25
 3c6:	ec f7       	brge	.-6      	; 0x3c2 <MCAL_SPI_SendReceive+0x4>
	// Return received data
	return SPIx->SPDR;
 3c8:	82 81       	ldd	r24, Z+2	; 0x02
}
 3ca:	08 95       	ret

000003cc <MCAL_SPI_IO_Set_Pins>:


void MCAL_SPI_IO_Set_Pins(SPI_t *SPIx ){
 3cc:	1f 93       	push	r17
 3ce:	cf 93       	push	r28
 3d0:	df 93       	push	r29
 3d2:	00 d0       	rcall	.+0      	; 0x3d4 <MCAL_SPI_IO_Set_Pins+0x8>
 3d4:	cd b7       	in	r28, 0x3d	; 61
 3d6:	de b7       	in	r29, 0x3e	; 62
	IO_Configure_Pin_t PinNumber_Configuration ;
	
	if(SPIx->SPCR & (1<<4) )
 3d8:	fc 01       	movw	r30, r24
 3da:	80 81       	ld	r24, Z
 3dc:	84 ff       	sbrs	r24, 4
 3de:	30 c0       	rjmp	.+96     	; 0x440 <__EEPROM_REGION_LENGTH__+0x40>
	{
		PinNumber_Configuration.IO_Pin_Number =  SS ;
 3e0:	80 e1       	ldi	r24, 0x10	; 16
 3e2:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = output_Hight ; 
 3e4:	13 e0       	ldi	r17, 0x03	; 3
 3e6:	1a 83       	std	Y+2, r17	; 0x02
		MCAL_IO_WritePin(SPI_PORT, SS, SET_PIN);  // Master idle HIGH
 3e8:	41 e0       	ldi	r20, 0x01	; 1
 3ea:	60 e1       	ldi	r22, 0x10	; 16
 3ec:	86 e3       	ldi	r24, 0x36	; 54
 3ee:	90 e0       	ldi	r25, 0x00	; 0
 3f0:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <MCAL_IO_WritePin>

		
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 3f4:	be 01       	movw	r22, r28
 3f6:	6f 5f       	subi	r22, 0xFF	; 255
 3f8:	7f 4f       	sbci	r23, 0xFF	; 255
 3fa:	86 e3       	ldi	r24, 0x36	; 54
 3fc:	90 e0       	ldi	r25, 0x00	; 0
 3fe:	0e 94 48 01 	call	0x290	; 0x290 <MCAL_IO_Init>
		
		PinNumber_Configuration.IO_Pin_Number =  MOSI ;
 402:	80 e2       	ldi	r24, 0x20	; 32
 404:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = 	output_Hight ;
 406:	1a 83       	std	Y+2, r17	; 0x02
		
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 408:	be 01       	movw	r22, r28
 40a:	6f 5f       	subi	r22, 0xFF	; 255
 40c:	7f 4f       	sbci	r23, 0xFF	; 255
 40e:	86 e3       	ldi	r24, 0x36	; 54
 410:	90 e0       	ldi	r25, 0x00	; 0
 412:	0e 94 48 01 	call	0x290	; 0x290 <MCAL_IO_Init>
		
		PinNumber_Configuration.IO_Pin_Number =  MISO ;
 416:	80 e4       	ldi	r24, 0x40	; 64
 418:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode =  input_without_pull_up ;
 41a:	1a 82       	std	Y+2, r1	; 0x02
			
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 41c:	be 01       	movw	r22, r28
 41e:	6f 5f       	subi	r22, 0xFF	; 255
 420:	7f 4f       	sbci	r23, 0xFF	; 255
 422:	86 e3       	ldi	r24, 0x36	; 54
 424:	90 e0       	ldi	r25, 0x00	; 0
 426:	0e 94 48 01 	call	0x290	; 0x290 <MCAL_IO_Init>
			
		PinNumber_Configuration.IO_Pin_Number =  SCLK ;
 42a:	80 e8       	ldi	r24, 0x80	; 128
 42c:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = output_Hight;
 42e:	1a 83       	std	Y+2, r17	; 0x02
		
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 430:	be 01       	movw	r22, r28
 432:	6f 5f       	subi	r22, 0xFF	; 255
 434:	7f 4f       	sbci	r23, 0xFF	; 255
 436:	86 e3       	ldi	r24, 0x36	; 54
 438:	90 e0       	ldi	r25, 0x00	; 0
 43a:	0e 94 48 01 	call	0x290	; 0x290 <MCAL_IO_Init>
 43e:	29 c0       	rjmp	.+82     	; 0x492 <__EEPROM_REGION_LENGTH__+0x92>
	}else{
		PinNumber_Configuration.IO_Pin_Number =  SS ;
 440:	80 e1       	ldi	r24, 0x10	; 16
 442:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode =input_without_pull_up ;
 444:	1a 82       	std	Y+2, r1	; 0x02
				
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 446:	be 01       	movw	r22, r28
 448:	6f 5f       	subi	r22, 0xFF	; 255
 44a:	7f 4f       	sbci	r23, 0xFF	; 255
 44c:	86 e3       	ldi	r24, 0x36	; 54
 44e:	90 e0       	ldi	r25, 0x00	; 0
 450:	0e 94 48 01 	call	0x290	; 0x290 <MCAL_IO_Init>

		PinNumber_Configuration.IO_Pin_Number =  MOSI ;
 454:	80 e2       	ldi	r24, 0x20	; 32
 456:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = 	input_without_pull_up ;
 458:	1a 82       	std	Y+2, r1	; 0x02
				
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 45a:	be 01       	movw	r22, r28
 45c:	6f 5f       	subi	r22, 0xFF	; 255
 45e:	7f 4f       	sbci	r23, 0xFF	; 255
 460:	86 e3       	ldi	r24, 0x36	; 54
 462:	90 e0       	ldi	r25, 0x00	; 0
 464:	0e 94 48 01 	call	0x290	; 0x290 <MCAL_IO_Init>
		
		PinNumber_Configuration.IO_Pin_Number =  MISO ;
 468:	80 e4       	ldi	r24, 0x40	; 64
 46a:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = output_Hight ;
 46c:	83 e0       	ldi	r24, 0x03	; 3
 46e:	8a 83       	std	Y+2, r24	; 0x02
				
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 470:	be 01       	movw	r22, r28
 472:	6f 5f       	subi	r22, 0xFF	; 255
 474:	7f 4f       	sbci	r23, 0xFF	; 255
 476:	86 e3       	ldi	r24, 0x36	; 54
 478:	90 e0       	ldi	r25, 0x00	; 0
 47a:	0e 94 48 01 	call	0x290	; 0x290 <MCAL_IO_Init>
				
		PinNumber_Configuration.IO_Pin_Number =  SCLK ;
 47e:	80 e8       	ldi	r24, 0x80	; 128
 480:	89 83       	std	Y+1, r24	; 0x01
		PinNumber_Configuration.IO_Mode = input_without_pull_up;
 482:	1a 82       	std	Y+2, r1	; 0x02
				
		MCAL_IO_Init( SPI_PORT,  &PinNumber_Configuration);
 484:	be 01       	movw	r22, r28
 486:	6f 5f       	subi	r22, 0xFF	; 255
 488:	7f 4f       	sbci	r23, 0xFF	; 255
 48a:	86 e3       	ldi	r24, 0x36	; 54
 48c:	90 e0       	ldi	r25, 0x00	; 0
 48e:	0e 94 48 01 	call	0x290	; 0x290 <MCAL_IO_Init>
	}	
}
 492:	0f 90       	pop	r0
 494:	0f 90       	pop	r0
 496:	df 91       	pop	r29
 498:	cf 91       	pop	r28
 49a:	1f 91       	pop	r17
 49c:	08 95       	ret

0000049e <_exit>:
 49e:	f8 94       	cli

000004a0 <__stop_program>:
 4a0:	ff cf       	rjmp	.-2      	; 0x4a0 <__stop_program>
