# vsim -sv_seed 1 -coverage -coveranalysis -voptargs="+acc" -assertdebug -c testbench -do "coverage save -codeAll -cvg -onexit uart_base_test_1.ucdb; log -r /*;run -all;" -l uart_base_test_1.log "+UVM_TESTNAME=uart_base_test" "+UVM_VERBOSITY=UVM_HIGH" 
# Start time: 15:53:02 on Sep 15,2025
# Loading /tmp/veron24@localhost.localdomain_dpi_39204/linux_x86_64_gcc-4.8.5/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.ahb_if(fast)
# Loading work.uart_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.uart_pkg(fast)
# Loading work.ahb_pkg(fast)
# Loading work.seq_pkg(fast)
# Loading work.uart_register_pkg(fast)
# Loading work.uart_regmodel_pkg(fast)
# Loading work.env_pkg(fast)
# Loading work.test_pkg(fast)
# Loading work.testbench(fast)
# Loading work.uart_if(fast__2)
# Loading work.ahb_if(fast__2)
# Loading work.uart_top(fast)
# Loading work.cmsdk_ahb_to_apb(fast)
# Loading work.apb_decoder(fast)
# Loading work.uart_fifo(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_interrupt(fast)
# Loading work.baud_generator(fast)
# Compiling /tmp/veron24@localhost.localdomain_dpi_39204/linux_x86_64_gcc-4.8.5/exportwrapper.c
# Loading /tmp/veron24@localhost.localdomain_dpi_39204/linux_x86_64_gcc-4.8.5/vsim_auto_compile.so
# coverage save -codeAll -cvg -onexit uart_base_test_1.ucdb
#  log -r /*
# run -all
# UVM_INFO /home/shared_folder/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /home/shared_folder/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(453) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO @ 0: reporter [RNTST] Running test uart_base_test...
# ** Warning: (vsim-8560) On evaluating the select expression of Cross bin 'parity_error_function.ignore_parity_er' in Covergroup instance '\/env_pkg::uart_scoreboard::UART ', the bin is found to be empty since no cross products are selected.
#    Time: 0 ps  Iteration: 11  Region: /uvm_pkg::uvm_phase::m_run_phases
# UVM_INFO ./../vip/ahb_vip/ahb_agent.sv(18) @ 0: uvm_test_top.env.ahb_agt [ahb_agent] Active agent is configued
# UVM_INFO ./../vip/uart_vip/uart_agent.sv(32) @ 0: uvm_test_top.env.uart_agt [uart_agent] ACTIVED AGENT
# UVM_INFO /home/shared_folder/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# -----------------------------------------------------------------------------
# Name                        Type                                  Size  Value
# -----------------------------------------------------------------------------
# uvm_test_top                uart_base_test                        -     @347 
#   env                       uart_environment                      -     @360 
#     ahb_agt                 ahb_agent                             -     @393 
#       driver                ahb_driver                            -     @1253
#         rsp_port            uvm_analysis_port                     -     @1272
#         seq_item_port       uvm_seq_item_pull_port                -     @1262
#       monitor               ahb_monitor                           -     @1419
#         item_observed_port  uvm_analysis_port                     -     @1428
#       sequencer             ahb_sequencer                         -     @1282
#         rsp_export          uvm_analysis_export                   -     @1291
#         seq_item_export     uvm_seq_item_pull_imp                 -     @1409
#         arbitration_queue   array                                 0     -    
#         lock_queue          array                                 0     -    
#         num_last_reqs       integral                              32    'd1  
#         num_last_rsps       integral                              32    'd1  
#     ahb_predictor           uvm_reg_predictor #(ahb_transaction)  -     @403 
#       bus_in                uvm_analysis_imp                      -     @412 
#       reg_ap                uvm_analysis_port                     -     @422 
#     uart_agt                uart_agent                            -     @384 
#       uart_drv              uart_driver                           -     @1453
#         rsp_port            uvm_analysis_port                     -     @1472
#         seq_item_port       uvm_seq_item_pull_port                -     @1462
#       uart_mon              uart_monitor                          -     @1482
#         item_observed_port  uvm_analysis_port                     -     @1491
#       uart_seqcer           uart_sequencer                        -     @1501
#         rsp_export          uvm_analysis_export                   -     @1510
#         seq_item_export     uvm_seq_item_pull_imp                 -     @1628
#         arbitration_queue   array                                 0     -    
#         lock_queue          array                                 0     -    
#         num_last_reqs       integral                              32    'd1  
#         num_last_rsps       integral                              32    'd1  
#     uart_sb                 uart_scoreboard                       -     @432 
#       ahb_export            uvm_analysis_imp_ahb                  -     @1663
#       uart_export           uvm_analysis_imp_uart                 -     @1653
# -----------------------------------------------------------------------------
# 
# UVM_INFO /home/shared_folder/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO ./../vip/uart_vip/uart_monitor1.sv(50) @ 0: uvm_test_top.env.uart_agt.uart_mon [uart_monitor] Monitoring RX...
# UVM_INFO ./../testcases/uart_base_test.sv(80) @ 0: uvm_test_top [uart_base_test] Entered...
# UVM_INFO ./../testcases/uart_base_test.sv(88) @ 0: uvm_test_top [uart_base_test] -----------------------------------
# UVM_INFO ./../testcases/uart_base_test.sv(89) @ 0: uvm_test_top [uart_base_test] ------------ TEST PASSED ----------
# UVM_INFO ./../testcases/uart_base_test.sv(90) @ 0: uvm_test_top [uart_base_test] -----------------------------------
# UVM_INFO ./../testcases/uart_base_test.sv(92) @ 0: uvm_test_top [uart_base_test] Exiting...
# UVM_INFO /home/shared_folder/questasim/verilog_src/uvm-1.2/src/base/uvm_report_catcher.svh(705) @ 0: reporter [UVM/REPORT/CATCHER] 
# --- UVM Report catcher Summary ---
# 
# 
# Number of demoted UVM_FATAL reports  :    0
# Number of demoted UVM_ERROR reports  :    0
# Number of demoted UVM_WARNING reports:    0
# Number of caught UVM_FATAL reports   :    0
# Number of caught UVM_ERROR reports   :    0
# Number of caught UVM_WARNING reports :    0
# 
# UVM_INFO /home/shared_folder/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 0: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [NO_DPI_TSTNAME]     1
# [RNTST]     1
# [UVM/COMP/NAMECHECK]     1
# [UVM/RELNOTES]     1
# [UVM/REPORT/CATCHER]     1
# [UVMTOP]     1
# [ahb_agent]     1
# [uart_agent]     1
# [uart_base_test]     5
# [uart_monitor]     1
# 
# ** Note: $finish    : /home/shared_folder/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 0 ps  Iteration: 261  Instance: /testbench
# Saving coverage database on exit...
# End time: 15:53:11 on Sep 15,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 2
