Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Nov 29 22:21:10 2024
| Host         : Fabrizzio-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    300         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (300)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (964)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (300)
--------------------------
 There are 300 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (964)
--------------------------------------------------
 There are 964 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.652        0.000                      0                   47        0.324        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.652        0.000                      0                   47        0.324        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.924ns (27.383%)  route 2.450ns (72.617%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_div_counter_reg[26]/Q
                         net (fo=1, routed)           0.730     6.272    slow_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.368 r  slow_clk_BUFG_inst/O
                         net (fo=301, routed)         1.720     8.089    slow_clk_BUFG
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.461 r  clk_div_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.461    clk_div_counter_reg[24]_i_1_n_5
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.062    15.113    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.652    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.920ns (69.367%)  route 0.848ns (30.633%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  clk_div_counter_reg[5]/Q
                         net (fo=1, routed)           0.848     6.387    clk_div_counter_reg_n_0_[5]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.851 r  clk_div_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.851    clk_div_counter_reg[24]_i_1_n_6
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 1.809ns (68.087%)  route 0.848ns (31.913%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  clk_div_counter_reg[5]/Q
                         net (fo=1, routed)           0.848     6.387    clk_div_counter_reg_n_0_[5]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.740 r  clk_div_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.740    clk_div_counter_reg[24]_i_1_n_7
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.806ns (68.051%)  route 0.848ns (31.949%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  clk_div_counter_reg[5]/Q
                         net (fo=1, routed)           0.848     6.387    clk_div_counter_reg_n_0_[5]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.737 r  clk_div_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.737    clk_div_counter_reg[20]_i_1_n_6
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.062    15.087    clk_div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.785ns (67.796%)  route 0.848ns (32.204%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  clk_div_counter_reg[5]/Q
                         net (fo=1, routed)           0.848     6.387    clk_div_counter_reg_n_0_[5]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.716    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.062    15.087    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.654ns (64.910%)  route 0.894ns (35.090%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    display_inst/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  display_inst/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  display_inst/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.885     6.483    display_inst/refresh_counter_reg_n_0_[2]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.005 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.242    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 r  display_inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.690    display_inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.845    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[17]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.062    15.132    display_inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.711ns (66.865%)  route 0.848ns (33.135%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  clk_div_counter_reg[5]/Q
                         net (fo=1, routed)           0.848     6.387    clk_div_counter_reg_n_0_[5]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.642 r  clk_div_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.642    clk_div_counter_reg[20]_i_1_n_5
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.062    15.087    clk_div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.695ns (66.657%)  route 0.848ns (33.343%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  clk_div_counter_reg[5]/Q
                         net (fo=1, routed)           0.848     6.387    clk_div_counter_reg_n_0_[5]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.626 r  clk_div_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.626    clk_div_counter_reg[20]_i_1_n_7
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.062    15.087    clk_div_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  7.461    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.633ns (64.618%)  route 0.894ns (35.382%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.142    display_inst/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  display_inst/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  display_inst/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.885     6.483    display_inst/refresh_counter_reg_n_0_[2]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.005 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.242    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.669 r  display_inst/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.669    display_inst/refresh_counter_reg[16]_i_1_n_4
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.845    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.062    15.132    display_inst/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.692ns (66.617%)  route 0.848ns (33.383%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  clk_div_counter_reg[5]/Q
                         net (fo=1, routed)           0.848     6.387    clk_div_counter_reg_n_0_[5]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.623 r  clk_div_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.623    clk_div_counter_reg[16]_i_1_n_6
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDCE (Setup_fdce_C_D)        0.062    15.087    clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  7.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  clk_div_counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.757    clk_div_counter_reg_n_0_[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.802 r  clk_div_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.802    clk_div_counter[0]_i_2_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.872 r  clk_div_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    clk_div_counter_reg[0]_i_1_n_7
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.105     1.548    clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  display_inst/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display_inst/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.782    display_inst/refresh_counter_reg_n_0_[0]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  display_inst/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.827    display_inst/refresh_counter[0]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  display_inst/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    display_inst/refresh_counter_reg[0]_i_1_n_7
    SLICE_X62Y22         FDRE                                         r  display_inst/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    display_inst/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  display_inst/refresh_counter_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    display_inst/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[15]/Q
                         net (fo=1, routed)           0.183     1.769    clk_div_counter_reg_n_0_[15]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clk_div_counter_reg[12]_i_1_n_4
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[19]/Q
                         net (fo=1, routed)           0.183     1.769    clk_div_counter_reg_n_0_[19]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clk_div_counter_reg[16]_i_1_n_4
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  clk_div_counter_reg[23]/Q
                         net (fo=1, routed)           0.183     1.769    clk_div_counter_reg_n_0_[23]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  clk_div_counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.767    clk_div_counter_reg_n_0_[3]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  clk_div_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    clk_div_counter_reg[0]_i_1_n_4
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.105     1.548    clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.789    display_inst/refresh_counter_reg_n_0_[11]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  display_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    display_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  display_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    display_inst/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    display_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.792    display_inst/refresh_counter_reg_n_0_[3]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  display_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    display_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X62Y22         FDRE                                         r  display_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    display_inst/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    display_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.183     1.790    display_inst/refresh_counter_reg_n_0_[7]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  display_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    display_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X62Y23         FDRE                                         r  display_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    display_inst/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    display_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  clk_div_counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.768    clk_div_counter_reg_n_0_[11]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    clk_div_counter_reg[8]_i_1_n_4
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y39         FDCE (Hold_fdce_C_D)         0.105     1.549    clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y37   clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clk_div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           971 Endpoints
Min Delay           971 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.569ns  (logic 2.688ns (21.385%)  route 9.881ns (78.615%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.013     6.081    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.205 r  arm_inst/dp/ra2reg/q[23]_i_9/O
                         net (fo=1, routed)           0.706     6.911    arm_inst/dp/immreg/q_reg[23]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.063 r  arm_inst/dp/immreg/q[23]_i_3/O
                         net (fo=2, routed)           0.744     7.807    arm_inst/dp/alu/SrcBE__0[11]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.139 r  arm_inst/dp/alu/q[23]_i_5/O
                         net (fo=1, routed)           0.000     8.139    arm_inst/dp/aluresreg/q_reg[23]_0[3]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.779 f  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[2]
                         net (fo=1, routed)           1.045     9.824    arm_inst/dp/aluresreg/alu/sum[26]
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.302    10.126 f  arm_inst/dp/aluresreg/q[26]_i_1__0/O
                         net (fo=3, routed)           1.482    11.608    arm_inst/dp/aluresreg/ALUResultE[26]
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.124    11.732 f  arm_inst/dp/aluresreg/q[2]_i_8/O
                         net (fo=1, routed)           0.302    12.034    arm_inst/dp/aluresreg/q[2]_i_8_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I4_O)        0.124    12.158 f  arm_inst/dp/aluresreg/q[2]_i_3/O
                         net (fo=1, routed)           0.287    12.445    arm_inst/dp/aluresreg/q[2]_i_3_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.124    12.569 r  arm_inst/dp/aluresreg/q[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.569    arm_inst/c/flagsreg/D[0]
    SLICE_X61Y35         FDCE                                         r  arm_inst/c/flagsreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.720ns  (logic 2.440ns (20.820%)  route 9.280ns (79.180%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.013     6.081    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.205 r  arm_inst/dp/ra2reg/q[23]_i_9/O
                         net (fo=1, routed)           0.706     6.911    arm_inst/dp/immreg/q_reg[23]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.063 r  arm_inst/dp/immreg/q[23]_i_3/O
                         net (fo=2, routed)           0.744     7.807    arm_inst/dp/alu/SrcBE__0[11]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.139 r  arm_inst/dp/alu/q[23]_i_5/O
                         net (fo=1, routed)           0.000     8.139    arm_inst/dp/aluresreg/q_reg[23]_0[3]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.779 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[2]
                         net (fo=1, routed)           1.045     9.824    arm_inst/dp/aluresreg/alu/sum[26]
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.302    10.126 r  arm_inst/dp/aluresreg/q[26]_i_1__0/O
                         net (fo=3, routed)           1.469    11.596    arm_inst/dp/aluresreg/ALUResultE[26]
    SLICE_X58Y34         LUT5 (Prop_lut5_I0_O)        0.124    11.720 r  arm_inst/dp/aluresreg/q[26]_i_1__1/O
                         net (fo=1, routed)           0.000    11.720    arm_inst/dp/pcreg/D[26]
    SLICE_X58Y34         FDCE                                         r  arm_inst/dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.183ns  (logic 2.534ns (22.659%)  route 8.649ns (77.341%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.013     6.081    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.205 r  arm_inst/dp/ra2reg/q[23]_i_9/O
                         net (fo=1, routed)           0.706     6.911    arm_inst/dp/immreg/q_reg[23]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.063 r  arm_inst/dp/immreg/q[23]_i_3/O
                         net (fo=2, routed)           0.744     7.807    arm_inst/dp/alu/SrcBE__0[11]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.139 r  arm_inst/dp/alu/q[23]_i_5/O
                         net (fo=1, routed)           0.000     8.139    arm_inst/dp/aluresreg/q_reg[23]_0[3]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.876 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.667     9.543    arm_inst/dp/aluresreg/alu/sum[28]
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.299     9.842 r  arm_inst/dp/aluresreg/q[28]_i_1__0/O
                         net (fo=3, routed)           1.218    11.059    arm_inst/dp/aluresreg/ALUResultE[28]
    SLICE_X58Y35         LUT5 (Prop_lut5_I0_O)        0.124    11.183 r  arm_inst/dp/aluresreg/q[28]_i_1__1/O
                         net (fo=1, routed)           0.000    11.183    arm_inst/dp/pcreg/D[28]
    SLICE_X58Y35         FDCE                                         r  arm_inst/dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.095ns  (logic 2.518ns (22.695%)  route 8.577ns (77.305%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.013     6.081    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.205 r  arm_inst/dp/ra2reg/q[23]_i_9/O
                         net (fo=1, routed)           0.706     6.911    arm_inst/dp/immreg/q_reg[23]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.063 r  arm_inst/dp/immreg/q[23]_i_3/O
                         net (fo=2, routed)           0.744     7.807    arm_inst/dp/alu/SrcBE__0[11]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.139 r  arm_inst/dp/alu/q[23]_i_5/O
                         net (fo=1, routed)           0.000     8.139    arm_inst/dp/aluresreg/q_reg[23]_0[3]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.853 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.898     9.751    arm_inst/dp/aluresreg/alu/sum[27]
    SLICE_X57Y32         LUT5 (Prop_lut5_I0_O)        0.306    10.057 r  arm_inst/dp/aluresreg/q[27]_i_1__1/O
                         net (fo=3, routed)           0.914    10.971    arm_inst/dp/aluresreg/ALUResultE[27]
    SLICE_X58Y34         LUT5 (Prop_lut5_I0_O)        0.124    11.095 r  arm_inst/dp/aluresreg/q[27]_i_1__2/O
                         net (fo=1, routed)           0.000    11.095    arm_inst/dp/pcreg/D[27]
    SLICE_X58Y34         FDCE                                         r  arm_inst/dp/pcreg/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.019ns  (logic 2.632ns (23.887%)  route 8.387ns (76.113%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.013     6.081    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.205 r  arm_inst/dp/ra2reg/q[23]_i_9/O
                         net (fo=1, routed)           0.706     6.911    arm_inst/dp/immreg/q_reg[23]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.063 r  arm_inst/dp/immreg/q[23]_i_3/O
                         net (fo=2, routed)           0.744     7.807    arm_inst/dp/alu/SrcBE__0[11]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.139 r  arm_inst/dp/alu/q[23]_i_5/O
                         net (fo=1, routed)           0.000     8.139    arm_inst/dp/aluresreg/q_reg[23]_0[3]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.967 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.659     9.626    arm_inst/dp/aluresreg/alu/sum[31]
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.306     9.932 r  arm_inst/dp/aluresreg/q[31]_i_1__1/O
                         net (fo=4, routed)           0.963    10.895    arm_inst/dp/aluresreg/q_reg[1]_0[0]
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.124    11.019 r  arm_inst/dp/aluresreg/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    11.019    arm_inst/dp/pcreg/D[31]
    SLICE_X60Y35         FDCE                                         r  arm_inst/dp/pcreg/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.807ns  (logic 2.632ns (24.354%)  route 8.175ns (75.646%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.013     6.081    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.205 r  arm_inst/dp/ra2reg/q[23]_i_9/O
                         net (fo=1, routed)           0.706     6.911    arm_inst/dp/immreg/q_reg[23]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.063 r  arm_inst/dp/immreg/q[23]_i_3/O
                         net (fo=2, routed)           0.744     7.807    arm_inst/dp/alu/SrcBE__0[11]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.139 r  arm_inst/dp/alu/q[23]_i_5/O
                         net (fo=1, routed)           0.000     8.139    arm_inst/dp/aluresreg/q_reg[23]_0[3]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.967 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.659     9.626    arm_inst/dp/aluresreg/alu/sum[31]
    SLICE_X58Y33         LUT5 (Prop_lut5_I0_O)        0.306     9.932 r  arm_inst/dp/aluresreg/q[31]_i_1__1/O
                         net (fo=4, routed)           0.751    10.683    arm_inst/c/flagsreg/ALUResultE[0]
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.124    10.807 r  arm_inst/c/flagsreg/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.807    arm_inst/c/flagsreg/FlagsNextE[3]
    SLICE_X62Y35         FDCE                                         r  arm_inst/c/flagsreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.791ns  (logic 2.650ns (24.558%)  route 8.141ns (75.442%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.013     6.081    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.205 r  arm_inst/dp/ra2reg/q[23]_i_9/O
                         net (fo=1, routed)           0.706     6.911    arm_inst/dp/immreg/q_reg[23]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.063 r  arm_inst/dp/immreg/q[23]_i_3/O
                         net (fo=2, routed)           0.744     7.807    arm_inst/dp/alu/SrcBE__0[11]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.139 r  arm_inst/dp/alu/q[23]_i_5/O
                         net (fo=1, routed)           0.000     8.139    arm_inst/dp/aluresreg/q_reg[23]_0[3]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.988 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.647     9.635    arm_inst/dp/aluresreg/alu/sum[29]
    SLICE_X59Y35         LUT5 (Prop_lut5_I0_O)        0.303     9.938 r  arm_inst/dp/aluresreg/q[29]_i_1__1/O
                         net (fo=3, routed)           0.729    10.667    arm_inst/dp/aluresreg/ALUResultE[29]
    SLICE_X58Y35         LUT5 (Prop_lut5_I0_O)        0.124    10.791 r  arm_inst/dp/aluresreg/q[29]_i_1__2/O
                         net (fo=1, routed)           0.000    10.791    arm_inst/dp/pcreg/D[29]
    SLICE_X58Y35         FDCE                                         r  arm_inst/dp/pcreg/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.756ns  (logic 2.316ns (21.532%)  route 8.440ns (78.468%))
  Logic Levels:           9  (CARRY4=2 FDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.013     6.081    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.205 r  arm_inst/dp/ra2reg/q[23]_i_9/O
                         net (fo=1, routed)           0.706     6.911    arm_inst/dp/immreg/q_reg[23]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.063 r  arm_inst/dp/immreg/q[23]_i_3/O
                         net (fo=2, routed)           0.744     7.807    arm_inst/dp/alu/SrcBE__0[11]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.139 r  arm_inst/dp/alu/q[23]_i_5/O
                         net (fo=1, routed)           0.000     8.139    arm_inst/dp/aluresreg/q_reg[23]_0[3]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.779 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[2]
                         net (fo=1, routed)           1.045     9.824    arm_inst/dp/aluresreg/alu/sum[26]
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.302    10.126 r  arm_inst/dp/aluresreg/q[26]_i_1__0/O
                         net (fo=3, routed)           0.630    10.756    arm_inst/dp/aluresreg/ALUResultE[26]
    SLICE_X57Y33         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.736ns  (logic 2.862ns (26.659%)  route 7.874ns (73.341%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.013     6.081    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.205 r  arm_inst/dp/ra2reg/q[23]_i_9/O
                         net (fo=1, routed)           0.706     6.911    arm_inst/dp/immreg/q_reg[23]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.152     7.063 r  arm_inst/dp/immreg/q[23]_i_3/O
                         net (fo=2, routed)           0.744     7.807    arm_inst/dp/alu/SrcBE__0[11]
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.332     8.139 r  arm_inst/dp/alu/q[23]_i_5/O
                         net (fo=1, routed)           0.000     8.139    arm_inst/dp/aluresreg/q_reg[23]_0[3]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.540    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.654 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.967 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.659     9.626    arm_inst/dp/aluresreg/alu/sum[31]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.334     9.960 r  arm_inst/dp/aluresreg/q[0]_i_2/O
                         net (fo=1, routed)           0.450    10.410    arm_inst/c/flagsreg/q_reg[0]_0
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.326    10.736 r  arm_inst/c/flagsreg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    10.736    arm_inst/c/flagsreg/FlagsNextE[0]
    SLICE_X62Y35         FDCE                                         r  arm_inst/c/flagsreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/ra2reg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 2.393ns (22.454%)  route 8.264ns (77.546%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  arm_inst/dp/ra2reg/q_reg[2]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_inst/dp/ra2reg/q_reg[2]/Q
                         net (fo=2, routed)           1.030     1.548    arm_inst/dp/ra2reg/q_reg_n_0_[2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.672 f  arm_inst/dp/ra2reg/q[27]_i_9/O
                         net (fo=65, routed)          1.273     2.945    arm_inst/c/regsW/Match_2E_M
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.069 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          2.526     5.595    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.719 r  arm_inst/dp/ra2reg/q[14]_i_4/O
                         net (fo=1, routed)           0.863     6.582    arm_inst/dp/immreg/q_reg[14]_0
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.124     6.706 r  arm_inst/dp/immreg/q[14]_i_2/O
                         net (fo=2, routed)           0.812     7.518    arm_inst/dp/alu/SrcBE__0[6]
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.642 r  arm_inst/dp/alu/q[15]_i_6/O
                         net (fo=1, routed)           0.000     7.642    arm_inst/dp/aluresreg/q_reg[15]_0[2]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.040 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.467 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.813     9.280    arm_inst/dp/aluresreg/alu/sum[23]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.306     9.586 r  arm_inst/dp/aluresreg/q[23]_i_1__1/O
                         net (fo=3, routed)           0.947    10.533    arm_inst/dp/aluresreg/ALUResultE[23]
    SLICE_X60Y33         LUT5 (Prop_lut5_I0_O)        0.124    10.657 r  arm_inst/dp/aluresreg/q[23]_i_1__2/O
                         net (fo=1, routed)           0.000    10.657    arm_inst/dp/pcreg/D[23]
    SLICE_X60Y33         FDCE                                         r  arm_inst/dp/pcreg/q_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_6_11/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.008%)  route 0.118ns (47.992%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[11]/C
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[11]/Q
                         net (fo=6, routed)           0.118     0.246    arm_inst/dp/rf/rf_reg_r1_0_15_6_11/DIC1
    SLICE_X56Y27         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.449%)  route 0.121ns (48.551%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[4]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[4]/Q
                         net (fo=5, routed)           0.121     0.249    arm_inst/dp/rf/rf_reg_r2_0_15_0_5/DIC0
    SLICE_X60Y25         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[23]/C
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[23]/Q
                         net (fo=5, routed)           0.120     0.261    arm_inst/dp/rf/rf_reg_r1_0_15_18_23/DIC1
    SLICE_X60Y32         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.393%)  route 0.123ns (46.607%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[20]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[20]/Q
                         net (fo=5, routed)           0.123     0.264    arm_inst/dp/rf/rf_reg_r2_0_15_18_23/DIB0
    SLICE_X60Y31         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_12_17/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[13]/C
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[13]/Q
                         net (fo=5, routed)           0.124     0.265    arm_inst/dp/rf/rf_reg_r1_0_15_12_17/DIA1
    SLICE_X60Y30         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_12_17/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.032%)  route 0.144ns (52.968%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[16]/C
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[16]/Q
                         net (fo=6, routed)           0.144     0.272    arm_inst/dp/rf/rf_reg_r1_0_15_12_17/DIC0
    SLICE_X60Y30         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_24_29/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.173%)  route 0.149ns (53.827%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[26]/C
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[26]/Q
                         net (fo=6, routed)           0.149     0.277    arm_inst/dp/rf/rf_reg_r2_0_15_24_29/DIB0
    SLICE_X56Y34         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_12_17/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.856%)  route 0.142ns (50.144%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[14]/C
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[14]/Q
                         net (fo=5, routed)           0.142     0.283    arm_inst/dp/rf/rf_reg_r2_0_15_12_17/DIB0
    SLICE_X64Y30         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_18_23/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.170%)  route 0.152ns (51.830%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[22]/C
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[22]/Q
                         net (fo=5, routed)           0.152     0.293    arm_inst/dp/rf/rf_reg_r1_0_15_18_23/DIC0
    SLICE_X60Y32         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_30_31__0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.998%)  route 0.153ns (52.002%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[31]/C
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[31]/Q
                         net (fo=7, routed)           0.153     0.294    arm_inst/dp/rf/rf_reg_r2_0_15_30_31__0/D
    SLICE_X60Y34         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.389ns  (logic 4.208ns (44.823%)  route 5.181ns (55.177%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.603     7.200    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.489     8.813    arm_inst/dp/pcreg/sel0[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.937 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.089    11.026    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.530 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.530    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.383ns  (logic 4.469ns (47.634%)  route 4.913ns (52.366%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.603     7.200    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.064     8.388    arm_inst/dp/pcreg/sel0[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.150     8.538 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.246    10.785    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    14.524 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.524    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.382ns  (logic 4.448ns (47.407%)  route 4.934ns (52.593%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.603     7.200    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.489     8.813    arm_inst/dp/pcreg/sel0[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.154     8.967 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.843    10.809    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    14.523 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.523    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.308ns  (logic 4.470ns (48.021%)  route 4.838ns (51.979%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.603     7.200    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.289     8.613    arm_inst/dp/pcreg/sel0[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.152     8.765 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.946    10.711    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    14.449 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.449    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.978ns  (logic 4.224ns (47.045%)  route 4.754ns (52.955%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.684     7.281    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.405 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.974     8.378    arm_inst/dp/pcreg/sel0[0]
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.502 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.097    10.600    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.120 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.120    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.967ns  (logic 4.233ns (47.208%)  route 4.734ns (52.792%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.603     7.200    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.289     8.613    arm_inst/dp/pcreg/sel0[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.737 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.842    10.579    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.108 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.108    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 4.239ns (48.122%)  route 4.570ns (51.878%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.603     7.200    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.324 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.064     8.388    arm_inst/dp/pcreg/sel0[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.512 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903    10.415    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.950 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.950    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 4.318ns (55.454%)  route 3.469ns (44.546%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.545     7.143    display_inst/active_digit[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.148     7.291 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.923     9.214    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    12.928 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.928    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.481ns  (logic 4.083ns (54.579%)  route 3.398ns (45.421%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.545     7.143    display_inst/active_digit[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.267 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.852     9.119    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.622 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.622    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 4.333ns (59.159%)  route 2.991ns (40.841%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.328     6.925    display_inst/active_digit[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.150     7.075 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.739    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    12.466 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.466    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.386ns (71.102%)  route 0.563ns (28.898%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.235     1.842    display_inst/active_digit[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.887 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.216    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.416 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.416    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.474ns (72.118%)  route 0.570ns (27.882%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.235     1.842    display_inst/active_digit[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     1.885 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.220    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.510 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.510    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.390ns (61.895%)  route 0.856ns (38.105%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.448     2.056    display_inst/active_digit[1]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.508    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.712 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.712    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.452ns (61.934%)  route 0.892ns (38.066%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.266     1.874    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.919 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.106     2.024    arm_inst/dp/pcreg/sel0[3]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.045     2.069 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.590    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.810 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.810    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.462ns (61.211%)  route 0.927ns (38.789%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.448     2.056    display_inst/active_digit[1]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.044     2.100 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.478     2.578    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.855 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.855    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.461ns (59.812%)  route 0.982ns (40.188%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.279     1.886    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.294     2.225    arm_inst/dp/pcreg/sel0[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.270 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.679    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.909 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.909    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.467ns (59.059%)  route 1.017ns (40.941%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.279     1.886    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.296     2.227    arm_inst/dp/pcreg/sel0[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.272 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.714    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.950 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.950    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.506ns (60.318%)  route 0.991ns (39.682%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.279     1.886    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.286     2.217    arm_inst/dp/pcreg/sel0[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.043     2.260 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.686    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.277     3.963 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.963    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.437ns (56.836%)  route 1.091ns (43.164%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.279     1.886    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.286     2.217    arm_inst/dp/pcreg/sel0[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.262 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.788    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.994 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.994    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.526ns (59.665%)  route 1.032ns (40.335%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.279     1.886    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.294     2.225    arm_inst/dp/pcreg/sel0[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.042     2.267 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.459     2.726    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     4.024 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.024    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.441ns (28.298%)  route 3.652ns (71.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.652     5.093    reset_IBUF
    SLICE_X36Y43         FDCE                                         f  clk_div_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.441ns (28.298%)  route 3.652ns (71.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.652     5.093    reset_IBUF
    SLICE_X36Y43         FDCE                                         f  clk_div_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.441ns (28.298%)  route 3.652ns (71.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.652     5.093    reset_IBUF
    SLICE_X36Y43         FDCE                                         f  clk_div_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  clk_div_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.441ns (29.089%)  route 3.514ns (70.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.514     4.955    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.441ns (29.089%)  route 3.514ns (70.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.514     4.955    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.441ns (29.089%)  route 3.514ns (70.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.514     4.955    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.441ns (29.089%)  route 3.514ns (70.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.514     4.955    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 1.441ns (29.986%)  route 3.365ns (70.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.365     4.807    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 1.441ns (29.986%)  route 3.365ns (70.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.365     4.807    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 1.441ns (29.986%)  route 3.365ns (70.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.365     4.807    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.210ns (14.238%)  route 1.262ns (85.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.262     1.472    reset_IBUF
    SLICE_X36Y37         FDCE                                         f  clk_div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.210ns (14.238%)  route 1.262ns (85.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.262     1.472    reset_IBUF
    SLICE_X36Y37         FDCE                                         f  clk_div_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.210ns (14.238%)  route 1.262ns (85.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.262     1.472    reset_IBUF
    SLICE_X36Y37         FDCE                                         f  clk_div_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.210ns (14.238%)  route 1.262ns (85.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.262     1.472    reset_IBUF
    SLICE_X36Y37         FDCE                                         f  clk_div_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  clk_div_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.210ns (13.651%)  route 1.325ns (86.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.325     1.535    reset_IBUF
    SLICE_X36Y38         FDCE                                         f  clk_div_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.210ns (13.651%)  route 1.325ns (86.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.325     1.535    reset_IBUF
    SLICE_X36Y38         FDCE                                         f  clk_div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.210ns (13.651%)  route 1.325ns (86.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.325     1.535    reset_IBUF
    SLICE_X36Y38         FDCE                                         f  clk_div_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.210ns (13.651%)  route 1.325ns (86.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.325     1.535    reset_IBUF
    SLICE_X36Y38         FDCE                                         f  clk_div_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.210ns (13.110%)  route 1.389ns (86.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.389     1.598    reset_IBUF
    SLICE_X36Y39         FDCE                                         f  clk_div_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.210ns (13.110%)  route 1.389ns (86.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.389     1.598    reset_IBUF
    SLICE_X36Y39         FDCE                                         f  clk_div_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[11]/C





