
STM32F407VET6_RTOS_ROBOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c258  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  0800c3e8  0800c3e8  0000d3e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c518  0800c518  0000e150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c518  0800c518  0000d518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c520  0800c520  0000e150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c520  0800c520  0000d520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c524  0800c524  0000d524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800c528  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e150  2**0
                  CONTENTS
 10 .bss          000071e8  20000150  20000150  0000e150  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20007338  20007338  0000e150  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e150  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021bc5  00000000  00000000  0000e180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004fff  00000000  00000000  0002fd45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b50  00000000  00000000  00034d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014e0  00000000  00000000  00036898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000066a1  00000000  00000000  00037d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000210ed  00000000  00000000  0003e419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e497f  00000000  00000000  0005f506  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00143e85  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000755c  00000000  00000000  00143ec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  0014b424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000150 	.word	0x20000150
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c3d0 	.word	0x0800c3d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000154 	.word	0x20000154
 80001cc:	0800c3d0 	.word	0x0800c3d0

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000500:	f000 ff66 	bl	80013d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000504:	f000 f84c 	bl	80005a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000508:	f000 fb2a 	bl	8000b60 <MX_GPIO_Init>
  MX_DMA_Init();
 800050c:	f000 fb08 	bl	8000b20 <MX_DMA_Init>
  MX_CRC_Init();
 8000510:	f000 f918 	bl	8000744 <MX_CRC_Init>
  MX_TIM7_Init();
 8000514:	f000 face 	bl	8000ab4 <MX_TIM7_Init>
  MX_TIM3_Init();
 8000518:	f000 fa24 	bl	8000964 <MX_TIM3_Init>
  MX_TIM1_Init();
 800051c:	f000 f926 	bl	800076c <MX_TIM1_Init>
  MX_TIM4_Init();
 8000520:	f000 fa74 	bl	8000a0c <MX_TIM4_Init>
  MX_TIM2_Init();
 8000524:	f000 f9ca 	bl	80008bc <MX_TIM2_Init>
  MX_ADC1_Init();
 8000528:	f000 f8a2 	bl	8000670 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800052c:	f008 faac 	bl	8008a88 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of setpoint_mutex */
  setpoint_mutexHandle = osMutexNew(&setpoint_mutex_attributes);
 8000530:	4810      	ldr	r0, [pc, #64]	@ (8000574 <main+0x78>)
 8000532:	f008 fba0 	bl	8008c76 <osMutexNew>
 8000536:	4603      	mov	r3, r0
 8000538:	4a0f      	ldr	r2, [pc, #60]	@ (8000578 <main+0x7c>)
 800053a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of main_thread */
  main_threadHandle = osThreadNew(main_task, NULL, &main_thread_attributes);
 800053c:	4a0f      	ldr	r2, [pc, #60]	@ (800057c <main+0x80>)
 800053e:	2100      	movs	r1, #0
 8000540:	480f      	ldr	r0, [pc, #60]	@ (8000580 <main+0x84>)
 8000542:	f008 faeb 	bl	8008b1c <osThreadNew>
 8000546:	4603      	mov	r3, r0
 8000548:	4a0e      	ldr	r2, [pc, #56]	@ (8000584 <main+0x88>)
 800054a:	6013      	str	r3, [r2, #0]

  /* creation of PWM_thread */
  PWM_threadHandle = osThreadNew(pwm_task, NULL, &PWM_thread_attributes);
 800054c:	4a0e      	ldr	r2, [pc, #56]	@ (8000588 <main+0x8c>)
 800054e:	2100      	movs	r1, #0
 8000550:	480e      	ldr	r0, [pc, #56]	@ (800058c <main+0x90>)
 8000552:	f008 fae3 	bl	8008b1c <osThreadNew>
 8000556:	4603      	mov	r3, r0
 8000558:	4a0d      	ldr	r2, [pc, #52]	@ (8000590 <main+0x94>)
 800055a:	6013      	str	r3, [r2, #0]

  /* creation of USB_thread */
  USB_threadHandle = osThreadNew(usb_task, NULL, &USB_thread_attributes);
 800055c:	4a0d      	ldr	r2, [pc, #52]	@ (8000594 <main+0x98>)
 800055e:	2100      	movs	r1, #0
 8000560:	480d      	ldr	r0, [pc, #52]	@ (8000598 <main+0x9c>)
 8000562:	f008 fadb 	bl	8008b1c <osThreadNew>
 8000566:	4603      	mov	r3, r0
 8000568:	4a0c      	ldr	r2, [pc, #48]	@ (800059c <main+0xa0>)
 800056a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800056c:	f008 fab0 	bl	8008ad0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000570:	bf00      	nop
 8000572:	e7fd      	b.n	8000570 <main+0x74>
 8000574:	0800c4e8 	.word	0x0800c4e8
 8000578:	20000b88 	.word	0x20000b88
 800057c:	0800c47c 	.word	0x0800c47c
 8000580:	08000c55 	.word	0x08000c55
 8000584:	20000384 	.word	0x20000384
 8000588:	0800c4a0 	.word	0x0800c4a0
 800058c:	08000d75 	.word	0x08000d75
 8000590:	20000630 	.word	0x20000630
 8000594:	0800c4c4 	.word	0x0800c4c4
 8000598:	08000d85 	.word	0x08000d85
 800059c:	200008dc 	.word	0x200008dc

080005a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b094      	sub	sp, #80	@ 0x50
 80005a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a6:	f107 0320 	add.w	r3, r7, #32
 80005aa:	2230      	movs	r2, #48	@ 0x30
 80005ac:	2100      	movs	r1, #0
 80005ae:	4618      	mov	r0, r3
 80005b0:	f00b fe1e 	bl	800c1f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b4:	f107 030c 	add.w	r3, r7, #12
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c4:	2300      	movs	r3, #0
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	4b27      	ldr	r3, [pc, #156]	@ (8000668 <SystemClock_Config+0xc8>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005cc:	4a26      	ldr	r2, [pc, #152]	@ (8000668 <SystemClock_Config+0xc8>)
 80005ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80005d4:	4b24      	ldr	r3, [pc, #144]	@ (8000668 <SystemClock_Config+0xc8>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005dc:	60bb      	str	r3, [r7, #8]
 80005de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e0:	2300      	movs	r3, #0
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	4b21      	ldr	r3, [pc, #132]	@ (800066c <SystemClock_Config+0xcc>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a20      	ldr	r2, [pc, #128]	@ (800066c <SystemClock_Config+0xcc>)
 80005ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005ee:	6013      	str	r3, [r2, #0]
 80005f0:	4b1e      	ldr	r3, [pc, #120]	@ (800066c <SystemClock_Config+0xcc>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005fc:	2301      	movs	r3, #1
 80005fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000600:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000604:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000606:	2302      	movs	r3, #2
 8000608:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800060a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800060e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000610:	2304      	movs	r3, #4
 8000612:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000614:	2348      	movs	r3, #72	@ 0x48
 8000616:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000618:	2302      	movs	r3, #2
 800061a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800061c:	2303      	movs	r3, #3
 800061e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000620:	f107 0320 	add.w	r3, r7, #32
 8000624:	4618      	mov	r0, r3
 8000626:	f003 f98b 	bl	8003940 <HAL_RCC_OscConfig>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000630:	f000 fbc2 	bl	8000db8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000634:	230f      	movs	r3, #15
 8000636:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000638:	2302      	movs	r3, #2
 800063a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063c:	2300      	movs	r3, #0
 800063e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000640:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000644:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000646:	2300      	movs	r3, #0
 8000648:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800064a:	f107 030c 	add.w	r3, r7, #12
 800064e:	2102      	movs	r1, #2
 8000650:	4618      	mov	r0, r3
 8000652:	f003 fbed 	bl	8003e30 <HAL_RCC_ClockConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800065c:	f000 fbac 	bl	8000db8 <Error_Handler>
  }
}
 8000660:	bf00      	nop
 8000662:	3750      	adds	r7, #80	@ 0x50
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	40023800 	.word	0x40023800
 800066c:	40007000 	.word	0x40007000

08000670 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000676:	463b      	mov	r3, r7
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000682:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <MX_ADC1_Init+0xc8>)
 8000684:	4a2d      	ldr	r2, [pc, #180]	@ (800073c <MX_ADC1_Init+0xcc>)
 8000686:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000688:	4b2b      	ldr	r3, [pc, #172]	@ (8000738 <MX_ADC1_Init+0xc8>)
 800068a:	2200      	movs	r2, #0
 800068c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800068e:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <MX_ADC1_Init+0xc8>)
 8000690:	2200      	movs	r2, #0
 8000692:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000694:	4b28      	ldr	r3, [pc, #160]	@ (8000738 <MX_ADC1_Init+0xc8>)
 8000696:	2201      	movs	r2, #1
 8000698:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800069a:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <MX_ADC1_Init+0xc8>)
 800069c:	2200      	movs	r2, #0
 800069e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006a0:	4b25      	ldr	r3, [pc, #148]	@ (8000738 <MX_ADC1_Init+0xc8>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006a8:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <MX_ADC1_Init+0xc8>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006ae:	4b22      	ldr	r3, [pc, #136]	@ (8000738 <MX_ADC1_Init+0xc8>)
 80006b0:	4a23      	ldr	r2, [pc, #140]	@ (8000740 <MX_ADC1_Init+0xd0>)
 80006b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006b4:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <MX_ADC1_Init+0xc8>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80006ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000738 <MX_ADC1_Init+0xc8>)
 80006bc:	2203      	movs	r2, #3
 80006be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000738 <MX_ADC1_Init+0xc8>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <MX_ADC1_Init+0xc8>)
 80006ca:	2201      	movs	r2, #1
 80006cc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006ce:	481a      	ldr	r0, [pc, #104]	@ (8000738 <MX_ADC1_Init+0xc8>)
 80006d0:	f000 fee4 	bl	800149c <HAL_ADC_Init>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80006da:	f000 fb6d 	bl	8000db8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80006de:	2303      	movs	r3, #3
 80006e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006e2:	2301      	movs	r3, #1
 80006e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006e6:	2300      	movs	r3, #0
 80006e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ea:	463b      	mov	r3, r7
 80006ec:	4619      	mov	r1, r3
 80006ee:	4812      	ldr	r0, [pc, #72]	@ (8000738 <MX_ADC1_Init+0xc8>)
 80006f0:	f000 ff18 	bl	8001524 <HAL_ADC_ConfigChannel>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80006fa:	f000 fb5d 	bl	8000db8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 80006fe:	2302      	movs	r3, #2
 8000700:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000702:	463b      	mov	r3, r7
 8000704:	4619      	mov	r1, r3
 8000706:	480c      	ldr	r0, [pc, #48]	@ (8000738 <MX_ADC1_Init+0xc8>)
 8000708:	f000 ff0c 	bl	8001524 <HAL_ADC_ConfigChannel>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000712:	f000 fb51 	bl	8000db8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8000716:	2303      	movs	r3, #3
 8000718:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800071a:	463b      	mov	r3, r7
 800071c:	4619      	mov	r1, r3
 800071e:	4806      	ldr	r0, [pc, #24]	@ (8000738 <MX_ADC1_Init+0xc8>)
 8000720:	f000 ff00 	bl	8001524 <HAL_ADC_ConfigChannel>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 800072a:	f000 fb45 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800072e:	bf00      	nop
 8000730:	3710      	adds	r7, #16
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	2000016c 	.word	0x2000016c
 800073c:	40012000 	.word	0x40012000
 8000740:	0f000001 	.word	0x0f000001

08000744 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000748:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <MX_CRC_Init+0x20>)
 800074a:	4a07      	ldr	r2, [pc, #28]	@ (8000768 <MX_CRC_Init+0x24>)
 800074c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800074e:	4805      	ldr	r0, [pc, #20]	@ (8000764 <MX_CRC_Init+0x20>)
 8000750:	f001 f9e8 	bl	8001b24 <HAL_CRC_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800075a:	f000 fb2d 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000214 	.word	0x20000214
 8000768:	40023000 	.word	0x40023000

0800076c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b092      	sub	sp, #72	@ 0x48
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000772:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800077c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]
 800078c:	615a      	str	r2, [r3, #20]
 800078e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	2220      	movs	r2, #32
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f00b fd2a 	bl	800c1f0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800079c:	4b45      	ldr	r3, [pc, #276]	@ (80008b4 <MX_TIM1_Init+0x148>)
 800079e:	4a46      	ldr	r2, [pc, #280]	@ (80008b8 <MX_TIM1_Init+0x14c>)
 80007a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80007a2:	4b44      	ldr	r3, [pc, #272]	@ (80008b4 <MX_TIM1_Init+0x148>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80007a8:	4b42      	ldr	r3, [pc, #264]	@ (80008b4 <MX_TIM1_Init+0x148>)
 80007aa:	2260      	movs	r2, #96	@ 0x60
 80007ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1665;
 80007ae:	4b41      	ldr	r3, [pc, #260]	@ (80008b4 <MX_TIM1_Init+0x148>)
 80007b0:	f240 6281 	movw	r2, #1665	@ 0x681
 80007b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007b6:	4b3f      	ldr	r3, [pc, #252]	@ (80008b4 <MX_TIM1_Init+0x148>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007bc:	4b3d      	ldr	r3, [pc, #244]	@ (80008b4 <MX_TIM1_Init+0x148>)
 80007be:	2200      	movs	r2, #0
 80007c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007c2:	4b3c      	ldr	r3, [pc, #240]	@ (80008b4 <MX_TIM1_Init+0x148>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007c8:	483a      	ldr	r0, [pc, #232]	@ (80008b4 <MX_TIM1_Init+0x148>)
 80007ca:	f003 fe97 	bl	80044fc <HAL_TIM_PWM_Init>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80007d4:	f000 faf0 	bl	8000db8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007d8:	2300      	movs	r3, #0
 80007da:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007dc:	2300      	movs	r3, #0
 80007de:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007e0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007e4:	4619      	mov	r1, r3
 80007e6:	4833      	ldr	r0, [pc, #204]	@ (80008b4 <MX_TIM1_Init+0x148>)
 80007e8:	f004 fd2a 	bl	8005240 <HAL_TIMEx_MasterConfigSynchronization>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80007f2:	f000 fae1 	bl	8000db8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007f6:	2360      	movs	r3, #96	@ 0x60
 80007f8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007fe:	2300      	movs	r3, #0
 8000800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000802:	2300      	movs	r3, #0
 8000804:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000806:	2300      	movs	r3, #0
 8000808:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800080a:	2300      	movs	r3, #0
 800080c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800080e:	2300      	movs	r3, #0
 8000810:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000812:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000816:	2200      	movs	r2, #0
 8000818:	4619      	mov	r1, r3
 800081a:	4826      	ldr	r0, [pc, #152]	@ (80008b4 <MX_TIM1_Init+0x148>)
 800081c:	f004 f9aa 	bl	8004b74 <HAL_TIM_PWM_ConfigChannel>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8000826:	f000 fac7 	bl	8000db8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800082a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800082e:	2204      	movs	r2, #4
 8000830:	4619      	mov	r1, r3
 8000832:	4820      	ldr	r0, [pc, #128]	@ (80008b4 <MX_TIM1_Init+0x148>)
 8000834:	f004 f99e 	bl	8004b74 <HAL_TIM_PWM_ConfigChannel>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800083e:	f000 fabb 	bl	8000db8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000842:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000846:	2208      	movs	r2, #8
 8000848:	4619      	mov	r1, r3
 800084a:	481a      	ldr	r0, [pc, #104]	@ (80008b4 <MX_TIM1_Init+0x148>)
 800084c:	f004 f992 	bl	8004b74 <HAL_TIM_PWM_ConfigChannel>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8000856:	f000 faaf 	bl	8000db8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800085a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800085e:	220c      	movs	r2, #12
 8000860:	4619      	mov	r1, r3
 8000862:	4814      	ldr	r0, [pc, #80]	@ (80008b4 <MX_TIM1_Init+0x148>)
 8000864:	f004 f986 	bl	8004b74 <HAL_TIM_PWM_ConfigChannel>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800086e:	f000 faa3 	bl	8000db8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000876:	2300      	movs	r3, #0
 8000878:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000886:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800088a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800088c:	2300      	movs	r3, #0
 800088e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000890:	1d3b      	adds	r3, r7, #4
 8000892:	4619      	mov	r1, r3
 8000894:	4807      	ldr	r0, [pc, #28]	@ (80008b4 <MX_TIM1_Init+0x148>)
 8000896:	f004 fd4f 	bl	8005338 <HAL_TIMEx_ConfigBreakDeadTime>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80008a0:	f000 fa8a 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80008a4:	4803      	ldr	r0, [pc, #12]	@ (80008b4 <MX_TIM1_Init+0x148>)
 80008a6:	f000 fc67 	bl	8001178 <HAL_TIM_MspPostInit>

}
 80008aa:	bf00      	nop
 80008ac:	3748      	adds	r7, #72	@ 0x48
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	2000021c 	.word	0x2000021c
 80008b8:	40010000 	.word	0x40010000

080008bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08c      	sub	sp, #48	@ 0x30
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80008c2:	f107 030c 	add.w	r3, r7, #12
 80008c6:	2224      	movs	r2, #36	@ 0x24
 80008c8:	2100      	movs	r1, #0
 80008ca:	4618      	mov	r0, r3
 80008cc:	f00b fc90 	bl	800c1f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008d8:	4b21      	ldr	r3, [pc, #132]	@ (8000960 <MX_TIM2_Init+0xa4>)
 80008da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008e0:	4b1f      	ldr	r3, [pc, #124]	@ (8000960 <MX_TIM2_Init+0xa4>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000960 <MX_TIM2_Init+0xa4>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000960 <MX_TIM2_Init+0xa4>)
 80008ee:	f04f 32ff 	mov.w	r2, #4294967295
 80008f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000960 <MX_TIM2_Init+0xa4>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008fa:	4b19      	ldr	r3, [pc, #100]	@ (8000960 <MX_TIM2_Init+0xa4>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000900:	2301      	movs	r3, #1
 8000902:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000904:	2300      	movs	r3, #0
 8000906:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000908:	2301      	movs	r3, #1
 800090a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800090c:	2300      	movs	r3, #0
 800090e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000914:	2300      	movs	r3, #0
 8000916:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000918:	2301      	movs	r3, #1
 800091a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800091c:	2300      	movs	r3, #0
 800091e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000920:	2300      	movs	r3, #0
 8000922:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000924:	f107 030c 	add.w	r3, r7, #12
 8000928:	4619      	mov	r1, r3
 800092a:	480d      	ldr	r0, [pc, #52]	@ (8000960 <MX_TIM2_Init+0xa4>)
 800092c:	f003 fefe 	bl	800472c <HAL_TIM_Encoder_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000936:	f000 fa3f 	bl	8000db8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800093a:	2300      	movs	r3, #0
 800093c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	4619      	mov	r1, r3
 8000946:	4806      	ldr	r0, [pc, #24]	@ (8000960 <MX_TIM2_Init+0xa4>)
 8000948:	f004 fc7a 	bl	8005240 <HAL_TIMEx_MasterConfigSynchronization>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000952:	f000 fa31 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	3730      	adds	r7, #48	@ 0x30
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000264 	.word	0x20000264

08000964 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08c      	sub	sp, #48	@ 0x30
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800096a:	f107 030c 	add.w	r3, r7, #12
 800096e:	2224      	movs	r2, #36	@ 0x24
 8000970:	2100      	movs	r1, #0
 8000972:	4618      	mov	r0, r3
 8000974:	f00b fc3c 	bl	800c1f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000980:	4b20      	ldr	r3, [pc, #128]	@ (8000a04 <MX_TIM3_Init+0xa0>)
 8000982:	4a21      	ldr	r2, [pc, #132]	@ (8000a08 <MX_TIM3_Init+0xa4>)
 8000984:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000986:	4b1f      	ldr	r3, [pc, #124]	@ (8000a04 <MX_TIM3_Init+0xa0>)
 8000988:	2200      	movs	r2, #0
 800098a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800098c:	4b1d      	ldr	r3, [pc, #116]	@ (8000a04 <MX_TIM3_Init+0xa0>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000992:	4b1c      	ldr	r3, [pc, #112]	@ (8000a04 <MX_TIM3_Init+0xa0>)
 8000994:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000998:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800099a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a04 <MX_TIM3_Init+0xa0>)
 800099c:	2200      	movs	r2, #0
 800099e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a0:	4b18      	ldr	r3, [pc, #96]	@ (8000a04 <MX_TIM3_Init+0xa0>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80009a6:	2301      	movs	r3, #1
 80009a8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80009aa:	2300      	movs	r3, #0
 80009ac:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80009ae:	2301      	movs	r3, #1
 80009b0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009b2:	2300      	movs	r3, #0
 80009b4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80009b6:	2300      	movs	r3, #0
 80009b8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009ba:	2300      	movs	r3, #0
 80009bc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009be:	2301      	movs	r3, #1
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009c2:	2300      	movs	r3, #0
 80009c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80009ca:	f107 030c 	add.w	r3, r7, #12
 80009ce:	4619      	mov	r1, r3
 80009d0:	480c      	ldr	r0, [pc, #48]	@ (8000a04 <MX_TIM3_Init+0xa0>)
 80009d2:	f003 feab 	bl	800472c <HAL_TIM_Encoder_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80009dc:	f000 f9ec 	bl	8000db8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e0:	2300      	movs	r3, #0
 80009e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e4:	2300      	movs	r3, #0
 80009e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	4619      	mov	r1, r3
 80009ec:	4805      	ldr	r0, [pc, #20]	@ (8000a04 <MX_TIM3_Init+0xa0>)
 80009ee:	f004 fc27 	bl	8005240 <HAL_TIMEx_MasterConfigSynchronization>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80009f8:	f000 f9de 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009fc:	bf00      	nop
 80009fe:	3730      	adds	r7, #48	@ 0x30
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	200002ac 	.word	0x200002ac
 8000a08:	40000400 	.word	0x40000400

08000a0c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08c      	sub	sp, #48	@ 0x30
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a12:	f107 030c 	add.w	r3, r7, #12
 8000a16:	2224      	movs	r2, #36	@ 0x24
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f00b fbe8 	bl	800c1f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a20:	1d3b      	adds	r3, r7, #4
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000a28:	4b20      	ldr	r3, [pc, #128]	@ (8000aac <MX_TIM4_Init+0xa0>)
 8000a2a:	4a21      	ldr	r2, [pc, #132]	@ (8000ab0 <MX_TIM4_Init+0xa4>)
 8000a2c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000aac <MX_TIM4_Init+0xa0>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a34:	4b1d      	ldr	r3, [pc, #116]	@ (8000aac <MX_TIM4_Init+0xa0>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aac <MX_TIM4_Init+0xa0>)
 8000a3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a40:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a42:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <MX_TIM4_Init+0xa0>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a48:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <MX_TIM4_Init+0xa0>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a4e:	2303      	movs	r3, #3
 8000a50:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a52:	2300      	movs	r3, #0
 8000a54:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a56:	2301      	movs	r3, #1
 8000a58:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a62:	2300      	movs	r3, #0
 8000a64:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a66:	2301      	movs	r3, #1
 8000a68:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000a72:	f107 030c 	add.w	r3, r7, #12
 8000a76:	4619      	mov	r1, r3
 8000a78:	480c      	ldr	r0, [pc, #48]	@ (8000aac <MX_TIM4_Init+0xa0>)
 8000a7a:	f003 fe57 	bl	800472c <HAL_TIM_Encoder_Init>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000a84:	f000 f998 	bl	8000db8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	4619      	mov	r1, r3
 8000a94:	4805      	ldr	r0, [pc, #20]	@ (8000aac <MX_TIM4_Init+0xa0>)
 8000a96:	f004 fbd3 	bl	8005240 <HAL_TIMEx_MasterConfigSynchronization>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000aa0:	f000 f98a 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000aa4:	bf00      	nop
 8000aa6:	3730      	adds	r7, #48	@ 0x30
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	200002f4 	.word	0x200002f4
 8000ab0:	40000800 	.word	0x40000800

08000ab4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aba:	463b      	mov	r3, r7
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000ac2:	4b15      	ldr	r3, [pc, #84]	@ (8000b18 <MX_TIM7_Init+0x64>)
 8000ac4:	4a15      	ldr	r2, [pc, #84]	@ (8000b1c <MX_TIM7_Init+0x68>)
 8000ac6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 50-1;
 8000ac8:	4b13      	ldr	r3, [pc, #76]	@ (8000b18 <MX_TIM7_Init+0x64>)
 8000aca:	2231      	movs	r2, #49	@ 0x31
 8000acc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ace:	4b12      	ldr	r3, [pc, #72]	@ (8000b18 <MX_TIM7_Init+0x64>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000ad4:	4b10      	ldr	r3, [pc, #64]	@ (8000b18 <MX_TIM7_Init+0x64>)
 8000ad6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ada:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000adc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <MX_TIM7_Init+0x64>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ae2:	480d      	ldr	r0, [pc, #52]	@ (8000b18 <MX_TIM7_Init+0x64>)
 8000ae4:	f003 fbe2 	bl	80042ac <HAL_TIM_Base_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000aee:	f000 f963 	bl	8000db8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af6:	2300      	movs	r3, #0
 8000af8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000afa:	463b      	mov	r3, r7
 8000afc:	4619      	mov	r1, r3
 8000afe:	4806      	ldr	r0, [pc, #24]	@ (8000b18 <MX_TIM7_Init+0x64>)
 8000b00:	f004 fb9e 	bl	8005240 <HAL_TIMEx_MasterConfigSynchronization>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000b0a:	f000 f955 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	2000033c 	.word	0x2000033c
 8000b1c:	40001400 	.word	0x40001400

08000b20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	607b      	str	r3, [r7, #4]
 8000b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <MX_DMA_Init+0x3c>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2e:	4a0b      	ldr	r2, [pc, #44]	@ (8000b5c <MX_DMA_Init+0x3c>)
 8000b30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b36:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <MX_DMA_Init+0x3c>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2105      	movs	r1, #5
 8000b46:	2038      	movs	r0, #56	@ 0x38
 8000b48:	f000 ffc2 	bl	8001ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000b4c:	2038      	movs	r0, #56	@ 0x38
 8000b4e:	f000 ffdb 	bl	8001b08 <HAL_NVIC_EnableIRQ>

}
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40023800 	.word	0x40023800

08000b60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08c      	sub	sp, #48	@ 0x30
 8000b64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b66:	f107 031c 	add.w	r3, r7, #28
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	605a      	str	r2, [r3, #4]
 8000b70:	609a      	str	r2, [r3, #8]
 8000b72:	60da      	str	r2, [r3, #12]
 8000b74:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	61bb      	str	r3, [r7, #24]
 8000b7a:	4b34      	ldr	r3, [pc, #208]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	4a33      	ldr	r2, [pc, #204]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000b80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b86:	4b31      	ldr	r3, [pc, #196]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b8e:	61bb      	str	r3, [r7, #24]
 8000b90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
 8000b96:	4b2d      	ldr	r3, [pc, #180]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	4a2c      	ldr	r2, [pc, #176]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	613b      	str	r3, [r7, #16]
 8000bb2:	4b26      	ldr	r3, [pc, #152]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	4a25      	ldr	r2, [pc, #148]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000bb8:	f043 0310 	orr.w	r3, r3, #16
 8000bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bbe:	4b23      	ldr	r3, [pc, #140]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	f003 0310 	and.w	r3, r3, #16
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	4b1f      	ldr	r3, [pc, #124]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	4a1e      	ldr	r2, [pc, #120]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000bd4:	f043 0308 	orr.w	r3, r3, #8
 8000bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bda:	4b1c      	ldr	r3, [pc, #112]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	f003 0308 	and.w	r3, r3, #8
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	60bb      	str	r3, [r7, #8]
 8000bea:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	4a17      	ldr	r2, [pc, #92]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000bf0:	f043 0304 	orr.w	r3, r3, #4
 8000bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf6:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	f003 0304 	and.w	r3, r3, #4
 8000bfe:	60bb      	str	r3, [r7, #8]
 8000c00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a10      	ldr	r2, [pc, #64]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000c0c:	f043 0302 	orr.w	r3, r3, #2
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <MX_GPIO_Init+0xec>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	21c0      	movs	r1, #192	@ 0xc0
 8000c22:	480b      	ldr	r0, [pc, #44]	@ (8000c50 <MX_GPIO_Init+0xf0>)
 8000c24:	f001 fc20 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c28:	23c0      	movs	r3, #192	@ 0xc0
 8000c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c38:	f107 031c 	add.w	r3, r7, #28
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4804      	ldr	r0, [pc, #16]	@ (8000c50 <MX_GPIO_Init+0xf0>)
 8000c40:	f001 fa76 	bl	8002130 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c44:	bf00      	nop
 8000c46:	3730      	adds	r7, #48	@ 0x30
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40023800 	.word	0x40023800
 8000c50:	40020000 	.word	0x40020000

08000c54 <main_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_main_task */
void main_task(void *argument)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000c5c:	f00a fdd4 	bl	800b808 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
	HAL_TIM_Base_Start(&htim7); // delay_us timer
 8000c60:	483d      	ldr	r0, [pc, #244]	@ (8000d58 <main_task+0x104>)
 8000c62:	f003 fb73 	bl	800434c <HAL_TIM_Base_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); //MOTOR 2 PWM
 8000c66:	2100      	movs	r1, #0
 8000c68:	483c      	ldr	r0, [pc, #240]	@ (8000d5c <main_task+0x108>)
 8000c6a:	f003 fc97 	bl	800459c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c6e:	2104      	movs	r1, #4
 8000c70:	483a      	ldr	r0, [pc, #232]	@ (8000d5c <main_task+0x108>)
 8000c72:	f003 fc93 	bl	800459c <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3); //MOTOR 1 PWM
 8000c76:	2108      	movs	r1, #8
 8000c78:	4838      	ldr	r0, [pc, #224]	@ (8000d5c <main_task+0x108>)
 8000c7a:	f003 fc8f 	bl	800459c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000c7e:	210c      	movs	r1, #12
 8000c80:	4836      	ldr	r0, [pc, #216]	@ (8000d5c <main_task+0x108>)
 8000c82:	f003 fc8b 	bl	800459c <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1); //MOTOR 2 ENCODER
 8000c86:	2100      	movs	r1, #0
 8000c88:	4835      	ldr	r0, [pc, #212]	@ (8000d60 <main_task+0x10c>)
 8000c8a:	f003 fdf5 	bl	8004878 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2);
 8000c8e:	2104      	movs	r1, #4
 8000c90:	4833      	ldr	r0, [pc, #204]	@ (8000d60 <main_task+0x10c>)
 8000c92:	f003 fdf1 	bl	8004878 <HAL_TIM_Encoder_Start>

    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1); //MOTOR 1 ENCODER
 8000c96:	2100      	movs	r1, #0
 8000c98:	4832      	ldr	r0, [pc, #200]	@ (8000d64 <main_task+0x110>)
 8000c9a:	f003 fded 	bl	8004878 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_2);
 8000c9e:	2104      	movs	r1, #4
 8000ca0:	4830      	ldr	r0, [pc, #192]	@ (8000d64 <main_task+0x110>)
 8000ca2:	f003 fde9 	bl	8004878 <HAL_TIM_Encoder_Start>

    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1); //ROTARY ENCODER
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	482f      	ldr	r0, [pc, #188]	@ (8000d68 <main_task+0x114>)
 8000caa:	f003 fde5 	bl	8004878 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
 8000cae:	2104      	movs	r1, #4
 8000cb0:	482d      	ldr	r0, [pc, #180]	@ (8000d68 <main_task+0x114>)
 8000cb2:	f003 fde1 	bl	8004878 <HAL_TIM_Encoder_Start>

  /* Infinite loop */
  for(;;)
  {

	  int16_t motor1_ticks = __HAL_TIM_GET_COUNTER(&htim3);
 8000cb6:	4b2b      	ldr	r3, [pc, #172]	@ (8000d64 <main_task+0x110>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cbc:	827b      	strh	r3, [r7, #18]

	  int32_t p_error = setpoint1 - motor1_ticks;
 8000cbe:	4b2b      	ldr	r3, [pc, #172]	@ (8000d6c <main_task+0x118>)
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000cc6:	1ad3      	subs	r3, r2, r3
 8000cc8:	60fb      	str	r3, [r7, #12]

	  float Kp = 0.8;
 8000cca:	4b29      	ldr	r3, [pc, #164]	@ (8000d70 <main_task+0x11c>)
 8000ccc:	60bb      	str	r3, [r7, #8]
	  int32_t m1_pwm = abs(p_error) * Kp;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	bfb8      	it	lt
 8000cd4:	425b      	neglt	r3, r3
 8000cd6:	ee07 3a90 	vmov	s15, r3
 8000cda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cde:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ce6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cea:	ee17 3a90 	vmov	r3, s15
 8000cee:	617b      	str	r3, [r7, #20]
	  if (m1_pwm > 999) m1_pwm = 999;
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000cf6:	db02      	blt.n	8000cfe <main_task+0xaa>
 8000cf8:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8000cfc:	617b      	str	r3, [r7, #20]

	  if(p_error > 100){
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2b64      	cmp	r3, #100	@ 0x64
 8000d02:	dd0c      	ble.n	8000d1e <main_task+0xca>
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000d04:	4b15      	ldr	r3, [pc, #84]	@ (8000d5c <main_task+0x108>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2200      	movs	r2, #0
 8000d0a:	63da      	str	r2, [r3, #60]	@ 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, abs(m1_pwm));
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000d12:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000d16:	4b11      	ldr	r3, [pc, #68]	@ (8000d5c <main_task+0x108>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d1c:	e018      	b.n	8000d50 <main_task+0xfc>
	  }else if (p_error < -100){
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000d24:	da0c      	bge.n	8000d40 <main_task+0xec>
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, abs(m1_pwm));
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000d2c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000d30:	4b0a      	ldr	r3, [pc, #40]	@ (8000d5c <main_task+0x108>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	63da      	str	r2, [r3, #60]	@ 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000d36:	4b09      	ldr	r3, [pc, #36]	@ (8000d5c <main_task+0x108>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d3e:	e007      	b.n	8000d50 <main_task+0xfc>
	  }else{
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000d40:	4b06      	ldr	r3, [pc, #24]	@ (8000d5c <main_task+0x108>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2200      	movs	r2, #0
 8000d46:	63da      	str	r2, [r3, #60]	@ 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000d48:	4b04      	ldr	r3, [pc, #16]	@ (8000d5c <main_task+0x108>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	641a      	str	r2, [r3, #64]	@ 0x40
	  }*/

	  //uint8_t temp, hum, res;
	  //res = DHT_ReadData(&temp, &hum);

	  osDelay(10);
 8000d50:	200a      	movs	r0, #10
 8000d52:	f007 ff75 	bl	8008c40 <osDelay>
  {
 8000d56:	e7ae      	b.n	8000cb6 <main_task+0x62>
 8000d58:	2000033c 	.word	0x2000033c
 8000d5c:	2000021c 	.word	0x2000021c
 8000d60:	20000264 	.word	0x20000264
 8000d64:	200002ac 	.word	0x200002ac
 8000d68:	200002f4 	.word	0x200002f4
 8000d6c:	20000bdc 	.word	0x20000bdc
 8000d70:	3f4ccccd 	.word	0x3f4ccccd

08000d74 <pwm_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pwm_task */
void pwm_task(void *argument)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pwm_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f007 ff5f 	bl	8008c40 <osDelay>
 8000d82:	e7fb      	b.n	8000d7c <pwm_task+0x8>

08000d84 <usb_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_usb_task */
void usb_task(void *argument)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN usb_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	f007 ff57 	bl	8008c40 <osDelay>
 8000d92:	e7fb      	b.n	8000d8c <usb_task+0x8>

08000d94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a04      	ldr	r2, [pc, #16]	@ (8000db4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d101      	bne.n	8000daa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000da6:	f000 fb35 	bl	8001414 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40001000 	.word	0x40001000

08000db8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dbc:	b672      	cpsid	i
}
 8000dbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <Error_Handler+0x8>

08000dc4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	607b      	str	r3, [r7, #4]
 8000dce:	4b12      	ldr	r3, [pc, #72]	@ (8000e18 <HAL_MspInit+0x54>)
 8000dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd2:	4a11      	ldr	r2, [pc, #68]	@ (8000e18 <HAL_MspInit+0x54>)
 8000dd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dda:	4b0f      	ldr	r3, [pc, #60]	@ (8000e18 <HAL_MspInit+0x54>)
 8000ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000de2:	607b      	str	r3, [r7, #4]
 8000de4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	603b      	str	r3, [r7, #0]
 8000dea:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <HAL_MspInit+0x54>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dee:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <HAL_MspInit+0x54>)
 8000df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000df4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000df6:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <HAL_MspInit+0x54>)
 8000df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dfe:	603b      	str	r3, [r7, #0]
 8000e00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e02:	2200      	movs	r2, #0
 8000e04:	210f      	movs	r1, #15
 8000e06:	f06f 0001 	mvn.w	r0, #1
 8000e0a:	f000 fe61 	bl	8001ad0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40023800 	.word	0x40023800

08000e1c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08a      	sub	sp, #40	@ 0x28
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
 8000e2e:	609a      	str	r2, [r3, #8]
 8000e30:	60da      	str	r2, [r3, #12]
 8000e32:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a2e      	ldr	r2, [pc, #184]	@ (8000ef4 <HAL_ADC_MspInit+0xd8>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d156      	bne.n	8000eec <HAL_ADC_MspInit+0xd0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	613b      	str	r3, [r7, #16]
 8000e42:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef8 <HAL_ADC_MspInit+0xdc>)
 8000e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e46:	4a2c      	ldr	r2, [pc, #176]	@ (8000ef8 <HAL_ADC_MspInit+0xdc>)
 8000e48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e4e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef8 <HAL_ADC_MspInit+0xdc>)
 8000e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e56:	613b      	str	r3, [r7, #16]
 8000e58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	4b26      	ldr	r3, [pc, #152]	@ (8000ef8 <HAL_ADC_MspInit+0xdc>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	4a25      	ldr	r2, [pc, #148]	@ (8000ef8 <HAL_ADC_MspInit+0xdc>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ef8 <HAL_ADC_MspInit+0xdc>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	60fb      	str	r3, [r7, #12]
 8000e74:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000e76:	2318      	movs	r3, #24
 8000e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e82:	f107 0314 	add.w	r3, r7, #20
 8000e86:	4619      	mov	r1, r3
 8000e88:	481c      	ldr	r0, [pc, #112]	@ (8000efc <HAL_ADC_MspInit+0xe0>)
 8000e8a:	f001 f951 	bl	8002130 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000e90:	4a1c      	ldr	r2, [pc, #112]	@ (8000f04 <HAL_ADC_MspInit+0xe8>)
 8000e92:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000e94:	4b1a      	ldr	r3, [pc, #104]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e9a:	4b19      	ldr	r3, [pc, #100]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ea0:	4b17      	ldr	r3, [pc, #92]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ea6:	4b16      	ldr	r3, [pc, #88]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000ea8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000eac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000eae:	4b14      	ldr	r3, [pc, #80]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000eb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eb4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000eb6:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000eb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ebc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000ebe:	4b10      	ldr	r3, [pc, #64]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000eca:	4b0d      	ldr	r3, [pc, #52]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ed0:	480b      	ldr	r0, [pc, #44]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000ed2:	f000 fe43 	bl	8001b5c <HAL_DMA_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8000edc:	f7ff ff6c 	bl	8000db8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	4a07      	ldr	r2, [pc, #28]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000ee4:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ee6:	4a06      	ldr	r2, [pc, #24]	@ (8000f00 <HAL_ADC_MspInit+0xe4>)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000eec:	bf00      	nop
 8000eee:	3728      	adds	r7, #40	@ 0x28
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40012000 	.word	0x40012000
 8000ef8:	40023800 	.word	0x40023800
 8000efc:	40020000 	.word	0x40020000
 8000f00:	200001b4 	.word	0x200001b4
 8000f04:	40026410 	.word	0x40026410

08000f08 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a0b      	ldr	r2, [pc, #44]	@ (8000f44 <HAL_CRC_MspInit+0x3c>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d10d      	bne.n	8000f36 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f48 <HAL_CRC_MspInit+0x40>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a09      	ldr	r2, [pc, #36]	@ (8000f48 <HAL_CRC_MspInit+0x40>)
 8000f24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b07      	ldr	r3, [pc, #28]	@ (8000f48 <HAL_CRC_MspInit+0x40>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000f36:	bf00      	nop
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	40023000 	.word	0x40023000
 8000f48:	40023800 	.word	0x40023800

08000f4c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0b      	ldr	r2, [pc, #44]	@ (8000f88 <HAL_TIM_PWM_MspInit+0x3c>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d10d      	bne.n	8000f7a <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	4b0a      	ldr	r3, [pc, #40]	@ (8000f8c <HAL_TIM_PWM_MspInit+0x40>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f66:	4a09      	ldr	r2, [pc, #36]	@ (8000f8c <HAL_TIM_PWM_MspInit+0x40>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f6e:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <HAL_TIM_PWM_MspInit+0x40>)
 8000f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	40010000 	.word	0x40010000
 8000f8c:	40023800 	.word	0x40023800

08000f90 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08e      	sub	sp, #56	@ 0x38
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
 8000fa6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fb0:	d14a      	bne.n	8001048 <HAL_TIM_Encoder_MspInit+0xb8>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	623b      	str	r3, [r7, #32]
 8000fb6:	4b58      	ldr	r3, [pc, #352]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8000fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fba:	4a57      	ldr	r2, [pc, #348]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fc2:	4b55      	ldr	r3, [pc, #340]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	623b      	str	r3, [r7, #32]
 8000fcc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61fb      	str	r3, [r7, #28]
 8000fd2:	4b51      	ldr	r3, [pc, #324]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	4a50      	ldr	r2, [pc, #320]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8000fd8:	f043 0301 	orr.w	r3, r3, #1
 8000fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fde:	4b4e      	ldr	r3, [pc, #312]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	61fb      	str	r3, [r7, #28]
 8000fe8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	61bb      	str	r3, [r7, #24]
 8000fee:	4b4a      	ldr	r3, [pc, #296]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a49      	ldr	r2, [pc, #292]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8000ff4:	f043 0302 	orr.w	r3, r3, #2
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b47      	ldr	r3, [pc, #284]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0302 	and.w	r3, r3, #2
 8001002:	61bb      	str	r3, [r7, #24]
 8001004:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH1_Pin;
 8001006:	2320      	movs	r3, #32
 8001008:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001016:	2301      	movs	r3, #1
 8001018:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MOT2_ENC_TIM2CH1_GPIO_Port, &GPIO_InitStruct);
 800101a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800101e:	4619      	mov	r1, r3
 8001020:	483e      	ldr	r0, [pc, #248]	@ (800111c <HAL_TIM_Encoder_MspInit+0x18c>)
 8001022:	f001 f885 	bl	8002130 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH2_Pin;
 8001026:	2308      	movs	r3, #8
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102a:	2302      	movs	r3, #2
 800102c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001032:	2300      	movs	r3, #0
 8001034:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001036:	2301      	movs	r3, #1
 8001038:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MOT2_ENC_TIM2CH2_GPIO_Port, &GPIO_InitStruct);
 800103a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800103e:	4619      	mov	r1, r3
 8001040:	4837      	ldr	r0, [pc, #220]	@ (8001120 <HAL_TIM_Encoder_MspInit+0x190>)
 8001042:	f001 f875 	bl	8002130 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001046:	e063      	b.n	8001110 <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM3)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a35      	ldr	r2, [pc, #212]	@ (8001124 <HAL_TIM_Encoder_MspInit+0x194>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d12c      	bne.n	80010ac <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	617b      	str	r3, [r7, #20]
 8001056:	4b30      	ldr	r3, [pc, #192]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	4a2f      	ldr	r2, [pc, #188]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 800105c:	f043 0302 	orr.w	r3, r3, #2
 8001060:	6413      	str	r3, [r2, #64]	@ 0x40
 8001062:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8001064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	617b      	str	r3, [r7, #20]
 800106c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	613b      	str	r3, [r7, #16]
 8001072:	4b29      	ldr	r3, [pc, #164]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a28      	ldr	r2, [pc, #160]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8001078:	f043 0304 	orr.w	r3, r3, #4
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b26      	ldr	r3, [pc, #152]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f003 0304 	and.w	r3, r3, #4
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MOT1_ENC_TIM3CH1_Pin|MOT1_ENC_TIM3CH2_Pin;
 800108a:	23c0      	movs	r3, #192	@ 0xc0
 800108c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108e:	2302      	movs	r3, #2
 8001090:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2300      	movs	r3, #0
 8001098:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800109a:	2302      	movs	r3, #2
 800109c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800109e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010a2:	4619      	mov	r1, r3
 80010a4:	4820      	ldr	r0, [pc, #128]	@ (8001128 <HAL_TIM_Encoder_MspInit+0x198>)
 80010a6:	f001 f843 	bl	8002130 <HAL_GPIO_Init>
}
 80010aa:	e031      	b.n	8001110 <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM4)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a1e      	ldr	r2, [pc, #120]	@ (800112c <HAL_TIM_Encoder_MspInit+0x19c>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d12c      	bne.n	8001110 <HAL_TIM_Encoder_MspInit+0x180>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4b17      	ldr	r3, [pc, #92]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 80010bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010be:	4a16      	ldr	r2, [pc, #88]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80010c6:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 80010c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	4b10      	ldr	r3, [pc, #64]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a0f      	ldr	r2, [pc, #60]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 80010dc:	f043 0308 	orr.w	r3, r3, #8
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001118 <HAL_TIM_Encoder_MspInit+0x188>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f003 0308 	and.w	r3, r3, #8
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ROT_ENC_TIM4CH1_Pin|ROT_ENC_TIM4CH2_Pin;
 80010ee:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80010f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f4:	2302      	movs	r3, #2
 80010f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fc:	2300      	movs	r3, #0
 80010fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001100:	2302      	movs	r3, #2
 8001102:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001104:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001108:	4619      	mov	r1, r3
 800110a:	4809      	ldr	r0, [pc, #36]	@ (8001130 <HAL_TIM_Encoder_MspInit+0x1a0>)
 800110c:	f001 f810 	bl	8002130 <HAL_GPIO_Init>
}
 8001110:	bf00      	nop
 8001112:	3738      	adds	r7, #56	@ 0x38
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40023800 	.word	0x40023800
 800111c:	40020000 	.word	0x40020000
 8001120:	40020400 	.word	0x40020400
 8001124:	40000400 	.word	0x40000400
 8001128:	40020800 	.word	0x40020800
 800112c:	40000800 	.word	0x40000800
 8001130:	40020c00 	.word	0x40020c00

08001134 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a0b      	ldr	r2, [pc, #44]	@ (8001170 <HAL_TIM_Base_MspInit+0x3c>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d10d      	bne.n	8001162 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <HAL_TIM_Base_MspInit+0x40>)
 800114c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114e:	4a09      	ldr	r2, [pc, #36]	@ (8001174 <HAL_TIM_Base_MspInit+0x40>)
 8001150:	f043 0320 	orr.w	r3, r3, #32
 8001154:	6413      	str	r3, [r2, #64]	@ 0x40
 8001156:	4b07      	ldr	r3, [pc, #28]	@ (8001174 <HAL_TIM_Base_MspInit+0x40>)
 8001158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115a:	f003 0320 	and.w	r3, r3, #32
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001162:	bf00      	nop
 8001164:	3714      	adds	r7, #20
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	40001400 	.word	0x40001400
 8001174:	40023800 	.word	0x40023800

08001178 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001180:	f107 030c 	add.w	r3, r7, #12
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a12      	ldr	r2, [pc, #72]	@ (80011e0 <HAL_TIM_MspPostInit+0x68>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d11e      	bne.n	80011d8 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <HAL_TIM_MspPostInit+0x6c>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	4a10      	ldr	r2, [pc, #64]	@ (80011e4 <HAL_TIM_MspPostInit+0x6c>)
 80011a4:	f043 0310 	orr.w	r3, r3, #16
 80011a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011aa:	4b0e      	ldr	r3, [pc, #56]	@ (80011e4 <HAL_TIM_MspPostInit+0x6c>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	f003 0310 	and.w	r3, r3, #16
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = MOT2_PWM_TIM1CH1_Pin|MOT2_PWM_TIM1CH2_Pin|MOT1_PWM_TIM1CH3_Pin|MOT1_PWM_TIM1CH4_Pin;
 80011b6:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 80011ba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011bc:	2302      	movs	r3, #2
 80011be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	4619      	mov	r1, r3
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <HAL_TIM_MspPostInit+0x70>)
 80011d4:	f000 ffac 	bl	8002130 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80011d8:	bf00      	nop
 80011da:	3720      	adds	r7, #32
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40010000 	.word	0x40010000
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40021000 	.word	0x40021000

080011ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08e      	sub	sp, #56	@ 0x38
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80011f4:	2300      	movs	r3, #0
 80011f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80011f8:	2300      	movs	r3, #0
 80011fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80011fc:	2300      	movs	r3, #0
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	4b33      	ldr	r3, [pc, #204]	@ (80012d0 <HAL_InitTick+0xe4>)
 8001202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001204:	4a32      	ldr	r2, [pc, #200]	@ (80012d0 <HAL_InitTick+0xe4>)
 8001206:	f043 0310 	orr.w	r3, r3, #16
 800120a:	6413      	str	r3, [r2, #64]	@ 0x40
 800120c:	4b30      	ldr	r3, [pc, #192]	@ (80012d0 <HAL_InitTick+0xe4>)
 800120e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001210:	f003 0310 	and.w	r3, r3, #16
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001218:	f107 0210 	add.w	r2, r7, #16
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4611      	mov	r1, r2
 8001222:	4618      	mov	r0, r3
 8001224:	f003 f810 	bl	8004248 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001228:	6a3b      	ldr	r3, [r7, #32]
 800122a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800122c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800122e:	2b00      	cmp	r3, #0
 8001230:	d103      	bne.n	800123a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001232:	f002 fff5 	bl	8004220 <HAL_RCC_GetPCLK1Freq>
 8001236:	6378      	str	r0, [r7, #52]	@ 0x34
 8001238:	e004      	b.n	8001244 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800123a:	f002 fff1 	bl	8004220 <HAL_RCC_GetPCLK1Freq>
 800123e:	4603      	mov	r3, r0
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001246:	4a23      	ldr	r2, [pc, #140]	@ (80012d4 <HAL_InitTick+0xe8>)
 8001248:	fba2 2303 	umull	r2, r3, r2, r3
 800124c:	0c9b      	lsrs	r3, r3, #18
 800124e:	3b01      	subs	r3, #1
 8001250:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001252:	4b21      	ldr	r3, [pc, #132]	@ (80012d8 <HAL_InitTick+0xec>)
 8001254:	4a21      	ldr	r2, [pc, #132]	@ (80012dc <HAL_InitTick+0xf0>)
 8001256:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001258:	4b1f      	ldr	r3, [pc, #124]	@ (80012d8 <HAL_InitTick+0xec>)
 800125a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800125e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001260:	4a1d      	ldr	r2, [pc, #116]	@ (80012d8 <HAL_InitTick+0xec>)
 8001262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001264:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001266:	4b1c      	ldr	r3, [pc, #112]	@ (80012d8 <HAL_InitTick+0xec>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126c:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <HAL_InitTick+0xec>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001272:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <HAL_InitTick+0xec>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001278:	4817      	ldr	r0, [pc, #92]	@ (80012d8 <HAL_InitTick+0xec>)
 800127a:	f003 f817 	bl	80042ac <HAL_TIM_Base_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001284:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001288:	2b00      	cmp	r3, #0
 800128a:	d11b      	bne.n	80012c4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800128c:	4812      	ldr	r0, [pc, #72]	@ (80012d8 <HAL_InitTick+0xec>)
 800128e:	f003 f8c5 	bl	800441c <HAL_TIM_Base_Start_IT>
 8001292:	4603      	mov	r3, r0
 8001294:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001298:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800129c:	2b00      	cmp	r3, #0
 800129e:	d111      	bne.n	80012c4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012a0:	2036      	movs	r0, #54	@ 0x36
 80012a2:	f000 fc31 	bl	8001b08 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b0f      	cmp	r3, #15
 80012aa:	d808      	bhi.n	80012be <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80012ac:	2200      	movs	r2, #0
 80012ae:	6879      	ldr	r1, [r7, #4]
 80012b0:	2036      	movs	r0, #54	@ 0x36
 80012b2:	f000 fc0d 	bl	8001ad0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012b6:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <HAL_InitTick+0xf4>)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6013      	str	r3, [r2, #0]
 80012bc:	e002      	b.n	80012c4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80012c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3738      	adds	r7, #56	@ 0x38
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40023800 	.word	0x40023800
 80012d4:	431bde83 	.word	0x431bde83
 80012d8:	20000be0 	.word	0x20000be0
 80012dc:	40001000 	.word	0x40001000
 80012e0:	20000004 	.word	0x20000004

080012e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <NMI_Handler+0x4>

080012ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f0:	bf00      	nop
 80012f2:	e7fd      	b.n	80012f0 <HardFault_Handler+0x4>

080012f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <MemManage_Handler+0x4>

080012fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <BusFault_Handler+0x4>

08001304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <UsageFault_Handler+0x4>

0800130c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
	...

0800131c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001320:	4802      	ldr	r0, [pc, #8]	@ (800132c <TIM6_DAC_IRQHandler+0x10>)
 8001322:	f003 fb37 	bl	8004994 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000be0 	.word	0x20000be0

08001330 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001334:	4802      	ldr	r0, [pc, #8]	@ (8001340 <DMA2_Stream0_IRQHandler+0x10>)
 8001336:	f000 fcbf 	bl	8001cb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	200001b4 	.word	0x200001b4

08001344 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001348:	4802      	ldr	r0, [pc, #8]	@ (8001354 <OTG_FS_IRQHandler+0x10>)
 800134a:	f001 f9ea 	bl	8002722 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20006af4 	.word	0x20006af4

08001358 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800135c:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <SystemInit+0x20>)
 800135e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001362:	4a05      	ldr	r2, [pc, #20]	@ (8001378 <SystemInit+0x20>)
 8001364:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001368:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800137c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001380:	f7ff ffea 	bl	8001358 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001384:	480c      	ldr	r0, [pc, #48]	@ (80013b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001386:	490d      	ldr	r1, [pc, #52]	@ (80013bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001388:	4a0d      	ldr	r2, [pc, #52]	@ (80013c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800138a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800138c:	e002      	b.n	8001394 <LoopCopyDataInit>

0800138e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800138e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001392:	3304      	adds	r3, #4

08001394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001398:	d3f9      	bcc.n	800138e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800139a:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800139c:	4c0a      	ldr	r4, [pc, #40]	@ (80013c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800139e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013a0:	e001      	b.n	80013a6 <LoopFillZerobss>

080013a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a4:	3204      	adds	r2, #4

080013a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a8:	d3fb      	bcc.n	80013a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013aa:	f00a ff87 	bl	800c2bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013ae:	f7ff f8a5 	bl	80004fc <main>
  bx  lr    
 80013b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80013b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013bc:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 80013c0:	0800c528 	.word	0x0800c528
  ldr r2, =_sbss
 80013c4:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 80013c8:	20007338 	.word	0x20007338

080013cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013cc:	e7fe      	b.n	80013cc <ADC_IRQHandler>
	...

080013d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <HAL_Init+0x40>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <HAL_Init+0x40>)
 80013da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001410 <HAL_Init+0x40>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001410 <HAL_Init+0x40>)
 80013e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013ec:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <HAL_Init+0x40>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a07      	ldr	r2, [pc, #28]	@ (8001410 <HAL_Init+0x40>)
 80013f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f8:	2003      	movs	r0, #3
 80013fa:	f000 fb5e 	bl	8001aba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013fe:	200f      	movs	r0, #15
 8001400:	f7ff fef4 	bl	80011ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001404:	f7ff fcde 	bl	8000dc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40023c00 	.word	0x40023c00

08001414 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <HAL_IncTick+0x20>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	461a      	mov	r2, r3
 800141e:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <HAL_IncTick+0x24>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4413      	add	r3, r2
 8001424:	4a04      	ldr	r2, [pc, #16]	@ (8001438 <HAL_IncTick+0x24>)
 8001426:	6013      	str	r3, [r2, #0]
}
 8001428:	bf00      	nop
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000008 	.word	0x20000008
 8001438:	20000c28 	.word	0x20000c28

0800143c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  return uwTick;
 8001440:	4b03      	ldr	r3, [pc, #12]	@ (8001450 <HAL_GetTick+0x14>)
 8001442:	681b      	ldr	r3, [r3, #0]
}
 8001444:	4618      	mov	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	20000c28 	.word	0x20000c28

08001454 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800145c:	f7ff ffee 	bl	800143c <HAL_GetTick>
 8001460:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800146c:	d005      	beq.n	800147a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800146e:	4b0a      	ldr	r3, [pc, #40]	@ (8001498 <HAL_Delay+0x44>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	461a      	mov	r2, r3
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	4413      	add	r3, r2
 8001478:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800147a:	bf00      	nop
 800147c:	f7ff ffde 	bl	800143c <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	429a      	cmp	r2, r3
 800148a:	d8f7      	bhi.n	800147c <HAL_Delay+0x28>
  {
  }
}
 800148c:	bf00      	nop
 800148e:	bf00      	nop
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000008 	.word	0x20000008

0800149c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014a4:	2300      	movs	r3, #0
 80014a6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e033      	b.n	800151a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d109      	bne.n	80014ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7ff fcae 	bl	8000e1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2200      	movs	r2, #0
 80014c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	f003 0310 	and.w	r3, r3, #16
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d118      	bne.n	800150c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80014e2:	f023 0302 	bic.w	r3, r3, #2
 80014e6:	f043 0202 	orr.w	r2, r3, #2
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f000 f93a 	bl	8001768 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fe:	f023 0303 	bic.w	r3, r3, #3
 8001502:	f043 0201 	orr.w	r2, r3, #1
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	641a      	str	r2, [r3, #64]	@ 0x40
 800150a:	e001      	b.n	8001510 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001518:	7bfb      	ldrb	r3, [r7, #15]
}
 800151a:	4618      	mov	r0, r3
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001538:	2b01      	cmp	r3, #1
 800153a:	d101      	bne.n	8001540 <HAL_ADC_ConfigChannel+0x1c>
 800153c:	2302      	movs	r3, #2
 800153e:	e105      	b.n	800174c <HAL_ADC_ConfigChannel+0x228>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2201      	movs	r2, #1
 8001544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b09      	cmp	r3, #9
 800154e:	d925      	bls.n	800159c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	68d9      	ldr	r1, [r3, #12]
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	b29b      	uxth	r3, r3
 800155c:	461a      	mov	r2, r3
 800155e:	4613      	mov	r3, r2
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	4413      	add	r3, r2
 8001564:	3b1e      	subs	r3, #30
 8001566:	2207      	movs	r2, #7
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	43da      	mvns	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	400a      	ands	r2, r1
 8001574:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68d9      	ldr	r1, [r3, #12]
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	689a      	ldr	r2, [r3, #8]
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	b29b      	uxth	r3, r3
 8001586:	4618      	mov	r0, r3
 8001588:	4603      	mov	r3, r0
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	4403      	add	r3, r0
 800158e:	3b1e      	subs	r3, #30
 8001590:	409a      	lsls	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	430a      	orrs	r2, r1
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	e022      	b.n	80015e2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	6919      	ldr	r1, [r3, #16]
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	461a      	mov	r2, r3
 80015aa:	4613      	mov	r3, r2
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	4413      	add	r3, r2
 80015b0:	2207      	movs	r2, #7
 80015b2:	fa02 f303 	lsl.w	r3, r2, r3
 80015b6:	43da      	mvns	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	400a      	ands	r2, r1
 80015be:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	6919      	ldr	r1, [r3, #16]
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	689a      	ldr	r2, [r3, #8]
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	4618      	mov	r0, r3
 80015d2:	4603      	mov	r3, r0
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	4403      	add	r3, r0
 80015d8:	409a      	lsls	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	430a      	orrs	r2, r1
 80015e0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	2b06      	cmp	r3, #6
 80015e8:	d824      	bhi.n	8001634 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685a      	ldr	r2, [r3, #4]
 80015f4:	4613      	mov	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	3b05      	subs	r3, #5
 80015fc:	221f      	movs	r2, #31
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	43da      	mvns	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	400a      	ands	r2, r1
 800160a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	b29b      	uxth	r3, r3
 8001618:	4618      	mov	r0, r3
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	3b05      	subs	r3, #5
 8001626:	fa00 f203 	lsl.w	r2, r0, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	635a      	str	r2, [r3, #52]	@ 0x34
 8001632:	e04c      	b.n	80016ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	2b0c      	cmp	r3, #12
 800163a:	d824      	bhi.n	8001686 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685a      	ldr	r2, [r3, #4]
 8001646:	4613      	mov	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	3b23      	subs	r3, #35	@ 0x23
 800164e:	221f      	movs	r2, #31
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43da      	mvns	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	400a      	ands	r2, r1
 800165c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	b29b      	uxth	r3, r3
 800166a:	4618      	mov	r0, r3
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685a      	ldr	r2, [r3, #4]
 8001670:	4613      	mov	r3, r2
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	4413      	add	r3, r2
 8001676:	3b23      	subs	r3, #35	@ 0x23
 8001678:	fa00 f203 	lsl.w	r2, r0, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	430a      	orrs	r2, r1
 8001682:	631a      	str	r2, [r3, #48]	@ 0x30
 8001684:	e023      	b.n	80016ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	3b41      	subs	r3, #65	@ 0x41
 8001698:	221f      	movs	r2, #31
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43da      	mvns	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	400a      	ands	r2, r1
 80016a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	4618      	mov	r0, r3
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685a      	ldr	r2, [r3, #4]
 80016ba:	4613      	mov	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4413      	add	r3, r2
 80016c0:	3b41      	subs	r3, #65	@ 0x41
 80016c2:	fa00 f203 	lsl.w	r2, r0, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	430a      	orrs	r2, r1
 80016cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016ce:	4b22      	ldr	r3, [pc, #136]	@ (8001758 <HAL_ADC_ConfigChannel+0x234>)
 80016d0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a21      	ldr	r2, [pc, #132]	@ (800175c <HAL_ADC_ConfigChannel+0x238>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d109      	bne.n	80016f0 <HAL_ADC_ConfigChannel+0x1cc>
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b12      	cmp	r3, #18
 80016e2:	d105      	bne.n	80016f0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a19      	ldr	r2, [pc, #100]	@ (800175c <HAL_ADC_ConfigChannel+0x238>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d123      	bne.n	8001742 <HAL_ADC_ConfigChannel+0x21e>
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b10      	cmp	r3, #16
 8001700:	d003      	beq.n	800170a <HAL_ADC_ConfigChannel+0x1e6>
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2b11      	cmp	r3, #17
 8001708:	d11b      	bne.n	8001742 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2b10      	cmp	r3, #16
 800171c:	d111      	bne.n	8001742 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800171e:	4b10      	ldr	r3, [pc, #64]	@ (8001760 <HAL_ADC_ConfigChannel+0x23c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a10      	ldr	r2, [pc, #64]	@ (8001764 <HAL_ADC_ConfigChannel+0x240>)
 8001724:	fba2 2303 	umull	r2, r3, r2, r3
 8001728:	0c9a      	lsrs	r2, r3, #18
 800172a:	4613      	mov	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001734:	e002      	b.n	800173c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	3b01      	subs	r3, #1
 800173a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1f9      	bne.n	8001736 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	40012300 	.word	0x40012300
 800175c:	40012000 	.word	0x40012000
 8001760:	20000000 	.word	0x20000000
 8001764:	431bde83 	.word	0x431bde83

08001768 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001770:	4b79      	ldr	r3, [pc, #484]	@ (8001958 <ADC_Init+0x1f0>)
 8001772:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	685a      	ldr	r2, [r3, #4]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	431a      	orrs	r2, r3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800179c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	6859      	ldr	r1, [r3, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	021a      	lsls	r2, r3, #8
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	430a      	orrs	r2, r1
 80017b0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	685a      	ldr	r2, [r3, #4]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80017c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	6859      	ldr	r1, [r3, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689a      	ldr	r2, [r3, #8]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	430a      	orrs	r2, r1
 80017d2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	689a      	ldr	r2, [r3, #8]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6899      	ldr	r1, [r3, #8]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68da      	ldr	r2, [r3, #12]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	430a      	orrs	r2, r1
 80017f4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fa:	4a58      	ldr	r2, [pc, #352]	@ (800195c <ADC_Init+0x1f4>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d022      	beq.n	8001846 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	689a      	ldr	r2, [r3, #8]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800180e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	6899      	ldr	r1, [r3, #8]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	430a      	orrs	r2, r1
 8001820:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001830:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	6899      	ldr	r1, [r3, #8]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	430a      	orrs	r2, r1
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	e00f      	b.n	8001866 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001854:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001864:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f022 0202 	bic.w	r2, r2, #2
 8001874:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6899      	ldr	r1, [r3, #8]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	7e1b      	ldrb	r3, [r3, #24]
 8001880:	005a      	lsls	r2, r3, #1
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	430a      	orrs	r2, r1
 8001888:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d01b      	beq.n	80018cc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	685a      	ldr	r2, [r3, #4]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80018a2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	685a      	ldr	r2, [r3, #4]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80018b2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6859      	ldr	r1, [r3, #4]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018be:	3b01      	subs	r3, #1
 80018c0:	035a      	lsls	r2, r3, #13
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	e007      	b.n	80018dc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	685a      	ldr	r2, [r3, #4]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018da:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80018ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	3b01      	subs	r3, #1
 80018f8:	051a      	lsls	r2, r3, #20
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	430a      	orrs	r2, r1
 8001900:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001910:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	6899      	ldr	r1, [r3, #8]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800191e:	025a      	lsls	r2, r3, #9
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	430a      	orrs	r2, r1
 8001926:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	689a      	ldr	r2, [r3, #8]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001936:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	6899      	ldr	r1, [r3, #8]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	695b      	ldr	r3, [r3, #20]
 8001942:	029a      	lsls	r2, r3, #10
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	430a      	orrs	r2, r1
 800194a:	609a      	str	r2, [r3, #8]
}
 800194c:	bf00      	nop
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	40012300 	.word	0x40012300
 800195c:	0f000001 	.word	0x0f000001

08001960 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001970:	4b0c      	ldr	r3, [pc, #48]	@ (80019a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001976:	68ba      	ldr	r2, [r7, #8]
 8001978:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800197c:	4013      	ands	r3, r2
 800197e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001988:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800198c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001992:	4a04      	ldr	r2, [pc, #16]	@ (80019a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	60d3      	str	r3, [r2, #12]
}
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019ac:	4b04      	ldr	r3, [pc, #16]	@ (80019c0 <__NVIC_GetPriorityGrouping+0x18>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	0a1b      	lsrs	r3, r3, #8
 80019b2:	f003 0307 	and.w	r3, r3, #7
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	db0b      	blt.n	80019ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	f003 021f 	and.w	r2, r3, #31
 80019dc:	4907      	ldr	r1, [pc, #28]	@ (80019fc <__NVIC_EnableIRQ+0x38>)
 80019de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e2:	095b      	lsrs	r3, r3, #5
 80019e4:	2001      	movs	r0, #1
 80019e6:	fa00 f202 	lsl.w	r2, r0, r2
 80019ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000e100 	.word	0xe000e100

08001a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	6039      	str	r1, [r7, #0]
 8001a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	db0a      	blt.n	8001a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	490c      	ldr	r1, [pc, #48]	@ (8001a4c <__NVIC_SetPriority+0x4c>)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	0112      	lsls	r2, r2, #4
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	440b      	add	r3, r1
 8001a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a28:	e00a      	b.n	8001a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	4908      	ldr	r1, [pc, #32]	@ (8001a50 <__NVIC_SetPriority+0x50>)
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	3b04      	subs	r3, #4
 8001a38:	0112      	lsls	r2, r2, #4
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	440b      	add	r3, r1
 8001a3e:	761a      	strb	r2, [r3, #24]
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	e000e100 	.word	0xe000e100
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b089      	sub	sp, #36	@ 0x24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f1c3 0307 	rsb	r3, r3, #7
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	bf28      	it	cs
 8001a72:	2304      	movcs	r3, #4
 8001a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	2b06      	cmp	r3, #6
 8001a7c:	d902      	bls.n	8001a84 <NVIC_EncodePriority+0x30>
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	3b03      	subs	r3, #3
 8001a82:	e000      	b.n	8001a86 <NVIC_EncodePriority+0x32>
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a88:	f04f 32ff 	mov.w	r2, #4294967295
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	43da      	mvns	r2, r3
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	401a      	ands	r2, r3
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa6:	43d9      	mvns	r1, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aac:	4313      	orrs	r3, r2
         );
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3724      	adds	r7, #36	@ 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr

08001aba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff ff4c 	bl	8001960 <__NVIC_SetPriorityGrouping>
}
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
 8001adc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ae2:	f7ff ff61 	bl	80019a8 <__NVIC_GetPriorityGrouping>
 8001ae6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	68b9      	ldr	r1, [r7, #8]
 8001aec:	6978      	ldr	r0, [r7, #20]
 8001aee:	f7ff ffb1 	bl	8001a54 <NVIC_EncodePriority>
 8001af2:	4602      	mov	r2, r0
 8001af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af8:	4611      	mov	r1, r2
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff ff80 	bl	8001a00 <__NVIC_SetPriority>
}
 8001b00:	bf00      	nop
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff ff54 	bl	80019c4 <__NVIC_EnableIRQ>
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e00e      	b.n	8001b54 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	795b      	ldrb	r3, [r3, #5]
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d105      	bne.n	8001b4c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff f9de 	bl	8000f08 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b64:	2300      	movs	r3, #0
 8001b66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b68:	f7ff fc68 	bl	800143c <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d101      	bne.n	8001b78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e099      	b.n	8001cac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f022 0201 	bic.w	r2, r2, #1
 8001b96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b98:	e00f      	b.n	8001bba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b9a:	f7ff fc4f 	bl	800143c <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	2b05      	cmp	r3, #5
 8001ba6:	d908      	bls.n	8001bba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2220      	movs	r2, #32
 8001bac:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e078      	b.n	8001cac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d1e8      	bne.n	8001b9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	4b38      	ldr	r3, [pc, #224]	@ (8001cb4 <HAL_DMA_Init+0x158>)
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001be6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	691b      	ldr	r3, [r3, #16]
 8001bec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bfe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a1b      	ldr	r3, [r3, #32]
 8001c04:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c10:	2b04      	cmp	r3, #4
 8001c12:	d107      	bne.n	8001c24 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	697a      	ldr	r2, [r7, #20]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	697a      	ldr	r2, [r7, #20]
 8001c2a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	f023 0307 	bic.w	r3, r3, #7
 8001c3a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4a:	2b04      	cmp	r3, #4
 8001c4c:	d117      	bne.n	8001c7e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d00e      	beq.n	8001c7e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 f9e9 	bl	8002038 <DMA_CheckFifoParam>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d008      	beq.n	8001c7e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2240      	movs	r2, #64	@ 0x40
 8001c70:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2201      	movs	r2, #1
 8001c76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e016      	b.n	8001cac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 f9a0 	bl	8001fcc <DMA_CalcBaseAndBitshift>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c94:	223f      	movs	r2, #63	@ 0x3f
 8001c96:	409a      	lsls	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	f010803f 	.word	0xf010803f

08001cb8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001cc4:	4b8e      	ldr	r3, [pc, #568]	@ (8001f00 <HAL_DMA_IRQHandler+0x248>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a8e      	ldr	r2, [pc, #568]	@ (8001f04 <HAL_DMA_IRQHandler+0x24c>)
 8001cca:	fba2 2303 	umull	r2, r3, r2, r3
 8001cce:	0a9b      	lsrs	r3, r3, #10
 8001cd0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce2:	2208      	movs	r2, #8
 8001ce4:	409a      	lsls	r2, r3
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d01a      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d013      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f022 0204 	bic.w	r2, r2, #4
 8001d0a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d10:	2208      	movs	r2, #8
 8001d12:	409a      	lsls	r2, r3
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d1c:	f043 0201 	orr.w	r2, r3, #1
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d28:	2201      	movs	r2, #1
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d012      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00b      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d46:	2201      	movs	r2, #1
 8001d48:	409a      	lsls	r2, r3
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d52:	f043 0202 	orr.w	r2, r3, #2
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d5e:	2204      	movs	r2, #4
 8001d60:	409a      	lsls	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	4013      	ands	r3, r2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d012      	beq.n	8001d90 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d00b      	beq.n	8001d90 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d88:	f043 0204 	orr.w	r2, r3, #4
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d94:	2210      	movs	r2, #16
 8001d96:	409a      	lsls	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d043      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d03c      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db2:	2210      	movs	r2, #16
 8001db4:	409a      	lsls	r2, r3
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d018      	beq.n	8001dfa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d108      	bne.n	8001de8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d024      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	4798      	blx	r3
 8001de6:	e01f      	b.n	8001e28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d01b      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	4798      	blx	r3
 8001df8:	e016      	b.n	8001e28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d107      	bne.n	8001e18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 0208 	bic.w	r2, r2, #8
 8001e16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e2c:	2220      	movs	r2, #32
 8001e2e:	409a      	lsls	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4013      	ands	r3, r2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f000 808f 	beq.w	8001f58 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0310 	and.w	r3, r3, #16
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 8087 	beq.w	8001f58 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e4e:	2220      	movs	r2, #32
 8001e50:	409a      	lsls	r2, r3
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b05      	cmp	r3, #5
 8001e60:	d136      	bne.n	8001ed0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f022 0216 	bic.w	r2, r2, #22
 8001e70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	695a      	ldr	r2, [r3, #20]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d103      	bne.n	8001e92 <HAL_DMA_IRQHandler+0x1da>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d007      	beq.n	8001ea2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f022 0208 	bic.w	r2, r2, #8
 8001ea0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea6:	223f      	movs	r2, #63	@ 0x3f
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d07e      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	4798      	blx	r3
        }
        return;
 8001ece:	e079      	b.n	8001fc4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d01d      	beq.n	8001f1a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d10d      	bne.n	8001f08 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d031      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	4798      	blx	r3
 8001efc:	e02c      	b.n	8001f58 <HAL_DMA_IRQHandler+0x2a0>
 8001efe:	bf00      	nop
 8001f00:	20000000 	.word	0x20000000
 8001f04:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d023      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	4798      	blx	r3
 8001f18:	e01e      	b.n	8001f58 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d10f      	bne.n	8001f48 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f022 0210 	bic.w	r2, r2, #16
 8001f36:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d032      	beq.n	8001fc6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d022      	beq.n	8001fb2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2205      	movs	r2, #5
 8001f70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 0201 	bic.w	r2, r2, #1
 8001f82:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	3301      	adds	r3, #1
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	697a      	ldr	r2, [r7, #20]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d307      	bcc.n	8001fa0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f2      	bne.n	8001f84 <HAL_DMA_IRQHandler+0x2cc>
 8001f9e:	e000      	b.n	8001fa2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001fa0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d005      	beq.n	8001fc6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	4798      	blx	r3
 8001fc2:	e000      	b.n	8001fc6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001fc4:	bf00      	nop
    }
  }
}
 8001fc6:	3718      	adds	r7, #24
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	3b10      	subs	r3, #16
 8001fdc:	4a14      	ldr	r2, [pc, #80]	@ (8002030 <DMA_CalcBaseAndBitshift+0x64>)
 8001fde:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe2:	091b      	lsrs	r3, r3, #4
 8001fe4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001fe6:	4a13      	ldr	r2, [pc, #76]	@ (8002034 <DMA_CalcBaseAndBitshift+0x68>)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	4413      	add	r3, r2
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2b03      	cmp	r3, #3
 8001ff8:	d909      	bls.n	800200e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002002:	f023 0303 	bic.w	r3, r3, #3
 8002006:	1d1a      	adds	r2, r3, #4
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	659a      	str	r2, [r3, #88]	@ 0x58
 800200c:	e007      	b.n	800201e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002016:	f023 0303 	bic.w	r3, r3, #3
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002022:	4618      	mov	r0, r3
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	aaaaaaab 	.word	0xaaaaaaab
 8002034:	0800c510 	.word	0x0800c510

08002038 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002040:	2300      	movs	r3, #0
 8002042:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002048:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d11f      	bne.n	8002092 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	2b03      	cmp	r3, #3
 8002056:	d856      	bhi.n	8002106 <DMA_CheckFifoParam+0xce>
 8002058:	a201      	add	r2, pc, #4	@ (adr r2, 8002060 <DMA_CheckFifoParam+0x28>)
 800205a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205e:	bf00      	nop
 8002060:	08002071 	.word	0x08002071
 8002064:	08002083 	.word	0x08002083
 8002068:	08002071 	.word	0x08002071
 800206c:	08002107 	.word	0x08002107
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002074:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d046      	beq.n	800210a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002080:	e043      	b.n	800210a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002086:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800208a:	d140      	bne.n	800210e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002090:	e03d      	b.n	800210e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800209a:	d121      	bne.n	80020e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	2b03      	cmp	r3, #3
 80020a0:	d837      	bhi.n	8002112 <DMA_CheckFifoParam+0xda>
 80020a2:	a201      	add	r2, pc, #4	@ (adr r2, 80020a8 <DMA_CheckFifoParam+0x70>)
 80020a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a8:	080020b9 	.word	0x080020b9
 80020ac:	080020bf 	.word	0x080020bf
 80020b0:	080020b9 	.word	0x080020b9
 80020b4:	080020d1 	.word	0x080020d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	73fb      	strb	r3, [r7, #15]
      break;
 80020bc:	e030      	b.n	8002120 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d025      	beq.n	8002116 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020ce:	e022      	b.n	8002116 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80020d8:	d11f      	bne.n	800211a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020de:	e01c      	b.n	800211a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d903      	bls.n	80020ee <DMA_CheckFifoParam+0xb6>
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	2b03      	cmp	r3, #3
 80020ea:	d003      	beq.n	80020f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020ec:	e018      	b.n	8002120 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	73fb      	strb	r3, [r7, #15]
      break;
 80020f2:	e015      	b.n	8002120 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00e      	beq.n	800211e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	73fb      	strb	r3, [r7, #15]
      break;
 8002104:	e00b      	b.n	800211e <DMA_CheckFifoParam+0xe6>
      break;
 8002106:	bf00      	nop
 8002108:	e00a      	b.n	8002120 <DMA_CheckFifoParam+0xe8>
      break;
 800210a:	bf00      	nop
 800210c:	e008      	b.n	8002120 <DMA_CheckFifoParam+0xe8>
      break;
 800210e:	bf00      	nop
 8002110:	e006      	b.n	8002120 <DMA_CheckFifoParam+0xe8>
      break;
 8002112:	bf00      	nop
 8002114:	e004      	b.n	8002120 <DMA_CheckFifoParam+0xe8>
      break;
 8002116:	bf00      	nop
 8002118:	e002      	b.n	8002120 <DMA_CheckFifoParam+0xe8>
      break;   
 800211a:	bf00      	nop
 800211c:	e000      	b.n	8002120 <DMA_CheckFifoParam+0xe8>
      break;
 800211e:	bf00      	nop
    }
  } 
  
  return status; 
 8002120:	7bfb      	ldrb	r3, [r7, #15]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3714      	adds	r7, #20
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop

08002130 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002130:	b480      	push	{r7}
 8002132:	b089      	sub	sp, #36	@ 0x24
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800213e:	2300      	movs	r3, #0
 8002140:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002142:	2300      	movs	r3, #0
 8002144:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002146:	2300      	movs	r3, #0
 8002148:	61fb      	str	r3, [r7, #28]
 800214a:	e16b      	b.n	8002424 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800214c:	2201      	movs	r2, #1
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	4013      	ands	r3, r2
 800215e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	429a      	cmp	r2, r3
 8002166:	f040 815a 	bne.w	800241e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	2b01      	cmp	r3, #1
 8002174:	d005      	beq.n	8002182 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800217e:	2b02      	cmp	r3, #2
 8002180:	d130      	bne.n	80021e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	2203      	movs	r2, #3
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43db      	mvns	r3, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4013      	ands	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021b8:	2201      	movs	r2, #1
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4013      	ands	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	f003 0201 	and.w	r2, r3, #1
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	4313      	orrs	r3, r2
 80021dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 0303 	and.w	r3, r3, #3
 80021ec:	2b03      	cmp	r3, #3
 80021ee:	d017      	beq.n	8002220 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	2203      	movs	r2, #3
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4013      	ands	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4313      	orrs	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f003 0303 	and.w	r3, r3, #3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d123      	bne.n	8002274 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	08da      	lsrs	r2, r3, #3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3208      	adds	r2, #8
 8002234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002238:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	f003 0307 	and.w	r3, r3, #7
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	220f      	movs	r2, #15
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	691a      	ldr	r2, [r3, #16]
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	4313      	orrs	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	08da      	lsrs	r2, r3, #3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	3208      	adds	r2, #8
 800226e:	69b9      	ldr	r1, [r7, #24]
 8002270:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	2203      	movs	r2, #3
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	43db      	mvns	r3, r3
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	4013      	ands	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 0203 	and.w	r2, r3, #3
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 80b4 	beq.w	800241e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	4b60      	ldr	r3, [pc, #384]	@ (800243c <HAL_GPIO_Init+0x30c>)
 80022bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022be:	4a5f      	ldr	r2, [pc, #380]	@ (800243c <HAL_GPIO_Init+0x30c>)
 80022c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80022c6:	4b5d      	ldr	r3, [pc, #372]	@ (800243c <HAL_GPIO_Init+0x30c>)
 80022c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022d2:	4a5b      	ldr	r2, [pc, #364]	@ (8002440 <HAL_GPIO_Init+0x310>)
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	089b      	lsrs	r3, r3, #2
 80022d8:	3302      	adds	r3, #2
 80022da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	f003 0303 	and.w	r3, r3, #3
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	220f      	movs	r2, #15
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43db      	mvns	r3, r3
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	4013      	ands	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a52      	ldr	r2, [pc, #328]	@ (8002444 <HAL_GPIO_Init+0x314>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d02b      	beq.n	8002356 <HAL_GPIO_Init+0x226>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a51      	ldr	r2, [pc, #324]	@ (8002448 <HAL_GPIO_Init+0x318>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d025      	beq.n	8002352 <HAL_GPIO_Init+0x222>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a50      	ldr	r2, [pc, #320]	@ (800244c <HAL_GPIO_Init+0x31c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d01f      	beq.n	800234e <HAL_GPIO_Init+0x21e>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a4f      	ldr	r2, [pc, #316]	@ (8002450 <HAL_GPIO_Init+0x320>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d019      	beq.n	800234a <HAL_GPIO_Init+0x21a>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a4e      	ldr	r2, [pc, #312]	@ (8002454 <HAL_GPIO_Init+0x324>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d013      	beq.n	8002346 <HAL_GPIO_Init+0x216>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a4d      	ldr	r2, [pc, #308]	@ (8002458 <HAL_GPIO_Init+0x328>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d00d      	beq.n	8002342 <HAL_GPIO_Init+0x212>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a4c      	ldr	r2, [pc, #304]	@ (800245c <HAL_GPIO_Init+0x32c>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d007      	beq.n	800233e <HAL_GPIO_Init+0x20e>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a4b      	ldr	r2, [pc, #300]	@ (8002460 <HAL_GPIO_Init+0x330>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d101      	bne.n	800233a <HAL_GPIO_Init+0x20a>
 8002336:	2307      	movs	r3, #7
 8002338:	e00e      	b.n	8002358 <HAL_GPIO_Init+0x228>
 800233a:	2308      	movs	r3, #8
 800233c:	e00c      	b.n	8002358 <HAL_GPIO_Init+0x228>
 800233e:	2306      	movs	r3, #6
 8002340:	e00a      	b.n	8002358 <HAL_GPIO_Init+0x228>
 8002342:	2305      	movs	r3, #5
 8002344:	e008      	b.n	8002358 <HAL_GPIO_Init+0x228>
 8002346:	2304      	movs	r3, #4
 8002348:	e006      	b.n	8002358 <HAL_GPIO_Init+0x228>
 800234a:	2303      	movs	r3, #3
 800234c:	e004      	b.n	8002358 <HAL_GPIO_Init+0x228>
 800234e:	2302      	movs	r3, #2
 8002350:	e002      	b.n	8002358 <HAL_GPIO_Init+0x228>
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <HAL_GPIO_Init+0x228>
 8002356:	2300      	movs	r3, #0
 8002358:	69fa      	ldr	r2, [r7, #28]
 800235a:	f002 0203 	and.w	r2, r2, #3
 800235e:	0092      	lsls	r2, r2, #2
 8002360:	4093      	lsls	r3, r2
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4313      	orrs	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002368:	4935      	ldr	r1, [pc, #212]	@ (8002440 <HAL_GPIO_Init+0x310>)
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	089b      	lsrs	r3, r3, #2
 800236e:	3302      	adds	r3, #2
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002376:	4b3b      	ldr	r3, [pc, #236]	@ (8002464 <HAL_GPIO_Init+0x334>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	43db      	mvns	r3, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4013      	ands	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800239a:	4a32      	ldr	r2, [pc, #200]	@ (8002464 <HAL_GPIO_Init+0x334>)
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023a0:	4b30      	ldr	r3, [pc, #192]	@ (8002464 <HAL_GPIO_Init+0x334>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	43db      	mvns	r3, r3
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	4013      	ands	r3, r2
 80023ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d003      	beq.n	80023c4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023c4:	4a27      	ldr	r2, [pc, #156]	@ (8002464 <HAL_GPIO_Init+0x334>)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023ca:	4b26      	ldr	r3, [pc, #152]	@ (8002464 <HAL_GPIO_Init+0x334>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	43db      	mvns	r3, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4013      	ands	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d003      	beq.n	80023ee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023ee:	4a1d      	ldr	r2, [pc, #116]	@ (8002464 <HAL_GPIO_Init+0x334>)
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002464 <HAL_GPIO_Init+0x334>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	43db      	mvns	r3, r3
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	4013      	ands	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d003      	beq.n	8002418 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	4313      	orrs	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002418:	4a12      	ldr	r2, [pc, #72]	@ (8002464 <HAL_GPIO_Init+0x334>)
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3301      	adds	r3, #1
 8002422:	61fb      	str	r3, [r7, #28]
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	2b0f      	cmp	r3, #15
 8002428:	f67f ae90 	bls.w	800214c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800242c:	bf00      	nop
 800242e:	bf00      	nop
 8002430:	3724      	adds	r7, #36	@ 0x24
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40023800 	.word	0x40023800
 8002440:	40013800 	.word	0x40013800
 8002444:	40020000 	.word	0x40020000
 8002448:	40020400 	.word	0x40020400
 800244c:	40020800 	.word	0x40020800
 8002450:	40020c00 	.word	0x40020c00
 8002454:	40021000 	.word	0x40021000
 8002458:	40021400 	.word	0x40021400
 800245c:	40021800 	.word	0x40021800
 8002460:	40021c00 	.word	0x40021c00
 8002464:	40013c00 	.word	0x40013c00

08002468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
 8002474:	4613      	mov	r3, r2
 8002476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002478:	787b      	ldrb	r3, [r7, #1]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800247e:	887a      	ldrh	r2, [r7, #2]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002484:	e003      	b.n	800248e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002486:	887b      	ldrh	r3, [r7, #2]
 8002488:	041a      	lsls	r2, r3, #16
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	619a      	str	r2, [r3, #24]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b086      	sub	sp, #24
 800249e:	af02      	add	r7, sp, #8
 80024a0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d101      	bne.n	80024ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e101      	b.n	80026b0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d106      	bne.n	80024cc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f009 fb7e 	bl	800bbc8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2203      	movs	r2, #3
 80024d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024da:	d102      	bne.n	80024e2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f003 f8a3 	bl	8005632 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6818      	ldr	r0, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	7c1a      	ldrb	r2, [r3, #16]
 80024f4:	f88d 2000 	strb.w	r2, [sp]
 80024f8:	3304      	adds	r3, #4
 80024fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024fc:	f002 ff82 	bl	8005404 <USB_CoreInit>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d005      	beq.n	8002512 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2202      	movs	r2, #2
 800250a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e0ce      	b.n	80026b0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2100      	movs	r1, #0
 8002518:	4618      	mov	r0, r3
 800251a:	f003 f89b 	bl	8005654 <USB_SetCurrentMode>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d005      	beq.n	8002530 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2202      	movs	r2, #2
 8002528:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0bf      	b.n	80026b0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002530:	2300      	movs	r3, #0
 8002532:	73fb      	strb	r3, [r7, #15]
 8002534:	e04a      	b.n	80025cc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002536:	7bfa      	ldrb	r2, [r7, #15]
 8002538:	6879      	ldr	r1, [r7, #4]
 800253a:	4613      	mov	r3, r2
 800253c:	00db      	lsls	r3, r3, #3
 800253e:	4413      	add	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	440b      	add	r3, r1
 8002544:	3315      	adds	r3, #21
 8002546:	2201      	movs	r2, #1
 8002548:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800254a:	7bfa      	ldrb	r2, [r7, #15]
 800254c:	6879      	ldr	r1, [r7, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4413      	add	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	3314      	adds	r3, #20
 800255a:	7bfa      	ldrb	r2, [r7, #15]
 800255c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800255e:	7bfa      	ldrb	r2, [r7, #15]
 8002560:	7bfb      	ldrb	r3, [r7, #15]
 8002562:	b298      	uxth	r0, r3
 8002564:	6879      	ldr	r1, [r7, #4]
 8002566:	4613      	mov	r3, r2
 8002568:	00db      	lsls	r3, r3, #3
 800256a:	4413      	add	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	440b      	add	r3, r1
 8002570:	332e      	adds	r3, #46	@ 0x2e
 8002572:	4602      	mov	r2, r0
 8002574:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002576:	7bfa      	ldrb	r2, [r7, #15]
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	4413      	add	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	3318      	adds	r3, #24
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800258a:	7bfa      	ldrb	r2, [r7, #15]
 800258c:	6879      	ldr	r1, [r7, #4]
 800258e:	4613      	mov	r3, r2
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	4413      	add	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	331c      	adds	r3, #28
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800259e:	7bfa      	ldrb	r2, [r7, #15]
 80025a0:	6879      	ldr	r1, [r7, #4]
 80025a2:	4613      	mov	r3, r2
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	4413      	add	r3, r2
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	440b      	add	r3, r1
 80025ac:	3320      	adds	r3, #32
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80025b2:	7bfa      	ldrb	r2, [r7, #15]
 80025b4:	6879      	ldr	r1, [r7, #4]
 80025b6:	4613      	mov	r3, r2
 80025b8:	00db      	lsls	r3, r3, #3
 80025ba:	4413      	add	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	440b      	add	r3, r1
 80025c0:	3324      	adds	r3, #36	@ 0x24
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	3301      	adds	r3, #1
 80025ca:	73fb      	strb	r3, [r7, #15]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	791b      	ldrb	r3, [r3, #4]
 80025d0:	7bfa      	ldrb	r2, [r7, #15]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d3af      	bcc.n	8002536 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025d6:	2300      	movs	r3, #0
 80025d8:	73fb      	strb	r3, [r7, #15]
 80025da:	e044      	b.n	8002666 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80025dc:	7bfa      	ldrb	r2, [r7, #15]
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	4413      	add	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80025ee:	2200      	movs	r2, #0
 80025f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80025f2:	7bfa      	ldrb	r2, [r7, #15]
 80025f4:	6879      	ldr	r1, [r7, #4]
 80025f6:	4613      	mov	r3, r2
 80025f8:	00db      	lsls	r3, r3, #3
 80025fa:	4413      	add	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	440b      	add	r3, r1
 8002600:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002604:	7bfa      	ldrb	r2, [r7, #15]
 8002606:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002608:	7bfa      	ldrb	r2, [r7, #15]
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	4613      	mov	r3, r2
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	4413      	add	r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	440b      	add	r3, r1
 8002616:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800261a:	2200      	movs	r2, #0
 800261c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800261e:	7bfa      	ldrb	r2, [r7, #15]
 8002620:	6879      	ldr	r1, [r7, #4]
 8002622:	4613      	mov	r3, r2
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	4413      	add	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	440b      	add	r3, r1
 800262c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002634:	7bfa      	ldrb	r2, [r7, #15]
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	4613      	mov	r3, r2
 800263a:	00db      	lsls	r3, r3, #3
 800263c:	4413      	add	r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	440b      	add	r3, r1
 8002642:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800264a:	7bfa      	ldrb	r2, [r7, #15]
 800264c:	6879      	ldr	r1, [r7, #4]
 800264e:	4613      	mov	r3, r2
 8002650:	00db      	lsls	r3, r3, #3
 8002652:	4413      	add	r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	440b      	add	r3, r1
 8002658:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002660:	7bfb      	ldrb	r3, [r7, #15]
 8002662:	3301      	adds	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	791b      	ldrb	r3, [r3, #4]
 800266a:	7bfa      	ldrb	r2, [r7, #15]
 800266c:	429a      	cmp	r2, r3
 800266e:	d3b5      	bcc.n	80025dc <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6818      	ldr	r0, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	7c1a      	ldrb	r2, [r3, #16]
 8002678:	f88d 2000 	strb.w	r2, [sp]
 800267c:	3304      	adds	r3, #4
 800267e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002680:	f003 f834 	bl	80056ec <USB_DevInit>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d005      	beq.n	8002696 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2202      	movs	r2, #2
 800268e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e00c      	b.n	80026b0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f004 f87e 	bl	80067aa <USB_DevDisconnect>

  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d101      	bne.n	80026d4 <HAL_PCD_Start+0x1c>
 80026d0:	2302      	movs	r3, #2
 80026d2:	e022      	b.n	800271a <HAL_PCD_Start+0x62>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d009      	beq.n	80026fc <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d105      	bne.n	80026fc <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026f4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4618      	mov	r0, r3
 8002702:	f002 ff85 	bl	8005610 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f004 f82c 	bl	8006768 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002722:	b590      	push	{r4, r7, lr}
 8002724:	b08d      	sub	sp, #52	@ 0x34
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002730:	6a3b      	ldr	r3, [r7, #32]
 8002732:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f004 f8ea 	bl	8006912 <USB_GetMode>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	f040 848c 	bne.w	800305e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f004 f84e 	bl	80067ec <USB_ReadInterrupts>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 8482 	beq.w	800305c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	0a1b      	lsrs	r3, r3, #8
 8002762:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f004 f83b 	bl	80067ec <USB_ReadInterrupts>
 8002776:	4603      	mov	r3, r0
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b02      	cmp	r3, #2
 800277e:	d107      	bne.n	8002790 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	695a      	ldr	r2, [r3, #20]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f002 0202 	and.w	r2, r2, #2
 800278e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4618      	mov	r0, r3
 8002796:	f004 f829 	bl	80067ec <USB_ReadInterrupts>
 800279a:	4603      	mov	r3, r0
 800279c:	f003 0310 	and.w	r3, r3, #16
 80027a0:	2b10      	cmp	r3, #16
 80027a2:	d161      	bne.n	8002868 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	699a      	ldr	r2, [r3, #24]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f022 0210 	bic.w	r2, r2, #16
 80027b2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80027b4:	6a3b      	ldr	r3, [r7, #32]
 80027b6:	6a1b      	ldr	r3, [r3, #32]
 80027b8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	f003 020f 	and.w	r2, r3, #15
 80027c0:	4613      	mov	r3, r2
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	4413      	add	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	4413      	add	r3, r2
 80027d0:	3304      	adds	r3, #4
 80027d2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80027da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027de:	d124      	bne.n	800282a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80027e6:	4013      	ands	r3, r2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d035      	beq.n	8002858 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	091b      	lsrs	r3, r3, #4
 80027f4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80027f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	461a      	mov	r2, r3
 80027fe:	6a38      	ldr	r0, [r7, #32]
 8002800:	f003 fe60 	bl	80064c4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	68da      	ldr	r2, [r3, #12]
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	091b      	lsrs	r3, r3, #4
 800280c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002810:	441a      	add	r2, r3
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	695a      	ldr	r2, [r3, #20]
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	091b      	lsrs	r3, r3, #4
 800281e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002822:	441a      	add	r2, r3
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	615a      	str	r2, [r3, #20]
 8002828:	e016      	b.n	8002858 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002830:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002834:	d110      	bne.n	8002858 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800283c:	2208      	movs	r2, #8
 800283e:	4619      	mov	r1, r3
 8002840:	6a38      	ldr	r0, [r7, #32]
 8002842:	f003 fe3f 	bl	80064c4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	695a      	ldr	r2, [r3, #20]
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	091b      	lsrs	r3, r3, #4
 800284e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002852:	441a      	add	r2, r3
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	699a      	ldr	r2, [r3, #24]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f042 0210 	orr.w	r2, r2, #16
 8002866:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f003 ffbd 	bl	80067ec <USB_ReadInterrupts>
 8002872:	4603      	mov	r3, r0
 8002874:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002878:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800287c:	f040 80a7 	bne.w	80029ce <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002880:	2300      	movs	r3, #0
 8002882:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f003 ffc2 	bl	8006812 <USB_ReadDevAllOutEpInterrupt>
 800288e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002890:	e099      	b.n	80029c6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002894:	f003 0301 	and.w	r3, r3, #1
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 808e 	beq.w	80029ba <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	4611      	mov	r1, r2
 80028a8:	4618      	mov	r0, r3
 80028aa:	f003 ffe6 	bl	800687a <USB_ReadDevOutEPInterrupt>
 80028ae:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00c      	beq.n	80028d4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80028ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028bc:	015a      	lsls	r2, r3, #5
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	4413      	add	r3, r2
 80028c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028c6:	461a      	mov	r2, r3
 80028c8:	2301      	movs	r3, #1
 80028ca:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80028cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 fea4 	bl	800361c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00c      	beq.n	80028f8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	015a      	lsls	r2, r3, #5
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	4413      	add	r3, r2
 80028e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028ea:	461a      	mov	r2, r3
 80028ec:	2308      	movs	r3, #8
 80028ee:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80028f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 ff7a 	bl	80037ec <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	f003 0310 	and.w	r3, r3, #16
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d008      	beq.n	8002914 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	015a      	lsls	r2, r3, #5
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	4413      	add	r3, r2
 800290a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800290e:	461a      	mov	r2, r3
 8002910:	2310      	movs	r3, #16
 8002912:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b00      	cmp	r3, #0
 800291c:	d030      	beq.n	8002980 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800291e:	6a3b      	ldr	r3, [r7, #32]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002926:	2b80      	cmp	r3, #128	@ 0x80
 8002928:	d109      	bne.n	800293e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	69fa      	ldr	r2, [r7, #28]
 8002934:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002938:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800293c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800293e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002940:	4613      	mov	r3, r2
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	4413      	add	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	4413      	add	r3, r2
 8002950:	3304      	adds	r3, #4
 8002952:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	78db      	ldrb	r3, [r3, #3]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d108      	bne.n	800296e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	2200      	movs	r2, #0
 8002960:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002964:	b2db      	uxtb	r3, r3
 8002966:	4619      	mov	r1, r3
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f009 fa33 	bl	800bdd4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800296e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002970:	015a      	lsls	r2, r3, #5
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	4413      	add	r3, r2
 8002976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800297a:	461a      	mov	r2, r3
 800297c:	2302      	movs	r3, #2
 800297e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	f003 0320 	and.w	r3, r3, #32
 8002986:	2b00      	cmp	r3, #0
 8002988:	d008      	beq.n	800299c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298c:	015a      	lsls	r2, r3, #5
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	4413      	add	r3, r2
 8002992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002996:	461a      	mov	r2, r3
 8002998:	2320      	movs	r3, #32
 800299a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d009      	beq.n	80029ba <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80029a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a8:	015a      	lsls	r2, r3, #5
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	4413      	add	r3, r2
 80029ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029b2:	461a      	mov	r2, r3
 80029b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029b8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80029ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029bc:	3301      	adds	r3, #1
 80029be:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80029c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c2:	085b      	lsrs	r3, r3, #1
 80029c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80029c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	f47f af62 	bne.w	8002892 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f003 ff0a 	bl	80067ec <USB_ReadInterrupts>
 80029d8:	4603      	mov	r3, r0
 80029da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80029e2:	f040 80db 	bne.w	8002b9c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f003 ff2b 	bl	8006846 <USB_ReadDevAllInEpInterrupt>
 80029f0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80029f6:	e0cd      	b.n	8002b94 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80029f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 80c2 	beq.w	8002b88 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	4611      	mov	r1, r2
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f003 ff51 	bl	80068b6 <USB_ReadDevInEPInterrupt>
 8002a14:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d057      	beq.n	8002ad0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	2201      	movs	r2, #1
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	69f9      	ldr	r1, [r7, #28]
 8002a3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002a40:	4013      	ands	r3, r2
 8002a42:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a46:	015a      	lsls	r2, r3, #5
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a50:	461a      	mov	r2, r3
 8002a52:	2301      	movs	r3, #1
 8002a54:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	799b      	ldrb	r3, [r3, #6]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d132      	bne.n	8002ac4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a62:	4613      	mov	r3, r2
 8002a64:	00db      	lsls	r3, r3, #3
 8002a66:	4413      	add	r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	440b      	add	r3, r1
 8002a6c:	3320      	adds	r3, #32
 8002a6e:	6819      	ldr	r1, [r3, #0]
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a74:	4613      	mov	r3, r2
 8002a76:	00db      	lsls	r3, r3, #3
 8002a78:	4413      	add	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4403      	add	r3, r0
 8002a7e:	331c      	adds	r3, #28
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4419      	add	r1, r3
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a88:	4613      	mov	r3, r2
 8002a8a:	00db      	lsls	r3, r3, #3
 8002a8c:	4413      	add	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4403      	add	r3, r0
 8002a92:	3320      	adds	r3, #32
 8002a94:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d113      	bne.n	8002ac4 <HAL_PCD_IRQHandler+0x3a2>
 8002a9c:	6879      	ldr	r1, [r7, #4]
 8002a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	00db      	lsls	r3, r3, #3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	3324      	adds	r3, #36	@ 0x24
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d108      	bne.n	8002ac4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002abc:	461a      	mov	r2, r3
 8002abe:	2101      	movs	r1, #1
 8002ac0:	f003 ff58 	bl	8006974 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	4619      	mov	r1, r3
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f009 f8fd 	bl	800bcca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d008      	beq.n	8002aec <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002adc:	015a      	lsls	r2, r3, #5
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	2308      	movs	r3, #8
 8002aea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	f003 0310 	and.w	r3, r3, #16
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d008      	beq.n	8002b08 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	015a      	lsls	r2, r3, #5
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	4413      	add	r3, r2
 8002afe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b02:	461a      	mov	r2, r3
 8002b04:	2310      	movs	r3, #16
 8002b06:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d008      	beq.n	8002b24 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b14:	015a      	lsls	r2, r3, #5
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	4413      	add	r3, r2
 8002b1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b1e:	461a      	mov	r2, r3
 8002b20:	2340      	movs	r3, #64	@ 0x40
 8002b22:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d023      	beq.n	8002b76 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002b2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b30:	6a38      	ldr	r0, [r7, #32]
 8002b32:	f002 ff3f 	bl	80059b4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002b36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b38:	4613      	mov	r3, r2
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	3310      	adds	r3, #16
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	4413      	add	r3, r2
 8002b46:	3304      	adds	r3, #4
 8002b48:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	78db      	ldrb	r3, [r3, #3]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d108      	bne.n	8002b64 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	2200      	movs	r2, #0
 8002b56:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f009 f94a 	bl	800bdf8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b66:	015a      	lsls	r2, r3, #5
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b70:	461a      	mov	r2, r3
 8002b72:	2302      	movs	r3, #2
 8002b74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002b80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 fcbd 	bl	8003502 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b90:	085b      	lsrs	r3, r3, #1
 8002b92:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	f47f af2e 	bne.w	80029f8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f003 fe23 	bl	80067ec <USB_ReadInterrupts>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002bac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002bb0:	d122      	bne.n	8002bf8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	69fa      	ldr	r2, [r7, #28]
 8002bbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bc0:	f023 0301 	bic.w	r3, r3, #1
 8002bc4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d108      	bne.n	8002be2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002bd8:	2100      	movs	r1, #0
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 fea4 	bl	8003928 <HAL_PCDEx_LPM_Callback>
 8002be0:	e002      	b.n	8002be8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f009 f8e8 	bl	800bdb8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	695a      	ldr	r2, [r3, #20]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002bf6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f003 fdf5 	bl	80067ec <USB_ReadInterrupts>
 8002c02:	4603      	mov	r3, r0
 8002c04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c0c:	d112      	bne.n	8002c34 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d102      	bne.n	8002c24 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f009 f8a4 	bl	800bd6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695a      	ldr	r2, [r3, #20]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002c32:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f003 fdd7 	bl	80067ec <USB_ReadInterrupts>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c48:	f040 80b7 	bne.w	8002dba <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	69fa      	ldr	r2, [r7, #28]
 8002c56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c5a:	f023 0301 	bic.w	r3, r3, #1
 8002c5e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2110      	movs	r1, #16
 8002c66:	4618      	mov	r0, r3
 8002c68:	f002 fea4 	bl	80059b4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c70:	e046      	b.n	8002d00 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c74:	015a      	lsls	r2, r3, #5
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	4413      	add	r3, r2
 8002c7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c7e:	461a      	mov	r2, r3
 8002c80:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002c84:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c88:	015a      	lsls	r2, r3, #5
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c96:	0151      	lsls	r1, r2, #5
 8002c98:	69fa      	ldr	r2, [r7, #28]
 8002c9a:	440a      	add	r2, r1
 8002c9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002ca0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002ca4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca8:	015a      	lsls	r2, r3, #5
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	4413      	add	r3, r2
 8002cae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002cb8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cbc:	015a      	lsls	r2, r3, #5
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cca:	0151      	lsls	r1, r2, #5
 8002ccc:	69fa      	ldr	r2, [r7, #28]
 8002cce:	440a      	add	r2, r1
 8002cd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002cd4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002cd8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cdc:	015a      	lsls	r2, r3, #5
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cea:	0151      	lsls	r1, r2, #5
 8002cec:	69fa      	ldr	r2, [r7, #28]
 8002cee:	440a      	add	r2, r1
 8002cf0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002cf4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002cf8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	791b      	ldrb	r3, [r3, #4]
 8002d04:	461a      	mov	r2, r3
 8002d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d3b2      	bcc.n	8002c72 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d12:	69db      	ldr	r3, [r3, #28]
 8002d14:	69fa      	ldr	r2, [r7, #28]
 8002d16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d1a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002d1e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	7bdb      	ldrb	r3, [r3, #15]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d016      	beq.n	8002d56 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d32:	69fa      	ldr	r2, [r7, #28]
 8002d34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d38:	f043 030b 	orr.w	r3, r3, #11
 8002d3c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d4e:	f043 030b 	orr.w	r3, r3, #11
 8002d52:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d54:	e015      	b.n	8002d82 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	69fa      	ldr	r2, [r7, #28]
 8002d60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d64:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002d68:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002d6c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d74:	691b      	ldr	r3, [r3, #16]
 8002d76:	69fa      	ldr	r2, [r7, #28]
 8002d78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d7c:	f043 030b 	orr.w	r3, r3, #11
 8002d80:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	69fa      	ldr	r2, [r7, #28]
 8002d8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d90:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002d94:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002da4:	461a      	mov	r2, r3
 8002da6:	f003 fde5 	bl	8006974 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	695a      	ldr	r2, [r3, #20]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002db8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f003 fd14 	bl	80067ec <USB_ReadInterrupts>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002dce:	d123      	bne.n	8002e18 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f003 fdaa 	bl	800692e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f002 fe61 	bl	8005aa6 <USB_GetDevSpeed>
 8002de4:	4603      	mov	r3, r0
 8002de6:	461a      	mov	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681c      	ldr	r4, [r3, #0]
 8002df0:	f001 fa0a 	bl	8004208 <HAL_RCC_GetHCLKFreq>
 8002df4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	4620      	mov	r0, r4
 8002dfe:	f002 fb65 	bl	80054cc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f008 ff89 	bl	800bd1a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002e16:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f003 fce5 	bl	80067ec <USB_ReadInterrupts>
 8002e22:	4603      	mov	r3, r0
 8002e24:	f003 0308 	and.w	r3, r3, #8
 8002e28:	2b08      	cmp	r3, #8
 8002e2a:	d10a      	bne.n	8002e42 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f008 ff66 	bl	800bcfe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695a      	ldr	r2, [r3, #20]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f002 0208 	and.w	r2, r2, #8
 8002e40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f003 fcd0 	bl	80067ec <USB_ReadInterrupts>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e52:	2b80      	cmp	r3, #128	@ 0x80
 8002e54:	d123      	bne.n	8002e9e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e5e:	6a3b      	ldr	r3, [r7, #32]
 8002e60:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e62:	2301      	movs	r3, #1
 8002e64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e66:	e014      	b.n	8002e92 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	00db      	lsls	r3, r3, #3
 8002e70:	4413      	add	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	440b      	add	r3, r1
 8002e76:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d105      	bne.n	8002e8c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	4619      	mov	r1, r3
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 fb0a 	bl	80034a0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8e:	3301      	adds	r3, #1
 8002e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	791b      	ldrb	r3, [r3, #4]
 8002e96:	461a      	mov	r2, r3
 8002e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d3e4      	bcc.n	8002e68 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f003 fca2 	bl	80067ec <USB_ReadInterrupts>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002eb2:	d13c      	bne.n	8002f2e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eb8:	e02b      	b.n	8002f12 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebc:	015a      	lsls	r2, r3, #5
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002eca:	6879      	ldr	r1, [r7, #4]
 8002ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ece:	4613      	mov	r3, r2
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	4413      	add	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	440b      	add	r3, r1
 8002ed8:	3318      	adds	r3, #24
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d115      	bne.n	8002f0c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002ee0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	da12      	bge.n	8002f0c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eea:	4613      	mov	r3, r2
 8002eec:	00db      	lsls	r3, r3, #3
 8002eee:	4413      	add	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	440b      	add	r3, r1
 8002ef4:	3317      	adds	r3, #23
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	4619      	mov	r1, r3
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 faca 	bl	80034a0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0e:	3301      	adds	r3, #1
 8002f10:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	791b      	ldrb	r3, [r3, #4]
 8002f16:	461a      	mov	r2, r3
 8002f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d3cd      	bcc.n	8002eba <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	695a      	ldr	r2, [r3, #20]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002f2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f003 fc5a 	bl	80067ec <USB_ReadInterrupts>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f42:	d156      	bne.n	8002ff2 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f44:	2301      	movs	r3, #1
 8002f46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f48:	e045      	b.n	8002fd6 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	015a      	lsls	r2, r3, #5
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	4413      	add	r3, r2
 8002f52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002f5a:	6879      	ldr	r1, [r7, #4]
 8002f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f5e:	4613      	mov	r3, r2
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	4413      	add	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d12e      	bne.n	8002fd0 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002f72:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	da2b      	bge.n	8002fd0 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	0c1a      	lsrs	r2, r3, #16
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002f82:	4053      	eors	r3, r2
 8002f84:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d121      	bne.n	8002fd0 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002f8c:	6879      	ldr	r1, [r7, #4]
 8002f8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f90:	4613      	mov	r3, r2
 8002f92:	00db      	lsls	r3, r3, #3
 8002f94:	4413      	add	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002fa2:	6a3b      	ldr	r3, [r7, #32]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002faa:	6a3b      	ldr	r3, [r7, #32]
 8002fac:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002fae:	6a3b      	ldr	r3, [r7, #32]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10a      	bne.n	8002fd0 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	69fa      	ldr	r2, [r7, #28]
 8002fc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fc8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fcc:	6053      	str	r3, [r2, #4]
            break;
 8002fce:	e008      	b.n	8002fe2 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	791b      	ldrb	r3, [r3, #4]
 8002fda:	461a      	mov	r2, r3
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d3b3      	bcc.n	8002f4a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	695a      	ldr	r2, [r3, #20]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002ff0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f003 fbf8 	bl	80067ec <USB_ReadInterrupts>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003002:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003006:	d10a      	bne.n	800301e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f008 ff07 	bl	800be1c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	695a      	ldr	r2, [r3, #20]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800301c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4618      	mov	r0, r3
 8003024:	f003 fbe2 	bl	80067ec <USB_ReadInterrupts>
 8003028:	4603      	mov	r3, r0
 800302a:	f003 0304 	and.w	r3, r3, #4
 800302e:	2b04      	cmp	r3, #4
 8003030:	d115      	bne.n	800305e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d002      	beq.n	800304a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f008 fef7 	bl	800be38 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6859      	ldr	r1, [r3, #4]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	430a      	orrs	r2, r1
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	e000      	b.n	800305e <HAL_PCD_IRQHandler+0x93c>
      return;
 800305c:	bf00      	nop
    }
  }
}
 800305e:	3734      	adds	r7, #52	@ 0x34
 8003060:	46bd      	mov	sp, r7
 8003062:	bd90      	pop	{r4, r7, pc}

08003064 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	460b      	mov	r3, r1
 800306e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003076:	2b01      	cmp	r3, #1
 8003078:	d101      	bne.n	800307e <HAL_PCD_SetAddress+0x1a>
 800307a:	2302      	movs	r3, #2
 800307c:	e012      	b.n	80030a4 <HAL_PCD_SetAddress+0x40>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	78fa      	ldrb	r2, [r7, #3]
 800308a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	78fa      	ldrb	r2, [r7, #3]
 8003092:	4611      	mov	r1, r2
 8003094:	4618      	mov	r0, r3
 8003096:	f003 fb41 	bl	800671c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	4608      	mov	r0, r1
 80030b6:	4611      	mov	r1, r2
 80030b8:	461a      	mov	r2, r3
 80030ba:	4603      	mov	r3, r0
 80030bc:	70fb      	strb	r3, [r7, #3]
 80030be:	460b      	mov	r3, r1
 80030c0:	803b      	strh	r3, [r7, #0]
 80030c2:	4613      	mov	r3, r2
 80030c4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80030ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	da0f      	bge.n	80030f2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030d2:	78fb      	ldrb	r3, [r7, #3]
 80030d4:	f003 020f 	and.w	r2, r3, #15
 80030d8:	4613      	mov	r3, r2
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	4413      	add	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	3310      	adds	r3, #16
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	4413      	add	r3, r2
 80030e6:	3304      	adds	r3, #4
 80030e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2201      	movs	r2, #1
 80030ee:	705a      	strb	r2, [r3, #1]
 80030f0:	e00f      	b.n	8003112 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030f2:	78fb      	ldrb	r3, [r7, #3]
 80030f4:	f003 020f 	and.w	r2, r3, #15
 80030f8:	4613      	mov	r3, r2
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	4413      	add	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	4413      	add	r3, r2
 8003108:	3304      	adds	r3, #4
 800310a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003112:	78fb      	ldrb	r3, [r7, #3]
 8003114:	f003 030f 	and.w	r3, r3, #15
 8003118:	b2da      	uxtb	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800311e:	883b      	ldrh	r3, [r7, #0]
 8003120:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	78ba      	ldrb	r2, [r7, #2]
 800312c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	785b      	ldrb	r3, [r3, #1]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d004      	beq.n	8003140 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003140:	78bb      	ldrb	r3, [r7, #2]
 8003142:	2b02      	cmp	r3, #2
 8003144:	d102      	bne.n	800314c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003152:	2b01      	cmp	r3, #1
 8003154:	d101      	bne.n	800315a <HAL_PCD_EP_Open+0xae>
 8003156:	2302      	movs	r3, #2
 8003158:	e00e      	b.n	8003178 <HAL_PCD_EP_Open+0xcc>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2201      	movs	r2, #1
 800315e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68f9      	ldr	r1, [r7, #12]
 8003168:	4618      	mov	r0, r3
 800316a:	f002 fcc1 	bl	8005af0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003176:	7afb      	ldrb	r3, [r7, #11]
}
 8003178:	4618      	mov	r0, r3
 800317a:	3710      	adds	r7, #16
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	460b      	mov	r3, r1
 800318a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800318c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003190:	2b00      	cmp	r3, #0
 8003192:	da0f      	bge.n	80031b4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003194:	78fb      	ldrb	r3, [r7, #3]
 8003196:	f003 020f 	and.w	r2, r3, #15
 800319a:	4613      	mov	r3, r2
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	4413      	add	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	3310      	adds	r3, #16
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	4413      	add	r3, r2
 80031a8:	3304      	adds	r3, #4
 80031aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2201      	movs	r2, #1
 80031b0:	705a      	strb	r2, [r3, #1]
 80031b2:	e00f      	b.n	80031d4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	f003 020f 	and.w	r2, r3, #15
 80031ba:	4613      	mov	r3, r2
 80031bc:	00db      	lsls	r3, r3, #3
 80031be:	4413      	add	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	4413      	add	r3, r2
 80031ca:	3304      	adds	r3, #4
 80031cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	f003 030f 	and.w	r3, r3, #15
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d101      	bne.n	80031ee <HAL_PCD_EP_Close+0x6e>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e00e      	b.n	800320c <HAL_PCD_EP_Close+0x8c>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68f9      	ldr	r1, [r7, #12]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f002 fcff 	bl	8005c00 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3710      	adds	r7, #16
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	607a      	str	r2, [r7, #4]
 800321e:	603b      	str	r3, [r7, #0]
 8003220:	460b      	mov	r3, r1
 8003222:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003224:	7afb      	ldrb	r3, [r7, #11]
 8003226:	f003 020f 	and.w	r2, r3, #15
 800322a:	4613      	mov	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	4413      	add	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	4413      	add	r3, r2
 800323a:	3304      	adds	r3, #4
 800323c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	2200      	movs	r2, #0
 800324e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	2200      	movs	r2, #0
 8003254:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003256:	7afb      	ldrb	r3, [r7, #11]
 8003258:	f003 030f 	and.w	r3, r3, #15
 800325c:	b2da      	uxtb	r2, r3
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	799b      	ldrb	r3, [r3, #6]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d102      	bne.n	8003270 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6818      	ldr	r0, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	799b      	ldrb	r3, [r3, #6]
 8003278:	461a      	mov	r2, r3
 800327a:	6979      	ldr	r1, [r7, #20]
 800327c:	f002 fd9c 	bl	8005db8 <USB_EPStartXfer>

  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3718      	adds	r7, #24
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
 8003292:	460b      	mov	r3, r1
 8003294:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003296:	78fb      	ldrb	r3, [r7, #3]
 8003298:	f003 020f 	and.w	r2, r3, #15
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	4413      	add	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	440b      	add	r3, r1
 80032a8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80032ac:	681b      	ldr	r3, [r3, #0]
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr

080032ba <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b086      	sub	sp, #24
 80032be:	af00      	add	r7, sp, #0
 80032c0:	60f8      	str	r0, [r7, #12]
 80032c2:	607a      	str	r2, [r7, #4]
 80032c4:	603b      	str	r3, [r7, #0]
 80032c6:	460b      	mov	r3, r1
 80032c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032ca:	7afb      	ldrb	r3, [r7, #11]
 80032cc:	f003 020f 	and.w	r2, r3, #15
 80032d0:	4613      	mov	r3, r2
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	3310      	adds	r3, #16
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	4413      	add	r3, r2
 80032de:	3304      	adds	r3, #4
 80032e0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	2200      	movs	r2, #0
 80032f2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	2201      	movs	r2, #1
 80032f8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032fa:	7afb      	ldrb	r3, [r7, #11]
 80032fc:	f003 030f 	and.w	r3, r3, #15
 8003300:	b2da      	uxtb	r2, r3
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	799b      	ldrb	r3, [r3, #6]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d102      	bne.n	8003314 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6818      	ldr	r0, [r3, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	799b      	ldrb	r3, [r3, #6]
 800331c:	461a      	mov	r2, r3
 800331e:	6979      	ldr	r1, [r7, #20]
 8003320:	f002 fd4a 	bl	8005db8 <USB_EPStartXfer>

  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3718      	adds	r7, #24
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b084      	sub	sp, #16
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
 8003336:	460b      	mov	r3, r1
 8003338:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800333a:	78fb      	ldrb	r3, [r7, #3]
 800333c:	f003 030f 	and.w	r3, r3, #15
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	7912      	ldrb	r2, [r2, #4]
 8003344:	4293      	cmp	r3, r2
 8003346:	d901      	bls.n	800334c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e04f      	b.n	80033ec <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800334c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003350:	2b00      	cmp	r3, #0
 8003352:	da0f      	bge.n	8003374 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003354:	78fb      	ldrb	r3, [r7, #3]
 8003356:	f003 020f 	and.w	r2, r3, #15
 800335a:	4613      	mov	r3, r2
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	4413      	add	r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	3310      	adds	r3, #16
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	4413      	add	r3, r2
 8003368:	3304      	adds	r3, #4
 800336a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2201      	movs	r2, #1
 8003370:	705a      	strb	r2, [r3, #1]
 8003372:	e00d      	b.n	8003390 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003374:	78fa      	ldrb	r2, [r7, #3]
 8003376:	4613      	mov	r3, r2
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	4413      	add	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	4413      	add	r3, r2
 8003386:	3304      	adds	r3, #4
 8003388:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2201      	movs	r2, #1
 8003394:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003396:	78fb      	ldrb	r3, [r7, #3]
 8003398:	f003 030f 	and.w	r3, r3, #15
 800339c:	b2da      	uxtb	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d101      	bne.n	80033b0 <HAL_PCD_EP_SetStall+0x82>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e01d      	b.n	80033ec <HAL_PCD_EP_SetStall+0xbe>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68f9      	ldr	r1, [r7, #12]
 80033be:	4618      	mov	r0, r3
 80033c0:	f003 f8d8 	bl	8006574 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80033c4:	78fb      	ldrb	r3, [r7, #3]
 80033c6:	f003 030f 	and.w	r3, r3, #15
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d109      	bne.n	80033e2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6818      	ldr	r0, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	7999      	ldrb	r1, [r3, #6]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80033dc:	461a      	mov	r2, r3
 80033de:	f003 fac9 	bl	8006974 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003400:	78fb      	ldrb	r3, [r7, #3]
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	7912      	ldrb	r2, [r2, #4]
 800340a:	4293      	cmp	r3, r2
 800340c:	d901      	bls.n	8003412 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e042      	b.n	8003498 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003412:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003416:	2b00      	cmp	r3, #0
 8003418:	da0f      	bge.n	800343a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800341a:	78fb      	ldrb	r3, [r7, #3]
 800341c:	f003 020f 	and.w	r2, r3, #15
 8003420:	4613      	mov	r3, r2
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	4413      	add	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	3310      	adds	r3, #16
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	4413      	add	r3, r2
 800342e:	3304      	adds	r3, #4
 8003430:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2201      	movs	r2, #1
 8003436:	705a      	strb	r2, [r3, #1]
 8003438:	e00f      	b.n	800345a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800343a:	78fb      	ldrb	r3, [r7, #3]
 800343c:	f003 020f 	and.w	r2, r3, #15
 8003440:	4613      	mov	r3, r2
 8003442:	00db      	lsls	r3, r3, #3
 8003444:	4413      	add	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	4413      	add	r3, r2
 8003450:	3304      	adds	r3, #4
 8003452:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003460:	78fb      	ldrb	r3, [r7, #3]
 8003462:	f003 030f 	and.w	r3, r3, #15
 8003466:	b2da      	uxtb	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003472:	2b01      	cmp	r3, #1
 8003474:	d101      	bne.n	800347a <HAL_PCD_EP_ClrStall+0x86>
 8003476:	2302      	movs	r3, #2
 8003478:	e00e      	b.n	8003498 <HAL_PCD_EP_ClrStall+0xa4>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2201      	movs	r2, #1
 800347e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68f9      	ldr	r1, [r7, #12]
 8003488:	4618      	mov	r0, r3
 800348a:	f003 f8e1 	bl	8006650 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80034ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	da0c      	bge.n	80034ce <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034b4:	78fb      	ldrb	r3, [r7, #3]
 80034b6:	f003 020f 	and.w	r2, r3, #15
 80034ba:	4613      	mov	r3, r2
 80034bc:	00db      	lsls	r3, r3, #3
 80034be:	4413      	add	r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	3310      	adds	r3, #16
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	4413      	add	r3, r2
 80034c8:	3304      	adds	r3, #4
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	e00c      	b.n	80034e8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034ce:	78fb      	ldrb	r3, [r7, #3]
 80034d0:	f003 020f 	and.w	r2, r3, #15
 80034d4:	4613      	mov	r3, r2
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	4413      	add	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	4413      	add	r3, r2
 80034e4:	3304      	adds	r3, #4
 80034e6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68f9      	ldr	r1, [r7, #12]
 80034ee:	4618      	mov	r0, r3
 80034f0:	f002 ff00 	bl	80062f4 <USB_EPStopXfer>
 80034f4:	4603      	mov	r3, r0
 80034f6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80034f8:	7afb      	ldrb	r3, [r7, #11]
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3710      	adds	r7, #16
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003502:	b580      	push	{r7, lr}
 8003504:	b08a      	sub	sp, #40	@ 0x28
 8003506:	af02      	add	r7, sp, #8
 8003508:	6078      	str	r0, [r7, #4]
 800350a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003516:	683a      	ldr	r2, [r7, #0]
 8003518:	4613      	mov	r3, r2
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4413      	add	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	3310      	adds	r3, #16
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	4413      	add	r3, r2
 8003526:	3304      	adds	r3, #4
 8003528:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	429a      	cmp	r2, r3
 8003534:	d901      	bls.n	800353a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e06b      	b.n	8003612 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	691a      	ldr	r2, [r3, #16]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	69fa      	ldr	r2, [r7, #28]
 800354c:	429a      	cmp	r2, r3
 800354e:	d902      	bls.n	8003556 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	3303      	adds	r3, #3
 800355a:	089b      	lsrs	r3, r3, #2
 800355c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800355e:	e02a      	b.n	80035b6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	691a      	ldr	r2, [r3, #16]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	695b      	ldr	r3, [r3, #20]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	69fa      	ldr	r2, [r7, #28]
 8003572:	429a      	cmp	r2, r3
 8003574:	d902      	bls.n	800357c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	3303      	adds	r3, #3
 8003580:	089b      	lsrs	r3, r3, #2
 8003582:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	68d9      	ldr	r1, [r3, #12]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	b2da      	uxtb	r2, r3
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	4603      	mov	r3, r0
 8003598:	6978      	ldr	r0, [r7, #20]
 800359a:	f002 ff55 	bl	8006448 <USB_WritePacket>

    ep->xfer_buff  += len;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	441a      	add	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	695a      	ldr	r2, [r3, #20]
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	441a      	add	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	015a      	lsls	r2, r3, #5
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	4413      	add	r3, r2
 80035be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d809      	bhi.n	80035e0 <PCD_WriteEmptyTxFifo+0xde>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	695a      	ldr	r2, [r3, #20]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d203      	bcs.n	80035e0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1bf      	bne.n	8003560 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	691a      	ldr	r2, [r3, #16]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d811      	bhi.n	8003610 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	2201      	movs	r2, #1
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003600:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	43db      	mvns	r3, r3
 8003606:	6939      	ldr	r1, [r7, #16]
 8003608:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800360c:	4013      	ands	r3, r2
 800360e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3720      	adds	r7, #32
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
	...

0800361c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b088      	sub	sp, #32
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	333c      	adds	r3, #60	@ 0x3c
 8003634:	3304      	adds	r3, #4
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	015a      	lsls	r2, r3, #5
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	4413      	add	r3, r2
 8003642:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	799b      	ldrb	r3, [r3, #6]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d17b      	bne.n	800374a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	f003 0308 	and.w	r3, r3, #8
 8003658:	2b00      	cmp	r3, #0
 800365a:	d015      	beq.n	8003688 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	4a61      	ldr	r2, [pc, #388]	@ (80037e4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003660:	4293      	cmp	r3, r2
 8003662:	f240 80b9 	bls.w	80037d8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800366c:	2b00      	cmp	r3, #0
 800366e:	f000 80b3 	beq.w	80037d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	015a      	lsls	r2, r3, #5
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	4413      	add	r3, r2
 800367a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800367e:	461a      	mov	r2, r3
 8003680:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003684:	6093      	str	r3, [r2, #8]
 8003686:	e0a7      	b.n	80037d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	f003 0320 	and.w	r3, r3, #32
 800368e:	2b00      	cmp	r3, #0
 8003690:	d009      	beq.n	80036a6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	015a      	lsls	r2, r3, #5
 8003696:	69bb      	ldr	r3, [r7, #24]
 8003698:	4413      	add	r3, r2
 800369a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800369e:	461a      	mov	r2, r3
 80036a0:	2320      	movs	r3, #32
 80036a2:	6093      	str	r3, [r2, #8]
 80036a4:	e098      	b.n	80037d8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f040 8093 	bne.w	80037d8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	4a4b      	ldr	r2, [pc, #300]	@ (80037e4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d90f      	bls.n	80036da <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00a      	beq.n	80036da <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	015a      	lsls	r2, r3, #5
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	4413      	add	r3, r2
 80036cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036d0:	461a      	mov	r2, r3
 80036d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036d6:	6093      	str	r3, [r2, #8]
 80036d8:	e07e      	b.n	80037d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	4613      	mov	r3, r2
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	4413      	add	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	4413      	add	r3, r2
 80036ec:	3304      	adds	r3, #4
 80036ee:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a1a      	ldr	r2, [r3, #32]
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	0159      	lsls	r1, r3, #5
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	440b      	add	r3, r1
 80036fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003700:	691b      	ldr	r3, [r3, #16]
 8003702:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003706:	1ad2      	subs	r2, r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d114      	bne.n	800373c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6818      	ldr	r0, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003724:	461a      	mov	r2, r3
 8003726:	2101      	movs	r1, #1
 8003728:	f003 f924 	bl	8006974 <USB_EP0_OutStart>
 800372c:	e006      	b.n	800373c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	441a      	add	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	b2db      	uxtb	r3, r3
 8003740:	4619      	mov	r1, r3
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f008 faa6 	bl	800bc94 <HAL_PCD_DataOutStageCallback>
 8003748:	e046      	b.n	80037d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	4a26      	ldr	r2, [pc, #152]	@ (80037e8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d124      	bne.n	800379c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00a      	beq.n	8003772 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	015a      	lsls	r2, r3, #5
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	4413      	add	r3, r2
 8003764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003768:	461a      	mov	r2, r3
 800376a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800376e:	6093      	str	r3, [r2, #8]
 8003770:	e032      	b.n	80037d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	f003 0320 	and.w	r3, r3, #32
 8003778:	2b00      	cmp	r3, #0
 800377a:	d008      	beq.n	800378e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	015a      	lsls	r2, r3, #5
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	4413      	add	r3, r2
 8003784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003788:	461a      	mov	r2, r3
 800378a:	2320      	movs	r3, #32
 800378c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	b2db      	uxtb	r3, r3
 8003792:	4619      	mov	r1, r3
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f008 fa7d 	bl	800bc94 <HAL_PCD_DataOutStageCallback>
 800379a:	e01d      	b.n	80037d8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d114      	bne.n	80037cc <PCD_EP_OutXfrComplete_int+0x1b0>
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	4613      	mov	r3, r2
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	4413      	add	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	440b      	add	r3, r1
 80037b0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d108      	bne.n	80037cc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6818      	ldr	r0, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80037c4:	461a      	mov	r2, r3
 80037c6:	2100      	movs	r1, #0
 80037c8:	f003 f8d4 	bl	8006974 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	4619      	mov	r1, r3
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f008 fa5e 	bl	800bc94 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3720      	adds	r7, #32
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	4f54300a 	.word	0x4f54300a
 80037e8:	4f54310a 	.word	0x4f54310a

080037ec <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	333c      	adds	r3, #60	@ 0x3c
 8003804:	3304      	adds	r3, #4
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	015a      	lsls	r2, r3, #5
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4413      	add	r3, r2
 8003812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4a15      	ldr	r2, [pc, #84]	@ (8003874 <PCD_EP_OutSetupPacket_int+0x88>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d90e      	bls.n	8003840 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003828:	2b00      	cmp	r3, #0
 800382a:	d009      	beq.n	8003840 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	015a      	lsls	r2, r3, #5
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	4413      	add	r3, r2
 8003834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003838:	461a      	mov	r2, r3
 800383a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800383e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f008 fa15 	bl	800bc70 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	4a0a      	ldr	r2, [pc, #40]	@ (8003874 <PCD_EP_OutSetupPacket_int+0x88>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d90c      	bls.n	8003868 <PCD_EP_OutSetupPacket_int+0x7c>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	799b      	ldrb	r3, [r3, #6]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d108      	bne.n	8003868 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6818      	ldr	r0, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003860:	461a      	mov	r2, r3
 8003862:	2101      	movs	r1, #1
 8003864:	f003 f886 	bl	8006974 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3718      	adds	r7, #24
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	4f54300a 	.word	0x4f54300a

08003878 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	460b      	mov	r3, r1
 8003882:	70fb      	strb	r3, [r7, #3]
 8003884:	4613      	mov	r3, r2
 8003886:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003890:	78fb      	ldrb	r3, [r7, #3]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d107      	bne.n	80038a6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003896:	883b      	ldrh	r3, [r7, #0]
 8003898:	0419      	lsls	r1, r3, #16
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	629a      	str	r2, [r3, #40]	@ 0x28
 80038a4:	e028      	b.n	80038f8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ac:	0c1b      	lsrs	r3, r3, #16
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	4413      	add	r3, r2
 80038b2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80038b4:	2300      	movs	r3, #0
 80038b6:	73fb      	strb	r3, [r7, #15]
 80038b8:	e00d      	b.n	80038d6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	7bfb      	ldrb	r3, [r7, #15]
 80038c0:	3340      	adds	r3, #64	@ 0x40
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4413      	add	r3, r2
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	0c1b      	lsrs	r3, r3, #16
 80038ca:	68ba      	ldr	r2, [r7, #8]
 80038cc:	4413      	add	r3, r2
 80038ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
 80038d2:	3301      	adds	r3, #1
 80038d4:	73fb      	strb	r3, [r7, #15]
 80038d6:	7bfa      	ldrb	r2, [r7, #15]
 80038d8:	78fb      	ldrb	r3, [r7, #3]
 80038da:	3b01      	subs	r3, #1
 80038dc:	429a      	cmp	r2, r3
 80038de:	d3ec      	bcc.n	80038ba <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80038e0:	883b      	ldrh	r3, [r7, #0]
 80038e2:	0418      	lsls	r0, r3, #16
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6819      	ldr	r1, [r3, #0]
 80038e8:	78fb      	ldrb	r3, [r7, #3]
 80038ea:	3b01      	subs	r3, #1
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	4302      	orrs	r2, r0
 80038f0:	3340      	adds	r3, #64	@ 0x40
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	440b      	add	r3, r1
 80038f6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3714      	adds	r7, #20
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	460b      	mov	r3, r1
 8003910:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	887a      	ldrh	r2, [r7, #2]
 8003918:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	460b      	mov	r3, r1
 8003932:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e267      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	2b00      	cmp	r3, #0
 800395c:	d075      	beq.n	8003a4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800395e:	4b88      	ldr	r3, [pc, #544]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f003 030c 	and.w	r3, r3, #12
 8003966:	2b04      	cmp	r3, #4
 8003968:	d00c      	beq.n	8003984 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800396a:	4b85      	ldr	r3, [pc, #532]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003972:	2b08      	cmp	r3, #8
 8003974:	d112      	bne.n	800399c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003976:	4b82      	ldr	r3, [pc, #520]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800397e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003982:	d10b      	bne.n	800399c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003984:	4b7e      	ldr	r3, [pc, #504]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d05b      	beq.n	8003a48 <HAL_RCC_OscConfig+0x108>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d157      	bne.n	8003a48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e242      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039a4:	d106      	bne.n	80039b4 <HAL_RCC_OscConfig+0x74>
 80039a6:	4b76      	ldr	r3, [pc, #472]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a75      	ldr	r2, [pc, #468]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039b0:	6013      	str	r3, [r2, #0]
 80039b2:	e01d      	b.n	80039f0 <HAL_RCC_OscConfig+0xb0>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039bc:	d10c      	bne.n	80039d8 <HAL_RCC_OscConfig+0x98>
 80039be:	4b70      	ldr	r3, [pc, #448]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a6f      	ldr	r2, [pc, #444]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039c8:	6013      	str	r3, [r2, #0]
 80039ca:	4b6d      	ldr	r3, [pc, #436]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a6c      	ldr	r2, [pc, #432]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039d4:	6013      	str	r3, [r2, #0]
 80039d6:	e00b      	b.n	80039f0 <HAL_RCC_OscConfig+0xb0>
 80039d8:	4b69      	ldr	r3, [pc, #420]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a68      	ldr	r2, [pc, #416]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	4b66      	ldr	r3, [pc, #408]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a65      	ldr	r2, [pc, #404]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 80039ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d013      	beq.n	8003a20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f8:	f7fd fd20 	bl	800143c <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a00:	f7fd fd1c 	bl	800143c <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b64      	cmp	r3, #100	@ 0x64
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e207      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a12:	4b5b      	ldr	r3, [pc, #364]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0f0      	beq.n	8003a00 <HAL_RCC_OscConfig+0xc0>
 8003a1e:	e014      	b.n	8003a4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a20:	f7fd fd0c 	bl	800143c <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a28:	f7fd fd08 	bl	800143c <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b64      	cmp	r3, #100	@ 0x64
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e1f3      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a3a:	4b51      	ldr	r3, [pc, #324]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f0      	bne.n	8003a28 <HAL_RCC_OscConfig+0xe8>
 8003a46:	e000      	b.n	8003a4a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d063      	beq.n	8003b1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a56:	4b4a      	ldr	r3, [pc, #296]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f003 030c 	and.w	r3, r3, #12
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00b      	beq.n	8003a7a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a62:	4b47      	ldr	r3, [pc, #284]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a6a:	2b08      	cmp	r3, #8
 8003a6c:	d11c      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a6e:	4b44      	ldr	r3, [pc, #272]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d116      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a7a:	4b41      	ldr	r3, [pc, #260]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d005      	beq.n	8003a92 <HAL_RCC_OscConfig+0x152>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d001      	beq.n	8003a92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e1c7      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a92:	4b3b      	ldr	r3, [pc, #236]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	00db      	lsls	r3, r3, #3
 8003aa0:	4937      	ldr	r1, [pc, #220]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aa6:	e03a      	b.n	8003b1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d020      	beq.n	8003af2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ab0:	4b34      	ldr	r3, [pc, #208]	@ (8003b84 <HAL_RCC_OscConfig+0x244>)
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab6:	f7fd fcc1 	bl	800143c <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003abe:	f7fd fcbd 	bl	800143c <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e1a8      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad0:	4b2b      	ldr	r3, [pc, #172]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0f0      	beq.n	8003abe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003adc:	4b28      	ldr	r3, [pc, #160]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	4925      	ldr	r1, [pc, #148]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	600b      	str	r3, [r1, #0]
 8003af0:	e015      	b.n	8003b1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003af2:	4b24      	ldr	r3, [pc, #144]	@ (8003b84 <HAL_RCC_OscConfig+0x244>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af8:	f7fd fca0 	bl	800143c <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b00:	f7fd fc9c 	bl	800143c <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e187      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b12:	4b1b      	ldr	r3, [pc, #108]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d1f0      	bne.n	8003b00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0308 	and.w	r3, r3, #8
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d036      	beq.n	8003b98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d016      	beq.n	8003b60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b32:	4b15      	ldr	r3, [pc, #84]	@ (8003b88 <HAL_RCC_OscConfig+0x248>)
 8003b34:	2201      	movs	r2, #1
 8003b36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b38:	f7fd fc80 	bl	800143c <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b40:	f7fd fc7c 	bl	800143c <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e167      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b52:	4b0b      	ldr	r3, [pc, #44]	@ (8003b80 <HAL_RCC_OscConfig+0x240>)
 8003b54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d0f0      	beq.n	8003b40 <HAL_RCC_OscConfig+0x200>
 8003b5e:	e01b      	b.n	8003b98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b60:	4b09      	ldr	r3, [pc, #36]	@ (8003b88 <HAL_RCC_OscConfig+0x248>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b66:	f7fd fc69 	bl	800143c <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b6c:	e00e      	b.n	8003b8c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b6e:	f7fd fc65 	bl	800143c <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d907      	bls.n	8003b8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e150      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
 8003b80:	40023800 	.word	0x40023800
 8003b84:	42470000 	.word	0x42470000
 8003b88:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b8c:	4b88      	ldr	r3, [pc, #544]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003b8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1ea      	bne.n	8003b6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0304 	and.w	r3, r3, #4
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 8097 	beq.w	8003cd4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003baa:	4b81      	ldr	r3, [pc, #516]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10f      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	60bb      	str	r3, [r7, #8]
 8003bba:	4b7d      	ldr	r3, [pc, #500]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bbe:	4a7c      	ldr	r2, [pc, #496]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003bc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bc6:	4b7a      	ldr	r3, [pc, #488]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bce:	60bb      	str	r3, [r7, #8]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd6:	4b77      	ldr	r3, [pc, #476]	@ (8003db4 <HAL_RCC_OscConfig+0x474>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d118      	bne.n	8003c14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003be2:	4b74      	ldr	r3, [pc, #464]	@ (8003db4 <HAL_RCC_OscConfig+0x474>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a73      	ldr	r2, [pc, #460]	@ (8003db4 <HAL_RCC_OscConfig+0x474>)
 8003be8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bee:	f7fd fc25 	bl	800143c <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf4:	e008      	b.n	8003c08 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf6:	f7fd fc21 	bl	800143c <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d901      	bls.n	8003c08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e10c      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c08:	4b6a      	ldr	r3, [pc, #424]	@ (8003db4 <HAL_RCC_OscConfig+0x474>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d0f0      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d106      	bne.n	8003c2a <HAL_RCC_OscConfig+0x2ea>
 8003c1c:	4b64      	ldr	r3, [pc, #400]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c20:	4a63      	ldr	r2, [pc, #396]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c22:	f043 0301 	orr.w	r3, r3, #1
 8003c26:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c28:	e01c      	b.n	8003c64 <HAL_RCC_OscConfig+0x324>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	2b05      	cmp	r3, #5
 8003c30:	d10c      	bne.n	8003c4c <HAL_RCC_OscConfig+0x30c>
 8003c32:	4b5f      	ldr	r3, [pc, #380]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c36:	4a5e      	ldr	r2, [pc, #376]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c38:	f043 0304 	orr.w	r3, r3, #4
 8003c3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c3e:	4b5c      	ldr	r3, [pc, #368]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c42:	4a5b      	ldr	r2, [pc, #364]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c44:	f043 0301 	orr.w	r3, r3, #1
 8003c48:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c4a:	e00b      	b.n	8003c64 <HAL_RCC_OscConfig+0x324>
 8003c4c:	4b58      	ldr	r3, [pc, #352]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c50:	4a57      	ldr	r2, [pc, #348]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c52:	f023 0301 	bic.w	r3, r3, #1
 8003c56:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c58:	4b55      	ldr	r3, [pc, #340]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c5c:	4a54      	ldr	r2, [pc, #336]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c5e:	f023 0304 	bic.w	r3, r3, #4
 8003c62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d015      	beq.n	8003c98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c6c:	f7fd fbe6 	bl	800143c <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c72:	e00a      	b.n	8003c8a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c74:	f7fd fbe2 	bl	800143c <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e0cb      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c8a:	4b49      	ldr	r3, [pc, #292]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0ee      	beq.n	8003c74 <HAL_RCC_OscConfig+0x334>
 8003c96:	e014      	b.n	8003cc2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c98:	f7fd fbd0 	bl	800143c <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c9e:	e00a      	b.n	8003cb6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ca0:	f7fd fbcc 	bl	800143c <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e0b5      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cb6:	4b3e      	ldr	r3, [pc, #248]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1ee      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cc2:	7dfb      	ldrb	r3, [r7, #23]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d105      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc8:	4b39      	ldr	r3, [pc, #228]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ccc:	4a38      	ldr	r2, [pc, #224]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003cce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cd2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f000 80a1 	beq.w	8003e20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cde:	4b34      	ldr	r3, [pc, #208]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f003 030c 	and.w	r3, r3, #12
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d05c      	beq.n	8003da4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d141      	bne.n	8003d76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cf2:	4b31      	ldr	r3, [pc, #196]	@ (8003db8 <HAL_RCC_OscConfig+0x478>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf8:	f7fd fba0 	bl	800143c <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cfe:	e008      	b.n	8003d12 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d00:	f7fd fb9c 	bl	800143c <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e087      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d12:	4b27      	ldr	r3, [pc, #156]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d1f0      	bne.n	8003d00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69da      	ldr	r2, [r3, #28]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2c:	019b      	lsls	r3, r3, #6
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d34:	085b      	lsrs	r3, r3, #1
 8003d36:	3b01      	subs	r3, #1
 8003d38:	041b      	lsls	r3, r3, #16
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d40:	061b      	lsls	r3, r3, #24
 8003d42:	491b      	ldr	r1, [pc, #108]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d48:	4b1b      	ldr	r3, [pc, #108]	@ (8003db8 <HAL_RCC_OscConfig+0x478>)
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d4e:	f7fd fb75 	bl	800143c <HAL_GetTick>
 8003d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d54:	e008      	b.n	8003d68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d56:	f7fd fb71 	bl	800143c <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d901      	bls.n	8003d68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e05c      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d68:	4b11      	ldr	r3, [pc, #68]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d0f0      	beq.n	8003d56 <HAL_RCC_OscConfig+0x416>
 8003d74:	e054      	b.n	8003e20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d76:	4b10      	ldr	r3, [pc, #64]	@ (8003db8 <HAL_RCC_OscConfig+0x478>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7c:	f7fd fb5e 	bl	800143c <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d84:	f7fd fb5a 	bl	800143c <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e045      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d96:	4b06      	ldr	r3, [pc, #24]	@ (8003db0 <HAL_RCC_OscConfig+0x470>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f0      	bne.n	8003d84 <HAL_RCC_OscConfig+0x444>
 8003da2:	e03d      	b.n	8003e20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d107      	bne.n	8003dbc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e038      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
 8003db0:	40023800 	.word	0x40023800
 8003db4:	40007000 	.word	0x40007000
 8003db8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e2c <HAL_RCC_OscConfig+0x4ec>)
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d028      	beq.n	8003e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d121      	bne.n	8003e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d11a      	bne.n	8003e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003dec:	4013      	ands	r3, r2
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003df2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d111      	bne.n	8003e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e02:	085b      	lsrs	r3, r3, #1
 8003e04:	3b01      	subs	r3, #1
 8003e06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d107      	bne.n	8003e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d001      	beq.n	8003e20 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e000      	b.n	8003e22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3718      	adds	r7, #24
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	40023800 	.word	0x40023800

08003e30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d101      	bne.n	8003e44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e0cc      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e44:	4b68      	ldr	r3, [pc, #416]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0307 	and.w	r3, r3, #7
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d90c      	bls.n	8003e6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e52:	4b65      	ldr	r3, [pc, #404]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	b2d2      	uxtb	r2, r2
 8003e58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e5a:	4b63      	ldr	r3, [pc, #396]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	683a      	ldr	r2, [r7, #0]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d001      	beq.n	8003e6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e0b8      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d020      	beq.n	8003eba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0304 	and.w	r3, r3, #4
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d005      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e84:	4b59      	ldr	r3, [pc, #356]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	4a58      	ldr	r2, [pc, #352]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003e8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0308 	and.w	r3, r3, #8
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d005      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e9c:	4b53      	ldr	r3, [pc, #332]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	4a52      	ldr	r2, [pc, #328]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003ea2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ea6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea8:	4b50      	ldr	r3, [pc, #320]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	494d      	ldr	r1, [pc, #308]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d044      	beq.n	8003f50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d107      	bne.n	8003ede <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ece:	4b47      	ldr	r3, [pc, #284]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d119      	bne.n	8003f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e07f      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d003      	beq.n	8003eee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eea:	2b03      	cmp	r3, #3
 8003eec:	d107      	bne.n	8003efe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eee:	4b3f      	ldr	r3, [pc, #252]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d109      	bne.n	8003f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e06f      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efe:	4b3b      	ldr	r3, [pc, #236]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e067      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f0e:	4b37      	ldr	r3, [pc, #220]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f023 0203 	bic.w	r2, r3, #3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	4934      	ldr	r1, [pc, #208]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f20:	f7fd fa8c 	bl	800143c <HAL_GetTick>
 8003f24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f26:	e00a      	b.n	8003f3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f28:	f7fd fa88 	bl	800143c <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e04f      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f3e:	4b2b      	ldr	r3, [pc, #172]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f003 020c 	and.w	r2, r3, #12
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d1eb      	bne.n	8003f28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f50:	4b25      	ldr	r3, [pc, #148]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0307 	and.w	r3, r3, #7
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d20c      	bcs.n	8003f78 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f5e:	4b22      	ldr	r3, [pc, #136]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	b2d2      	uxtb	r2, r2
 8003f64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f66:	4b20      	ldr	r3, [pc, #128]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0307 	and.w	r3, r3, #7
 8003f6e:	683a      	ldr	r2, [r7, #0]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d001      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e032      	b.n	8003fde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0304 	and.w	r3, r3, #4
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d008      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f84:	4b19      	ldr	r3, [pc, #100]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	4916      	ldr	r1, [pc, #88]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0308 	and.w	r3, r3, #8
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d009      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fa2:	4b12      	ldr	r3, [pc, #72]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	490e      	ldr	r1, [pc, #56]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fb6:	f000 f821 	bl	8003ffc <HAL_RCC_GetSysClockFreq>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003fec <HAL_RCC_ClockConfig+0x1bc>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	091b      	lsrs	r3, r3, #4
 8003fc2:	f003 030f 	and.w	r3, r3, #15
 8003fc6:	490a      	ldr	r1, [pc, #40]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc8:	5ccb      	ldrb	r3, [r1, r3]
 8003fca:	fa22 f303 	lsr.w	r3, r2, r3
 8003fce:	4a09      	ldr	r2, [pc, #36]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003fd2:	4b09      	ldr	r3, [pc, #36]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1c8>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fd f908 	bl	80011ec <HAL_InitTick>

  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	40023c00 	.word	0x40023c00
 8003fec:	40023800 	.word	0x40023800
 8003ff0:	0800c4f8 	.word	0x0800c4f8
 8003ff4:	20000000 	.word	0x20000000
 8003ff8:	20000004 	.word	0x20000004

08003ffc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ffc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004000:	b094      	sub	sp, #80	@ 0x50
 8004002:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800400c:	2300      	movs	r3, #0
 800400e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004010:	2300      	movs	r3, #0
 8004012:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004014:	4b79      	ldr	r3, [pc, #484]	@ (80041fc <HAL_RCC_GetSysClockFreq+0x200>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f003 030c 	and.w	r3, r3, #12
 800401c:	2b08      	cmp	r3, #8
 800401e:	d00d      	beq.n	800403c <HAL_RCC_GetSysClockFreq+0x40>
 8004020:	2b08      	cmp	r3, #8
 8004022:	f200 80e1 	bhi.w	80041e8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004026:	2b00      	cmp	r3, #0
 8004028:	d002      	beq.n	8004030 <HAL_RCC_GetSysClockFreq+0x34>
 800402a:	2b04      	cmp	r3, #4
 800402c:	d003      	beq.n	8004036 <HAL_RCC_GetSysClockFreq+0x3a>
 800402e:	e0db      	b.n	80041e8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004030:	4b73      	ldr	r3, [pc, #460]	@ (8004200 <HAL_RCC_GetSysClockFreq+0x204>)
 8004032:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004034:	e0db      	b.n	80041ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004036:	4b73      	ldr	r3, [pc, #460]	@ (8004204 <HAL_RCC_GetSysClockFreq+0x208>)
 8004038:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800403a:	e0d8      	b.n	80041ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800403c:	4b6f      	ldr	r3, [pc, #444]	@ (80041fc <HAL_RCC_GetSysClockFreq+0x200>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004044:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004046:	4b6d      	ldr	r3, [pc, #436]	@ (80041fc <HAL_RCC_GetSysClockFreq+0x200>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d063      	beq.n	800411a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004052:	4b6a      	ldr	r3, [pc, #424]	@ (80041fc <HAL_RCC_GetSysClockFreq+0x200>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	099b      	lsrs	r3, r3, #6
 8004058:	2200      	movs	r2, #0
 800405a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800405c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800405e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004064:	633b      	str	r3, [r7, #48]	@ 0x30
 8004066:	2300      	movs	r3, #0
 8004068:	637b      	str	r3, [r7, #52]	@ 0x34
 800406a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800406e:	4622      	mov	r2, r4
 8004070:	462b      	mov	r3, r5
 8004072:	f04f 0000 	mov.w	r0, #0
 8004076:	f04f 0100 	mov.w	r1, #0
 800407a:	0159      	lsls	r1, r3, #5
 800407c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004080:	0150      	lsls	r0, r2, #5
 8004082:	4602      	mov	r2, r0
 8004084:	460b      	mov	r3, r1
 8004086:	4621      	mov	r1, r4
 8004088:	1a51      	subs	r1, r2, r1
 800408a:	6139      	str	r1, [r7, #16]
 800408c:	4629      	mov	r1, r5
 800408e:	eb63 0301 	sbc.w	r3, r3, r1
 8004092:	617b      	str	r3, [r7, #20]
 8004094:	f04f 0200 	mov.w	r2, #0
 8004098:	f04f 0300 	mov.w	r3, #0
 800409c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040a0:	4659      	mov	r1, fp
 80040a2:	018b      	lsls	r3, r1, #6
 80040a4:	4651      	mov	r1, sl
 80040a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040aa:	4651      	mov	r1, sl
 80040ac:	018a      	lsls	r2, r1, #6
 80040ae:	4651      	mov	r1, sl
 80040b0:	ebb2 0801 	subs.w	r8, r2, r1
 80040b4:	4659      	mov	r1, fp
 80040b6:	eb63 0901 	sbc.w	r9, r3, r1
 80040ba:	f04f 0200 	mov.w	r2, #0
 80040be:	f04f 0300 	mov.w	r3, #0
 80040c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040ce:	4690      	mov	r8, r2
 80040d0:	4699      	mov	r9, r3
 80040d2:	4623      	mov	r3, r4
 80040d4:	eb18 0303 	adds.w	r3, r8, r3
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	462b      	mov	r3, r5
 80040dc:	eb49 0303 	adc.w	r3, r9, r3
 80040e0:	60fb      	str	r3, [r7, #12]
 80040e2:	f04f 0200 	mov.w	r2, #0
 80040e6:	f04f 0300 	mov.w	r3, #0
 80040ea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80040ee:	4629      	mov	r1, r5
 80040f0:	024b      	lsls	r3, r1, #9
 80040f2:	4621      	mov	r1, r4
 80040f4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040f8:	4621      	mov	r1, r4
 80040fa:	024a      	lsls	r2, r1, #9
 80040fc:	4610      	mov	r0, r2
 80040fe:	4619      	mov	r1, r3
 8004100:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004102:	2200      	movs	r2, #0
 8004104:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004106:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004108:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800410c:	f7fc f860 	bl	80001d0 <__aeabi_uldivmod>
 8004110:	4602      	mov	r2, r0
 8004112:	460b      	mov	r3, r1
 8004114:	4613      	mov	r3, r2
 8004116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004118:	e058      	b.n	80041cc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800411a:	4b38      	ldr	r3, [pc, #224]	@ (80041fc <HAL_RCC_GetSysClockFreq+0x200>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	099b      	lsrs	r3, r3, #6
 8004120:	2200      	movs	r2, #0
 8004122:	4618      	mov	r0, r3
 8004124:	4611      	mov	r1, r2
 8004126:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800412a:	623b      	str	r3, [r7, #32]
 800412c:	2300      	movs	r3, #0
 800412e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004130:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004134:	4642      	mov	r2, r8
 8004136:	464b      	mov	r3, r9
 8004138:	f04f 0000 	mov.w	r0, #0
 800413c:	f04f 0100 	mov.w	r1, #0
 8004140:	0159      	lsls	r1, r3, #5
 8004142:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004146:	0150      	lsls	r0, r2, #5
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	4641      	mov	r1, r8
 800414e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004152:	4649      	mov	r1, r9
 8004154:	eb63 0b01 	sbc.w	fp, r3, r1
 8004158:	f04f 0200 	mov.w	r2, #0
 800415c:	f04f 0300 	mov.w	r3, #0
 8004160:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004164:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004168:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800416c:	ebb2 040a 	subs.w	r4, r2, sl
 8004170:	eb63 050b 	sbc.w	r5, r3, fp
 8004174:	f04f 0200 	mov.w	r2, #0
 8004178:	f04f 0300 	mov.w	r3, #0
 800417c:	00eb      	lsls	r3, r5, #3
 800417e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004182:	00e2      	lsls	r2, r4, #3
 8004184:	4614      	mov	r4, r2
 8004186:	461d      	mov	r5, r3
 8004188:	4643      	mov	r3, r8
 800418a:	18e3      	adds	r3, r4, r3
 800418c:	603b      	str	r3, [r7, #0]
 800418e:	464b      	mov	r3, r9
 8004190:	eb45 0303 	adc.w	r3, r5, r3
 8004194:	607b      	str	r3, [r7, #4]
 8004196:	f04f 0200 	mov.w	r2, #0
 800419a:	f04f 0300 	mov.w	r3, #0
 800419e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041a2:	4629      	mov	r1, r5
 80041a4:	028b      	lsls	r3, r1, #10
 80041a6:	4621      	mov	r1, r4
 80041a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041ac:	4621      	mov	r1, r4
 80041ae:	028a      	lsls	r2, r1, #10
 80041b0:	4610      	mov	r0, r2
 80041b2:	4619      	mov	r1, r3
 80041b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041b6:	2200      	movs	r2, #0
 80041b8:	61bb      	str	r3, [r7, #24]
 80041ba:	61fa      	str	r2, [r7, #28]
 80041bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041c0:	f7fc f806 	bl	80001d0 <__aeabi_uldivmod>
 80041c4:	4602      	mov	r2, r0
 80041c6:	460b      	mov	r3, r1
 80041c8:	4613      	mov	r3, r2
 80041ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80041cc:	4b0b      	ldr	r3, [pc, #44]	@ (80041fc <HAL_RCC_GetSysClockFreq+0x200>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	0c1b      	lsrs	r3, r3, #16
 80041d2:	f003 0303 	and.w	r3, r3, #3
 80041d6:	3301      	adds	r3, #1
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80041dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041e6:	e002      	b.n	80041ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041e8:	4b05      	ldr	r3, [pc, #20]	@ (8004200 <HAL_RCC_GetSysClockFreq+0x204>)
 80041ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3750      	adds	r7, #80	@ 0x50
 80041f4:	46bd      	mov	sp, r7
 80041f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041fa:	bf00      	nop
 80041fc:	40023800 	.word	0x40023800
 8004200:	00f42400 	.word	0x00f42400
 8004204:	007a1200 	.word	0x007a1200

08004208 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004208:	b480      	push	{r7}
 800420a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800420c:	4b03      	ldr	r3, [pc, #12]	@ (800421c <HAL_RCC_GetHCLKFreq+0x14>)
 800420e:	681b      	ldr	r3, [r3, #0]
}
 8004210:	4618      	mov	r0, r3
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	20000000 	.word	0x20000000

08004220 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004224:	f7ff fff0 	bl	8004208 <HAL_RCC_GetHCLKFreq>
 8004228:	4602      	mov	r2, r0
 800422a:	4b05      	ldr	r3, [pc, #20]	@ (8004240 <HAL_RCC_GetPCLK1Freq+0x20>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	0a9b      	lsrs	r3, r3, #10
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	4903      	ldr	r1, [pc, #12]	@ (8004244 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004236:	5ccb      	ldrb	r3, [r1, r3]
 8004238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800423c:	4618      	mov	r0, r3
 800423e:	bd80      	pop	{r7, pc}
 8004240:	40023800 	.word	0x40023800
 8004244:	0800c508 	.word	0x0800c508

08004248 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	220f      	movs	r2, #15
 8004256:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004258:	4b12      	ldr	r3, [pc, #72]	@ (80042a4 <HAL_RCC_GetClockConfig+0x5c>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f003 0203 	and.w	r2, r3, #3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004264:	4b0f      	ldr	r3, [pc, #60]	@ (80042a4 <HAL_RCC_GetClockConfig+0x5c>)
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004270:	4b0c      	ldr	r3, [pc, #48]	@ (80042a4 <HAL_RCC_GetClockConfig+0x5c>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800427c:	4b09      	ldr	r3, [pc, #36]	@ (80042a4 <HAL_RCC_GetClockConfig+0x5c>)
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	08db      	lsrs	r3, r3, #3
 8004282:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800428a:	4b07      	ldr	r3, [pc, #28]	@ (80042a8 <HAL_RCC_GetClockConfig+0x60>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0207 	and.w	r2, r3, #7
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	601a      	str	r2, [r3, #0]
}
 8004296:	bf00      	nop
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	40023800 	.word	0x40023800
 80042a8:	40023c00 	.word	0x40023c00

080042ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d101      	bne.n	80042be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e041      	b.n	8004342 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d106      	bne.n	80042d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7fc ff2e 	bl	8001134 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2202      	movs	r2, #2
 80042dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	3304      	adds	r3, #4
 80042e8:	4619      	mov	r1, r3
 80042ea:	4610      	mov	r0, r2
 80042ec:	f000 fd2c 	bl	8004d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3708      	adds	r7, #8
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
	...

0800434c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b01      	cmp	r3, #1
 800435e:	d001      	beq.n	8004364 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e046      	b.n	80043f2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2202      	movs	r2, #2
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a23      	ldr	r2, [pc, #140]	@ (8004400 <HAL_TIM_Base_Start+0xb4>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d022      	beq.n	80043bc <HAL_TIM_Base_Start+0x70>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800437e:	d01d      	beq.n	80043bc <HAL_TIM_Base_Start+0x70>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a1f      	ldr	r2, [pc, #124]	@ (8004404 <HAL_TIM_Base_Start+0xb8>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d018      	beq.n	80043bc <HAL_TIM_Base_Start+0x70>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a1e      	ldr	r2, [pc, #120]	@ (8004408 <HAL_TIM_Base_Start+0xbc>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d013      	beq.n	80043bc <HAL_TIM_Base_Start+0x70>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a1c      	ldr	r2, [pc, #112]	@ (800440c <HAL_TIM_Base_Start+0xc0>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d00e      	beq.n	80043bc <HAL_TIM_Base_Start+0x70>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a1b      	ldr	r2, [pc, #108]	@ (8004410 <HAL_TIM_Base_Start+0xc4>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d009      	beq.n	80043bc <HAL_TIM_Base_Start+0x70>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a19      	ldr	r2, [pc, #100]	@ (8004414 <HAL_TIM_Base_Start+0xc8>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d004      	beq.n	80043bc <HAL_TIM_Base_Start+0x70>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a18      	ldr	r2, [pc, #96]	@ (8004418 <HAL_TIM_Base_Start+0xcc>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d111      	bne.n	80043e0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 0307 	and.w	r3, r3, #7
 80043c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2b06      	cmp	r3, #6
 80043cc:	d010      	beq.n	80043f0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f042 0201 	orr.w	r2, r2, #1
 80043dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043de:	e007      	b.n	80043f0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0201 	orr.w	r2, r2, #1
 80043ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	40010000 	.word	0x40010000
 8004404:	40000400 	.word	0x40000400
 8004408:	40000800 	.word	0x40000800
 800440c:	40000c00 	.word	0x40000c00
 8004410:	40010400 	.word	0x40010400
 8004414:	40014000 	.word	0x40014000
 8004418:	40001800 	.word	0x40001800

0800441c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b01      	cmp	r3, #1
 800442e:	d001      	beq.n	8004434 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e04e      	b.n	80044d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2202      	movs	r2, #2
 8004438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68da      	ldr	r2, [r3, #12]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0201 	orr.w	r2, r2, #1
 800444a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a23      	ldr	r2, [pc, #140]	@ (80044e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d022      	beq.n	800449c <HAL_TIM_Base_Start_IT+0x80>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800445e:	d01d      	beq.n	800449c <HAL_TIM_Base_Start_IT+0x80>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a1f      	ldr	r2, [pc, #124]	@ (80044e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d018      	beq.n	800449c <HAL_TIM_Base_Start_IT+0x80>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a1e      	ldr	r2, [pc, #120]	@ (80044e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d013      	beq.n	800449c <HAL_TIM_Base_Start_IT+0x80>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a1c      	ldr	r2, [pc, #112]	@ (80044ec <HAL_TIM_Base_Start_IT+0xd0>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d00e      	beq.n	800449c <HAL_TIM_Base_Start_IT+0x80>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a1b      	ldr	r2, [pc, #108]	@ (80044f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d009      	beq.n	800449c <HAL_TIM_Base_Start_IT+0x80>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a19      	ldr	r2, [pc, #100]	@ (80044f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d004      	beq.n	800449c <HAL_TIM_Base_Start_IT+0x80>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a18      	ldr	r2, [pc, #96]	@ (80044f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d111      	bne.n	80044c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f003 0307 	and.w	r3, r3, #7
 80044a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2b06      	cmp	r3, #6
 80044ac:	d010      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f042 0201 	orr.w	r2, r2, #1
 80044bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044be:	e007      	b.n	80044d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f042 0201 	orr.w	r2, r2, #1
 80044ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3714      	adds	r7, #20
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	40010000 	.word	0x40010000
 80044e4:	40000400 	.word	0x40000400
 80044e8:	40000800 	.word	0x40000800
 80044ec:	40000c00 	.word	0x40000c00
 80044f0:	40010400 	.word	0x40010400
 80044f4:	40014000 	.word	0x40014000
 80044f8:	40001800 	.word	0x40001800

080044fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d101      	bne.n	800450e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e041      	b.n	8004592 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d106      	bne.n	8004528 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f7fc fd12 	bl	8000f4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2202      	movs	r2, #2
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3304      	adds	r3, #4
 8004538:	4619      	mov	r1, r3
 800453a:	4610      	mov	r0, r2
 800453c:	f000 fc04 	bl	8004d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
	...

0800459c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d109      	bne.n	80045c0 <HAL_TIM_PWM_Start+0x24>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	bf14      	ite	ne
 80045b8:	2301      	movne	r3, #1
 80045ba:	2300      	moveq	r3, #0
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	e022      	b.n	8004606 <HAL_TIM_PWM_Start+0x6a>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	2b04      	cmp	r3, #4
 80045c4:	d109      	bne.n	80045da <HAL_TIM_PWM_Start+0x3e>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	bf14      	ite	ne
 80045d2:	2301      	movne	r3, #1
 80045d4:	2300      	moveq	r3, #0
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	e015      	b.n	8004606 <HAL_TIM_PWM_Start+0x6a>
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b08      	cmp	r3, #8
 80045de:	d109      	bne.n	80045f4 <HAL_TIM_PWM_Start+0x58>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	bf14      	ite	ne
 80045ec:	2301      	movne	r3, #1
 80045ee:	2300      	moveq	r3, #0
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	e008      	b.n	8004606 <HAL_TIM_PWM_Start+0x6a>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	bf14      	ite	ne
 8004600:	2301      	movne	r3, #1
 8004602:	2300      	moveq	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e07c      	b.n	8004708 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d104      	bne.n	800461e <HAL_TIM_PWM_Start+0x82>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800461c:	e013      	b.n	8004646 <HAL_TIM_PWM_Start+0xaa>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	2b04      	cmp	r3, #4
 8004622:	d104      	bne.n	800462e <HAL_TIM_PWM_Start+0x92>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800462c:	e00b      	b.n	8004646 <HAL_TIM_PWM_Start+0xaa>
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	2b08      	cmp	r3, #8
 8004632:	d104      	bne.n	800463e <HAL_TIM_PWM_Start+0xa2>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800463c:	e003      	b.n	8004646 <HAL_TIM_PWM_Start+0xaa>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2202      	movs	r2, #2
 8004642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2201      	movs	r2, #1
 800464c:	6839      	ldr	r1, [r7, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f000 fdd0 	bl	80051f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a2d      	ldr	r2, [pc, #180]	@ (8004710 <HAL_TIM_PWM_Start+0x174>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d004      	beq.n	8004668 <HAL_TIM_PWM_Start+0xcc>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a2c      	ldr	r2, [pc, #176]	@ (8004714 <HAL_TIM_PWM_Start+0x178>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d101      	bne.n	800466c <HAL_TIM_PWM_Start+0xd0>
 8004668:	2301      	movs	r3, #1
 800466a:	e000      	b.n	800466e <HAL_TIM_PWM_Start+0xd2>
 800466c:	2300      	movs	r3, #0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d007      	beq.n	8004682 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004680:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a22      	ldr	r2, [pc, #136]	@ (8004710 <HAL_TIM_PWM_Start+0x174>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d022      	beq.n	80046d2 <HAL_TIM_PWM_Start+0x136>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004694:	d01d      	beq.n	80046d2 <HAL_TIM_PWM_Start+0x136>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a1f      	ldr	r2, [pc, #124]	@ (8004718 <HAL_TIM_PWM_Start+0x17c>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d018      	beq.n	80046d2 <HAL_TIM_PWM_Start+0x136>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a1d      	ldr	r2, [pc, #116]	@ (800471c <HAL_TIM_PWM_Start+0x180>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d013      	beq.n	80046d2 <HAL_TIM_PWM_Start+0x136>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004720 <HAL_TIM_PWM_Start+0x184>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00e      	beq.n	80046d2 <HAL_TIM_PWM_Start+0x136>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a16      	ldr	r2, [pc, #88]	@ (8004714 <HAL_TIM_PWM_Start+0x178>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d009      	beq.n	80046d2 <HAL_TIM_PWM_Start+0x136>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a18      	ldr	r2, [pc, #96]	@ (8004724 <HAL_TIM_PWM_Start+0x188>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d004      	beq.n	80046d2 <HAL_TIM_PWM_Start+0x136>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a16      	ldr	r2, [pc, #88]	@ (8004728 <HAL_TIM_PWM_Start+0x18c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d111      	bne.n	80046f6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f003 0307 	and.w	r3, r3, #7
 80046dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2b06      	cmp	r3, #6
 80046e2:	d010      	beq.n	8004706 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046f4:	e007      	b.n	8004706 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f042 0201 	orr.w	r2, r2, #1
 8004704:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	3710      	adds	r7, #16
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	40010000 	.word	0x40010000
 8004714:	40010400 	.word	0x40010400
 8004718:	40000400 	.word	0x40000400
 800471c:	40000800 	.word	0x40000800
 8004720:	40000c00 	.word	0x40000c00
 8004724:	40014000 	.word	0x40014000
 8004728:	40001800 	.word	0x40001800

0800472c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b086      	sub	sp, #24
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d101      	bne.n	8004740 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e097      	b.n	8004870 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004746:	b2db      	uxtb	r3, r3
 8004748:	2b00      	cmp	r3, #0
 800474a:	d106      	bne.n	800475a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f7fc fc1b 	bl	8000f90 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2202      	movs	r2, #2
 800475e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6812      	ldr	r2, [r2, #0]
 800476c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004770:	f023 0307 	bic.w	r3, r3, #7
 8004774:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	3304      	adds	r3, #4
 800477e:	4619      	mov	r1, r3
 8004780:	4610      	mov	r0, r2
 8004782:	f000 fae1 	bl	8004d48 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047ae:	f023 0303 	bic.w	r3, r3, #3
 80047b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	699b      	ldr	r3, [r3, #24]
 80047bc:	021b      	lsls	r3, r3, #8
 80047be:	4313      	orrs	r3, r2
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80047cc:	f023 030c 	bic.w	r3, r3, #12
 80047d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	68da      	ldr	r2, [r3, #12]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	69db      	ldr	r3, [r3, #28]
 80047e6:	021b      	lsls	r3, r3, #8
 80047e8:	4313      	orrs	r3, r2
 80047ea:	693a      	ldr	r2, [r7, #16]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	011a      	lsls	r2, r3, #4
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	031b      	lsls	r3, r3, #12
 80047fc:	4313      	orrs	r3, r2
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	4313      	orrs	r3, r2
 8004802:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800480a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004812:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685a      	ldr	r2, [r3, #4]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	011b      	lsls	r3, r3, #4
 800481e:	4313      	orrs	r3, r2
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800486e:	2300      	movs	r3, #0
}
 8004870:	4618      	mov	r0, r3
 8004872:	3718      	adds	r7, #24
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004888:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004890:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004898:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80048a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d110      	bne.n	80048ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048a8:	7bfb      	ldrb	r3, [r7, #15]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d102      	bne.n	80048b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80048ae:	7b7b      	ldrb	r3, [r7, #13]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d001      	beq.n	80048b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e069      	b.n	800498c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2202      	movs	r2, #2
 80048bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048c8:	e031      	b.n	800492e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d110      	bne.n	80048f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80048d0:	7bbb      	ldrb	r3, [r7, #14]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d102      	bne.n	80048dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80048d6:	7b3b      	ldrb	r3, [r7, #12]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d001      	beq.n	80048e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e055      	b.n	800498c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2202      	movs	r2, #2
 80048e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2202      	movs	r2, #2
 80048ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048f0:	e01d      	b.n	800492e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048f2:	7bfb      	ldrb	r3, [r7, #15]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d108      	bne.n	800490a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80048f8:	7bbb      	ldrb	r3, [r7, #14]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d105      	bne.n	800490a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048fe:	7b7b      	ldrb	r3, [r7, #13]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d102      	bne.n	800490a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004904:	7b3b      	ldrb	r3, [r7, #12]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d001      	beq.n	800490e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e03e      	b.n	800498c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2202      	movs	r2, #2
 8004912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2202      	movs	r2, #2
 800491a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2202      	movs	r2, #2
 8004922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2202      	movs	r2, #2
 800492a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <HAL_TIM_Encoder_Start+0xc4>
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	2b04      	cmp	r3, #4
 8004938:	d008      	beq.n	800494c <HAL_TIM_Encoder_Start+0xd4>
 800493a:	e00f      	b.n	800495c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2201      	movs	r2, #1
 8004942:	2100      	movs	r1, #0
 8004944:	4618      	mov	r0, r3
 8004946:	f000 fc55 	bl	80051f4 <TIM_CCxChannelCmd>
      break;
 800494a:	e016      	b.n	800497a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2201      	movs	r2, #1
 8004952:	2104      	movs	r1, #4
 8004954:	4618      	mov	r0, r3
 8004956:	f000 fc4d 	bl	80051f4 <TIM_CCxChannelCmd>
      break;
 800495a:	e00e      	b.n	800497a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2201      	movs	r2, #1
 8004962:	2100      	movs	r1, #0
 8004964:	4618      	mov	r0, r3
 8004966:	f000 fc45 	bl	80051f4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2201      	movs	r2, #1
 8004970:	2104      	movs	r1, #4
 8004972:	4618      	mov	r0, r3
 8004974:	f000 fc3e 	bl	80051f4 <TIM_CCxChannelCmd>
      break;
 8004978:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f042 0201 	orr.w	r2, r2, #1
 8004988:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d020      	beq.n	80049f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f003 0302 	and.w	r3, r3, #2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d01b      	beq.n	80049f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f06f 0202 	mvn.w	r2, #2
 80049c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	f003 0303 	and.w	r3, r3, #3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 f994 	bl	8004d0c <HAL_TIM_IC_CaptureCallback>
 80049e4:	e005      	b.n	80049f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 f986 	bl	8004cf8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f997 	bl	8004d20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	f003 0304 	and.w	r3, r3, #4
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d020      	beq.n	8004a44 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d01b      	beq.n	8004a44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f06f 0204 	mvn.w	r2, #4
 8004a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2202      	movs	r2, #2
 8004a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f96e 	bl	8004d0c <HAL_TIM_IC_CaptureCallback>
 8004a30:	e005      	b.n	8004a3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f960 	bl	8004cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f971 	bl	8004d20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d020      	beq.n	8004a90 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f003 0308 	and.w	r3, r3, #8
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d01b      	beq.n	8004a90 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f06f 0208 	mvn.w	r2, #8
 8004a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2204      	movs	r2, #4
 8004a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	69db      	ldr	r3, [r3, #28]
 8004a6e:	f003 0303 	and.w	r3, r3, #3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f948 	bl	8004d0c <HAL_TIM_IC_CaptureCallback>
 8004a7c:	e005      	b.n	8004a8a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f93a 	bl	8004cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f94b 	bl	8004d20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f003 0310 	and.w	r3, r3, #16
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d020      	beq.n	8004adc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0310 	and.w	r3, r3, #16
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d01b      	beq.n	8004adc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0210 	mvn.w	r2, #16
 8004aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2208      	movs	r2, #8
 8004ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f922 	bl	8004d0c <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f914 	bl	8004cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f925 	bl	8004d20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00c      	beq.n	8004b00 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d007      	beq.n	8004b00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f06f 0201 	mvn.w	r2, #1
 8004af8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f7fc f94a 	bl	8000d94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00c      	beq.n	8004b24 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d007      	beq.n	8004b24 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004b1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 fc66 	bl	80053f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00c      	beq.n	8004b48 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d007      	beq.n	8004b48 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004b40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f8f6 	bl	8004d34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	f003 0320 	and.w	r3, r3, #32
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00c      	beq.n	8004b6c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f003 0320 	and.w	r3, r3, #32
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d007      	beq.n	8004b6c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f06f 0220 	mvn.w	r2, #32
 8004b64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 fc38 	bl	80053dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b6c:	bf00      	nop
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b086      	sub	sp, #24
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b80:	2300      	movs	r3, #0
 8004b82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d101      	bne.n	8004b92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b8e:	2302      	movs	r3, #2
 8004b90:	e0ae      	b.n	8004cf0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2b0c      	cmp	r3, #12
 8004b9e:	f200 809f 	bhi.w	8004ce0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ba8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba8:	08004bdd 	.word	0x08004bdd
 8004bac:	08004ce1 	.word	0x08004ce1
 8004bb0:	08004ce1 	.word	0x08004ce1
 8004bb4:	08004ce1 	.word	0x08004ce1
 8004bb8:	08004c1d 	.word	0x08004c1d
 8004bbc:	08004ce1 	.word	0x08004ce1
 8004bc0:	08004ce1 	.word	0x08004ce1
 8004bc4:	08004ce1 	.word	0x08004ce1
 8004bc8:	08004c5f 	.word	0x08004c5f
 8004bcc:	08004ce1 	.word	0x08004ce1
 8004bd0:	08004ce1 	.word	0x08004ce1
 8004bd4:	08004ce1 	.word	0x08004ce1
 8004bd8:	08004c9f 	.word	0x08004c9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68b9      	ldr	r1, [r7, #8]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f000 f956 	bl	8004e94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699a      	ldr	r2, [r3, #24]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0208 	orr.w	r2, r2, #8
 8004bf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	699a      	ldr	r2, [r3, #24]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0204 	bic.w	r2, r2, #4
 8004c06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6999      	ldr	r1, [r3, #24]
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	691a      	ldr	r2, [r3, #16]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	619a      	str	r2, [r3, #24]
      break;
 8004c1a:	e064      	b.n	8004ce6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68b9      	ldr	r1, [r7, #8]
 8004c22:	4618      	mov	r0, r3
 8004c24:	f000 f9a6 	bl	8004f74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	699a      	ldr	r2, [r3, #24]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	699a      	ldr	r2, [r3, #24]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6999      	ldr	r1, [r3, #24]
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	021a      	lsls	r2, r3, #8
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	619a      	str	r2, [r3, #24]
      break;
 8004c5c:	e043      	b.n	8004ce6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68b9      	ldr	r1, [r7, #8]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f000 f9fb 	bl	8005060 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	69da      	ldr	r2, [r3, #28]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f042 0208 	orr.w	r2, r2, #8
 8004c78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	69da      	ldr	r2, [r3, #28]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f022 0204 	bic.w	r2, r2, #4
 8004c88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	69d9      	ldr	r1, [r3, #28]
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	691a      	ldr	r2, [r3, #16]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	61da      	str	r2, [r3, #28]
      break;
 8004c9c:	e023      	b.n	8004ce6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68b9      	ldr	r1, [r7, #8]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f000 fa4f 	bl	8005148 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	69da      	ldr	r2, [r3, #28]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	69da      	ldr	r2, [r3, #28]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	69d9      	ldr	r1, [r3, #28]
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	021a      	lsls	r2, r3, #8
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	61da      	str	r2, [r3, #28]
      break;
 8004cde:	e002      	b.n	8004ce6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ce4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3718      	adds	r7, #24
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a43      	ldr	r2, [pc, #268]	@ (8004e68 <TIM_Base_SetConfig+0x120>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d013      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d66:	d00f      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a40      	ldr	r2, [pc, #256]	@ (8004e6c <TIM_Base_SetConfig+0x124>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d00b      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a3f      	ldr	r2, [pc, #252]	@ (8004e70 <TIM_Base_SetConfig+0x128>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d007      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a3e      	ldr	r2, [pc, #248]	@ (8004e74 <TIM_Base_SetConfig+0x12c>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d003      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a3d      	ldr	r2, [pc, #244]	@ (8004e78 <TIM_Base_SetConfig+0x130>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d108      	bne.n	8004d9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a32      	ldr	r2, [pc, #200]	@ (8004e68 <TIM_Base_SetConfig+0x120>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d02b      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da8:	d027      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a2f      	ldr	r2, [pc, #188]	@ (8004e6c <TIM_Base_SetConfig+0x124>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d023      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a2e      	ldr	r2, [pc, #184]	@ (8004e70 <TIM_Base_SetConfig+0x128>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d01f      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a2d      	ldr	r2, [pc, #180]	@ (8004e74 <TIM_Base_SetConfig+0x12c>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d01b      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a2c      	ldr	r2, [pc, #176]	@ (8004e78 <TIM_Base_SetConfig+0x130>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d017      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a2b      	ldr	r2, [pc, #172]	@ (8004e7c <TIM_Base_SetConfig+0x134>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d013      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a2a      	ldr	r2, [pc, #168]	@ (8004e80 <TIM_Base_SetConfig+0x138>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d00f      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a29      	ldr	r2, [pc, #164]	@ (8004e84 <TIM_Base_SetConfig+0x13c>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d00b      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a28      	ldr	r2, [pc, #160]	@ (8004e88 <TIM_Base_SetConfig+0x140>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d007      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a27      	ldr	r2, [pc, #156]	@ (8004e8c <TIM_Base_SetConfig+0x144>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d003      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a26      	ldr	r2, [pc, #152]	@ (8004e90 <TIM_Base_SetConfig+0x148>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d108      	bne.n	8004e0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	695b      	ldr	r3, [r3, #20]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	689a      	ldr	r2, [r3, #8]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a0e      	ldr	r2, [pc, #56]	@ (8004e68 <TIM_Base_SetConfig+0x120>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d003      	beq.n	8004e3a <TIM_Base_SetConfig+0xf2>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a10      	ldr	r2, [pc, #64]	@ (8004e78 <TIM_Base_SetConfig+0x130>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d103      	bne.n	8004e42 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	691a      	ldr	r2, [r3, #16]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f043 0204 	orr.w	r2, r3, #4
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	601a      	str	r2, [r3, #0]
}
 8004e5a:	bf00      	nop
 8004e5c:	3714      	adds	r7, #20
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	40010000 	.word	0x40010000
 8004e6c:	40000400 	.word	0x40000400
 8004e70:	40000800 	.word	0x40000800
 8004e74:	40000c00 	.word	0x40000c00
 8004e78:	40010400 	.word	0x40010400
 8004e7c:	40014000 	.word	0x40014000
 8004e80:	40014400 	.word	0x40014400
 8004e84:	40014800 	.word	0x40014800
 8004e88:	40001800 	.word	0x40001800
 8004e8c:	40001c00 	.word	0x40001c00
 8004e90:	40002000 	.word	0x40002000

08004e94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	f023 0201 	bic.w	r2, r3, #1
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f023 0303 	bic.w	r3, r3, #3
 8004eca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	f023 0302 	bic.w	r3, r3, #2
 8004edc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	697a      	ldr	r2, [r7, #20]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a20      	ldr	r2, [pc, #128]	@ (8004f6c <TIM_OC1_SetConfig+0xd8>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d003      	beq.n	8004ef8 <TIM_OC1_SetConfig+0x64>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a1f      	ldr	r2, [pc, #124]	@ (8004f70 <TIM_OC1_SetConfig+0xdc>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d10c      	bne.n	8004f12 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	f023 0308 	bic.w	r3, r3, #8
 8004efe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	697a      	ldr	r2, [r7, #20]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f023 0304 	bic.w	r3, r3, #4
 8004f10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a15      	ldr	r2, [pc, #84]	@ (8004f6c <TIM_OC1_SetConfig+0xd8>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d003      	beq.n	8004f22 <TIM_OC1_SetConfig+0x8e>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a14      	ldr	r2, [pc, #80]	@ (8004f70 <TIM_OC1_SetConfig+0xdc>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d111      	bne.n	8004f46 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	699b      	ldr	r3, [r3, #24]
 8004f40:	693a      	ldr	r2, [r7, #16]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	685a      	ldr	r2, [r3, #4]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	621a      	str	r2, [r3, #32]
}
 8004f60:	bf00      	nop
 8004f62:	371c      	adds	r7, #28
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr
 8004f6c:	40010000 	.word	0x40010000
 8004f70:	40010400 	.word	0x40010400

08004f74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a1b      	ldr	r3, [r3, #32]
 8004f88:	f023 0210 	bic.w	r2, r3, #16
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	699b      	ldr	r3, [r3, #24]
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004faa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	f023 0320 	bic.w	r3, r3, #32
 8004fbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a22      	ldr	r2, [pc, #136]	@ (8005058 <TIM_OC2_SetConfig+0xe4>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d003      	beq.n	8004fdc <TIM_OC2_SetConfig+0x68>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a21      	ldr	r2, [pc, #132]	@ (800505c <TIM_OC2_SetConfig+0xe8>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d10d      	bne.n	8004ff8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fe2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	011b      	lsls	r3, r3, #4
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ff6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a17      	ldr	r2, [pc, #92]	@ (8005058 <TIM_OC2_SetConfig+0xe4>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d003      	beq.n	8005008 <TIM_OC2_SetConfig+0x94>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a16      	ldr	r2, [pc, #88]	@ (800505c <TIM_OC2_SetConfig+0xe8>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d113      	bne.n	8005030 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800500e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005016:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	4313      	orrs	r3, r2
 8005022:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	693a      	ldr	r2, [r7, #16]
 800502c:	4313      	orrs	r3, r2
 800502e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	685a      	ldr	r2, [r3, #4]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	697a      	ldr	r2, [r7, #20]
 8005048:	621a      	str	r2, [r3, #32]
}
 800504a:	bf00      	nop
 800504c:	371c      	adds	r7, #28
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr
 8005056:	bf00      	nop
 8005058:	40010000 	.word	0x40010000
 800505c:	40010400 	.word	0x40010400

08005060 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005060:	b480      	push	{r7}
 8005062:	b087      	sub	sp, #28
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a1b      	ldr	r3, [r3, #32]
 800506e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	69db      	ldr	r3, [r3, #28]
 8005086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f023 0303 	bic.w	r3, r3, #3
 8005096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	021b      	lsls	r3, r3, #8
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a21      	ldr	r2, [pc, #132]	@ (8005140 <TIM_OC3_SetConfig+0xe0>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d003      	beq.n	80050c6 <TIM_OC3_SetConfig+0x66>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a20      	ldr	r2, [pc, #128]	@ (8005144 <TIM_OC3_SetConfig+0xe4>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d10d      	bne.n	80050e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	021b      	lsls	r3, r3, #8
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a16      	ldr	r2, [pc, #88]	@ (8005140 <TIM_OC3_SetConfig+0xe0>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d003      	beq.n	80050f2 <TIM_OC3_SetConfig+0x92>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a15      	ldr	r2, [pc, #84]	@ (8005144 <TIM_OC3_SetConfig+0xe4>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d113      	bne.n	800511a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80050f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005100:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	4313      	orrs	r3, r2
 800510c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	4313      	orrs	r3, r2
 8005118:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	693a      	ldr	r2, [r7, #16]
 800511e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685a      	ldr	r2, [r3, #4]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	621a      	str	r2, [r3, #32]
}
 8005134:	bf00      	nop
 8005136:	371c      	adds	r7, #28
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr
 8005140:	40010000 	.word	0x40010000
 8005144:	40010400 	.word	0x40010400

08005148 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005148:	b480      	push	{r7}
 800514a:	b087      	sub	sp, #28
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a1b      	ldr	r3, [r3, #32]
 800515c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	69db      	ldr	r3, [r3, #28]
 800516e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800517e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	021b      	lsls	r3, r3, #8
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	4313      	orrs	r3, r2
 800518a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005192:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	031b      	lsls	r3, r3, #12
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	4313      	orrs	r3, r2
 800519e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a12      	ldr	r2, [pc, #72]	@ (80051ec <TIM_OC4_SetConfig+0xa4>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d003      	beq.n	80051b0 <TIM_OC4_SetConfig+0x68>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a11      	ldr	r2, [pc, #68]	@ (80051f0 <TIM_OC4_SetConfig+0xa8>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d109      	bne.n	80051c4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	019b      	lsls	r3, r3, #6
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	685a      	ldr	r2, [r3, #4]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	621a      	str	r2, [r3, #32]
}
 80051de:	bf00      	nop
 80051e0:	371c      	adds	r7, #28
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	40010000 	.word	0x40010000
 80051f0:	40010400 	.word	0x40010400

080051f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b087      	sub	sp, #28
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	f003 031f 	and.w	r3, r3, #31
 8005206:	2201      	movs	r2, #1
 8005208:	fa02 f303 	lsl.w	r3, r2, r3
 800520c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6a1a      	ldr	r2, [r3, #32]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	43db      	mvns	r3, r3
 8005216:	401a      	ands	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6a1a      	ldr	r2, [r3, #32]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	f003 031f 	and.w	r3, r3, #31
 8005226:	6879      	ldr	r1, [r7, #4]
 8005228:	fa01 f303 	lsl.w	r3, r1, r3
 800522c:	431a      	orrs	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	621a      	str	r2, [r3, #32]
}
 8005232:	bf00      	nop
 8005234:	371c      	adds	r7, #28
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
	...

08005240 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005250:	2b01      	cmp	r3, #1
 8005252:	d101      	bne.n	8005258 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005254:	2302      	movs	r3, #2
 8005256:	e05a      	b.n	800530e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800527e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	4313      	orrs	r3, r2
 8005288:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a21      	ldr	r2, [pc, #132]	@ (800531c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d022      	beq.n	80052e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a4:	d01d      	beq.n	80052e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a1d      	ldr	r2, [pc, #116]	@ (8005320 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d018      	beq.n	80052e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005324 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d013      	beq.n	80052e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a1a      	ldr	r2, [pc, #104]	@ (8005328 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d00e      	beq.n	80052e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a18      	ldr	r2, [pc, #96]	@ (800532c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d009      	beq.n	80052e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a17      	ldr	r2, [pc, #92]	@ (8005330 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d004      	beq.n	80052e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a15      	ldr	r2, [pc, #84]	@ (8005334 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d10c      	bne.n	80052fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	68ba      	ldr	r2, [r7, #8]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	40010000 	.word	0x40010000
 8005320:	40000400 	.word	0x40000400
 8005324:	40000800 	.word	0x40000800
 8005328:	40000c00 	.word	0x40000c00
 800532c:	40010400 	.word	0x40010400
 8005330:	40014000 	.word	0x40014000
 8005334:	40001800 	.word	0x40001800

08005338 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005342:	2300      	movs	r3, #0
 8005344:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800534c:	2b01      	cmp	r3, #1
 800534e:	d101      	bne.n	8005354 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005350:	2302      	movs	r3, #2
 8005352:	e03d      	b.n	80053d0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	4313      	orrs	r3, r2
 8005368:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	4313      	orrs	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	4313      	orrs	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4313      	orrs	r3, r2
 8005392:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3714      	adds	r7, #20
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053e4:	bf00      	nop
 80053e6:	370c      	adds	r7, #12
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005404:	b084      	sub	sp, #16
 8005406:	b580      	push	{r7, lr}
 8005408:	b084      	sub	sp, #16
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
 800540e:	f107 001c 	add.w	r0, r7, #28
 8005412:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005416:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800541a:	2b01      	cmp	r3, #1
 800541c:	d123      	bne.n	8005466 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005422:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005432:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005446:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800544a:	2b01      	cmp	r3, #1
 800544c:	d105      	bne.n	800545a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f001 fae8 	bl	8006a30 <USB_CoreReset>
 8005460:	4603      	mov	r3, r0
 8005462:	73fb      	strb	r3, [r7, #15]
 8005464:	e01b      	b.n	800549e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f001 fadc 	bl	8006a30 <USB_CoreReset>
 8005478:	4603      	mov	r3, r0
 800547a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800547c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005480:	2b00      	cmp	r3, #0
 8005482:	d106      	bne.n	8005492 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005488:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005490:	e005      	b.n	800549e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005496:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800549e:	7fbb      	ldrb	r3, [r7, #30]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d10b      	bne.n	80054bc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f043 0206 	orr.w	r2, r3, #6
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f043 0220 	orr.w	r2, r3, #32
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80054bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80054c8:	b004      	add	sp, #16
 80054ca:	4770      	bx	lr

080054cc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	4613      	mov	r3, r2
 80054d8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80054da:	79fb      	ldrb	r3, [r7, #7]
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d165      	bne.n	80055ac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	4a41      	ldr	r2, [pc, #260]	@ (80055e8 <USB_SetTurnaroundTime+0x11c>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d906      	bls.n	80054f6 <USB_SetTurnaroundTime+0x2a>
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	4a40      	ldr	r2, [pc, #256]	@ (80055ec <USB_SetTurnaroundTime+0x120>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d202      	bcs.n	80054f6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80054f0:	230f      	movs	r3, #15
 80054f2:	617b      	str	r3, [r7, #20]
 80054f4:	e062      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	4a3c      	ldr	r2, [pc, #240]	@ (80055ec <USB_SetTurnaroundTime+0x120>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d306      	bcc.n	800550c <USB_SetTurnaroundTime+0x40>
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	4a3b      	ldr	r2, [pc, #236]	@ (80055f0 <USB_SetTurnaroundTime+0x124>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d202      	bcs.n	800550c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005506:	230e      	movs	r3, #14
 8005508:	617b      	str	r3, [r7, #20]
 800550a:	e057      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	4a38      	ldr	r2, [pc, #224]	@ (80055f0 <USB_SetTurnaroundTime+0x124>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d306      	bcc.n	8005522 <USB_SetTurnaroundTime+0x56>
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	4a37      	ldr	r2, [pc, #220]	@ (80055f4 <USB_SetTurnaroundTime+0x128>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d202      	bcs.n	8005522 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800551c:	230d      	movs	r3, #13
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	e04c      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	4a33      	ldr	r2, [pc, #204]	@ (80055f4 <USB_SetTurnaroundTime+0x128>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d306      	bcc.n	8005538 <USB_SetTurnaroundTime+0x6c>
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	4a32      	ldr	r2, [pc, #200]	@ (80055f8 <USB_SetTurnaroundTime+0x12c>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d802      	bhi.n	8005538 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005532:	230c      	movs	r3, #12
 8005534:	617b      	str	r3, [r7, #20]
 8005536:	e041      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4a2f      	ldr	r2, [pc, #188]	@ (80055f8 <USB_SetTurnaroundTime+0x12c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d906      	bls.n	800554e <USB_SetTurnaroundTime+0x82>
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	4a2e      	ldr	r2, [pc, #184]	@ (80055fc <USB_SetTurnaroundTime+0x130>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d802      	bhi.n	800554e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005548:	230b      	movs	r3, #11
 800554a:	617b      	str	r3, [r7, #20]
 800554c:	e036      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	4a2a      	ldr	r2, [pc, #168]	@ (80055fc <USB_SetTurnaroundTime+0x130>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d906      	bls.n	8005564 <USB_SetTurnaroundTime+0x98>
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	4a29      	ldr	r2, [pc, #164]	@ (8005600 <USB_SetTurnaroundTime+0x134>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d802      	bhi.n	8005564 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800555e:	230a      	movs	r3, #10
 8005560:	617b      	str	r3, [r7, #20]
 8005562:	e02b      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	4a26      	ldr	r2, [pc, #152]	@ (8005600 <USB_SetTurnaroundTime+0x134>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d906      	bls.n	800557a <USB_SetTurnaroundTime+0xae>
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	4a25      	ldr	r2, [pc, #148]	@ (8005604 <USB_SetTurnaroundTime+0x138>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d202      	bcs.n	800557a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005574:	2309      	movs	r3, #9
 8005576:	617b      	str	r3, [r7, #20]
 8005578:	e020      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	4a21      	ldr	r2, [pc, #132]	@ (8005604 <USB_SetTurnaroundTime+0x138>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d306      	bcc.n	8005590 <USB_SetTurnaroundTime+0xc4>
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	4a20      	ldr	r2, [pc, #128]	@ (8005608 <USB_SetTurnaroundTime+0x13c>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d802      	bhi.n	8005590 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800558a:	2308      	movs	r3, #8
 800558c:	617b      	str	r3, [r7, #20]
 800558e:	e015      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	4a1d      	ldr	r2, [pc, #116]	@ (8005608 <USB_SetTurnaroundTime+0x13c>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d906      	bls.n	80055a6 <USB_SetTurnaroundTime+0xda>
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	4a1c      	ldr	r2, [pc, #112]	@ (800560c <USB_SetTurnaroundTime+0x140>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d202      	bcs.n	80055a6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80055a0:	2307      	movs	r3, #7
 80055a2:	617b      	str	r3, [r7, #20]
 80055a4:	e00a      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80055a6:	2306      	movs	r3, #6
 80055a8:	617b      	str	r3, [r7, #20]
 80055aa:	e007      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80055ac:	79fb      	ldrb	r3, [r7, #7]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d102      	bne.n	80055b8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80055b2:	2309      	movs	r3, #9
 80055b4:	617b      	str	r3, [r7, #20]
 80055b6:	e001      	b.n	80055bc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80055b8:	2309      	movs	r3, #9
 80055ba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	68da      	ldr	r2, [r3, #12]
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	029b      	lsls	r3, r3, #10
 80055d0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80055d4:	431a      	orrs	r2, r3
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	371c      	adds	r7, #28
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	00d8acbf 	.word	0x00d8acbf
 80055ec:	00e4e1c0 	.word	0x00e4e1c0
 80055f0:	00f42400 	.word	0x00f42400
 80055f4:	01067380 	.word	0x01067380
 80055f8:	011a499f 	.word	0x011a499f
 80055fc:	01312cff 	.word	0x01312cff
 8005600:	014ca43f 	.word	0x014ca43f
 8005604:	016e3600 	.word	0x016e3600
 8005608:	01a6ab1f 	.word	0x01a6ab1f
 800560c:	01e84800 	.word	0x01e84800

08005610 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f043 0201 	orr.w	r2, r3, #1
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	370c      	adds	r7, #12
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr

08005632 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005632:	b480      	push	{r7}
 8005634:	b083      	sub	sp, #12
 8005636:	af00      	add	r7, sp, #0
 8005638:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f023 0201 	bic.w	r2, r3, #1
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	460b      	mov	r3, r1
 800565e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005660:	2300      	movs	r3, #0
 8005662:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005670:	78fb      	ldrb	r3, [r7, #3]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d115      	bne.n	80056a2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005682:	200a      	movs	r0, #10
 8005684:	f7fb fee6 	bl	8001454 <HAL_Delay>
      ms += 10U;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	330a      	adds	r3, #10
 800568c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f001 f93f 	bl	8006912 <USB_GetMode>
 8005694:	4603      	mov	r3, r0
 8005696:	2b01      	cmp	r3, #1
 8005698:	d01e      	beq.n	80056d8 <USB_SetCurrentMode+0x84>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2bc7      	cmp	r3, #199	@ 0xc7
 800569e:	d9f0      	bls.n	8005682 <USB_SetCurrentMode+0x2e>
 80056a0:	e01a      	b.n	80056d8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80056a2:	78fb      	ldrb	r3, [r7, #3]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d115      	bne.n	80056d4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80056b4:	200a      	movs	r0, #10
 80056b6:	f7fb fecd 	bl	8001454 <HAL_Delay>
      ms += 10U;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	330a      	adds	r3, #10
 80056be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f001 f926 	bl	8006912 <USB_GetMode>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d005      	beq.n	80056d8 <USB_SetCurrentMode+0x84>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2bc7      	cmp	r3, #199	@ 0xc7
 80056d0:	d9f0      	bls.n	80056b4 <USB_SetCurrentMode+0x60>
 80056d2:	e001      	b.n	80056d8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e005      	b.n	80056e4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2bc8      	cmp	r3, #200	@ 0xc8
 80056dc:	d101      	bne.n	80056e2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e000      	b.n	80056e4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3710      	adds	r7, #16
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80056ec:	b084      	sub	sp, #16
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b086      	sub	sp, #24
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
 80056f6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80056fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80056fe:	2300      	movs	r3, #0
 8005700:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005706:	2300      	movs	r3, #0
 8005708:	613b      	str	r3, [r7, #16]
 800570a:	e009      	b.n	8005720 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	3340      	adds	r3, #64	@ 0x40
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4413      	add	r3, r2
 8005716:	2200      	movs	r2, #0
 8005718:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	3301      	adds	r3, #1
 800571e:	613b      	str	r3, [r7, #16]
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	2b0e      	cmp	r3, #14
 8005724:	d9f2      	bls.n	800570c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005726:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800572a:	2b00      	cmp	r3, #0
 800572c:	d11c      	bne.n	8005768 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800573c:	f043 0302 	orr.w	r3, r3, #2
 8005740:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005746:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005752:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800575e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	639a      	str	r2, [r3, #56]	@ 0x38
 8005766:	e00b      	b.n	8005780 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800576c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005778:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005786:	461a      	mov	r2, r3
 8005788:	2300      	movs	r3, #0
 800578a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800578c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005790:	2b01      	cmp	r3, #1
 8005792:	d10d      	bne.n	80057b0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005794:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005798:	2b00      	cmp	r3, #0
 800579a:	d104      	bne.n	80057a6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800579c:	2100      	movs	r1, #0
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f968 	bl	8005a74 <USB_SetDevSpeed>
 80057a4:	e008      	b.n	80057b8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80057a6:	2101      	movs	r1, #1
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f963 	bl	8005a74 <USB_SetDevSpeed>
 80057ae:	e003      	b.n	80057b8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80057b0:	2103      	movs	r1, #3
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f95e 	bl	8005a74 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80057b8:	2110      	movs	r1, #16
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f8fa 	bl	80059b4 <USB_FlushTxFifo>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d001      	beq.n	80057ca <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f924 	bl	8005a18 <USB_FlushRxFifo>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057e0:	461a      	mov	r2, r3
 80057e2:	2300      	movs	r3, #0
 80057e4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057ec:	461a      	mov	r2, r3
 80057ee:	2300      	movs	r3, #0
 80057f0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057f8:	461a      	mov	r2, r3
 80057fa:	2300      	movs	r3, #0
 80057fc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057fe:	2300      	movs	r3, #0
 8005800:	613b      	str	r3, [r7, #16]
 8005802:	e043      	b.n	800588c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	015a      	lsls	r2, r3, #5
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	4413      	add	r3, r2
 800580c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005816:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800581a:	d118      	bne.n	800584e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10a      	bne.n	8005838 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	015a      	lsls	r2, r3, #5
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	4413      	add	r3, r2
 800582a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800582e:	461a      	mov	r2, r3
 8005830:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005834:	6013      	str	r3, [r2, #0]
 8005836:	e013      	b.n	8005860 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	015a      	lsls	r2, r3, #5
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	4413      	add	r3, r2
 8005840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005844:	461a      	mov	r2, r3
 8005846:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800584a:	6013      	str	r3, [r2, #0]
 800584c:	e008      	b.n	8005860 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	015a      	lsls	r2, r3, #5
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	4413      	add	r3, r2
 8005856:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800585a:	461a      	mov	r2, r3
 800585c:	2300      	movs	r3, #0
 800585e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	015a      	lsls	r2, r3, #5
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	4413      	add	r3, r2
 8005868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800586c:	461a      	mov	r2, r3
 800586e:	2300      	movs	r3, #0
 8005870:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	015a      	lsls	r2, r3, #5
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	4413      	add	r3, r2
 800587a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800587e:	461a      	mov	r2, r3
 8005880:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005884:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	3301      	adds	r3, #1
 800588a:	613b      	str	r3, [r7, #16]
 800588c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005890:	461a      	mov	r2, r3
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	4293      	cmp	r3, r2
 8005896:	d3b5      	bcc.n	8005804 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005898:	2300      	movs	r3, #0
 800589a:	613b      	str	r3, [r7, #16]
 800589c:	e043      	b.n	8005926 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	015a      	lsls	r2, r3, #5
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	4413      	add	r3, r2
 80058a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058b4:	d118      	bne.n	80058e8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d10a      	bne.n	80058d2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	015a      	lsls	r2, r3, #5
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	4413      	add	r3, r2
 80058c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058c8:	461a      	mov	r2, r3
 80058ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80058ce:	6013      	str	r3, [r2, #0]
 80058d0:	e013      	b.n	80058fa <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	015a      	lsls	r2, r3, #5
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	4413      	add	r3, r2
 80058da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058de:	461a      	mov	r2, r3
 80058e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	e008      	b.n	80058fa <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	015a      	lsls	r2, r3, #5
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	4413      	add	r3, r2
 80058f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058f4:	461a      	mov	r2, r3
 80058f6:	2300      	movs	r3, #0
 80058f8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	015a      	lsls	r2, r3, #5
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	4413      	add	r3, r2
 8005902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005906:	461a      	mov	r2, r3
 8005908:	2300      	movs	r3, #0
 800590a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	015a      	lsls	r2, r3, #5
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	4413      	add	r3, r2
 8005914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005918:	461a      	mov	r2, r3
 800591a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800591e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	3301      	adds	r3, #1
 8005924:	613b      	str	r3, [r7, #16]
 8005926:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800592a:	461a      	mov	r2, r3
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	4293      	cmp	r3, r2
 8005930:	d3b5      	bcc.n	800589e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005938:	691b      	ldr	r3, [r3, #16]
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005940:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005944:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005952:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005954:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005958:	2b00      	cmp	r3, #0
 800595a:	d105      	bne.n	8005968 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	699b      	ldr	r3, [r3, #24]
 8005960:	f043 0210 	orr.w	r2, r3, #16
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	699a      	ldr	r2, [r3, #24]
 800596c:	4b10      	ldr	r3, [pc, #64]	@ (80059b0 <USB_DevInit+0x2c4>)
 800596e:	4313      	orrs	r3, r2
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005974:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005978:	2b00      	cmp	r3, #0
 800597a:	d005      	beq.n	8005988 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	699b      	ldr	r3, [r3, #24]
 8005980:	f043 0208 	orr.w	r2, r3, #8
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005988:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800598c:	2b01      	cmp	r3, #1
 800598e:	d107      	bne.n	80059a0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005998:	f043 0304 	orr.w	r3, r3, #4
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80059a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3718      	adds	r7, #24
 80059a6:	46bd      	mov	sp, r7
 80059a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059ac:	b004      	add	sp, #16
 80059ae:	4770      	bx	lr
 80059b0:	803c3800 	.word	0x803c3800

080059b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80059be:	2300      	movs	r3, #0
 80059c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	3301      	adds	r3, #1
 80059c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059ce:	d901      	bls.n	80059d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	e01b      	b.n	8005a0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	daf2      	bge.n	80059c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80059dc:	2300      	movs	r3, #0
 80059de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	019b      	lsls	r3, r3, #6
 80059e4:	f043 0220 	orr.w	r2, r3, #32
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	3301      	adds	r3, #1
 80059f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059f8:	d901      	bls.n	80059fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80059fa:	2303      	movs	r3, #3
 80059fc:	e006      	b.n	8005a0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	f003 0320 	and.w	r3, r3, #32
 8005a06:	2b20      	cmp	r3, #32
 8005a08:	d0f0      	beq.n	80059ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3714      	adds	r7, #20
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	3301      	adds	r3, #1
 8005a28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a30:	d901      	bls.n	8005a36 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e018      	b.n	8005a68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	daf2      	bge.n	8005a24 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2210      	movs	r2, #16
 8005a46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a54:	d901      	bls.n	8005a5a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e006      	b.n	8005a68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f003 0310 	and.w	r3, r3, #16
 8005a62:	2b10      	cmp	r3, #16
 8005a64:	d0f0      	beq.n	8005a48 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3714      	adds	r7, #20
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	78fb      	ldrb	r3, [r7, #3]
 8005a8e:	68f9      	ldr	r1, [r7, #12]
 8005a90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a94:	4313      	orrs	r3, r2
 8005a96:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr

08005aa6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005aa6:	b480      	push	{r7}
 8005aa8:	b087      	sub	sp, #28
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	f003 0306 	and.w	r3, r3, #6
 8005abe:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d102      	bne.n	8005acc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	75fb      	strb	r3, [r7, #23]
 8005aca:	e00a      	b.n	8005ae2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d002      	beq.n	8005ad8 <USB_GetDevSpeed+0x32>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2b06      	cmp	r3, #6
 8005ad6:	d102      	bne.n	8005ade <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005ad8:	2302      	movs	r3, #2
 8005ada:	75fb      	strb	r3, [r7, #23]
 8005adc:	e001      	b.n	8005ae2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005ade:	230f      	movs	r3, #15
 8005ae0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	371c      	adds	r7, #28
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	785b      	ldrb	r3, [r3, #1]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d13a      	bne.n	8005b82 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b12:	69da      	ldr	r2, [r3, #28]
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	f003 030f 	and.w	r3, r3, #15
 8005b1c:	2101      	movs	r1, #1
 8005b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	68f9      	ldr	r1, [r7, #12]
 8005b26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	015a      	lsls	r2, r3, #5
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	4413      	add	r3, r2
 8005b36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d155      	bne.n	8005bf0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	015a      	lsls	r2, r3, #5
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	4413      	add	r3, r2
 8005b4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	791b      	ldrb	r3, [r3, #4]
 8005b5e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005b60:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	059b      	lsls	r3, r3, #22
 8005b66:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	0151      	lsls	r1, r2, #5
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	440a      	add	r2, r1
 8005b72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b7e:	6013      	str	r3, [r2, #0]
 8005b80:	e036      	b.n	8005bf0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b88:	69da      	ldr	r2, [r3, #28]
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	f003 030f 	and.w	r3, r3, #15
 8005b92:	2101      	movs	r1, #1
 8005b94:	fa01 f303 	lsl.w	r3, r1, r3
 8005b98:	041b      	lsls	r3, r3, #16
 8005b9a:	68f9      	ldr	r1, [r7, #12]
 8005b9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	015a      	lsls	r2, r3, #5
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	4413      	add	r3, r2
 8005bac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d11a      	bne.n	8005bf0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	015a      	lsls	r2, r3, #5
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	791b      	ldrb	r3, [r3, #4]
 8005bd4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	0151      	lsls	r1, r2, #5
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	440a      	add	r2, r1
 8005be2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005be6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3714      	adds	r7, #20
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
	...

08005c00 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b085      	sub	sp, #20
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	785b      	ldrb	r3, [r3, #1]
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d161      	bne.n	8005ce0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	015a      	lsls	r2, r3, #5
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	4413      	add	r3, r2
 8005c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c32:	d11f      	bne.n	8005c74 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	015a      	lsls	r2, r3, #5
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	0151      	lsls	r1, r2, #5
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	440a      	add	r2, r1
 8005c4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c4e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005c52:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	0151      	lsls	r1, r2, #5
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	440a      	add	r2, r1
 8005c6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c6e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c72:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	f003 030f 	and.w	r3, r3, #15
 8005c84:	2101      	movs	r1, #1
 8005c86:	fa01 f303 	lsl.w	r3, r1, r3
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	43db      	mvns	r3, r3
 8005c8e:	68f9      	ldr	r1, [r7, #12]
 8005c90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c94:	4013      	ands	r3, r2
 8005c96:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c9e:	69da      	ldr	r2, [r3, #28]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	f003 030f 	and.w	r3, r3, #15
 8005ca8:	2101      	movs	r1, #1
 8005caa:	fa01 f303 	lsl.w	r3, r1, r3
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	43db      	mvns	r3, r3
 8005cb2:	68f9      	ldr	r1, [r7, #12]
 8005cb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005cb8:	4013      	ands	r3, r2
 8005cba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	015a      	lsls	r2, r3, #5
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	4413      	add	r3, r2
 8005cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	0159      	lsls	r1, r3, #5
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	440b      	add	r3, r1
 8005cd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	4b35      	ldr	r3, [pc, #212]	@ (8005db0 <USB_DeactivateEndpoint+0x1b0>)
 8005cda:	4013      	ands	r3, r2
 8005cdc:	600b      	str	r3, [r1, #0]
 8005cde:	e060      	b.n	8005da2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005cf2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005cf6:	d11f      	bne.n	8005d38 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	015a      	lsls	r2, r3, #5
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4413      	add	r3, r2
 8005d00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	0151      	lsls	r1, r2, #5
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	440a      	add	r2, r1
 8005d0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d12:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005d16:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68ba      	ldr	r2, [r7, #8]
 8005d28:	0151      	lsls	r1, r2, #5
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	440a      	add	r2, r1
 8005d2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d32:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d36:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	f003 030f 	and.w	r3, r3, #15
 8005d48:	2101      	movs	r1, #1
 8005d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d4e:	041b      	lsls	r3, r3, #16
 8005d50:	43db      	mvns	r3, r3
 8005d52:	68f9      	ldr	r1, [r7, #12]
 8005d54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d58:	4013      	ands	r3, r2
 8005d5a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d62:	69da      	ldr	r2, [r3, #28]
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	f003 030f 	and.w	r3, r3, #15
 8005d6c:	2101      	movs	r1, #1
 8005d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d72:	041b      	lsls	r3, r3, #16
 8005d74:	43db      	mvns	r3, r3
 8005d76:	68f9      	ldr	r1, [r7, #12]
 8005d78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	4413      	add	r3, r2
 8005d88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	0159      	lsls	r1, r3, #5
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	440b      	add	r3, r1
 8005d96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	4b05      	ldr	r3, [pc, #20]	@ (8005db4 <USB_DeactivateEndpoint+0x1b4>)
 8005d9e:	4013      	ands	r3, r2
 8005da0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005da2:	2300      	movs	r3, #0
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3714      	adds	r7, #20
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr
 8005db0:	ec337800 	.word	0xec337800
 8005db4:	eff37800 	.word	0xeff37800

08005db8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b08a      	sub	sp, #40	@ 0x28
 8005dbc:	af02      	add	r7, sp, #8
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	785b      	ldrb	r3, [r3, #1]
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	f040 817f 	bne.w	80060d8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d132      	bne.n	8005e48 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	015a      	lsls	r2, r3, #5
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	4413      	add	r3, r2
 8005dea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	69ba      	ldr	r2, [r7, #24]
 8005df2:	0151      	lsls	r1, r2, #5
 8005df4:	69fa      	ldr	r2, [r7, #28]
 8005df6:	440a      	add	r2, r1
 8005df8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005dfc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005e00:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005e04:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	015a      	lsls	r2, r3, #5
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	69ba      	ldr	r2, [r7, #24]
 8005e16:	0151      	lsls	r1, r2, #5
 8005e18:	69fa      	ldr	r2, [r7, #28]
 8005e1a:	440a      	add	r2, r1
 8005e1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e20:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005e24:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	015a      	lsls	r2, r3, #5
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e32:	691b      	ldr	r3, [r3, #16]
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	0151      	lsls	r1, r2, #5
 8005e38:	69fa      	ldr	r2, [r7, #28]
 8005e3a:	440a      	add	r2, r1
 8005e3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e40:	0cdb      	lsrs	r3, r3, #19
 8005e42:	04db      	lsls	r3, r3, #19
 8005e44:	6113      	str	r3, [r2, #16]
 8005e46:	e097      	b.n	8005f78 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	015a      	lsls	r2, r3, #5
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	0151      	lsls	r1, r2, #5
 8005e5a:	69fa      	ldr	r2, [r7, #28]
 8005e5c:	440a      	add	r2, r1
 8005e5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e62:	0cdb      	lsrs	r3, r3, #19
 8005e64:	04db      	lsls	r3, r3, #19
 8005e66:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	015a      	lsls	r2, r3, #5
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	4413      	add	r3, r2
 8005e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	69ba      	ldr	r2, [r7, #24]
 8005e78:	0151      	lsls	r1, r2, #5
 8005e7a:	69fa      	ldr	r2, [r7, #28]
 8005e7c:	440a      	add	r2, r1
 8005e7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e82:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005e86:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005e8a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d11a      	bne.n	8005ec8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	691a      	ldr	r2, [r3, #16]
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d903      	bls.n	8005ea6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	689a      	ldr	r2, [r3, #8]
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	015a      	lsls	r2, r3, #5
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	4413      	add	r3, r2
 8005eae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	0151      	lsls	r1, r2, #5
 8005eb8:	69fa      	ldr	r2, [r7, #28]
 8005eba:	440a      	add	r2, r1
 8005ebc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ec0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ec4:	6113      	str	r3, [r2, #16]
 8005ec6:	e044      	b.n	8005f52 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	691a      	ldr	r2, [r3, #16]
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	1e5a      	subs	r2, r3, #1
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005edc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	015a      	lsls	r2, r3, #5
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eea:	691a      	ldr	r2, [r3, #16]
 8005eec:	8afb      	ldrh	r3, [r7, #22]
 8005eee:	04d9      	lsls	r1, r3, #19
 8005ef0:	4ba4      	ldr	r3, [pc, #656]	@ (8006184 <USB_EPStartXfer+0x3cc>)
 8005ef2:	400b      	ands	r3, r1
 8005ef4:	69b9      	ldr	r1, [r7, #24]
 8005ef6:	0148      	lsls	r0, r1, #5
 8005ef8:	69f9      	ldr	r1, [r7, #28]
 8005efa:	4401      	add	r1, r0
 8005efc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005f00:	4313      	orrs	r3, r2
 8005f02:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	791b      	ldrb	r3, [r3, #4]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d122      	bne.n	8005f52 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	015a      	lsls	r2, r3, #5
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	4413      	add	r3, r2
 8005f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	69ba      	ldr	r2, [r7, #24]
 8005f1c:	0151      	lsls	r1, r2, #5
 8005f1e:	69fa      	ldr	r2, [r7, #28]
 8005f20:	440a      	add	r2, r1
 8005f22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f26:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005f2a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	015a      	lsls	r2, r3, #5
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	4413      	add	r3, r2
 8005f34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f38:	691a      	ldr	r2, [r3, #16]
 8005f3a:	8afb      	ldrh	r3, [r7, #22]
 8005f3c:	075b      	lsls	r3, r3, #29
 8005f3e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005f42:	69b9      	ldr	r1, [r7, #24]
 8005f44:	0148      	lsls	r0, r1, #5
 8005f46:	69f9      	ldr	r1, [r7, #28]
 8005f48:	4401      	add	r1, r0
 8005f4a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	015a      	lsls	r2, r3, #5
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	4413      	add	r3, r2
 8005f5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f5e:	691a      	ldr	r2, [r3, #16]
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f68:	69b9      	ldr	r1, [r7, #24]
 8005f6a:	0148      	lsls	r0, r1, #5
 8005f6c:	69f9      	ldr	r1, [r7, #28]
 8005f6e:	4401      	add	r1, r0
 8005f70:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005f74:	4313      	orrs	r3, r2
 8005f76:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005f78:	79fb      	ldrb	r3, [r7, #7]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d14b      	bne.n	8006016 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	69db      	ldr	r3, [r3, #28]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d009      	beq.n	8005f9a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	015a      	lsls	r2, r3, #5
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f92:	461a      	mov	r2, r3
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	791b      	ldrb	r3, [r3, #4]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d128      	bne.n	8005ff4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d110      	bne.n	8005fd4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	015a      	lsls	r2, r3, #5
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	4413      	add	r3, r2
 8005fba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	69ba      	ldr	r2, [r7, #24]
 8005fc2:	0151      	lsls	r1, r2, #5
 8005fc4:	69fa      	ldr	r2, [r7, #28]
 8005fc6:	440a      	add	r2, r1
 8005fc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fcc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005fd0:	6013      	str	r3, [r2, #0]
 8005fd2:	e00f      	b.n	8005ff4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	015a      	lsls	r2, r3, #5
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	4413      	add	r3, r2
 8005fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	0151      	lsls	r1, r2, #5
 8005fe6:	69fa      	ldr	r2, [r7, #28]
 8005fe8:	440a      	add	r2, r1
 8005fea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ff2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	015a      	lsls	r2, r3, #5
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	69ba      	ldr	r2, [r7, #24]
 8006004:	0151      	lsls	r1, r2, #5
 8006006:	69fa      	ldr	r2, [r7, #28]
 8006008:	440a      	add	r2, r1
 800600a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800600e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006012:	6013      	str	r3, [r2, #0]
 8006014:	e166      	b.n	80062e4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	015a      	lsls	r2, r3, #5
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	4413      	add	r3, r2
 800601e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	0151      	lsls	r1, r2, #5
 8006028:	69fa      	ldr	r2, [r7, #28]
 800602a:	440a      	add	r2, r1
 800602c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006030:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006034:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	791b      	ldrb	r3, [r3, #4]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d015      	beq.n	800606a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	2b00      	cmp	r3, #0
 8006044:	f000 814e 	beq.w	80062e4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800604e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	f003 030f 	and.w	r3, r3, #15
 8006058:	2101      	movs	r1, #1
 800605a:	fa01 f303 	lsl.w	r3, r1, r3
 800605e:	69f9      	ldr	r1, [r7, #28]
 8006060:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006064:	4313      	orrs	r3, r2
 8006066:	634b      	str	r3, [r1, #52]	@ 0x34
 8006068:	e13c      	b.n	80062e4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006076:	2b00      	cmp	r3, #0
 8006078:	d110      	bne.n	800609c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	015a      	lsls	r2, r3, #5
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	4413      	add	r3, r2
 8006082:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	0151      	lsls	r1, r2, #5
 800608c:	69fa      	ldr	r2, [r7, #28]
 800608e:	440a      	add	r2, r1
 8006090:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006094:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006098:	6013      	str	r3, [r2, #0]
 800609a:	e00f      	b.n	80060bc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	015a      	lsls	r2, r3, #5
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	4413      	add	r3, r2
 80060a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	0151      	lsls	r1, r2, #5
 80060ae:	69fa      	ldr	r2, [r7, #28]
 80060b0:	440a      	add	r2, r1
 80060b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060ba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	68d9      	ldr	r1, [r3, #12]
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	781a      	ldrb	r2, [r3, #0]
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	b298      	uxth	r0, r3
 80060ca:	79fb      	ldrb	r3, [r7, #7]
 80060cc:	9300      	str	r3, [sp, #0]
 80060ce:	4603      	mov	r3, r0
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f000 f9b9 	bl	8006448 <USB_WritePacket>
 80060d6:	e105      	b.n	80062e4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	69ba      	ldr	r2, [r7, #24]
 80060e8:	0151      	lsls	r1, r2, #5
 80060ea:	69fa      	ldr	r2, [r7, #28]
 80060ec:	440a      	add	r2, r1
 80060ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060f2:	0cdb      	lsrs	r3, r3, #19
 80060f4:	04db      	lsls	r3, r3, #19
 80060f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	015a      	lsls	r2, r3, #5
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	4413      	add	r3, r2
 8006100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	0151      	lsls	r1, r2, #5
 800610a:	69fa      	ldr	r2, [r7, #28]
 800610c:	440a      	add	r2, r1
 800610e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006112:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006116:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800611a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d132      	bne.n	8006188 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d003      	beq.n	8006132 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	689a      	ldr	r2, [r3, #8]
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	689a      	ldr	r2, [r3, #8]
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	4413      	add	r3, r2
 8006142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006146:	691a      	ldr	r2, [r3, #16]
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006150:	69b9      	ldr	r1, [r7, #24]
 8006152:	0148      	lsls	r0, r1, #5
 8006154:	69f9      	ldr	r1, [r7, #28]
 8006156:	4401      	add	r1, r0
 8006158:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800615c:	4313      	orrs	r3, r2
 800615e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	015a      	lsls	r2, r3, #5
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	4413      	add	r3, r2
 8006168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	69ba      	ldr	r2, [r7, #24]
 8006170:	0151      	lsls	r1, r2, #5
 8006172:	69fa      	ldr	r2, [r7, #28]
 8006174:	440a      	add	r2, r1
 8006176:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800617a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800617e:	6113      	str	r3, [r2, #16]
 8006180:	e062      	b.n	8006248 <USB_EPStartXfer+0x490>
 8006182:	bf00      	nop
 8006184:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d123      	bne.n	80061d8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	4413      	add	r3, r2
 8006198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800619c:	691a      	ldr	r2, [r3, #16]
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061a6:	69b9      	ldr	r1, [r7, #24]
 80061a8:	0148      	lsls	r0, r1, #5
 80061aa:	69f9      	ldr	r1, [r7, #28]
 80061ac:	4401      	add	r1, r0
 80061ae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80061b2:	4313      	orrs	r3, r2
 80061b4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	015a      	lsls	r2, r3, #5
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	4413      	add	r3, r2
 80061be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	69ba      	ldr	r2, [r7, #24]
 80061c6:	0151      	lsls	r1, r2, #5
 80061c8:	69fa      	ldr	r2, [r7, #28]
 80061ca:	440a      	add	r2, r1
 80061cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061d4:	6113      	str	r3, [r2, #16]
 80061d6:	e037      	b.n	8006248 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	691a      	ldr	r2, [r3, #16]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	4413      	add	r3, r2
 80061e2:	1e5a      	subs	r2, r3, #1
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80061ec:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	8afa      	ldrh	r2, [r7, #22]
 80061f4:	fb03 f202 	mul.w	r2, r3, r2
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	015a      	lsls	r2, r3, #5
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	4413      	add	r3, r2
 8006204:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006208:	691a      	ldr	r2, [r3, #16]
 800620a:	8afb      	ldrh	r3, [r7, #22]
 800620c:	04d9      	lsls	r1, r3, #19
 800620e:	4b38      	ldr	r3, [pc, #224]	@ (80062f0 <USB_EPStartXfer+0x538>)
 8006210:	400b      	ands	r3, r1
 8006212:	69b9      	ldr	r1, [r7, #24]
 8006214:	0148      	lsls	r0, r1, #5
 8006216:	69f9      	ldr	r1, [r7, #28]
 8006218:	4401      	add	r1, r0
 800621a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800621e:	4313      	orrs	r3, r2
 8006220:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	015a      	lsls	r2, r3, #5
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	4413      	add	r3, r2
 800622a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800622e:	691a      	ldr	r2, [r3, #16]
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	6a1b      	ldr	r3, [r3, #32]
 8006234:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006238:	69b9      	ldr	r1, [r7, #24]
 800623a:	0148      	lsls	r0, r1, #5
 800623c:	69f9      	ldr	r1, [r7, #28]
 800623e:	4401      	add	r1, r0
 8006240:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006244:	4313      	orrs	r3, r2
 8006246:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006248:	79fb      	ldrb	r3, [r7, #7]
 800624a:	2b01      	cmp	r3, #1
 800624c:	d10d      	bne.n	800626a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d009      	beq.n	800626a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	68d9      	ldr	r1, [r3, #12]
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	015a      	lsls	r2, r3, #5
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	4413      	add	r3, r2
 8006262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006266:	460a      	mov	r2, r1
 8006268:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	791b      	ldrb	r3, [r3, #4]
 800626e:	2b01      	cmp	r3, #1
 8006270:	d128      	bne.n	80062c4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800627e:	2b00      	cmp	r3, #0
 8006280:	d110      	bne.n	80062a4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	015a      	lsls	r2, r3, #5
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	4413      	add	r3, r2
 800628a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	69ba      	ldr	r2, [r7, #24]
 8006292:	0151      	lsls	r1, r2, #5
 8006294:	69fa      	ldr	r2, [r7, #28]
 8006296:	440a      	add	r2, r1
 8006298:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800629c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80062a0:	6013      	str	r3, [r2, #0]
 80062a2:	e00f      	b.n	80062c4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	015a      	lsls	r2, r3, #5
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	0151      	lsls	r1, r2, #5
 80062b6:	69fa      	ldr	r2, [r7, #28]
 80062b8:	440a      	add	r2, r1
 80062ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062c2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	69ba      	ldr	r2, [r7, #24]
 80062d4:	0151      	lsls	r1, r2, #5
 80062d6:	69fa      	ldr	r2, [r7, #28]
 80062d8:	440a      	add	r2, r1
 80062da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062de:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80062e2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3720      	adds	r7, #32
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	1ff80000 	.word	0x1ff80000

080062f4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b087      	sub	sp, #28
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80062fe:	2300      	movs	r3, #0
 8006300:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006302:	2300      	movs	r3, #0
 8006304:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	785b      	ldrb	r3, [r3, #1]
 800630e:	2b01      	cmp	r3, #1
 8006310:	d14a      	bne.n	80063a8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	015a      	lsls	r2, r3, #5
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	4413      	add	r3, r2
 800631c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006326:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800632a:	f040 8086 	bne.w	800643a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	015a      	lsls	r2, r3, #5
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	4413      	add	r3, r2
 8006338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	7812      	ldrb	r2, [r2, #0]
 8006342:	0151      	lsls	r1, r2, #5
 8006344:	693a      	ldr	r2, [r7, #16]
 8006346:	440a      	add	r2, r1
 8006348:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800634c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006350:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	015a      	lsls	r2, r3, #5
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	4413      	add	r3, r2
 800635c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	7812      	ldrb	r2, [r2, #0]
 8006366:	0151      	lsls	r1, r2, #5
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	440a      	add	r2, r1
 800636c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006370:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006374:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	3301      	adds	r3, #1
 800637a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006382:	4293      	cmp	r3, r2
 8006384:	d902      	bls.n	800638c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	75fb      	strb	r3, [r7, #23]
          break;
 800638a:	e056      	b.n	800643a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	015a      	lsls	r2, r3, #5
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	4413      	add	r3, r2
 8006396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063a4:	d0e7      	beq.n	8006376 <USB_EPStopXfer+0x82>
 80063a6:	e048      	b.n	800643a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	015a      	lsls	r2, r3, #5
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	4413      	add	r3, r2
 80063b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063c0:	d13b      	bne.n	800643a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	781b      	ldrb	r3, [r3, #0]
 80063c6:	015a      	lsls	r2, r3, #5
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	4413      	add	r3, r2
 80063cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	683a      	ldr	r2, [r7, #0]
 80063d4:	7812      	ldrb	r2, [r2, #0]
 80063d6:	0151      	lsls	r1, r2, #5
 80063d8:	693a      	ldr	r2, [r7, #16]
 80063da:	440a      	add	r2, r1
 80063dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063e0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80063e4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	015a      	lsls	r2, r3, #5
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	4413      	add	r3, r2
 80063f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	683a      	ldr	r2, [r7, #0]
 80063f8:	7812      	ldrb	r2, [r2, #0]
 80063fa:	0151      	lsls	r1, r2, #5
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	440a      	add	r2, r1
 8006400:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006404:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006408:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	3301      	adds	r3, #1
 800640e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006416:	4293      	cmp	r3, r2
 8006418:	d902      	bls.n	8006420 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	75fb      	strb	r3, [r7, #23]
          break;
 800641e:	e00c      	b.n	800643a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	015a      	lsls	r2, r3, #5
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	4413      	add	r3, r2
 800642a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006434:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006438:	d0e7      	beq.n	800640a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800643a:	7dfb      	ldrb	r3, [r7, #23]
}
 800643c:	4618      	mov	r0, r3
 800643e:	371c      	adds	r7, #28
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006448:	b480      	push	{r7}
 800644a:	b089      	sub	sp, #36	@ 0x24
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	4611      	mov	r1, r2
 8006454:	461a      	mov	r2, r3
 8006456:	460b      	mov	r3, r1
 8006458:	71fb      	strb	r3, [r7, #7]
 800645a:	4613      	mov	r3, r2
 800645c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006466:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800646a:	2b00      	cmp	r3, #0
 800646c:	d123      	bne.n	80064b6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800646e:	88bb      	ldrh	r3, [r7, #4]
 8006470:	3303      	adds	r3, #3
 8006472:	089b      	lsrs	r3, r3, #2
 8006474:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006476:	2300      	movs	r3, #0
 8006478:	61bb      	str	r3, [r7, #24]
 800647a:	e018      	b.n	80064ae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800647c:	79fb      	ldrb	r3, [r7, #7]
 800647e:	031a      	lsls	r2, r3, #12
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	4413      	add	r3, r2
 8006484:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006488:	461a      	mov	r2, r3
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	3301      	adds	r3, #1
 8006494:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	3301      	adds	r3, #1
 800649a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	3301      	adds	r3, #1
 80064a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	3301      	adds	r3, #1
 80064a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	3301      	adds	r3, #1
 80064ac:	61bb      	str	r3, [r7, #24]
 80064ae:	69ba      	ldr	r2, [r7, #24]
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d3e2      	bcc.n	800647c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3724      	adds	r7, #36	@ 0x24
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b08b      	sub	sp, #44	@ 0x2c
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	4613      	mov	r3, r2
 80064d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80064da:	88fb      	ldrh	r3, [r7, #6]
 80064dc:	089b      	lsrs	r3, r3, #2
 80064de:	b29b      	uxth	r3, r3
 80064e0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80064e2:	88fb      	ldrh	r3, [r7, #6]
 80064e4:	f003 0303 	and.w	r3, r3, #3
 80064e8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80064ea:	2300      	movs	r3, #0
 80064ec:	623b      	str	r3, [r7, #32]
 80064ee:	e014      	b.n	800651a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80064fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fe:	3301      	adds	r3, #1
 8006500:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	3301      	adds	r3, #1
 8006506:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650a:	3301      	adds	r3, #1
 800650c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800650e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006510:	3301      	adds	r3, #1
 8006512:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006514:	6a3b      	ldr	r3, [r7, #32]
 8006516:	3301      	adds	r3, #1
 8006518:	623b      	str	r3, [r7, #32]
 800651a:	6a3a      	ldr	r2, [r7, #32]
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	429a      	cmp	r2, r3
 8006520:	d3e6      	bcc.n	80064f0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006522:	8bfb      	ldrh	r3, [r7, #30]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d01e      	beq.n	8006566 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006528:	2300      	movs	r3, #0
 800652a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006532:	461a      	mov	r2, r3
 8006534:	f107 0310 	add.w	r3, r7, #16
 8006538:	6812      	ldr	r2, [r2, #0]
 800653a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800653c:	693a      	ldr	r2, [r7, #16]
 800653e:	6a3b      	ldr	r3, [r7, #32]
 8006540:	b2db      	uxtb	r3, r3
 8006542:	00db      	lsls	r3, r3, #3
 8006544:	fa22 f303 	lsr.w	r3, r2, r3
 8006548:	b2da      	uxtb	r2, r3
 800654a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654c:	701a      	strb	r2, [r3, #0]
      i++;
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	3301      	adds	r3, #1
 8006552:	623b      	str	r3, [r7, #32]
      pDest++;
 8006554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006556:	3301      	adds	r3, #1
 8006558:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800655a:	8bfb      	ldrh	r3, [r7, #30]
 800655c:	3b01      	subs	r3, #1
 800655e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006560:	8bfb      	ldrh	r3, [r7, #30]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d1ea      	bne.n	800653c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006568:	4618      	mov	r0, r3
 800656a:	372c      	adds	r7, #44	@ 0x2c
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	785b      	ldrb	r3, [r3, #1]
 800658c:	2b01      	cmp	r3, #1
 800658e:	d12c      	bne.n	80065ea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	015a      	lsls	r2, r3, #5
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	4413      	add	r3, r2
 8006598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	db12      	blt.n	80065c8 <USB_EPSetStall+0x54>
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00f      	beq.n	80065c8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68ba      	ldr	r2, [r7, #8]
 80065b8:	0151      	lsls	r1, r2, #5
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	440a      	add	r2, r1
 80065be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80065c6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	015a      	lsls	r2, r3, #5
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	4413      	add	r3, r2
 80065d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	68ba      	ldr	r2, [r7, #8]
 80065d8:	0151      	lsls	r1, r2, #5
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	440a      	add	r2, r1
 80065de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80065e6:	6013      	str	r3, [r2, #0]
 80065e8:	e02b      	b.n	8006642 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	015a      	lsls	r2, r3, #5
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	4413      	add	r3, r2
 80065f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	db12      	blt.n	8006622 <USB_EPSetStall+0xae>
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d00f      	beq.n	8006622 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	015a      	lsls	r2, r3, #5
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	4413      	add	r3, r2
 800660a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68ba      	ldr	r2, [r7, #8]
 8006612:	0151      	lsls	r1, r2, #5
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	440a      	add	r2, r1
 8006618:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800661c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006620:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	4413      	add	r3, r2
 800662a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68ba      	ldr	r2, [r7, #8]
 8006632:	0151      	lsls	r1, r2, #5
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	440a      	add	r2, r1
 8006638:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800663c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006640:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3714      	adds	r7, #20
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006650:	b480      	push	{r7}
 8006652:	b085      	sub	sp, #20
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	785b      	ldrb	r3, [r3, #1]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d128      	bne.n	80066be <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	4413      	add	r3, r2
 8006674:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68ba      	ldr	r2, [r7, #8]
 800667c:	0151      	lsls	r1, r2, #5
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	440a      	add	r2, r1
 8006682:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006686:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800668a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	791b      	ldrb	r3, [r3, #4]
 8006690:	2b03      	cmp	r3, #3
 8006692:	d003      	beq.n	800669c <USB_EPClearStall+0x4c>
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	791b      	ldrb	r3, [r3, #4]
 8006698:	2b02      	cmp	r3, #2
 800669a:	d138      	bne.n	800670e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68ba      	ldr	r2, [r7, #8]
 80066ac:	0151      	lsls	r1, r2, #5
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	440a      	add	r2, r1
 80066b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066ba:	6013      	str	r3, [r2, #0]
 80066bc:	e027      	b.n	800670e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	015a      	lsls	r2, r3, #5
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	4413      	add	r3, r2
 80066c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	0151      	lsls	r1, r2, #5
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	440a      	add	r2, r1
 80066d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80066dc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	791b      	ldrb	r3, [r3, #4]
 80066e2:	2b03      	cmp	r3, #3
 80066e4:	d003      	beq.n	80066ee <USB_EPClearStall+0x9e>
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	791b      	ldrb	r3, [r3, #4]
 80066ea:	2b02      	cmp	r3, #2
 80066ec:	d10f      	bne.n	800670e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	015a      	lsls	r2, r3, #5
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	4413      	add	r3, r2
 80066f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	68ba      	ldr	r2, [r7, #8]
 80066fe:	0151      	lsls	r1, r2, #5
 8006700:	68fa      	ldr	r2, [r7, #12]
 8006702:	440a      	add	r2, r1
 8006704:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800670c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3714      	adds	r7, #20
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	460b      	mov	r3, r1
 8006726:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800673a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800673e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	78fb      	ldrb	r3, [r7, #3]
 800674a:	011b      	lsls	r3, r3, #4
 800674c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006750:	68f9      	ldr	r1, [r7, #12]
 8006752:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006756:	4313      	orrs	r3, r2
 8006758:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3714      	adds	r7, #20
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006782:	f023 0303 	bic.w	r3, r3, #3
 8006786:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006796:	f023 0302 	bic.w	r3, r3, #2
 800679a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3714      	adds	r7, #20
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b085      	sub	sp, #20
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80067c4:	f023 0303 	bic.w	r3, r3, #3
 80067c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067d8:	f043 0302 	orr.w	r3, r3, #2
 80067dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3714      	adds	r7, #20
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	695b      	ldr	r3, [r3, #20]
 80067f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	4013      	ands	r3, r2
 8006802:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006804:	68fb      	ldr	r3, [r7, #12]
}
 8006806:	4618      	mov	r0, r3
 8006808:	3714      	adds	r7, #20
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr

08006812 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006812:	b480      	push	{r7}
 8006814:	b085      	sub	sp, #20
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006824:	699b      	ldr	r3, [r3, #24]
 8006826:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800682e:	69db      	ldr	r3, [r3, #28]
 8006830:	68ba      	ldr	r2, [r7, #8]
 8006832:	4013      	ands	r3, r2
 8006834:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	0c1b      	lsrs	r3, r3, #16
}
 800683a:	4618      	mov	r0, r3
 800683c:	3714      	adds	r7, #20
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006846:	b480      	push	{r7}
 8006848:	b085      	sub	sp, #20
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006862:	69db      	ldr	r3, [r3, #28]
 8006864:	68ba      	ldr	r2, [r7, #8]
 8006866:	4013      	ands	r3, r2
 8006868:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	b29b      	uxth	r3, r3
}
 800686e:	4618      	mov	r0, r3
 8006870:	3714      	adds	r7, #20
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800687a:	b480      	push	{r7}
 800687c:	b085      	sub	sp, #20
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
 8006882:	460b      	mov	r3, r1
 8006884:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800688a:	78fb      	ldrb	r3, [r7, #3]
 800688c:	015a      	lsls	r2, r3, #5
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	4413      	add	r3, r2
 8006892:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	4013      	ands	r3, r2
 80068a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80068a8:	68bb      	ldr	r3, [r7, #8]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr

080068b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80068b6:	b480      	push	{r7}
 80068b8:	b087      	sub	sp, #28
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
 80068be:	460b      	mov	r3, r1
 80068c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80068da:	78fb      	ldrb	r3, [r7, #3]
 80068dc:	f003 030f 	and.w	r3, r3, #15
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	fa22 f303 	lsr.w	r3, r2, r3
 80068e6:	01db      	lsls	r3, r3, #7
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	693a      	ldr	r2, [r7, #16]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80068f0:	78fb      	ldrb	r3, [r7, #3]
 80068f2:	015a      	lsls	r2, r3, #5
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	4413      	add	r3, r2
 80068f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	693a      	ldr	r2, [r7, #16]
 8006900:	4013      	ands	r3, r2
 8006902:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006904:	68bb      	ldr	r3, [r7, #8]
}
 8006906:	4618      	mov	r0, r3
 8006908:	371c      	adds	r7, #28
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006912:	b480      	push	{r7}
 8006914:	b083      	sub	sp, #12
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	f003 0301 	and.w	r3, r3, #1
}
 8006922:	4618      	mov	r0, r3
 8006924:	370c      	adds	r7, #12
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr

0800692e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800692e:	b480      	push	{r7}
 8006930:	b085      	sub	sp, #20
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006948:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800694c:	f023 0307 	bic.w	r3, r3, #7
 8006950:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006964:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3714      	adds	r7, #20
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006974:	b480      	push	{r7}
 8006976:	b087      	sub	sp, #28
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	460b      	mov	r3, r1
 800697e:	607a      	str	r2, [r7, #4]
 8006980:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	333c      	adds	r3, #60	@ 0x3c
 800698a:	3304      	adds	r3, #4
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	4a26      	ldr	r2, [pc, #152]	@ (8006a2c <USB_EP0_OutStart+0xb8>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d90a      	bls.n	80069ae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069a8:	d101      	bne.n	80069ae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80069aa:	2300      	movs	r3, #0
 80069ac:	e037      	b.n	8006a1e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069b4:	461a      	mov	r2, r3
 80069b6:	2300      	movs	r3, #0
 80069b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80069cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069dc:	f043 0318 	orr.w	r3, r3, #24
 80069e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	697a      	ldr	r2, [r7, #20]
 80069ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069f0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80069f4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80069f6:	7afb      	ldrb	r3, [r7, #11]
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d10f      	bne.n	8006a1c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a02:	461a      	mov	r2, r3
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	697a      	ldr	r2, [r7, #20]
 8006a12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a16:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006a1a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	371c      	adds	r7, #28
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr
 8006a2a:	bf00      	nop
 8006a2c:	4f54300a 	.word	0x4f54300a

08006a30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	3301      	adds	r3, #1
 8006a40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a48:	d901      	bls.n	8006a4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006a4a:	2303      	movs	r3, #3
 8006a4c:	e022      	b.n	8006a94 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	691b      	ldr	r3, [r3, #16]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	daf2      	bge.n	8006a3c <USB_CoreReset+0xc>

  count = 10U;
 8006a56:	230a      	movs	r3, #10
 8006a58:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006a5a:	e002      	b.n	8006a62 <USB_CoreReset+0x32>
  {
    count--;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d1f9      	bne.n	8006a5c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	691b      	ldr	r3, [r3, #16]
 8006a6c:	f043 0201 	orr.w	r2, r3, #1
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	3301      	adds	r3, #1
 8006a78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a80:	d901      	bls.n	8006a86 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006a82:	2303      	movs	r3, #3
 8006a84:	e006      	b.n	8006a94 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	f003 0301 	and.w	r3, r3, #1
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d0f0      	beq.n	8006a74 <USB_CoreReset+0x44>

  return HAL_OK;
 8006a92:	2300      	movs	r3, #0
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3714      	adds	r7, #20
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr

08006aa0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006aac:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006ab0:	f005 fb5a 	bl	800c168 <USBD_static_malloc>
 8006ab4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d109      	bne.n	8006ad0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	32b0      	adds	r2, #176	@ 0xb0
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006acc:	2302      	movs	r3, #2
 8006ace:	e0d4      	b.n	8006c7a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006ad0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	68f8      	ldr	r0, [r7, #12]
 8006ad8:	f005 fb8a 	bl	800c1f0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	32b0      	adds	r2, #176	@ 0xb0
 8006ae6:	68f9      	ldr	r1, [r7, #12]
 8006ae8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	32b0      	adds	r2, #176	@ 0xb0
 8006af6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	7c1b      	ldrb	r3, [r3, #16]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d138      	bne.n	8006b7a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006b08:	4b5e      	ldr	r3, [pc, #376]	@ (8006c84 <USBD_CDC_Init+0x1e4>)
 8006b0a:	7819      	ldrb	r1, [r3, #0]
 8006b0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006b10:	2202      	movs	r2, #2
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f005 fa05 	bl	800bf22 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006b18:	4b5a      	ldr	r3, [pc, #360]	@ (8006c84 <USBD_CDC_Init+0x1e4>)
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	f003 020f 	and.w	r2, r3, #15
 8006b20:	6879      	ldr	r1, [r7, #4]
 8006b22:	4613      	mov	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	4413      	add	r3, r2
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	440b      	add	r3, r1
 8006b2c:	3323      	adds	r3, #35	@ 0x23
 8006b2e:	2201      	movs	r2, #1
 8006b30:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006b32:	4b55      	ldr	r3, [pc, #340]	@ (8006c88 <USBD_CDC_Init+0x1e8>)
 8006b34:	7819      	ldrb	r1, [r3, #0]
 8006b36:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006b3a:	2202      	movs	r2, #2
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f005 f9f0 	bl	800bf22 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006b42:	4b51      	ldr	r3, [pc, #324]	@ (8006c88 <USBD_CDC_Init+0x1e8>)
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	f003 020f 	and.w	r2, r3, #15
 8006b4a:	6879      	ldr	r1, [r7, #4]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	4413      	add	r3, r2
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	440b      	add	r3, r1
 8006b56:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006b5e:	4b4b      	ldr	r3, [pc, #300]	@ (8006c8c <USBD_CDC_Init+0x1ec>)
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	f003 020f 	and.w	r2, r3, #15
 8006b66:	6879      	ldr	r1, [r7, #4]
 8006b68:	4613      	mov	r3, r2
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	4413      	add	r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	440b      	add	r3, r1
 8006b72:	331c      	adds	r3, #28
 8006b74:	2210      	movs	r2, #16
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	e035      	b.n	8006be6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006b7a:	4b42      	ldr	r3, [pc, #264]	@ (8006c84 <USBD_CDC_Init+0x1e4>)
 8006b7c:	7819      	ldrb	r1, [r3, #0]
 8006b7e:	2340      	movs	r3, #64	@ 0x40
 8006b80:	2202      	movs	r2, #2
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f005 f9cd 	bl	800bf22 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006b88:	4b3e      	ldr	r3, [pc, #248]	@ (8006c84 <USBD_CDC_Init+0x1e4>)
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	f003 020f 	and.w	r2, r3, #15
 8006b90:	6879      	ldr	r1, [r7, #4]
 8006b92:	4613      	mov	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	440b      	add	r3, r1
 8006b9c:	3323      	adds	r3, #35	@ 0x23
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006ba2:	4b39      	ldr	r3, [pc, #228]	@ (8006c88 <USBD_CDC_Init+0x1e8>)
 8006ba4:	7819      	ldrb	r1, [r3, #0]
 8006ba6:	2340      	movs	r3, #64	@ 0x40
 8006ba8:	2202      	movs	r2, #2
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f005 f9b9 	bl	800bf22 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006bb0:	4b35      	ldr	r3, [pc, #212]	@ (8006c88 <USBD_CDC_Init+0x1e8>)
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	f003 020f 	and.w	r2, r3, #15
 8006bb8:	6879      	ldr	r1, [r7, #4]
 8006bba:	4613      	mov	r3, r2
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	4413      	add	r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	440b      	add	r3, r1
 8006bc4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006bc8:	2201      	movs	r2, #1
 8006bca:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006bcc:	4b2f      	ldr	r3, [pc, #188]	@ (8006c8c <USBD_CDC_Init+0x1ec>)
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	f003 020f 	and.w	r2, r3, #15
 8006bd4:	6879      	ldr	r1, [r7, #4]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	4413      	add	r3, r2
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	440b      	add	r3, r1
 8006be0:	331c      	adds	r3, #28
 8006be2:	2210      	movs	r2, #16
 8006be4:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006be6:	4b29      	ldr	r3, [pc, #164]	@ (8006c8c <USBD_CDC_Init+0x1ec>)
 8006be8:	7819      	ldrb	r1, [r3, #0]
 8006bea:	2308      	movs	r3, #8
 8006bec:	2203      	movs	r2, #3
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f005 f997 	bl	800bf22 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006bf4:	4b25      	ldr	r3, [pc, #148]	@ (8006c8c <USBD_CDC_Init+0x1ec>)
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	f003 020f 	and.w	r2, r3, #15
 8006bfc:	6879      	ldr	r1, [r7, #4]
 8006bfe:	4613      	mov	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4413      	add	r3, r2
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	440b      	add	r3, r1
 8006c08:	3323      	adds	r3, #35	@ 0x23
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	33b0      	adds	r3, #176	@ 0xb0
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	4413      	add	r3, r2
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d101      	bne.n	8006c48 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006c44:	2302      	movs	r3, #2
 8006c46:	e018      	b.n	8006c7a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	7c1b      	ldrb	r3, [r3, #16]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d10a      	bne.n	8006c66 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006c50:	4b0d      	ldr	r3, [pc, #52]	@ (8006c88 <USBD_CDC_Init+0x1e8>)
 8006c52:	7819      	ldrb	r1, [r3, #0]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006c5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f005 fa4e 	bl	800c100 <USBD_LL_PrepareReceive>
 8006c64:	e008      	b.n	8006c78 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006c66:	4b08      	ldr	r3, [pc, #32]	@ (8006c88 <USBD_CDC_Init+0x1e8>)
 8006c68:	7819      	ldrb	r1, [r3, #0]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006c70:	2340      	movs	r3, #64	@ 0x40
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f005 fa44 	bl	800c100 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	20000093 	.word	0x20000093
 8006c88:	20000094 	.word	0x20000094
 8006c8c:	20000095 	.word	0x20000095

08006c90 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006c9c:	4b3a      	ldr	r3, [pc, #232]	@ (8006d88 <USBD_CDC_DeInit+0xf8>)
 8006c9e:	781b      	ldrb	r3, [r3, #0]
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f005 f963 	bl	800bf6e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006ca8:	4b37      	ldr	r3, [pc, #220]	@ (8006d88 <USBD_CDC_DeInit+0xf8>)
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	f003 020f 	and.w	r2, r3, #15
 8006cb0:	6879      	ldr	r1, [r7, #4]
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4413      	add	r3, r2
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	440b      	add	r3, r1
 8006cbc:	3323      	adds	r3, #35	@ 0x23
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006cc2:	4b32      	ldr	r3, [pc, #200]	@ (8006d8c <USBD_CDC_DeInit+0xfc>)
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f005 f950 	bl	800bf6e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006cce:	4b2f      	ldr	r3, [pc, #188]	@ (8006d8c <USBD_CDC_DeInit+0xfc>)
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	f003 020f 	and.w	r2, r3, #15
 8006cd6:	6879      	ldr	r1, [r7, #4]
 8006cd8:	4613      	mov	r3, r2
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	4413      	add	r3, r2
 8006cde:	009b      	lsls	r3, r3, #2
 8006ce0:	440b      	add	r3, r1
 8006ce2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006cea:	4b29      	ldr	r3, [pc, #164]	@ (8006d90 <USBD_CDC_DeInit+0x100>)
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	4619      	mov	r1, r3
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f005 f93c 	bl	800bf6e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006cf6:	4b26      	ldr	r3, [pc, #152]	@ (8006d90 <USBD_CDC_DeInit+0x100>)
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	f003 020f 	and.w	r2, r3, #15
 8006cfe:	6879      	ldr	r1, [r7, #4]
 8006d00:	4613      	mov	r3, r2
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	4413      	add	r3, r2
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	440b      	add	r3, r1
 8006d0a:	3323      	adds	r3, #35	@ 0x23
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006d10:	4b1f      	ldr	r3, [pc, #124]	@ (8006d90 <USBD_CDC_DeInit+0x100>)
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	f003 020f 	and.w	r2, r3, #15
 8006d18:	6879      	ldr	r1, [r7, #4]
 8006d1a:	4613      	mov	r3, r2
 8006d1c:	009b      	lsls	r3, r3, #2
 8006d1e:	4413      	add	r3, r2
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	440b      	add	r3, r1
 8006d24:	331c      	adds	r3, #28
 8006d26:	2200      	movs	r2, #0
 8006d28:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	32b0      	adds	r2, #176	@ 0xb0
 8006d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d01f      	beq.n	8006d7c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	33b0      	adds	r3, #176	@ 0xb0
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	4413      	add	r3, r2
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	32b0      	adds	r2, #176	@ 0xb0
 8006d5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f005 fa10 	bl	800c184 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	32b0      	adds	r2, #176	@ 0xb0
 8006d6e:	2100      	movs	r1, #0
 8006d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3708      	adds	r7, #8
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	20000093 	.word	0x20000093
 8006d8c:	20000094 	.word	0x20000094
 8006d90:	20000095 	.word	0x20000095

08006d94 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b086      	sub	sp, #24
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	32b0      	adds	r2, #176	@ 0xb0
 8006da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dac:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006dae:	2300      	movs	r3, #0
 8006db0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006db2:	2300      	movs	r3, #0
 8006db4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d101      	bne.n	8006dc4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e0bf      	b.n	8006f44 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	781b      	ldrb	r3, [r3, #0]
 8006dc8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d050      	beq.n	8006e72 <USBD_CDC_Setup+0xde>
 8006dd0:	2b20      	cmp	r3, #32
 8006dd2:	f040 80af 	bne.w	8006f34 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	88db      	ldrh	r3, [r3, #6]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d03a      	beq.n	8006e54 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	781b      	ldrb	r3, [r3, #0]
 8006de2:	b25b      	sxtb	r3, r3
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	da1b      	bge.n	8006e20 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	33b0      	adds	r3, #176	@ 0xb0
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	4413      	add	r3, r2
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	683a      	ldr	r2, [r7, #0]
 8006dfc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006dfe:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006e00:	683a      	ldr	r2, [r7, #0]
 8006e02:	88d2      	ldrh	r2, [r2, #6]
 8006e04:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	88db      	ldrh	r3, [r3, #6]
 8006e0a:	2b07      	cmp	r3, #7
 8006e0c:	bf28      	it	cs
 8006e0e:	2307      	movcs	r3, #7
 8006e10:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	89fa      	ldrh	r2, [r7, #14]
 8006e16:	4619      	mov	r1, r3
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f001 fd69 	bl	80088f0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006e1e:	e090      	b.n	8006f42 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	785a      	ldrb	r2, [r3, #1]
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	88db      	ldrh	r3, [r3, #6]
 8006e2e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006e30:	d803      	bhi.n	8006e3a <USBD_CDC_Setup+0xa6>
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	88db      	ldrh	r3, [r3, #6]
 8006e36:	b2da      	uxtb	r2, r3
 8006e38:	e000      	b.n	8006e3c <USBD_CDC_Setup+0xa8>
 8006e3a:	2240      	movs	r2, #64	@ 0x40
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006e42:	6939      	ldr	r1, [r7, #16]
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f001 fd7e 	bl	800894e <USBD_CtlPrepareRx>
      break;
 8006e52:	e076      	b.n	8006f42 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	33b0      	adds	r3, #176	@ 0xb0
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	4413      	add	r3, r2
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	683a      	ldr	r2, [r7, #0]
 8006e68:	7850      	ldrb	r0, [r2, #1]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	6839      	ldr	r1, [r7, #0]
 8006e6e:	4798      	blx	r3
      break;
 8006e70:	e067      	b.n	8006f42 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	785b      	ldrb	r3, [r3, #1]
 8006e76:	2b0b      	cmp	r3, #11
 8006e78:	d851      	bhi.n	8006f1e <USBD_CDC_Setup+0x18a>
 8006e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e80 <USBD_CDC_Setup+0xec>)
 8006e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e80:	08006eb1 	.word	0x08006eb1
 8006e84:	08006f2d 	.word	0x08006f2d
 8006e88:	08006f1f 	.word	0x08006f1f
 8006e8c:	08006f1f 	.word	0x08006f1f
 8006e90:	08006f1f 	.word	0x08006f1f
 8006e94:	08006f1f 	.word	0x08006f1f
 8006e98:	08006f1f 	.word	0x08006f1f
 8006e9c:	08006f1f 	.word	0x08006f1f
 8006ea0:	08006f1f 	.word	0x08006f1f
 8006ea4:	08006f1f 	.word	0x08006f1f
 8006ea8:	08006edb 	.word	0x08006edb
 8006eac:	08006f05 	.word	0x08006f05
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	2b03      	cmp	r3, #3
 8006eba:	d107      	bne.n	8006ecc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006ebc:	f107 030a 	add.w	r3, r7, #10
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f001 fd13 	bl	80088f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006eca:	e032      	b.n	8006f32 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006ecc:	6839      	ldr	r1, [r7, #0]
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f001 fc91 	bl	80087f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	75fb      	strb	r3, [r7, #23]
          break;
 8006ed8:	e02b      	b.n	8006f32 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	2b03      	cmp	r3, #3
 8006ee4:	d107      	bne.n	8006ef6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006ee6:	f107 030d 	add.w	r3, r7, #13
 8006eea:	2201      	movs	r2, #1
 8006eec:	4619      	mov	r1, r3
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f001 fcfe 	bl	80088f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006ef4:	e01d      	b.n	8006f32 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006ef6:	6839      	ldr	r1, [r7, #0]
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f001 fc7c 	bl	80087f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006efe:	2303      	movs	r3, #3
 8006f00:	75fb      	strb	r3, [r7, #23]
          break;
 8006f02:	e016      	b.n	8006f32 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	2b03      	cmp	r3, #3
 8006f0e:	d00f      	beq.n	8006f30 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006f10:	6839      	ldr	r1, [r7, #0]
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f001 fc6f 	bl	80087f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006f1c:	e008      	b.n	8006f30 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006f1e:	6839      	ldr	r1, [r7, #0]
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f001 fc68 	bl	80087f6 <USBD_CtlError>
          ret = USBD_FAIL;
 8006f26:	2303      	movs	r3, #3
 8006f28:	75fb      	strb	r3, [r7, #23]
          break;
 8006f2a:	e002      	b.n	8006f32 <USBD_CDC_Setup+0x19e>
          break;
 8006f2c:	bf00      	nop
 8006f2e:	e008      	b.n	8006f42 <USBD_CDC_Setup+0x1ae>
          break;
 8006f30:	bf00      	nop
      }
      break;
 8006f32:	e006      	b.n	8006f42 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006f34:	6839      	ldr	r1, [r7, #0]
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f001 fc5d 	bl	80087f6 <USBD_CtlError>
      ret = USBD_FAIL;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	75fb      	strb	r3, [r7, #23]
      break;
 8006f40:	bf00      	nop
  }

  return (uint8_t)ret;
 8006f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3718      	adds	r7, #24
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}

08006f4c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	460b      	mov	r3, r1
 8006f56:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006f5e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	32b0      	adds	r2, #176	@ 0xb0
 8006f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e065      	b.n	8007042 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	32b0      	adds	r2, #176	@ 0xb0
 8006f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f84:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006f86:	78fb      	ldrb	r3, [r7, #3]
 8006f88:	f003 020f 	and.w	r2, r3, #15
 8006f8c:	6879      	ldr	r1, [r7, #4]
 8006f8e:	4613      	mov	r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4413      	add	r3, r2
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	440b      	add	r3, r1
 8006f98:	3314      	adds	r3, #20
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d02f      	beq.n	8007000 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006fa0:	78fb      	ldrb	r3, [r7, #3]
 8006fa2:	f003 020f 	and.w	r2, r3, #15
 8006fa6:	6879      	ldr	r1, [r7, #4]
 8006fa8:	4613      	mov	r3, r2
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	4413      	add	r3, r2
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	440b      	add	r3, r1
 8006fb2:	3314      	adds	r3, #20
 8006fb4:	681a      	ldr	r2, [r3, #0]
 8006fb6:	78fb      	ldrb	r3, [r7, #3]
 8006fb8:	f003 010f 	and.w	r1, r3, #15
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	460b      	mov	r3, r1
 8006fc0:	00db      	lsls	r3, r3, #3
 8006fc2:	440b      	add	r3, r1
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	4403      	add	r3, r0
 8006fc8:	331c      	adds	r3, #28
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	fbb2 f1f3 	udiv	r1, r2, r3
 8006fd0:	fb01 f303 	mul.w	r3, r1, r3
 8006fd4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d112      	bne.n	8007000 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006fda:	78fb      	ldrb	r3, [r7, #3]
 8006fdc:	f003 020f 	and.w	r2, r3, #15
 8006fe0:	6879      	ldr	r1, [r7, #4]
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	4413      	add	r3, r2
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	440b      	add	r3, r1
 8006fec:	3314      	adds	r3, #20
 8006fee:	2200      	movs	r2, #0
 8006ff0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006ff2:	78f9      	ldrb	r1, [r7, #3]
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f005 f860 	bl	800c0be <USBD_LL_Transmit>
 8006ffe:	e01f      	b.n	8007040 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	2200      	movs	r2, #0
 8007004:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	33b0      	adds	r3, #176	@ 0xb0
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	4413      	add	r3, r2
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d010      	beq.n	8007040 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	33b0      	adds	r3, #176	@ 0xb0
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	4413      	add	r3, r2
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	691b      	ldr	r3, [r3, #16]
 8007030:	68ba      	ldr	r2, [r7, #8]
 8007032:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007036:	68ba      	ldr	r2, [r7, #8]
 8007038:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800703c:	78fa      	ldrb	r2, [r7, #3]
 800703e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3710      	adds	r7, #16
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800704a:	b580      	push	{r7, lr}
 800704c:	b084      	sub	sp, #16
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
 8007052:	460b      	mov	r3, r1
 8007054:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	32b0      	adds	r2, #176	@ 0xb0
 8007060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007064:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	32b0      	adds	r2, #176	@ 0xb0
 8007070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d101      	bne.n	800707c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007078:	2303      	movs	r3, #3
 800707a:	e01a      	b.n	80070b2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800707c:	78fb      	ldrb	r3, [r7, #3]
 800707e:	4619      	mov	r1, r3
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f005 f85e 	bl	800c142 <USBD_LL_GetRxDataSize>
 8007086:	4602      	mov	r2, r0
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	33b0      	adds	r3, #176	@ 0xb0
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	4413      	add	r3, r2
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	68fa      	ldr	r2, [r7, #12]
 80070a2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80070a6:	68fa      	ldr	r2, [r7, #12]
 80070a8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80070ac:	4611      	mov	r1, r2
 80070ae:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b084      	sub	sp, #16
 80070be:	af00      	add	r7, sp, #0
 80070c0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	32b0      	adds	r2, #176	@ 0xb0
 80070cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070d0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d101      	bne.n	80070dc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80070d8:	2303      	movs	r3, #3
 80070da:	e024      	b.n	8007126 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	33b0      	adds	r3, #176	@ 0xb0
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	4413      	add	r3, r2
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d019      	beq.n	8007124 <USBD_CDC_EP0_RxReady+0x6a>
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80070f6:	2bff      	cmp	r3, #255	@ 0xff
 80070f8:	d014      	beq.n	8007124 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	33b0      	adds	r3, #176	@ 0xb0
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	4413      	add	r3, r2
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007112:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800711a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	22ff      	movs	r2, #255	@ 0xff
 8007120:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	3710      	adds	r7, #16
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
	...

08007130 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b086      	sub	sp, #24
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007138:	2182      	movs	r1, #130	@ 0x82
 800713a:	4818      	ldr	r0, [pc, #96]	@ (800719c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800713c:	f000 fd22 	bl	8007b84 <USBD_GetEpDesc>
 8007140:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007142:	2101      	movs	r1, #1
 8007144:	4815      	ldr	r0, [pc, #84]	@ (800719c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007146:	f000 fd1d 	bl	8007b84 <USBD_GetEpDesc>
 800714a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800714c:	2181      	movs	r1, #129	@ 0x81
 800714e:	4813      	ldr	r0, [pc, #76]	@ (800719c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007150:	f000 fd18 	bl	8007b84 <USBD_GetEpDesc>
 8007154:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d002      	beq.n	8007162 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	2210      	movs	r2, #16
 8007160:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d006      	beq.n	8007176 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	2200      	movs	r2, #0
 800716c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007170:	711a      	strb	r2, [r3, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d006      	beq.n	800718a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007184:	711a      	strb	r2, [r3, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2243      	movs	r2, #67	@ 0x43
 800718e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007190:	4b02      	ldr	r3, [pc, #8]	@ (800719c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007192:	4618      	mov	r0, r3
 8007194:	3718      	adds	r7, #24
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	20000050 	.word	0x20000050

080071a0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b086      	sub	sp, #24
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80071a8:	2182      	movs	r1, #130	@ 0x82
 80071aa:	4818      	ldr	r0, [pc, #96]	@ (800720c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80071ac:	f000 fcea 	bl	8007b84 <USBD_GetEpDesc>
 80071b0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80071b2:	2101      	movs	r1, #1
 80071b4:	4815      	ldr	r0, [pc, #84]	@ (800720c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80071b6:	f000 fce5 	bl	8007b84 <USBD_GetEpDesc>
 80071ba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80071bc:	2181      	movs	r1, #129	@ 0x81
 80071be:	4813      	ldr	r0, [pc, #76]	@ (800720c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80071c0:	f000 fce0 	bl	8007b84 <USBD_GetEpDesc>
 80071c4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d002      	beq.n	80071d2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	2210      	movs	r2, #16
 80071d0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d006      	beq.n	80071e6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	2200      	movs	r2, #0
 80071dc:	711a      	strb	r2, [r3, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	f042 0202 	orr.w	r2, r2, #2
 80071e4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d006      	beq.n	80071fa <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2200      	movs	r2, #0
 80071f0:	711a      	strb	r2, [r3, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f042 0202 	orr.w	r2, r2, #2
 80071f8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2243      	movs	r2, #67	@ 0x43
 80071fe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007200:	4b02      	ldr	r3, [pc, #8]	@ (800720c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007202:	4618      	mov	r0, r3
 8007204:	3718      	adds	r7, #24
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	20000050 	.word	0x20000050

08007210 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b086      	sub	sp, #24
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007218:	2182      	movs	r1, #130	@ 0x82
 800721a:	4818      	ldr	r0, [pc, #96]	@ (800727c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800721c:	f000 fcb2 	bl	8007b84 <USBD_GetEpDesc>
 8007220:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007222:	2101      	movs	r1, #1
 8007224:	4815      	ldr	r0, [pc, #84]	@ (800727c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007226:	f000 fcad 	bl	8007b84 <USBD_GetEpDesc>
 800722a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800722c:	2181      	movs	r1, #129	@ 0x81
 800722e:	4813      	ldr	r0, [pc, #76]	@ (800727c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007230:	f000 fca8 	bl	8007b84 <USBD_GetEpDesc>
 8007234:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d002      	beq.n	8007242 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	2210      	movs	r2, #16
 8007240:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d006      	beq.n	8007256 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	2200      	movs	r2, #0
 800724c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007250:	711a      	strb	r2, [r3, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d006      	beq.n	800726a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2200      	movs	r2, #0
 8007260:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007264:	711a      	strb	r2, [r3, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2243      	movs	r2, #67	@ 0x43
 800726e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007270:	4b02      	ldr	r3, [pc, #8]	@ (800727c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007272:	4618      	mov	r0, r3
 8007274:	3718      	adds	r7, #24
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	20000050 	.word	0x20000050

08007280 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	220a      	movs	r2, #10
 800728c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800728e:	4b03      	ldr	r3, [pc, #12]	@ (800729c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007290:	4618      	mov	r0, r3
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr
 800729c:	2000000c 	.word	0x2000000c

080072a0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d101      	bne.n	80072b4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80072b0:	2303      	movs	r3, #3
 80072b2:	e009      	b.n	80072c8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	33b0      	adds	r3, #176	@ 0xb0
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	4413      	add	r3, r2
 80072c2:	683a      	ldr	r2, [r7, #0]
 80072c4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b087      	sub	sp, #28
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	32b0      	adds	r2, #176	@ 0xb0
 80072ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ee:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d101      	bne.n	80072fa <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80072f6:	2303      	movs	r3, #3
 80072f8:	e008      	b.n	800730c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	68ba      	ldr	r2, [r7, #8]
 80072fe:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	371c      	adds	r7, #28
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	32b0      	adds	r2, #176	@ 0xb0
 800732c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007330:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d101      	bne.n	800733c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007338:	2303      	movs	r3, #3
 800733a:	e004      	b.n	8007346 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	683a      	ldr	r2, [r7, #0]
 8007340:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3714      	adds	r7, #20
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
	...

08007354 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	32b0      	adds	r2, #176	@ 0xb0
 8007366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800736a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	32b0      	adds	r2, #176	@ 0xb0
 8007376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800737e:	2303      	movs	r3, #3
 8007380:	e018      	b.n	80073b4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	7c1b      	ldrb	r3, [r3, #16]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d10a      	bne.n	80073a0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800738a:	4b0c      	ldr	r3, [pc, #48]	@ (80073bc <USBD_CDC_ReceivePacket+0x68>)
 800738c:	7819      	ldrb	r1, [r3, #0]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007394:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f004 feb1 	bl	800c100 <USBD_LL_PrepareReceive>
 800739e:	e008      	b.n	80073b2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80073a0:	4b06      	ldr	r3, [pc, #24]	@ (80073bc <USBD_CDC_ReceivePacket+0x68>)
 80073a2:	7819      	ldrb	r1, [r3, #0]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80073aa:	2340      	movs	r3, #64	@ 0x40
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f004 fea7 	bl	800c100 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3710      	adds	r7, #16
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}
 80073bc:	20000094 	.word	0x20000094

080073c0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	4613      	mov	r3, r2
 80073cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d101      	bne.n	80073d8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80073d4:	2303      	movs	r3, #3
 80073d6:	e01f      	b.n	8007418 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2200      	movs	r2, #0
 80073e4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2200      	movs	r2, #0
 80073ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	68ba      	ldr	r2, [r7, #8]
 80073fa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2201      	movs	r2, #1
 8007402:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	79fa      	ldrb	r2, [r7, #7]
 800740a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f004 fd21 	bl	800be54 <USBD_LL_Init>
 8007412:	4603      	mov	r3, r0
 8007414:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007416:	7dfb      	ldrb	r3, [r7, #23]
}
 8007418:	4618      	mov	r0, r3
 800741a:	3718      	adds	r7, #24
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800742a:	2300      	movs	r3, #0
 800742c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d101      	bne.n	8007438 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007434:	2303      	movs	r3, #3
 8007436:	e025      	b.n	8007484 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	683a      	ldr	r2, [r7, #0]
 800743c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	32ae      	adds	r2, #174	@ 0xae
 800744a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800744e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00f      	beq.n	8007474 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	32ae      	adds	r2, #174	@ 0xae
 800745e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007464:	f107 020e 	add.w	r2, r7, #14
 8007468:	4610      	mov	r0, r2
 800746a:	4798      	blx	r3
 800746c:	4602      	mov	r2, r0
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800747a:	1c5a      	adds	r2, r3, #1
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f004 fd29 	bl	800beec <USBD_LL_Start>
 800749a:	4603      	mov	r3, r0
}
 800749c:	4618      	mov	r0, r3
 800749e:	3708      	adds	r7, #8
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b083      	sub	sp, #12
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80074ac:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	370c      	adds	r7, #12
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr

080074ba <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80074ba:	b580      	push	{r7, lr}
 80074bc:	b084      	sub	sp, #16
 80074be:	af00      	add	r7, sp, #0
 80074c0:	6078      	str	r0, [r7, #4]
 80074c2:	460b      	mov	r3, r1
 80074c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80074c6:	2300      	movs	r3, #0
 80074c8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d009      	beq.n	80074e8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	78fa      	ldrb	r2, [r7, #3]
 80074de:	4611      	mov	r1, r2
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	4798      	blx	r3
 80074e4:	4603      	mov	r3, r0
 80074e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80074e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3710      	adds	r7, #16
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}

080074f2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80074f2:	b580      	push	{r7, lr}
 80074f4:	b084      	sub	sp, #16
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
 80074fa:	460b      	mov	r3, r1
 80074fc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80074fe:	2300      	movs	r3, #0
 8007500:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	78fa      	ldrb	r2, [r7, #3]
 800750c:	4611      	mov	r1, r2
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	4798      	blx	r3
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d001      	beq.n	800751c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007518:	2303      	movs	r3, #3
 800751a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800751c:	7bfb      	ldrb	r3, [r7, #15]
}
 800751e:	4618      	mov	r0, r3
 8007520:	3710      	adds	r7, #16
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}

08007526 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007526:	b580      	push	{r7, lr}
 8007528:	b084      	sub	sp, #16
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
 800752e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007536:	6839      	ldr	r1, [r7, #0]
 8007538:	4618      	mov	r0, r3
 800753a:	f001 f922 	bl	8008782 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2201      	movs	r2, #1
 8007542:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800754c:	461a      	mov	r2, r3
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800755a:	f003 031f 	and.w	r3, r3, #31
 800755e:	2b02      	cmp	r3, #2
 8007560:	d01a      	beq.n	8007598 <USBD_LL_SetupStage+0x72>
 8007562:	2b02      	cmp	r3, #2
 8007564:	d822      	bhi.n	80075ac <USBD_LL_SetupStage+0x86>
 8007566:	2b00      	cmp	r3, #0
 8007568:	d002      	beq.n	8007570 <USBD_LL_SetupStage+0x4a>
 800756a:	2b01      	cmp	r3, #1
 800756c:	d00a      	beq.n	8007584 <USBD_LL_SetupStage+0x5e>
 800756e:	e01d      	b.n	80075ac <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007576:	4619      	mov	r1, r3
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 fb77 	bl	8007c6c <USBD_StdDevReq>
 800757e:	4603      	mov	r3, r0
 8007580:	73fb      	strb	r3, [r7, #15]
      break;
 8007582:	e020      	b.n	80075c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800758a:	4619      	mov	r1, r3
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 fbdf 	bl	8007d50 <USBD_StdItfReq>
 8007592:	4603      	mov	r3, r0
 8007594:	73fb      	strb	r3, [r7, #15]
      break;
 8007596:	e016      	b.n	80075c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800759e:	4619      	mov	r1, r3
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f000 fc41 	bl	8007e28 <USBD_StdEPReq>
 80075a6:	4603      	mov	r3, r0
 80075a8:	73fb      	strb	r3, [r7, #15]
      break;
 80075aa:	e00c      	b.n	80075c6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80075b2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	4619      	mov	r1, r3
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f004 fcf6 	bl	800bfac <USBD_LL_StallEP>
 80075c0:	4603      	mov	r3, r0
 80075c2:	73fb      	strb	r3, [r7, #15]
      break;
 80075c4:	bf00      	nop
  }

  return ret;
 80075c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3710      	adds	r7, #16
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}

080075d0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b086      	sub	sp, #24
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	460b      	mov	r3, r1
 80075da:	607a      	str	r2, [r7, #4]
 80075dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80075de:	2300      	movs	r3, #0
 80075e0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80075e2:	7afb      	ldrb	r3, [r7, #11]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d177      	bne.n	80076d8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80075ee:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80075f6:	2b03      	cmp	r3, #3
 80075f8:	f040 80a1 	bne.w	800773e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	693a      	ldr	r2, [r7, #16]
 8007602:	8992      	ldrh	r2, [r2, #12]
 8007604:	4293      	cmp	r3, r2
 8007606:	d91c      	bls.n	8007642 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	693a      	ldr	r2, [r7, #16]
 800760e:	8992      	ldrh	r2, [r2, #12]
 8007610:	1a9a      	subs	r2, r3, r2
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	693a      	ldr	r2, [r7, #16]
 800761c:	8992      	ldrh	r2, [r2, #12]
 800761e:	441a      	add	r2, r3
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	6919      	ldr	r1, [r3, #16]
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	899b      	ldrh	r3, [r3, #12]
 800762c:	461a      	mov	r2, r3
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	4293      	cmp	r3, r2
 8007634:	bf38      	it	cc
 8007636:	4613      	movcc	r3, r2
 8007638:	461a      	mov	r2, r3
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f001 f9a8 	bl	8008990 <USBD_CtlContinueRx>
 8007640:	e07d      	b.n	800773e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007648:	f003 031f 	and.w	r3, r3, #31
 800764c:	2b02      	cmp	r3, #2
 800764e:	d014      	beq.n	800767a <USBD_LL_DataOutStage+0xaa>
 8007650:	2b02      	cmp	r3, #2
 8007652:	d81d      	bhi.n	8007690 <USBD_LL_DataOutStage+0xc0>
 8007654:	2b00      	cmp	r3, #0
 8007656:	d002      	beq.n	800765e <USBD_LL_DataOutStage+0x8e>
 8007658:	2b01      	cmp	r3, #1
 800765a:	d003      	beq.n	8007664 <USBD_LL_DataOutStage+0x94>
 800765c:	e018      	b.n	8007690 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800765e:	2300      	movs	r3, #0
 8007660:	75bb      	strb	r3, [r7, #22]
            break;
 8007662:	e018      	b.n	8007696 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800766a:	b2db      	uxtb	r3, r3
 800766c:	4619      	mov	r1, r3
 800766e:	68f8      	ldr	r0, [r7, #12]
 8007670:	f000 fa6e 	bl	8007b50 <USBD_CoreFindIF>
 8007674:	4603      	mov	r3, r0
 8007676:	75bb      	strb	r3, [r7, #22]
            break;
 8007678:	e00d      	b.n	8007696 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007680:	b2db      	uxtb	r3, r3
 8007682:	4619      	mov	r1, r3
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f000 fa70 	bl	8007b6a <USBD_CoreFindEP>
 800768a:	4603      	mov	r3, r0
 800768c:	75bb      	strb	r3, [r7, #22]
            break;
 800768e:	e002      	b.n	8007696 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007690:	2300      	movs	r3, #0
 8007692:	75bb      	strb	r3, [r7, #22]
            break;
 8007694:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007696:	7dbb      	ldrb	r3, [r7, #22]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d119      	bne.n	80076d0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	2b03      	cmp	r3, #3
 80076a6:	d113      	bne.n	80076d0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80076a8:	7dba      	ldrb	r2, [r7, #22]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	32ae      	adds	r2, #174	@ 0xae
 80076ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076b2:	691b      	ldr	r3, [r3, #16]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d00b      	beq.n	80076d0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80076b8:	7dba      	ldrb	r2, [r7, #22]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80076c0:	7dba      	ldrb	r2, [r7, #22]
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	32ae      	adds	r2, #174	@ 0xae
 80076c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	68f8      	ldr	r0, [r7, #12]
 80076ce:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f001 f96e 	bl	80089b2 <USBD_CtlSendStatus>
 80076d6:	e032      	b.n	800773e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80076d8:	7afb      	ldrb	r3, [r7, #11]
 80076da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	4619      	mov	r1, r3
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f000 fa41 	bl	8007b6a <USBD_CoreFindEP>
 80076e8:	4603      	mov	r3, r0
 80076ea:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80076ec:	7dbb      	ldrb	r3, [r7, #22]
 80076ee:	2bff      	cmp	r3, #255	@ 0xff
 80076f0:	d025      	beq.n	800773e <USBD_LL_DataOutStage+0x16e>
 80076f2:	7dbb      	ldrb	r3, [r7, #22]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d122      	bne.n	800773e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	2b03      	cmp	r3, #3
 8007702:	d117      	bne.n	8007734 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007704:	7dba      	ldrb	r2, [r7, #22]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	32ae      	adds	r2, #174	@ 0xae
 800770a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800770e:	699b      	ldr	r3, [r3, #24]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d00f      	beq.n	8007734 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007714:	7dba      	ldrb	r2, [r7, #22]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800771c:	7dba      	ldrb	r2, [r7, #22]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	32ae      	adds	r2, #174	@ 0xae
 8007722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007726:	699b      	ldr	r3, [r3, #24]
 8007728:	7afa      	ldrb	r2, [r7, #11]
 800772a:	4611      	mov	r1, r2
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	4798      	blx	r3
 8007730:	4603      	mov	r3, r0
 8007732:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007734:	7dfb      	ldrb	r3, [r7, #23]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d001      	beq.n	800773e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800773a:	7dfb      	ldrb	r3, [r7, #23]
 800773c:	e000      	b.n	8007740 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800773e:	2300      	movs	r3, #0
}
 8007740:	4618      	mov	r0, r3
 8007742:	3718      	adds	r7, #24
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b086      	sub	sp, #24
 800774c:	af00      	add	r7, sp, #0
 800774e:	60f8      	str	r0, [r7, #12]
 8007750:	460b      	mov	r3, r1
 8007752:	607a      	str	r2, [r7, #4]
 8007754:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007756:	7afb      	ldrb	r3, [r7, #11]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d178      	bne.n	800784e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	3314      	adds	r3, #20
 8007760:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007768:	2b02      	cmp	r3, #2
 800776a:	d163      	bne.n	8007834 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	693a      	ldr	r2, [r7, #16]
 8007772:	8992      	ldrh	r2, [r2, #12]
 8007774:	4293      	cmp	r3, r2
 8007776:	d91c      	bls.n	80077b2 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	693a      	ldr	r2, [r7, #16]
 800777e:	8992      	ldrh	r2, [r2, #12]
 8007780:	1a9a      	subs	r2, r3, r2
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	693a      	ldr	r2, [r7, #16]
 800778c:	8992      	ldrh	r2, [r2, #12]
 800778e:	441a      	add	r2, r3
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	6919      	ldr	r1, [r3, #16]
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	461a      	mov	r2, r3
 800779e:	68f8      	ldr	r0, [r7, #12]
 80077a0:	f001 f8c4 	bl	800892c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077a4:	2300      	movs	r3, #0
 80077a6:	2200      	movs	r2, #0
 80077a8:	2100      	movs	r1, #0
 80077aa:	68f8      	ldr	r0, [r7, #12]
 80077ac:	f004 fca8 	bl	800c100 <USBD_LL_PrepareReceive>
 80077b0:	e040      	b.n	8007834 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	899b      	ldrh	r3, [r3, #12]
 80077b6:	461a      	mov	r2, r3
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	429a      	cmp	r2, r3
 80077be:	d11c      	bne.n	80077fa <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	693a      	ldr	r2, [r7, #16]
 80077c6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d316      	bcc.n	80077fa <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d20f      	bcs.n	80077fa <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80077da:	2200      	movs	r2, #0
 80077dc:	2100      	movs	r1, #0
 80077de:	68f8      	ldr	r0, [r7, #12]
 80077e0:	f001 f8a4 	bl	800892c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077ec:	2300      	movs	r3, #0
 80077ee:	2200      	movs	r2, #0
 80077f0:	2100      	movs	r1, #0
 80077f2:	68f8      	ldr	r0, [r7, #12]
 80077f4:	f004 fc84 	bl	800c100 <USBD_LL_PrepareReceive>
 80077f8:	e01c      	b.n	8007834 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b03      	cmp	r3, #3
 8007804:	d10f      	bne.n	8007826 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d009      	beq.n	8007826 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2200      	movs	r2, #0
 8007816:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007826:	2180      	movs	r1, #128	@ 0x80
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f004 fbbf 	bl	800bfac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	f001 f8d2 	bl	80089d8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d03a      	beq.n	80078b4 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800783e:	68f8      	ldr	r0, [r7, #12]
 8007840:	f7ff fe30 	bl	80074a4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800784c:	e032      	b.n	80078b4 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800784e:	7afb      	ldrb	r3, [r7, #11]
 8007850:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007854:	b2db      	uxtb	r3, r3
 8007856:	4619      	mov	r1, r3
 8007858:	68f8      	ldr	r0, [r7, #12]
 800785a:	f000 f986 	bl	8007b6a <USBD_CoreFindEP>
 800785e:	4603      	mov	r3, r0
 8007860:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007862:	7dfb      	ldrb	r3, [r7, #23]
 8007864:	2bff      	cmp	r3, #255	@ 0xff
 8007866:	d025      	beq.n	80078b4 <USBD_LL_DataInStage+0x16c>
 8007868:	7dfb      	ldrb	r3, [r7, #23]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d122      	bne.n	80078b4 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007874:	b2db      	uxtb	r3, r3
 8007876:	2b03      	cmp	r3, #3
 8007878:	d11c      	bne.n	80078b4 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800787a:	7dfa      	ldrb	r2, [r7, #23]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	32ae      	adds	r2, #174	@ 0xae
 8007880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007884:	695b      	ldr	r3, [r3, #20]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d014      	beq.n	80078b4 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800788a:	7dfa      	ldrb	r2, [r7, #23]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007892:	7dfa      	ldrb	r2, [r7, #23]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	32ae      	adds	r2, #174	@ 0xae
 8007898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	7afa      	ldrb	r2, [r7, #11]
 80078a0:	4611      	mov	r1, r2
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	4798      	blx	r3
 80078a6:	4603      	mov	r3, r0
 80078a8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80078aa:	7dbb      	ldrb	r3, [r7, #22]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d001      	beq.n	80078b4 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80078b0:	7dbb      	ldrb	r3, [r7, #22]
 80078b2:	e000      	b.n	80078b6 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80078b4:	2300      	movs	r3, #0
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3718      	adds	r7, #24
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}

080078be <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80078be:	b580      	push	{r7, lr}
 80078c0:	b084      	sub	sp, #16
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2201      	movs	r2, #1
 80078ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d014      	beq.n	8007924 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d00e      	beq.n	8007924 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	6852      	ldr	r2, [r2, #4]
 8007912:	b2d2      	uxtb	r2, r2
 8007914:	4611      	mov	r1, r2
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	4798      	blx	r3
 800791a:	4603      	mov	r3, r0
 800791c:	2b00      	cmp	r3, #0
 800791e:	d001      	beq.n	8007924 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007920:	2303      	movs	r3, #3
 8007922:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007924:	2340      	movs	r3, #64	@ 0x40
 8007926:	2200      	movs	r2, #0
 8007928:	2100      	movs	r1, #0
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f004 faf9 	bl	800bf22 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2240      	movs	r2, #64	@ 0x40
 800793c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007940:	2340      	movs	r3, #64	@ 0x40
 8007942:	2200      	movs	r2, #0
 8007944:	2180      	movs	r1, #128	@ 0x80
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f004 faeb 	bl	800bf22 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2201      	movs	r2, #1
 8007950:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2240      	movs	r2, #64	@ 0x40
 8007958:	841a      	strh	r2, [r3, #32]

  return ret;
 800795a:	7bfb      	ldrb	r3, [r7, #15]
}
 800795c:	4618      	mov	r0, r3
 800795e:	3710      	adds	r7, #16
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	460b      	mov	r3, r1
 800796e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	78fa      	ldrb	r2, [r7, #3]
 8007974:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr

08007984 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007992:	b2db      	uxtb	r3, r3
 8007994:	2b04      	cmp	r3, #4
 8007996:	d006      	beq.n	80079a6 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800799e:	b2da      	uxtb	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2204      	movs	r2, #4
 80079aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	370c      	adds	r7, #12
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	2b04      	cmp	r3, #4
 80079ce:	d106      	bne.n	80079de <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80079d6:	b2da      	uxtb	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b082      	sub	sp, #8
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b03      	cmp	r3, #3
 80079fe:	d110      	bne.n	8007a22 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00b      	beq.n	8007a22 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a10:	69db      	ldr	r3, [r3, #28]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d005      	beq.n	8007a22 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a1c:	69db      	ldr	r3, [r3, #28]
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3708      	adds	r7, #8
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	460b      	mov	r3, r1
 8007a36:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	32ae      	adds	r2, #174	@ 0xae
 8007a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d101      	bne.n	8007a4e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007a4a:	2303      	movs	r3, #3
 8007a4c:	e01c      	b.n	8007a88 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b03      	cmp	r3, #3
 8007a58:	d115      	bne.n	8007a86 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	32ae      	adds	r2, #174	@ 0xae
 8007a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d00b      	beq.n	8007a86 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	32ae      	adds	r2, #174	@ 0xae
 8007a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a7c:	6a1b      	ldr	r3, [r3, #32]
 8007a7e:	78fa      	ldrb	r2, [r7, #3]
 8007a80:	4611      	mov	r1, r2
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3708      	adds	r7, #8
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	460b      	mov	r3, r1
 8007a9a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	32ae      	adds	r2, #174	@ 0xae
 8007aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007aae:	2303      	movs	r3, #3
 8007ab0:	e01c      	b.n	8007aec <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	2b03      	cmp	r3, #3
 8007abc:	d115      	bne.n	8007aea <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	32ae      	adds	r2, #174	@ 0xae
 8007ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00b      	beq.n	8007aea <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	32ae      	adds	r2, #174	@ 0xae
 8007adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae2:	78fa      	ldrb	r2, [r7, #3]
 8007ae4:	4611      	mov	r1, r2
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3708      	adds	r7, #8
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b083      	sub	sp, #12
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	370c      	adds	r7, #12
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr

08007b0a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b084      	sub	sp, #16
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007b12:	2300      	movs	r3, #0
 8007b14:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d00e      	beq.n	8007b46 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	687a      	ldr	r2, [r7, #4]
 8007b32:	6852      	ldr	r2, [r2, #4]
 8007b34:	b2d2      	uxtb	r2, r2
 8007b36:	4611      	mov	r1, r2
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	4798      	blx	r3
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d001      	beq.n	8007b46 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007b42:	2303      	movs	r3, #3
 8007b44:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	460b      	mov	r3, r1
 8007b5a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007b5c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	370c      	adds	r7, #12
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr

08007b6a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007b6a:	b480      	push	{r7}
 8007b6c:	b083      	sub	sp, #12
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
 8007b72:	460b      	mov	r3, r1
 8007b74:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007b76:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	370c      	adds	r7, #12
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr

08007b84 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b086      	sub	sp, #24
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	885b      	ldrh	r3, [r3, #2]
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	7812      	ldrb	r2, [r2, #0]
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d91f      	bls.n	8007bea <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	781b      	ldrb	r3, [r3, #0]
 8007bae:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007bb0:	e013      	b.n	8007bda <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007bb2:	f107 030a 	add.w	r3, r7, #10
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	6978      	ldr	r0, [r7, #20]
 8007bba:	f000 f81b 	bl	8007bf4 <USBD_GetNextDesc>
 8007bbe:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	785b      	ldrb	r3, [r3, #1]
 8007bc4:	2b05      	cmp	r3, #5
 8007bc6:	d108      	bne.n	8007bda <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	789b      	ldrb	r3, [r3, #2]
 8007bd0:	78fa      	ldrb	r2, [r7, #3]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d008      	beq.n	8007be8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	885b      	ldrh	r3, [r3, #2]
 8007bde:	b29a      	uxth	r2, r3
 8007be0:	897b      	ldrh	r3, [r7, #10]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d8e5      	bhi.n	8007bb2 <USBD_GetEpDesc+0x2e>
 8007be6:	e000      	b.n	8007bea <USBD_GetEpDesc+0x66>
          break;
 8007be8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007bea:	693b      	ldr	r3, [r7, #16]
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3718      	adds	r7, #24
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	881b      	ldrh	r3, [r3, #0]
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	7812      	ldrb	r2, [r2, #0]
 8007c0a:	4413      	add	r3, r2
 8007c0c:	b29a      	uxth	r2, r3
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	781b      	ldrb	r3, [r3, #0]
 8007c16:	461a      	mov	r2, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4413      	add	r3, r2
 8007c1c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3714      	adds	r7, #20
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b087      	sub	sp, #28
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	781b      	ldrb	r3, [r3, #0]
 8007c3c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	3301      	adds	r3, #1
 8007c42:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007c4a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007c4e:	021b      	lsls	r3, r3, #8
 8007c50:	b21a      	sxth	r2, r3
 8007c52:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	b21b      	sxth	r3, r3
 8007c5a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007c5c:	89fb      	ldrh	r3, [r7, #14]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	371c      	adds	r7, #28
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr
	...

08007c6c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c76:	2300      	movs	r3, #0
 8007c78:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	781b      	ldrb	r3, [r3, #0]
 8007c7e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007c82:	2b40      	cmp	r3, #64	@ 0x40
 8007c84:	d005      	beq.n	8007c92 <USBD_StdDevReq+0x26>
 8007c86:	2b40      	cmp	r3, #64	@ 0x40
 8007c88:	d857      	bhi.n	8007d3a <USBD_StdDevReq+0xce>
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00f      	beq.n	8007cae <USBD_StdDevReq+0x42>
 8007c8e:	2b20      	cmp	r3, #32
 8007c90:	d153      	bne.n	8007d3a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	32ae      	adds	r2, #174	@ 0xae
 8007c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	6839      	ldr	r1, [r7, #0]
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	4798      	blx	r3
 8007ca8:	4603      	mov	r3, r0
 8007caa:	73fb      	strb	r3, [r7, #15]
      break;
 8007cac:	e04a      	b.n	8007d44 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	785b      	ldrb	r3, [r3, #1]
 8007cb2:	2b09      	cmp	r3, #9
 8007cb4:	d83b      	bhi.n	8007d2e <USBD_StdDevReq+0xc2>
 8007cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8007cbc <USBD_StdDevReq+0x50>)
 8007cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cbc:	08007d11 	.word	0x08007d11
 8007cc0:	08007d25 	.word	0x08007d25
 8007cc4:	08007d2f 	.word	0x08007d2f
 8007cc8:	08007d1b 	.word	0x08007d1b
 8007ccc:	08007d2f 	.word	0x08007d2f
 8007cd0:	08007cef 	.word	0x08007cef
 8007cd4:	08007ce5 	.word	0x08007ce5
 8007cd8:	08007d2f 	.word	0x08007d2f
 8007cdc:	08007d07 	.word	0x08007d07
 8007ce0:	08007cf9 	.word	0x08007cf9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007ce4:	6839      	ldr	r1, [r7, #0]
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fa3e 	bl	8008168 <USBD_GetDescriptor>
          break;
 8007cec:	e024      	b.n	8007d38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007cee:	6839      	ldr	r1, [r7, #0]
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f000 fba3 	bl	800843c <USBD_SetAddress>
          break;
 8007cf6:	e01f      	b.n	8007d38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007cf8:	6839      	ldr	r1, [r7, #0]
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 fbe2 	bl	80084c4 <USBD_SetConfig>
 8007d00:	4603      	mov	r3, r0
 8007d02:	73fb      	strb	r3, [r7, #15]
          break;
 8007d04:	e018      	b.n	8007d38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007d06:	6839      	ldr	r1, [r7, #0]
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f000 fc85 	bl	8008618 <USBD_GetConfig>
          break;
 8007d0e:	e013      	b.n	8007d38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007d10:	6839      	ldr	r1, [r7, #0]
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 fcb6 	bl	8008684 <USBD_GetStatus>
          break;
 8007d18:	e00e      	b.n	8007d38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007d1a:	6839      	ldr	r1, [r7, #0]
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 fce5 	bl	80086ec <USBD_SetFeature>
          break;
 8007d22:	e009      	b.n	8007d38 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007d24:	6839      	ldr	r1, [r7, #0]
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f000 fd09 	bl	800873e <USBD_ClrFeature>
          break;
 8007d2c:	e004      	b.n	8007d38 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007d2e:	6839      	ldr	r1, [r7, #0]
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	f000 fd60 	bl	80087f6 <USBD_CtlError>
          break;
 8007d36:	bf00      	nop
      }
      break;
 8007d38:	e004      	b.n	8007d44 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007d3a:	6839      	ldr	r1, [r7, #0]
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 fd5a 	bl	80087f6 <USBD_CtlError>
      break;
 8007d42:	bf00      	nop
  }

  return ret;
 8007d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3710      	adds	r7, #16
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop

08007d50 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	781b      	ldrb	r3, [r3, #0]
 8007d62:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007d66:	2b40      	cmp	r3, #64	@ 0x40
 8007d68:	d005      	beq.n	8007d76 <USBD_StdItfReq+0x26>
 8007d6a:	2b40      	cmp	r3, #64	@ 0x40
 8007d6c:	d852      	bhi.n	8007e14 <USBD_StdItfReq+0xc4>
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d001      	beq.n	8007d76 <USBD_StdItfReq+0x26>
 8007d72:	2b20      	cmp	r3, #32
 8007d74:	d14e      	bne.n	8007e14 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	3b01      	subs	r3, #1
 8007d80:	2b02      	cmp	r3, #2
 8007d82:	d840      	bhi.n	8007e06 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	889b      	ldrh	r3, [r3, #4]
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d836      	bhi.n	8007dfc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	889b      	ldrh	r3, [r3, #4]
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	4619      	mov	r1, r3
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f7ff feda 	bl	8007b50 <USBD_CoreFindIF>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007da0:	7bbb      	ldrb	r3, [r7, #14]
 8007da2:	2bff      	cmp	r3, #255	@ 0xff
 8007da4:	d01d      	beq.n	8007de2 <USBD_StdItfReq+0x92>
 8007da6:	7bbb      	ldrb	r3, [r7, #14]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d11a      	bne.n	8007de2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007dac:	7bba      	ldrb	r2, [r7, #14]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	32ae      	adds	r2, #174	@ 0xae
 8007db2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00f      	beq.n	8007ddc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007dbc:	7bba      	ldrb	r2, [r7, #14]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007dc4:	7bba      	ldrb	r2, [r7, #14]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	32ae      	adds	r2, #174	@ 0xae
 8007dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	6839      	ldr	r1, [r7, #0]
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	4798      	blx	r3
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007dda:	e004      	b.n	8007de6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007ddc:	2303      	movs	r3, #3
 8007dde:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007de0:	e001      	b.n	8007de6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007de2:	2303      	movs	r3, #3
 8007de4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	88db      	ldrh	r3, [r3, #6]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d110      	bne.n	8007e10 <USBD_StdItfReq+0xc0>
 8007dee:	7bfb      	ldrb	r3, [r7, #15]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d10d      	bne.n	8007e10 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 fddc 	bl	80089b2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007dfa:	e009      	b.n	8007e10 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007dfc:	6839      	ldr	r1, [r7, #0]
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 fcf9 	bl	80087f6 <USBD_CtlError>
          break;
 8007e04:	e004      	b.n	8007e10 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007e06:	6839      	ldr	r1, [r7, #0]
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 fcf4 	bl	80087f6 <USBD_CtlError>
          break;
 8007e0e:	e000      	b.n	8007e12 <USBD_StdItfReq+0xc2>
          break;
 8007e10:	bf00      	nop
      }
      break;
 8007e12:	e004      	b.n	8007e1e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007e14:	6839      	ldr	r1, [r7, #0]
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 fced 	bl	80087f6 <USBD_CtlError>
      break;
 8007e1c:	bf00      	nop
  }

  return ret;
 8007e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007e32:	2300      	movs	r3, #0
 8007e34:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	889b      	ldrh	r3, [r3, #4]
 8007e3a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e44:	2b40      	cmp	r3, #64	@ 0x40
 8007e46:	d007      	beq.n	8007e58 <USBD_StdEPReq+0x30>
 8007e48:	2b40      	cmp	r3, #64	@ 0x40
 8007e4a:	f200 8181 	bhi.w	8008150 <USBD_StdEPReq+0x328>
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d02a      	beq.n	8007ea8 <USBD_StdEPReq+0x80>
 8007e52:	2b20      	cmp	r3, #32
 8007e54:	f040 817c 	bne.w	8008150 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007e58:	7bbb      	ldrb	r3, [r7, #14]
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f7ff fe84 	bl	8007b6a <USBD_CoreFindEP>
 8007e62:	4603      	mov	r3, r0
 8007e64:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e66:	7b7b      	ldrb	r3, [r7, #13]
 8007e68:	2bff      	cmp	r3, #255	@ 0xff
 8007e6a:	f000 8176 	beq.w	800815a <USBD_StdEPReq+0x332>
 8007e6e:	7b7b      	ldrb	r3, [r7, #13]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	f040 8172 	bne.w	800815a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007e76:	7b7a      	ldrb	r2, [r7, #13]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007e7e:	7b7a      	ldrb	r2, [r7, #13]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	32ae      	adds	r2, #174	@ 0xae
 8007e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	f000 8165 	beq.w	800815a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007e90:	7b7a      	ldrb	r2, [r7, #13]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	32ae      	adds	r2, #174	@ 0xae
 8007e96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	6839      	ldr	r1, [r7, #0]
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	4798      	blx	r3
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007ea6:	e158      	b.n	800815a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	785b      	ldrb	r3, [r3, #1]
 8007eac:	2b03      	cmp	r3, #3
 8007eae:	d008      	beq.n	8007ec2 <USBD_StdEPReq+0x9a>
 8007eb0:	2b03      	cmp	r3, #3
 8007eb2:	f300 8147 	bgt.w	8008144 <USBD_StdEPReq+0x31c>
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f000 809b 	beq.w	8007ff2 <USBD_StdEPReq+0x1ca>
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d03c      	beq.n	8007f3a <USBD_StdEPReq+0x112>
 8007ec0:	e140      	b.n	8008144 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d002      	beq.n	8007ed4 <USBD_StdEPReq+0xac>
 8007ece:	2b03      	cmp	r3, #3
 8007ed0:	d016      	beq.n	8007f00 <USBD_StdEPReq+0xd8>
 8007ed2:	e02c      	b.n	8007f2e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ed4:	7bbb      	ldrb	r3, [r7, #14]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d00d      	beq.n	8007ef6 <USBD_StdEPReq+0xce>
 8007eda:	7bbb      	ldrb	r3, [r7, #14]
 8007edc:	2b80      	cmp	r3, #128	@ 0x80
 8007ede:	d00a      	beq.n	8007ef6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ee0:	7bbb      	ldrb	r3, [r7, #14]
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f004 f861 	bl	800bfac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007eea:	2180      	movs	r1, #128	@ 0x80
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f004 f85d 	bl	800bfac <USBD_LL_StallEP>
 8007ef2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ef4:	e020      	b.n	8007f38 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007ef6:	6839      	ldr	r1, [r7, #0]
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 fc7c 	bl	80087f6 <USBD_CtlError>
              break;
 8007efe:	e01b      	b.n	8007f38 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	885b      	ldrh	r3, [r3, #2]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10e      	bne.n	8007f26 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007f08:	7bbb      	ldrb	r3, [r7, #14]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00b      	beq.n	8007f26 <USBD_StdEPReq+0xfe>
 8007f0e:	7bbb      	ldrb	r3, [r7, #14]
 8007f10:	2b80      	cmp	r3, #128	@ 0x80
 8007f12:	d008      	beq.n	8007f26 <USBD_StdEPReq+0xfe>
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	88db      	ldrh	r3, [r3, #6]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d104      	bne.n	8007f26 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007f1c:	7bbb      	ldrb	r3, [r7, #14]
 8007f1e:	4619      	mov	r1, r3
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f004 f843 	bl	800bfac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 fd43 	bl	80089b2 <USBD_CtlSendStatus>

              break;
 8007f2c:	e004      	b.n	8007f38 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007f2e:	6839      	ldr	r1, [r7, #0]
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 fc60 	bl	80087f6 <USBD_CtlError>
              break;
 8007f36:	bf00      	nop
          }
          break;
 8007f38:	e109      	b.n	800814e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f40:	b2db      	uxtb	r3, r3
 8007f42:	2b02      	cmp	r3, #2
 8007f44:	d002      	beq.n	8007f4c <USBD_StdEPReq+0x124>
 8007f46:	2b03      	cmp	r3, #3
 8007f48:	d016      	beq.n	8007f78 <USBD_StdEPReq+0x150>
 8007f4a:	e04b      	b.n	8007fe4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f4c:	7bbb      	ldrb	r3, [r7, #14]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d00d      	beq.n	8007f6e <USBD_StdEPReq+0x146>
 8007f52:	7bbb      	ldrb	r3, [r7, #14]
 8007f54:	2b80      	cmp	r3, #128	@ 0x80
 8007f56:	d00a      	beq.n	8007f6e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007f58:	7bbb      	ldrb	r3, [r7, #14]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f004 f825 	bl	800bfac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007f62:	2180      	movs	r1, #128	@ 0x80
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f004 f821 	bl	800bfac <USBD_LL_StallEP>
 8007f6a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007f6c:	e040      	b.n	8007ff0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007f6e:	6839      	ldr	r1, [r7, #0]
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 fc40 	bl	80087f6 <USBD_CtlError>
              break;
 8007f76:	e03b      	b.n	8007ff0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	885b      	ldrh	r3, [r3, #2]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d136      	bne.n	8007fee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007f80:	7bbb      	ldrb	r3, [r7, #14]
 8007f82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d004      	beq.n	8007f94 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007f8a:	7bbb      	ldrb	r3, [r7, #14]
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f004 f82b 	bl	800bfea <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f000 fd0c 	bl	80089b2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007f9a:	7bbb      	ldrb	r3, [r7, #14]
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f7ff fde3 	bl	8007b6a <USBD_CoreFindEP>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007fa8:	7b7b      	ldrb	r3, [r7, #13]
 8007faa:	2bff      	cmp	r3, #255	@ 0xff
 8007fac:	d01f      	beq.n	8007fee <USBD_StdEPReq+0x1c6>
 8007fae:	7b7b      	ldrb	r3, [r7, #13]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d11c      	bne.n	8007fee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007fb4:	7b7a      	ldrb	r2, [r7, #13]
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007fbc:	7b7a      	ldrb	r2, [r7, #13]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	32ae      	adds	r2, #174	@ 0xae
 8007fc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d010      	beq.n	8007fee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007fcc:	7b7a      	ldrb	r2, [r7, #13]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	32ae      	adds	r2, #174	@ 0xae
 8007fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	6839      	ldr	r1, [r7, #0]
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	4798      	blx	r3
 8007fde:	4603      	mov	r3, r0
 8007fe0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007fe2:	e004      	b.n	8007fee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007fe4:	6839      	ldr	r1, [r7, #0]
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 fc05 	bl	80087f6 <USBD_CtlError>
              break;
 8007fec:	e000      	b.n	8007ff0 <USBD_StdEPReq+0x1c8>
              break;
 8007fee:	bf00      	nop
          }
          break;
 8007ff0:	e0ad      	b.n	800814e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	d002      	beq.n	8008004 <USBD_StdEPReq+0x1dc>
 8007ffe:	2b03      	cmp	r3, #3
 8008000:	d033      	beq.n	800806a <USBD_StdEPReq+0x242>
 8008002:	e099      	b.n	8008138 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008004:	7bbb      	ldrb	r3, [r7, #14]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d007      	beq.n	800801a <USBD_StdEPReq+0x1f2>
 800800a:	7bbb      	ldrb	r3, [r7, #14]
 800800c:	2b80      	cmp	r3, #128	@ 0x80
 800800e:	d004      	beq.n	800801a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008010:	6839      	ldr	r1, [r7, #0]
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 fbef 	bl	80087f6 <USBD_CtlError>
                break;
 8008018:	e093      	b.n	8008142 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800801a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800801e:	2b00      	cmp	r3, #0
 8008020:	da0b      	bge.n	800803a <USBD_StdEPReq+0x212>
 8008022:	7bbb      	ldrb	r3, [r7, #14]
 8008024:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008028:	4613      	mov	r3, r2
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4413      	add	r3, r2
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	3310      	adds	r3, #16
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	4413      	add	r3, r2
 8008036:	3304      	adds	r3, #4
 8008038:	e00b      	b.n	8008052 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800803a:	7bbb      	ldrb	r3, [r7, #14]
 800803c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008040:	4613      	mov	r3, r2
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	4413      	add	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	4413      	add	r3, r2
 8008050:	3304      	adds	r3, #4
 8008052:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	2200      	movs	r2, #0
 8008058:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	330e      	adds	r3, #14
 800805e:	2202      	movs	r2, #2
 8008060:	4619      	mov	r1, r3
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 fc44 	bl	80088f0 <USBD_CtlSendData>
              break;
 8008068:	e06b      	b.n	8008142 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800806a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800806e:	2b00      	cmp	r3, #0
 8008070:	da11      	bge.n	8008096 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008072:	7bbb      	ldrb	r3, [r7, #14]
 8008074:	f003 020f 	and.w	r2, r3, #15
 8008078:	6879      	ldr	r1, [r7, #4]
 800807a:	4613      	mov	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	4413      	add	r3, r2
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	440b      	add	r3, r1
 8008084:	3323      	adds	r3, #35	@ 0x23
 8008086:	781b      	ldrb	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d117      	bne.n	80080bc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800808c:	6839      	ldr	r1, [r7, #0]
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 fbb1 	bl	80087f6 <USBD_CtlError>
                  break;
 8008094:	e055      	b.n	8008142 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008096:	7bbb      	ldrb	r3, [r7, #14]
 8008098:	f003 020f 	and.w	r2, r3, #15
 800809c:	6879      	ldr	r1, [r7, #4]
 800809e:	4613      	mov	r3, r2
 80080a0:	009b      	lsls	r3, r3, #2
 80080a2:	4413      	add	r3, r2
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	440b      	add	r3, r1
 80080a8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d104      	bne.n	80080bc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80080b2:	6839      	ldr	r1, [r7, #0]
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 fb9e 	bl	80087f6 <USBD_CtlError>
                  break;
 80080ba:	e042      	b.n	8008142 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	da0b      	bge.n	80080dc <USBD_StdEPReq+0x2b4>
 80080c4:	7bbb      	ldrb	r3, [r7, #14]
 80080c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80080ca:	4613      	mov	r3, r2
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	4413      	add	r3, r2
 80080d0:	009b      	lsls	r3, r3, #2
 80080d2:	3310      	adds	r3, #16
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	4413      	add	r3, r2
 80080d8:	3304      	adds	r3, #4
 80080da:	e00b      	b.n	80080f4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80080dc:	7bbb      	ldrb	r3, [r7, #14]
 80080de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080e2:	4613      	mov	r3, r2
 80080e4:	009b      	lsls	r3, r3, #2
 80080e6:	4413      	add	r3, r2
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	4413      	add	r3, r2
 80080f2:	3304      	adds	r3, #4
 80080f4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80080f6:	7bbb      	ldrb	r3, [r7, #14]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d002      	beq.n	8008102 <USBD_StdEPReq+0x2da>
 80080fc:	7bbb      	ldrb	r3, [r7, #14]
 80080fe:	2b80      	cmp	r3, #128	@ 0x80
 8008100:	d103      	bne.n	800810a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	2200      	movs	r2, #0
 8008106:	739a      	strb	r2, [r3, #14]
 8008108:	e00e      	b.n	8008128 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800810a:	7bbb      	ldrb	r3, [r7, #14]
 800810c:	4619      	mov	r1, r3
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f003 ff8a 	bl	800c028 <USBD_LL_IsStallEP>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d003      	beq.n	8008122 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	2201      	movs	r2, #1
 800811e:	739a      	strb	r2, [r3, #14]
 8008120:	e002      	b.n	8008128 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2200      	movs	r2, #0
 8008126:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	330e      	adds	r3, #14
 800812c:	2202      	movs	r2, #2
 800812e:	4619      	mov	r1, r3
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f000 fbdd 	bl	80088f0 <USBD_CtlSendData>
              break;
 8008136:	e004      	b.n	8008142 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008138:	6839      	ldr	r1, [r7, #0]
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 fb5b 	bl	80087f6 <USBD_CtlError>
              break;
 8008140:	bf00      	nop
          }
          break;
 8008142:	e004      	b.n	800814e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008144:	6839      	ldr	r1, [r7, #0]
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 fb55 	bl	80087f6 <USBD_CtlError>
          break;
 800814c:	bf00      	nop
      }
      break;
 800814e:	e005      	b.n	800815c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008150:	6839      	ldr	r1, [r7, #0]
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 fb4f 	bl	80087f6 <USBD_CtlError>
      break;
 8008158:	e000      	b.n	800815c <USBD_StdEPReq+0x334>
      break;
 800815a:	bf00      	nop
  }

  return ret;
 800815c:	7bfb      	ldrb	r3, [r7, #15]
}
 800815e:	4618      	mov	r0, r3
 8008160:	3710      	adds	r7, #16
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
	...

08008168 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008172:	2300      	movs	r3, #0
 8008174:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008176:	2300      	movs	r3, #0
 8008178:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800817a:	2300      	movs	r3, #0
 800817c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	885b      	ldrh	r3, [r3, #2]
 8008182:	0a1b      	lsrs	r3, r3, #8
 8008184:	b29b      	uxth	r3, r3
 8008186:	3b01      	subs	r3, #1
 8008188:	2b06      	cmp	r3, #6
 800818a:	f200 8128 	bhi.w	80083de <USBD_GetDescriptor+0x276>
 800818e:	a201      	add	r2, pc, #4	@ (adr r2, 8008194 <USBD_GetDescriptor+0x2c>)
 8008190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008194:	080081b1 	.word	0x080081b1
 8008198:	080081c9 	.word	0x080081c9
 800819c:	08008209 	.word	0x08008209
 80081a0:	080083df 	.word	0x080083df
 80081a4:	080083df 	.word	0x080083df
 80081a8:	0800837f 	.word	0x0800837f
 80081ac:	080083ab 	.word	0x080083ab
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	7c12      	ldrb	r2, [r2, #16]
 80081bc:	f107 0108 	add.w	r1, r7, #8
 80081c0:	4610      	mov	r0, r2
 80081c2:	4798      	blx	r3
 80081c4:	60f8      	str	r0, [r7, #12]
      break;
 80081c6:	e112      	b.n	80083ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	7c1b      	ldrb	r3, [r3, #16]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d10d      	bne.n	80081ec <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081d8:	f107 0208 	add.w	r2, r7, #8
 80081dc:	4610      	mov	r0, r2
 80081de:	4798      	blx	r3
 80081e0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	3301      	adds	r3, #1
 80081e6:	2202      	movs	r2, #2
 80081e8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80081ea:	e100      	b.n	80083ee <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f4:	f107 0208 	add.w	r2, r7, #8
 80081f8:	4610      	mov	r0, r2
 80081fa:	4798      	blx	r3
 80081fc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	3301      	adds	r3, #1
 8008202:	2202      	movs	r2, #2
 8008204:	701a      	strb	r2, [r3, #0]
      break;
 8008206:	e0f2      	b.n	80083ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	885b      	ldrh	r3, [r3, #2]
 800820c:	b2db      	uxtb	r3, r3
 800820e:	2b05      	cmp	r3, #5
 8008210:	f200 80ac 	bhi.w	800836c <USBD_GetDescriptor+0x204>
 8008214:	a201      	add	r2, pc, #4	@ (adr r2, 800821c <USBD_GetDescriptor+0xb4>)
 8008216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800821a:	bf00      	nop
 800821c:	08008235 	.word	0x08008235
 8008220:	08008269 	.word	0x08008269
 8008224:	0800829d 	.word	0x0800829d
 8008228:	080082d1 	.word	0x080082d1
 800822c:	08008305 	.word	0x08008305
 8008230:	08008339 	.word	0x08008339
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d00b      	beq.n	8008258 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	7c12      	ldrb	r2, [r2, #16]
 800824c:	f107 0108 	add.w	r1, r7, #8
 8008250:	4610      	mov	r0, r2
 8008252:	4798      	blx	r3
 8008254:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008256:	e091      	b.n	800837c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008258:	6839      	ldr	r1, [r7, #0]
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 facb 	bl	80087f6 <USBD_CtlError>
            err++;
 8008260:	7afb      	ldrb	r3, [r7, #11]
 8008262:	3301      	adds	r3, #1
 8008264:	72fb      	strb	r3, [r7, #11]
          break;
 8008266:	e089      	b.n	800837c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d00b      	beq.n	800828c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	7c12      	ldrb	r2, [r2, #16]
 8008280:	f107 0108 	add.w	r1, r7, #8
 8008284:	4610      	mov	r0, r2
 8008286:	4798      	blx	r3
 8008288:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800828a:	e077      	b.n	800837c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800828c:	6839      	ldr	r1, [r7, #0]
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 fab1 	bl	80087f6 <USBD_CtlError>
            err++;
 8008294:	7afb      	ldrb	r3, [r7, #11]
 8008296:	3301      	adds	r3, #1
 8008298:	72fb      	strb	r3, [r7, #11]
          break;
 800829a:	e06f      	b.n	800837c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082a2:	68db      	ldr	r3, [r3, #12]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d00b      	beq.n	80082c0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	7c12      	ldrb	r2, [r2, #16]
 80082b4:	f107 0108 	add.w	r1, r7, #8
 80082b8:	4610      	mov	r0, r2
 80082ba:	4798      	blx	r3
 80082bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082be:	e05d      	b.n	800837c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082c0:	6839      	ldr	r1, [r7, #0]
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 fa97 	bl	80087f6 <USBD_CtlError>
            err++;
 80082c8:	7afb      	ldrb	r3, [r7, #11]
 80082ca:	3301      	adds	r3, #1
 80082cc:	72fb      	strb	r3, [r7, #11]
          break;
 80082ce:	e055      	b.n	800837c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00b      	beq.n	80082f4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	7c12      	ldrb	r2, [r2, #16]
 80082e8:	f107 0108 	add.w	r1, r7, #8
 80082ec:	4610      	mov	r0, r2
 80082ee:	4798      	blx	r3
 80082f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082f2:	e043      	b.n	800837c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082f4:	6839      	ldr	r1, [r7, #0]
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fa7d 	bl	80087f6 <USBD_CtlError>
            err++;
 80082fc:	7afb      	ldrb	r3, [r7, #11]
 80082fe:	3301      	adds	r3, #1
 8008300:	72fb      	strb	r3, [r7, #11]
          break;
 8008302:	e03b      	b.n	800837c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800830a:	695b      	ldr	r3, [r3, #20]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d00b      	beq.n	8008328 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008316:	695b      	ldr	r3, [r3, #20]
 8008318:	687a      	ldr	r2, [r7, #4]
 800831a:	7c12      	ldrb	r2, [r2, #16]
 800831c:	f107 0108 	add.w	r1, r7, #8
 8008320:	4610      	mov	r0, r2
 8008322:	4798      	blx	r3
 8008324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008326:	e029      	b.n	800837c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008328:	6839      	ldr	r1, [r7, #0]
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f000 fa63 	bl	80087f6 <USBD_CtlError>
            err++;
 8008330:	7afb      	ldrb	r3, [r7, #11]
 8008332:	3301      	adds	r3, #1
 8008334:	72fb      	strb	r3, [r7, #11]
          break;
 8008336:	e021      	b.n	800837c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800833e:	699b      	ldr	r3, [r3, #24]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d00b      	beq.n	800835c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800834a:	699b      	ldr	r3, [r3, #24]
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	7c12      	ldrb	r2, [r2, #16]
 8008350:	f107 0108 	add.w	r1, r7, #8
 8008354:	4610      	mov	r0, r2
 8008356:	4798      	blx	r3
 8008358:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800835a:	e00f      	b.n	800837c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800835c:	6839      	ldr	r1, [r7, #0]
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 fa49 	bl	80087f6 <USBD_CtlError>
            err++;
 8008364:	7afb      	ldrb	r3, [r7, #11]
 8008366:	3301      	adds	r3, #1
 8008368:	72fb      	strb	r3, [r7, #11]
          break;
 800836a:	e007      	b.n	800837c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800836c:	6839      	ldr	r1, [r7, #0]
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 fa41 	bl	80087f6 <USBD_CtlError>
          err++;
 8008374:	7afb      	ldrb	r3, [r7, #11]
 8008376:	3301      	adds	r3, #1
 8008378:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800837a:	bf00      	nop
      }
      break;
 800837c:	e037      	b.n	80083ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	7c1b      	ldrb	r3, [r3, #16]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d109      	bne.n	800839a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800838c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800838e:	f107 0208 	add.w	r2, r7, #8
 8008392:	4610      	mov	r0, r2
 8008394:	4798      	blx	r3
 8008396:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008398:	e029      	b.n	80083ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800839a:	6839      	ldr	r1, [r7, #0]
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f000 fa2a 	bl	80087f6 <USBD_CtlError>
        err++;
 80083a2:	7afb      	ldrb	r3, [r7, #11]
 80083a4:	3301      	adds	r3, #1
 80083a6:	72fb      	strb	r3, [r7, #11]
      break;
 80083a8:	e021      	b.n	80083ee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	7c1b      	ldrb	r3, [r3, #16]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d10d      	bne.n	80083ce <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ba:	f107 0208 	add.w	r2, r7, #8
 80083be:	4610      	mov	r0, r2
 80083c0:	4798      	blx	r3
 80083c2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	3301      	adds	r3, #1
 80083c8:	2207      	movs	r2, #7
 80083ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80083cc:	e00f      	b.n	80083ee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80083ce:	6839      	ldr	r1, [r7, #0]
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f000 fa10 	bl	80087f6 <USBD_CtlError>
        err++;
 80083d6:	7afb      	ldrb	r3, [r7, #11]
 80083d8:	3301      	adds	r3, #1
 80083da:	72fb      	strb	r3, [r7, #11]
      break;
 80083dc:	e007      	b.n	80083ee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80083de:	6839      	ldr	r1, [r7, #0]
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 fa08 	bl	80087f6 <USBD_CtlError>
      err++;
 80083e6:	7afb      	ldrb	r3, [r7, #11]
 80083e8:	3301      	adds	r3, #1
 80083ea:	72fb      	strb	r3, [r7, #11]
      break;
 80083ec:	bf00      	nop
  }

  if (err != 0U)
 80083ee:	7afb      	ldrb	r3, [r7, #11]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d11e      	bne.n	8008432 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	88db      	ldrh	r3, [r3, #6]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d016      	beq.n	800842a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80083fc:	893b      	ldrh	r3, [r7, #8]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d00e      	beq.n	8008420 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	88da      	ldrh	r2, [r3, #6]
 8008406:	893b      	ldrh	r3, [r7, #8]
 8008408:	4293      	cmp	r3, r2
 800840a:	bf28      	it	cs
 800840c:	4613      	movcs	r3, r2
 800840e:	b29b      	uxth	r3, r3
 8008410:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008412:	893b      	ldrh	r3, [r7, #8]
 8008414:	461a      	mov	r2, r3
 8008416:	68f9      	ldr	r1, [r7, #12]
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 fa69 	bl	80088f0 <USBD_CtlSendData>
 800841e:	e009      	b.n	8008434 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008420:	6839      	ldr	r1, [r7, #0]
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 f9e7 	bl	80087f6 <USBD_CtlError>
 8008428:	e004      	b.n	8008434 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fac1 	bl	80089b2 <USBD_CtlSendStatus>
 8008430:	e000      	b.n	8008434 <USBD_GetDescriptor+0x2cc>
    return;
 8008432:	bf00      	nop
  }
}
 8008434:	3710      	adds	r7, #16
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
 800843a:	bf00      	nop

0800843c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b084      	sub	sp, #16
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	889b      	ldrh	r3, [r3, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d131      	bne.n	80084b2 <USBD_SetAddress+0x76>
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	88db      	ldrh	r3, [r3, #6]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d12d      	bne.n	80084b2 <USBD_SetAddress+0x76>
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	885b      	ldrh	r3, [r3, #2]
 800845a:	2b7f      	cmp	r3, #127	@ 0x7f
 800845c:	d829      	bhi.n	80084b2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	885b      	ldrh	r3, [r3, #2]
 8008462:	b2db      	uxtb	r3, r3
 8008464:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008468:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008470:	b2db      	uxtb	r3, r3
 8008472:	2b03      	cmp	r3, #3
 8008474:	d104      	bne.n	8008480 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008476:	6839      	ldr	r1, [r7, #0]
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 f9bc 	bl	80087f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800847e:	e01d      	b.n	80084bc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	7bfa      	ldrb	r2, [r7, #15]
 8008484:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008488:	7bfb      	ldrb	r3, [r7, #15]
 800848a:	4619      	mov	r1, r3
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f003 fdf7 	bl	800c080 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 fa8d 	bl	80089b2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008498:	7bfb      	ldrb	r3, [r7, #15]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d004      	beq.n	80084a8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2202      	movs	r2, #2
 80084a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084a6:	e009      	b.n	80084bc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084b0:	e004      	b.n	80084bc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80084b2:	6839      	ldr	r1, [r7, #0]
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f000 f99e 	bl	80087f6 <USBD_CtlError>
  }
}
 80084ba:	bf00      	nop
 80084bc:	bf00      	nop
 80084be:	3710      	adds	r7, #16
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80084ce:	2300      	movs	r3, #0
 80084d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	885b      	ldrh	r3, [r3, #2]
 80084d6:	b2da      	uxtb	r2, r3
 80084d8:	4b4e      	ldr	r3, [pc, #312]	@ (8008614 <USBD_SetConfig+0x150>)
 80084da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80084dc:	4b4d      	ldr	r3, [pc, #308]	@ (8008614 <USBD_SetConfig+0x150>)
 80084de:	781b      	ldrb	r3, [r3, #0]
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d905      	bls.n	80084f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80084e4:	6839      	ldr	r1, [r7, #0]
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f985 	bl	80087f6 <USBD_CtlError>
    return USBD_FAIL;
 80084ec:	2303      	movs	r3, #3
 80084ee:	e08c      	b.n	800860a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	2b02      	cmp	r3, #2
 80084fa:	d002      	beq.n	8008502 <USBD_SetConfig+0x3e>
 80084fc:	2b03      	cmp	r3, #3
 80084fe:	d029      	beq.n	8008554 <USBD_SetConfig+0x90>
 8008500:	e075      	b.n	80085ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008502:	4b44      	ldr	r3, [pc, #272]	@ (8008614 <USBD_SetConfig+0x150>)
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d020      	beq.n	800854c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800850a:	4b42      	ldr	r3, [pc, #264]	@ (8008614 <USBD_SetConfig+0x150>)
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	461a      	mov	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008514:	4b3f      	ldr	r3, [pc, #252]	@ (8008614 <USBD_SetConfig+0x150>)
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	4619      	mov	r1, r3
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f7fe ffcd 	bl	80074ba <USBD_SetClassConfig>
 8008520:	4603      	mov	r3, r0
 8008522:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008524:	7bfb      	ldrb	r3, [r7, #15]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d008      	beq.n	800853c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800852a:	6839      	ldr	r1, [r7, #0]
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 f962 	bl	80087f6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2202      	movs	r2, #2
 8008536:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800853a:	e065      	b.n	8008608 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 fa38 	bl	80089b2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2203      	movs	r2, #3
 8008546:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800854a:	e05d      	b.n	8008608 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f000 fa30 	bl	80089b2 <USBD_CtlSendStatus>
      break;
 8008552:	e059      	b.n	8008608 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008554:	4b2f      	ldr	r3, [pc, #188]	@ (8008614 <USBD_SetConfig+0x150>)
 8008556:	781b      	ldrb	r3, [r3, #0]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d112      	bne.n	8008582 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2202      	movs	r2, #2
 8008560:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008564:	4b2b      	ldr	r3, [pc, #172]	@ (8008614 <USBD_SetConfig+0x150>)
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	461a      	mov	r2, r3
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800856e:	4b29      	ldr	r3, [pc, #164]	@ (8008614 <USBD_SetConfig+0x150>)
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	4619      	mov	r1, r3
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f7fe ffbc 	bl	80074f2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 fa19 	bl	80089b2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008580:	e042      	b.n	8008608 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008582:	4b24      	ldr	r3, [pc, #144]	@ (8008614 <USBD_SetConfig+0x150>)
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	461a      	mov	r2, r3
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	429a      	cmp	r2, r3
 800858e:	d02a      	beq.n	80085e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	b2db      	uxtb	r3, r3
 8008596:	4619      	mov	r1, r3
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f7fe ffaa 	bl	80074f2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800859e:	4b1d      	ldr	r3, [pc, #116]	@ (8008614 <USBD_SetConfig+0x150>)
 80085a0:	781b      	ldrb	r3, [r3, #0]
 80085a2:	461a      	mov	r2, r3
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80085a8:	4b1a      	ldr	r3, [pc, #104]	@ (8008614 <USBD_SetConfig+0x150>)
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	4619      	mov	r1, r3
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f7fe ff83 	bl	80074ba <USBD_SetClassConfig>
 80085b4:	4603      	mov	r3, r0
 80085b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80085b8:	7bfb      	ldrb	r3, [r7, #15]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00f      	beq.n	80085de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80085be:	6839      	ldr	r1, [r7, #0]
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f000 f918 	bl	80087f6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	4619      	mov	r1, r3
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f7fe ff8f 	bl	80074f2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2202      	movs	r2, #2
 80085d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80085dc:	e014      	b.n	8008608 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 f9e7 	bl	80089b2 <USBD_CtlSendStatus>
      break;
 80085e4:	e010      	b.n	8008608 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 f9e3 	bl	80089b2 <USBD_CtlSendStatus>
      break;
 80085ec:	e00c      	b.n	8008608 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80085ee:	6839      	ldr	r1, [r7, #0]
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f000 f900 	bl	80087f6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80085f6:	4b07      	ldr	r3, [pc, #28]	@ (8008614 <USBD_SetConfig+0x150>)
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	4619      	mov	r1, r3
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f7fe ff78 	bl	80074f2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008602:	2303      	movs	r3, #3
 8008604:	73fb      	strb	r3, [r7, #15]
      break;
 8008606:	bf00      	nop
  }

  return ret;
 8008608:	7bfb      	ldrb	r3, [r7, #15]
}
 800860a:	4618      	mov	r0, r3
 800860c:	3710      	adds	r7, #16
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	20000c2c 	.word	0x20000c2c

08008618 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
 8008620:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	88db      	ldrh	r3, [r3, #6]
 8008626:	2b01      	cmp	r3, #1
 8008628:	d004      	beq.n	8008634 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800862a:	6839      	ldr	r1, [r7, #0]
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f8e2 	bl	80087f6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008632:	e023      	b.n	800867c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800863a:	b2db      	uxtb	r3, r3
 800863c:	2b02      	cmp	r3, #2
 800863e:	dc02      	bgt.n	8008646 <USBD_GetConfig+0x2e>
 8008640:	2b00      	cmp	r3, #0
 8008642:	dc03      	bgt.n	800864c <USBD_GetConfig+0x34>
 8008644:	e015      	b.n	8008672 <USBD_GetConfig+0x5a>
 8008646:	2b03      	cmp	r3, #3
 8008648:	d00b      	beq.n	8008662 <USBD_GetConfig+0x4a>
 800864a:	e012      	b.n	8008672 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2200      	movs	r2, #0
 8008650:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	3308      	adds	r3, #8
 8008656:	2201      	movs	r2, #1
 8008658:	4619      	mov	r1, r3
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f000 f948 	bl	80088f0 <USBD_CtlSendData>
        break;
 8008660:	e00c      	b.n	800867c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	3304      	adds	r3, #4
 8008666:	2201      	movs	r2, #1
 8008668:	4619      	mov	r1, r3
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 f940 	bl	80088f0 <USBD_CtlSendData>
        break;
 8008670:	e004      	b.n	800867c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008672:	6839      	ldr	r1, [r7, #0]
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f000 f8be 	bl	80087f6 <USBD_CtlError>
        break;
 800867a:	bf00      	nop
}
 800867c:	bf00      	nop
 800867e:	3708      	adds	r7, #8
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b082      	sub	sp, #8
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008694:	b2db      	uxtb	r3, r3
 8008696:	3b01      	subs	r3, #1
 8008698:	2b02      	cmp	r3, #2
 800869a:	d81e      	bhi.n	80086da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	88db      	ldrh	r3, [r3, #6]
 80086a0:	2b02      	cmp	r3, #2
 80086a2:	d004      	beq.n	80086ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80086a4:	6839      	ldr	r1, [r7, #0]
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f000 f8a5 	bl	80087f6 <USBD_CtlError>
        break;
 80086ac:	e01a      	b.n	80086e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2201      	movs	r2, #1
 80086b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d005      	beq.n	80086ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	f043 0202 	orr.w	r2, r3, #2
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	330c      	adds	r3, #12
 80086ce:	2202      	movs	r2, #2
 80086d0:	4619      	mov	r1, r3
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f000 f90c 	bl	80088f0 <USBD_CtlSendData>
      break;
 80086d8:	e004      	b.n	80086e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80086da:	6839      	ldr	r1, [r7, #0]
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 f88a 	bl	80087f6 <USBD_CtlError>
      break;
 80086e2:	bf00      	nop
  }
}
 80086e4:	bf00      	nop
 80086e6:	3708      	adds	r7, #8
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b082      	sub	sp, #8
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	885b      	ldrh	r3, [r3, #2]
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d107      	bne.n	800870e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2201      	movs	r2, #1
 8008702:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 f953 	bl	80089b2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800870c:	e013      	b.n	8008736 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	885b      	ldrh	r3, [r3, #2]
 8008712:	2b02      	cmp	r3, #2
 8008714:	d10b      	bne.n	800872e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	889b      	ldrh	r3, [r3, #4]
 800871a:	0a1b      	lsrs	r3, r3, #8
 800871c:	b29b      	uxth	r3, r3
 800871e:	b2da      	uxtb	r2, r3
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 f943 	bl	80089b2 <USBD_CtlSendStatus>
}
 800872c:	e003      	b.n	8008736 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800872e:	6839      	ldr	r1, [r7, #0]
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 f860 	bl	80087f6 <USBD_CtlError>
}
 8008736:	bf00      	nop
 8008738:	3708      	adds	r7, #8
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}

0800873e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800873e:	b580      	push	{r7, lr}
 8008740:	b082      	sub	sp, #8
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
 8008746:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800874e:	b2db      	uxtb	r3, r3
 8008750:	3b01      	subs	r3, #1
 8008752:	2b02      	cmp	r3, #2
 8008754:	d80b      	bhi.n	800876e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	885b      	ldrh	r3, [r3, #2]
 800875a:	2b01      	cmp	r3, #1
 800875c:	d10c      	bne.n	8008778 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 f923 	bl	80089b2 <USBD_CtlSendStatus>
      }
      break;
 800876c:	e004      	b.n	8008778 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800876e:	6839      	ldr	r1, [r7, #0]
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f000 f840 	bl	80087f6 <USBD_CtlError>
      break;
 8008776:	e000      	b.n	800877a <USBD_ClrFeature+0x3c>
      break;
 8008778:	bf00      	nop
  }
}
 800877a:	bf00      	nop
 800877c:	3708      	adds	r7, #8
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}

08008782 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008782:	b580      	push	{r7, lr}
 8008784:	b084      	sub	sp, #16
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
 800878a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	781a      	ldrb	r2, [r3, #0]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	3301      	adds	r3, #1
 800879c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	781a      	ldrb	r2, [r3, #0]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	3301      	adds	r3, #1
 80087aa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80087ac:	68f8      	ldr	r0, [r7, #12]
 80087ae:	f7ff fa3d 	bl	8007c2c <SWAPBYTE>
 80087b2:	4603      	mov	r3, r0
 80087b4:	461a      	mov	r2, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	3301      	adds	r3, #1
 80087be:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	3301      	adds	r3, #1
 80087c4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80087c6:	68f8      	ldr	r0, [r7, #12]
 80087c8:	f7ff fa30 	bl	8007c2c <SWAPBYTE>
 80087cc:	4603      	mov	r3, r0
 80087ce:	461a      	mov	r2, r3
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	3301      	adds	r3, #1
 80087d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	3301      	adds	r3, #1
 80087de:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	f7ff fa23 	bl	8007c2c <SWAPBYTE>
 80087e6:	4603      	mov	r3, r0
 80087e8:	461a      	mov	r2, r3
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	80da      	strh	r2, [r3, #6]
}
 80087ee:	bf00      	nop
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b082      	sub	sp, #8
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
 80087fe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008800:	2180      	movs	r1, #128	@ 0x80
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f003 fbd2 	bl	800bfac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008808:	2100      	movs	r1, #0
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f003 fbce 	bl	800bfac <USBD_LL_StallEP>
}
 8008810:	bf00      	nop
 8008812:	3708      	adds	r7, #8
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}

08008818 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b086      	sub	sp, #24
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008824:	2300      	movs	r3, #0
 8008826:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d042      	beq.n	80088b4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008832:	6938      	ldr	r0, [r7, #16]
 8008834:	f000 f842 	bl	80088bc <USBD_GetLen>
 8008838:	4603      	mov	r3, r0
 800883a:	3301      	adds	r3, #1
 800883c:	005b      	lsls	r3, r3, #1
 800883e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008842:	d808      	bhi.n	8008856 <USBD_GetString+0x3e>
 8008844:	6938      	ldr	r0, [r7, #16]
 8008846:	f000 f839 	bl	80088bc <USBD_GetLen>
 800884a:	4603      	mov	r3, r0
 800884c:	3301      	adds	r3, #1
 800884e:	b29b      	uxth	r3, r3
 8008850:	005b      	lsls	r3, r3, #1
 8008852:	b29a      	uxth	r2, r3
 8008854:	e001      	b.n	800885a <USBD_GetString+0x42>
 8008856:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800885e:	7dfb      	ldrb	r3, [r7, #23]
 8008860:	68ba      	ldr	r2, [r7, #8]
 8008862:	4413      	add	r3, r2
 8008864:	687a      	ldr	r2, [r7, #4]
 8008866:	7812      	ldrb	r2, [r2, #0]
 8008868:	701a      	strb	r2, [r3, #0]
  idx++;
 800886a:	7dfb      	ldrb	r3, [r7, #23]
 800886c:	3301      	adds	r3, #1
 800886e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008870:	7dfb      	ldrb	r3, [r7, #23]
 8008872:	68ba      	ldr	r2, [r7, #8]
 8008874:	4413      	add	r3, r2
 8008876:	2203      	movs	r2, #3
 8008878:	701a      	strb	r2, [r3, #0]
  idx++;
 800887a:	7dfb      	ldrb	r3, [r7, #23]
 800887c:	3301      	adds	r3, #1
 800887e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008880:	e013      	b.n	80088aa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008882:	7dfb      	ldrb	r3, [r7, #23]
 8008884:	68ba      	ldr	r2, [r7, #8]
 8008886:	4413      	add	r3, r2
 8008888:	693a      	ldr	r2, [r7, #16]
 800888a:	7812      	ldrb	r2, [r2, #0]
 800888c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	3301      	adds	r3, #1
 8008892:	613b      	str	r3, [r7, #16]
    idx++;
 8008894:	7dfb      	ldrb	r3, [r7, #23]
 8008896:	3301      	adds	r3, #1
 8008898:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800889a:	7dfb      	ldrb	r3, [r7, #23]
 800889c:	68ba      	ldr	r2, [r7, #8]
 800889e:	4413      	add	r3, r2
 80088a0:	2200      	movs	r2, #0
 80088a2:	701a      	strb	r2, [r3, #0]
    idx++;
 80088a4:	7dfb      	ldrb	r3, [r7, #23]
 80088a6:	3301      	adds	r3, #1
 80088a8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	781b      	ldrb	r3, [r3, #0]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d1e7      	bne.n	8008882 <USBD_GetString+0x6a>
 80088b2:	e000      	b.n	80088b6 <USBD_GetString+0x9e>
    return;
 80088b4:	bf00      	nop
  }
}
 80088b6:	3718      	adds	r7, #24
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80088c4:	2300      	movs	r3, #0
 80088c6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80088cc:	e005      	b.n	80088da <USBD_GetLen+0x1e>
  {
    len++;
 80088ce:	7bfb      	ldrb	r3, [r7, #15]
 80088d0:	3301      	adds	r3, #1
 80088d2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	3301      	adds	r3, #1
 80088d8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d1f5      	bne.n	80088ce <USBD_GetLen+0x12>
  }

  return len;
 80088e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	3714      	adds	r7, #20
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr

080088f0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2202      	movs	r2, #2
 8008900:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	68ba      	ldr	r2, [r7, #8]
 800890e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	68ba      	ldr	r2, [r7, #8]
 800891a:	2100      	movs	r1, #0
 800891c:	68f8      	ldr	r0, [r7, #12]
 800891e:	f003 fbce 	bl	800c0be <USBD_LL_Transmit>

  return USBD_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3710      	adds	r7, #16
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b084      	sub	sp, #16
 8008930:	af00      	add	r7, sp, #0
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	60b9      	str	r1, [r7, #8]
 8008936:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	68ba      	ldr	r2, [r7, #8]
 800893c:	2100      	movs	r1, #0
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	f003 fbbd 	bl	800c0be <USBD_LL_Transmit>

  return USBD_OK;
 8008944:	2300      	movs	r3, #0
}
 8008946:	4618      	mov	r0, r3
 8008948:	3710      	adds	r7, #16
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}

0800894e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800894e:	b580      	push	{r7, lr}
 8008950:	b084      	sub	sp, #16
 8008952:	af00      	add	r7, sp, #0
 8008954:	60f8      	str	r0, [r7, #12]
 8008956:	60b9      	str	r1, [r7, #8]
 8008958:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2203      	movs	r2, #3
 800895e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	68ba      	ldr	r2, [r7, #8]
 800896e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	68ba      	ldr	r2, [r7, #8]
 800897e:	2100      	movs	r1, #0
 8008980:	68f8      	ldr	r0, [r7, #12]
 8008982:	f003 fbbd 	bl	800c100 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008986:	2300      	movs	r3, #0
}
 8008988:	4618      	mov	r0, r3
 800898a:	3710      	adds	r7, #16
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}

08008990 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	60b9      	str	r1, [r7, #8]
 800899a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	68ba      	ldr	r2, [r7, #8]
 80089a0:	2100      	movs	r1, #0
 80089a2:	68f8      	ldr	r0, [r7, #12]
 80089a4:	f003 fbac 	bl	800c100 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80089a8:	2300      	movs	r3, #0
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}

080089b2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80089b2:	b580      	push	{r7, lr}
 80089b4:	b082      	sub	sp, #8
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2204      	movs	r2, #4
 80089be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80089c2:	2300      	movs	r3, #0
 80089c4:	2200      	movs	r2, #0
 80089c6:	2100      	movs	r1, #0
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f003 fb78 	bl	800c0be <USBD_LL_Transmit>

  return USBD_OK;
 80089ce:	2300      	movs	r3, #0
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3708      	adds	r7, #8
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b082      	sub	sp, #8
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2205      	movs	r2, #5
 80089e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089e8:	2300      	movs	r3, #0
 80089ea:	2200      	movs	r2, #0
 80089ec:	2100      	movs	r1, #0
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f003 fb86 	bl	800c100 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80089f4:	2300      	movs	r3, #0
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3708      	adds	r7, #8
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
	...

08008a00 <__NVIC_SetPriority>:
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	4603      	mov	r3, r0
 8008a08:	6039      	str	r1, [r7, #0]
 8008a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	db0a      	blt.n	8008a2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	b2da      	uxtb	r2, r3
 8008a18:	490c      	ldr	r1, [pc, #48]	@ (8008a4c <__NVIC_SetPriority+0x4c>)
 8008a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a1e:	0112      	lsls	r2, r2, #4
 8008a20:	b2d2      	uxtb	r2, r2
 8008a22:	440b      	add	r3, r1
 8008a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008a28:	e00a      	b.n	8008a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	b2da      	uxtb	r2, r3
 8008a2e:	4908      	ldr	r1, [pc, #32]	@ (8008a50 <__NVIC_SetPriority+0x50>)
 8008a30:	79fb      	ldrb	r3, [r7, #7]
 8008a32:	f003 030f 	and.w	r3, r3, #15
 8008a36:	3b04      	subs	r3, #4
 8008a38:	0112      	lsls	r2, r2, #4
 8008a3a:	b2d2      	uxtb	r2, r2
 8008a3c:	440b      	add	r3, r1
 8008a3e:	761a      	strb	r2, [r3, #24]
}
 8008a40:	bf00      	nop
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr
 8008a4c:	e000e100 	.word	0xe000e100
 8008a50:	e000ed00 	.word	0xe000ed00

08008a54 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008a54:	b580      	push	{r7, lr}
 8008a56:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008a58:	4b05      	ldr	r3, [pc, #20]	@ (8008a70 <SysTick_Handler+0x1c>)
 8008a5a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008a5c:	f001 fe54 	bl	800a708 <xTaskGetSchedulerState>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d001      	beq.n	8008a6a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008a66:	f002 fc4f 	bl	800b308 <xPortSysTickHandler>
  }
}
 8008a6a:	bf00      	nop
 8008a6c:	bd80      	pop	{r7, pc}
 8008a6e:	bf00      	nop
 8008a70:	e000e010 	.word	0xe000e010

08008a74 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008a74:	b580      	push	{r7, lr}
 8008a76:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008a78:	2100      	movs	r1, #0
 8008a7a:	f06f 0004 	mvn.w	r0, #4
 8008a7e:	f7ff ffbf 	bl	8008a00 <__NVIC_SetPriority>
#endif
}
 8008a82:	bf00      	nop
 8008a84:	bd80      	pop	{r7, pc}
	...

08008a88 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008a88:	b480      	push	{r7}
 8008a8a:	b083      	sub	sp, #12
 8008a8c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a8e:	f3ef 8305 	mrs	r3, IPSR
 8008a92:	603b      	str	r3, [r7, #0]
  return(result);
 8008a94:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d003      	beq.n	8008aa2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008a9a:	f06f 0305 	mvn.w	r3, #5
 8008a9e:	607b      	str	r3, [r7, #4]
 8008aa0:	e00c      	b.n	8008abc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8008acc <osKernelInitialize+0x44>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d105      	bne.n	8008ab6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008aaa:	4b08      	ldr	r3, [pc, #32]	@ (8008acc <osKernelInitialize+0x44>)
 8008aac:	2201      	movs	r2, #1
 8008aae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	607b      	str	r3, [r7, #4]
 8008ab4:	e002      	b.n	8008abc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8008aba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008abc:	687b      	ldr	r3, [r7, #4]
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	370c      	adds	r7, #12
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr
 8008aca:	bf00      	nop
 8008acc:	20000c30 	.word	0x20000c30

08008ad0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ad6:	f3ef 8305 	mrs	r3, IPSR
 8008ada:	603b      	str	r3, [r7, #0]
  return(result);
 8008adc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d003      	beq.n	8008aea <osKernelStart+0x1a>
    stat = osErrorISR;
 8008ae2:	f06f 0305 	mvn.w	r3, #5
 8008ae6:	607b      	str	r3, [r7, #4]
 8008ae8:	e010      	b.n	8008b0c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008aea:	4b0b      	ldr	r3, [pc, #44]	@ (8008b18 <osKernelStart+0x48>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d109      	bne.n	8008b06 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008af2:	f7ff ffbf 	bl	8008a74 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008af6:	4b08      	ldr	r3, [pc, #32]	@ (8008b18 <osKernelStart+0x48>)
 8008af8:	2202      	movs	r2, #2
 8008afa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008afc:	f001 f9a0 	bl	8009e40 <vTaskStartScheduler>
      stat = osOK;
 8008b00:	2300      	movs	r3, #0
 8008b02:	607b      	str	r3, [r7, #4]
 8008b04:	e002      	b.n	8008b0c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008b06:	f04f 33ff 	mov.w	r3, #4294967295
 8008b0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008b0c:	687b      	ldr	r3, [r7, #4]
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3708      	adds	r7, #8
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	20000c30 	.word	0x20000c30

08008b1c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b08e      	sub	sp, #56	@ 0x38
 8008b20:	af04      	add	r7, sp, #16
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b2c:	f3ef 8305 	mrs	r3, IPSR
 8008b30:	617b      	str	r3, [r7, #20]
  return(result);
 8008b32:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d17e      	bne.n	8008c36 <osThreadNew+0x11a>
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d07b      	beq.n	8008c36 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008b3e:	2380      	movs	r3, #128	@ 0x80
 8008b40:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008b42:	2318      	movs	r3, #24
 8008b44:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008b46:	2300      	movs	r3, #0
 8008b48:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b4e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d045      	beq.n	8008be2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d002      	beq.n	8008b64 <osThreadNew+0x48>
        name = attr->name;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	699b      	ldr	r3, [r3, #24]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d002      	beq.n	8008b72 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	699b      	ldr	r3, [r3, #24]
 8008b70:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d008      	beq.n	8008b8a <osThreadNew+0x6e>
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	2b38      	cmp	r3, #56	@ 0x38
 8008b7c:	d805      	bhi.n	8008b8a <osThreadNew+0x6e>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	685b      	ldr	r3, [r3, #4]
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d001      	beq.n	8008b8e <osThreadNew+0x72>
        return (NULL);
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	e054      	b.n	8008c38 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	695b      	ldr	r3, [r3, #20]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d003      	beq.n	8008b9e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	695b      	ldr	r3, [r3, #20]
 8008b9a:	089b      	lsrs	r3, r3, #2
 8008b9c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	689b      	ldr	r3, [r3, #8]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d00e      	beq.n	8008bc4 <osThreadNew+0xa8>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	68db      	ldr	r3, [r3, #12]
 8008baa:	2ba7      	cmp	r3, #167	@ 0xa7
 8008bac:	d90a      	bls.n	8008bc4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d006      	beq.n	8008bc4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	695b      	ldr	r3, [r3, #20]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d002      	beq.n	8008bc4 <osThreadNew+0xa8>
        mem = 1;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	61bb      	str	r3, [r7, #24]
 8008bc2:	e010      	b.n	8008be6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d10c      	bne.n	8008be6 <osThreadNew+0xca>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d108      	bne.n	8008be6 <osThreadNew+0xca>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	691b      	ldr	r3, [r3, #16]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d104      	bne.n	8008be6 <osThreadNew+0xca>
          mem = 0;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	61bb      	str	r3, [r7, #24]
 8008be0:	e001      	b.n	8008be6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008be2:	2300      	movs	r3, #0
 8008be4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d110      	bne.n	8008c0e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008bf4:	9202      	str	r2, [sp, #8]
 8008bf6:	9301      	str	r3, [sp, #4]
 8008bf8:	69fb      	ldr	r3, [r7, #28]
 8008bfa:	9300      	str	r3, [sp, #0]
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	6a3a      	ldr	r2, [r7, #32]
 8008c00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008c02:	68f8      	ldr	r0, [r7, #12]
 8008c04:	f000 ff28 	bl	8009a58 <xTaskCreateStatic>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	613b      	str	r3, [r7, #16]
 8008c0c:	e013      	b.n	8008c36 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008c0e:	69bb      	ldr	r3, [r7, #24]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d110      	bne.n	8008c36 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008c14:	6a3b      	ldr	r3, [r7, #32]
 8008c16:	b29a      	uxth	r2, r3
 8008c18:	f107 0310 	add.w	r3, r7, #16
 8008c1c:	9301      	str	r3, [sp, #4]
 8008c1e:	69fb      	ldr	r3, [r7, #28]
 8008c20:	9300      	str	r3, [sp, #0]
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008c26:	68f8      	ldr	r0, [r7, #12]
 8008c28:	f000 ff76 	bl	8009b18 <xTaskCreate>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d001      	beq.n	8008c36 <osThreadNew+0x11a>
            hTask = NULL;
 8008c32:	2300      	movs	r3, #0
 8008c34:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008c36:	693b      	ldr	r3, [r7, #16]
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3728      	adds	r7, #40	@ 0x28
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c48:	f3ef 8305 	mrs	r3, IPSR
 8008c4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c4e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d003      	beq.n	8008c5c <osDelay+0x1c>
    stat = osErrorISR;
 8008c54:	f06f 0305 	mvn.w	r3, #5
 8008c58:	60fb      	str	r3, [r7, #12]
 8008c5a:	e007      	b.n	8008c6c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d002      	beq.n	8008c6c <osDelay+0x2c>
      vTaskDelay(ticks);
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f001 f8b4 	bl	8009dd4 <vTaskDelay>
    }
  }

  return (stat);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	3710      	adds	r7, #16
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}

08008c76 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b088      	sub	sp, #32
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c82:	f3ef 8305 	mrs	r3, IPSR
 8008c86:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c88:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d174      	bne.n	8008d78 <osMutexNew+0x102>
    if (attr != NULL) {
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d003      	beq.n	8008c9c <osMutexNew+0x26>
      type = attr->attr_bits;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	61bb      	str	r3, [r7, #24]
 8008c9a:	e001      	b.n	8008ca0 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	f003 0301 	and.w	r3, r3, #1
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d002      	beq.n	8008cb0 <osMutexNew+0x3a>
      rmtx = 1U;
 8008caa:	2301      	movs	r3, #1
 8008cac:	617b      	str	r3, [r7, #20]
 8008cae:	e001      	b.n	8008cb4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8008cb4:	69bb      	ldr	r3, [r7, #24]
 8008cb6:	f003 0308 	and.w	r3, r3, #8
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d15c      	bne.n	8008d78 <osMutexNew+0x102>
      mem = -1;
 8008cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8008cc2:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d015      	beq.n	8008cf6 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d006      	beq.n	8008ce0 <osMutexNew+0x6a>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	2b4f      	cmp	r3, #79	@ 0x4f
 8008cd8:	d902      	bls.n	8008ce0 <osMutexNew+0x6a>
          mem = 1;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	613b      	str	r3, [r7, #16]
 8008cde:	e00c      	b.n	8008cfa <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d108      	bne.n	8008cfa <osMutexNew+0x84>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	68db      	ldr	r3, [r3, #12]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d104      	bne.n	8008cfa <osMutexNew+0x84>
            mem = 0;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	613b      	str	r3, [r7, #16]
 8008cf4:	e001      	b.n	8008cfa <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d112      	bne.n	8008d26 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d007      	beq.n	8008d16 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	4619      	mov	r1, r3
 8008d0c:	2004      	movs	r0, #4
 8008d0e:	f000 fa98 	bl	8009242 <xQueueCreateMutexStatic>
 8008d12:	61f8      	str	r0, [r7, #28]
 8008d14:	e016      	b.n	8008d44 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	2001      	movs	r0, #1
 8008d1e:	f000 fa90 	bl	8009242 <xQueueCreateMutexStatic>
 8008d22:	61f8      	str	r0, [r7, #28]
 8008d24:	e00e      	b.n	8008d44 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d10b      	bne.n	8008d44 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d004      	beq.n	8008d3c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8008d32:	2004      	movs	r0, #4
 8008d34:	f000 fa6d 	bl	8009212 <xQueueCreateMutex>
 8008d38:	61f8      	str	r0, [r7, #28]
 8008d3a:	e003      	b.n	8008d44 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8008d3c:	2001      	movs	r0, #1
 8008d3e:	f000 fa68 	bl	8009212 <xQueueCreateMutex>
 8008d42:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00c      	beq.n	8008d64 <osMutexNew+0xee>
        if (attr != NULL) {
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d003      	beq.n	8008d58 <osMutexNew+0xe2>
          name = attr->name;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	60fb      	str	r3, [r7, #12]
 8008d56:	e001      	b.n	8008d5c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8008d5c:	68f9      	ldr	r1, [r7, #12]
 8008d5e:	69f8      	ldr	r0, [r7, #28]
 8008d60:	f000 fe1c 	bl	800999c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8008d64:	69fb      	ldr	r3, [r7, #28]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d006      	beq.n	8008d78 <osMutexNew+0x102>
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d003      	beq.n	8008d78 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8008d70:	69fb      	ldr	r3, [r7, #28]
 8008d72:	f043 0301 	orr.w	r3, r3, #1
 8008d76:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8008d78:	69fb      	ldr	r3, [r7, #28]
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3720      	adds	r7, #32
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
	...

08008d84 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	4a07      	ldr	r2, [pc, #28]	@ (8008db0 <vApplicationGetIdleTaskMemory+0x2c>)
 8008d94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	4a06      	ldr	r2, [pc, #24]	@ (8008db4 <vApplicationGetIdleTaskMemory+0x30>)
 8008d9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2280      	movs	r2, #128	@ 0x80
 8008da0:	601a      	str	r2, [r3, #0]
}
 8008da2:	bf00      	nop
 8008da4:	3714      	adds	r7, #20
 8008da6:	46bd      	mov	sp, r7
 8008da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dac:	4770      	bx	lr
 8008dae:	bf00      	nop
 8008db0:	20000c34 	.word	0x20000c34
 8008db4:	20000cdc 	.word	0x20000cdc

08008db8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008db8:	b480      	push	{r7}
 8008dba:	b085      	sub	sp, #20
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4a07      	ldr	r2, [pc, #28]	@ (8008de4 <vApplicationGetTimerTaskMemory+0x2c>)
 8008dc8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	4a06      	ldr	r2, [pc, #24]	@ (8008de8 <vApplicationGetTimerTaskMemory+0x30>)
 8008dce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008dd6:	601a      	str	r2, [r3, #0]
}
 8008dd8:	bf00      	nop
 8008dda:	3714      	adds	r7, #20
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr
 8008de4:	20000edc 	.word	0x20000edc
 8008de8:	20000f84 	.word	0x20000f84

08008dec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f103 0208 	add.w	r2, r3, #8
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f04f 32ff 	mov.w	r2, #4294967295
 8008e04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f103 0208 	add.w	r2, r3, #8
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f103 0208 	add.w	r2, r3, #8
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008e20:	bf00      	nop
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008e3a:	bf00      	nop
 8008e3c:	370c      	adds	r7, #12
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr

08008e46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e46:	b480      	push	{r7}
 8008e48:	b085      	sub	sp, #20
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
 8008e4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	689a      	ldr	r2, [r3, #8]
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	683a      	ldr	r2, [r7, #0]
 8008e6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	683a      	ldr	r2, [r7, #0]
 8008e70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	1c5a      	adds	r2, r3, #1
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	601a      	str	r2, [r3, #0]
}
 8008e82:	bf00      	nop
 8008e84:	3714      	adds	r7, #20
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr

08008e8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e8e:	b480      	push	{r7}
 8008e90:	b085      	sub	sp, #20
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
 8008e96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea4:	d103      	bne.n	8008eae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	60fb      	str	r3, [r7, #12]
 8008eac:	e00c      	b.n	8008ec8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	3308      	adds	r3, #8
 8008eb2:	60fb      	str	r3, [r7, #12]
 8008eb4:	e002      	b.n	8008ebc <vListInsert+0x2e>
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	60fb      	str	r3, [r7, #12]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	68ba      	ldr	r2, [r7, #8]
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d2f6      	bcs.n	8008eb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	685a      	ldr	r2, [r3, #4]
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	683a      	ldr	r2, [r7, #0]
 8008ed6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	68fa      	ldr	r2, [r7, #12]
 8008edc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	683a      	ldr	r2, [r7, #0]
 8008ee2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	687a      	ldr	r2, [r7, #4]
 8008ee8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	1c5a      	adds	r2, r3, #1
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	601a      	str	r2, [r3, #0]
}
 8008ef4:	bf00      	nop
 8008ef6:	3714      	adds	r7, #20
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008f00:	b480      	push	{r7}
 8008f02:	b085      	sub	sp, #20
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	691b      	ldr	r3, [r3, #16]
 8008f0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	687a      	ldr	r2, [r7, #4]
 8008f14:	6892      	ldr	r2, [r2, #8]
 8008f16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	6852      	ldr	r2, [r2, #4]
 8008f20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	685b      	ldr	r3, [r3, #4]
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d103      	bne.n	8008f34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	689a      	ldr	r2, [r3, #8]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	1e5a      	subs	r2, r3, #1
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3714      	adds	r7, #20
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d10b      	bne.n	8008f80 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f6c:	f383 8811 	msr	BASEPRI, r3
 8008f70:	f3bf 8f6f 	isb	sy
 8008f74:	f3bf 8f4f 	dsb	sy
 8008f78:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008f7a:	bf00      	nop
 8008f7c:	bf00      	nop
 8008f7e:	e7fd      	b.n	8008f7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008f80:	f002 f932 	bl	800b1e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f8c:	68f9      	ldr	r1, [r7, #12]
 8008f8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008f90:	fb01 f303 	mul.w	r3, r1, r3
 8008f94:	441a      	add	r2, r3
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fb0:	3b01      	subs	r3, #1
 8008fb2:	68f9      	ldr	r1, [r7, #12]
 8008fb4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008fb6:	fb01 f303 	mul.w	r3, r1, r3
 8008fba:	441a      	add	r2, r3
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	22ff      	movs	r2, #255	@ 0xff
 8008fc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	22ff      	movs	r2, #255	@ 0xff
 8008fcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d114      	bne.n	8009000 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d01a      	beq.n	8009014 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	3310      	adds	r3, #16
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f001 f9ca 	bl	800a37c <xTaskRemoveFromEventList>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d012      	beq.n	8009014 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008fee:	4b0d      	ldr	r3, [pc, #52]	@ (8009024 <xQueueGenericReset+0xd0>)
 8008ff0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ff4:	601a      	str	r2, [r3, #0]
 8008ff6:	f3bf 8f4f 	dsb	sy
 8008ffa:	f3bf 8f6f 	isb	sy
 8008ffe:	e009      	b.n	8009014 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	3310      	adds	r3, #16
 8009004:	4618      	mov	r0, r3
 8009006:	f7ff fef1 	bl	8008dec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	3324      	adds	r3, #36	@ 0x24
 800900e:	4618      	mov	r0, r3
 8009010:	f7ff feec 	bl	8008dec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009014:	f002 f91a 	bl	800b24c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009018:	2301      	movs	r3, #1
}
 800901a:	4618      	mov	r0, r3
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	e000ed04 	.word	0xe000ed04

08009028 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009028:	b580      	push	{r7, lr}
 800902a:	b08e      	sub	sp, #56	@ 0x38
 800902c:	af02      	add	r7, sp, #8
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	60b9      	str	r1, [r7, #8]
 8009032:	607a      	str	r2, [r7, #4]
 8009034:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d10b      	bne.n	8009054 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800903c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009040:	f383 8811 	msr	BASEPRI, r3
 8009044:	f3bf 8f6f 	isb	sy
 8009048:	f3bf 8f4f 	dsb	sy
 800904c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800904e:	bf00      	nop
 8009050:	bf00      	nop
 8009052:	e7fd      	b.n	8009050 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d10b      	bne.n	8009072 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800905a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800905e:	f383 8811 	msr	BASEPRI, r3
 8009062:	f3bf 8f6f 	isb	sy
 8009066:	f3bf 8f4f 	dsb	sy
 800906a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800906c:	bf00      	nop
 800906e:	bf00      	nop
 8009070:	e7fd      	b.n	800906e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d002      	beq.n	800907e <xQueueGenericCreateStatic+0x56>
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d001      	beq.n	8009082 <xQueueGenericCreateStatic+0x5a>
 800907e:	2301      	movs	r3, #1
 8009080:	e000      	b.n	8009084 <xQueueGenericCreateStatic+0x5c>
 8009082:	2300      	movs	r3, #0
 8009084:	2b00      	cmp	r3, #0
 8009086:	d10b      	bne.n	80090a0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800908c:	f383 8811 	msr	BASEPRI, r3
 8009090:	f3bf 8f6f 	isb	sy
 8009094:	f3bf 8f4f 	dsb	sy
 8009098:	623b      	str	r3, [r7, #32]
}
 800909a:	bf00      	nop
 800909c:	bf00      	nop
 800909e:	e7fd      	b.n	800909c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d102      	bne.n	80090ac <xQueueGenericCreateStatic+0x84>
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d101      	bne.n	80090b0 <xQueueGenericCreateStatic+0x88>
 80090ac:	2301      	movs	r3, #1
 80090ae:	e000      	b.n	80090b2 <xQueueGenericCreateStatic+0x8a>
 80090b0:	2300      	movs	r3, #0
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d10b      	bne.n	80090ce <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80090b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ba:	f383 8811 	msr	BASEPRI, r3
 80090be:	f3bf 8f6f 	isb	sy
 80090c2:	f3bf 8f4f 	dsb	sy
 80090c6:	61fb      	str	r3, [r7, #28]
}
 80090c8:	bf00      	nop
 80090ca:	bf00      	nop
 80090cc:	e7fd      	b.n	80090ca <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80090ce:	2350      	movs	r3, #80	@ 0x50
 80090d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	2b50      	cmp	r3, #80	@ 0x50
 80090d6:	d00b      	beq.n	80090f0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80090d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090dc:	f383 8811 	msr	BASEPRI, r3
 80090e0:	f3bf 8f6f 	isb	sy
 80090e4:	f3bf 8f4f 	dsb	sy
 80090e8:	61bb      	str	r3, [r7, #24]
}
 80090ea:	bf00      	nop
 80090ec:	bf00      	nop
 80090ee:	e7fd      	b.n	80090ec <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80090f0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80090f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d00d      	beq.n	8009118 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80090fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090fe:	2201      	movs	r2, #1
 8009100:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009104:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800910a:	9300      	str	r3, [sp, #0]
 800910c:	4613      	mov	r3, r2
 800910e:	687a      	ldr	r2, [r7, #4]
 8009110:	68b9      	ldr	r1, [r7, #8]
 8009112:	68f8      	ldr	r0, [r7, #12]
 8009114:	f000 f840 	bl	8009198 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800911a:	4618      	mov	r0, r3
 800911c:	3730      	adds	r7, #48	@ 0x30
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}

08009122 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009122:	b580      	push	{r7, lr}
 8009124:	b08a      	sub	sp, #40	@ 0x28
 8009126:	af02      	add	r7, sp, #8
 8009128:	60f8      	str	r0, [r7, #12]
 800912a:	60b9      	str	r1, [r7, #8]
 800912c:	4613      	mov	r3, r2
 800912e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d10b      	bne.n	800914e <xQueueGenericCreate+0x2c>
	__asm volatile
 8009136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800913a:	f383 8811 	msr	BASEPRI, r3
 800913e:	f3bf 8f6f 	isb	sy
 8009142:	f3bf 8f4f 	dsb	sy
 8009146:	613b      	str	r3, [r7, #16]
}
 8009148:	bf00      	nop
 800914a:	bf00      	nop
 800914c:	e7fd      	b.n	800914a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	68ba      	ldr	r2, [r7, #8]
 8009152:	fb02 f303 	mul.w	r3, r2, r3
 8009156:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009158:	69fb      	ldr	r3, [r7, #28]
 800915a:	3350      	adds	r3, #80	@ 0x50
 800915c:	4618      	mov	r0, r3
 800915e:	f002 f965 	bl	800b42c <pvPortMalloc>
 8009162:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d011      	beq.n	800918e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	3350      	adds	r3, #80	@ 0x50
 8009172:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	2200      	movs	r2, #0
 8009178:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800917c:	79fa      	ldrb	r2, [r7, #7]
 800917e:	69bb      	ldr	r3, [r7, #24]
 8009180:	9300      	str	r3, [sp, #0]
 8009182:	4613      	mov	r3, r2
 8009184:	697a      	ldr	r2, [r7, #20]
 8009186:	68b9      	ldr	r1, [r7, #8]
 8009188:	68f8      	ldr	r0, [r7, #12]
 800918a:	f000 f805 	bl	8009198 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800918e:	69bb      	ldr	r3, [r7, #24]
	}
 8009190:	4618      	mov	r0, r3
 8009192:	3720      	adds	r7, #32
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	607a      	str	r2, [r7, #4]
 80091a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d103      	bne.n	80091b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80091ac:	69bb      	ldr	r3, [r7, #24]
 80091ae:	69ba      	ldr	r2, [r7, #24]
 80091b0:	601a      	str	r2, [r3, #0]
 80091b2:	e002      	b.n	80091ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80091b4:	69bb      	ldr	r3, [r7, #24]
 80091b6:	687a      	ldr	r2, [r7, #4]
 80091b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80091ba:	69bb      	ldr	r3, [r7, #24]
 80091bc:	68fa      	ldr	r2, [r7, #12]
 80091be:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	68ba      	ldr	r2, [r7, #8]
 80091c4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80091c6:	2101      	movs	r1, #1
 80091c8:	69b8      	ldr	r0, [r7, #24]
 80091ca:	f7ff fec3 	bl	8008f54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80091ce:	69bb      	ldr	r3, [r7, #24]
 80091d0:	78fa      	ldrb	r2, [r7, #3]
 80091d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80091d6:	bf00      	nop
 80091d8:	3710      	adds	r7, #16
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}

080091de <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80091de:	b580      	push	{r7, lr}
 80091e0:	b082      	sub	sp, #8
 80091e2:	af00      	add	r7, sp, #0
 80091e4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d00e      	beq.n	800920a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2200      	movs	r2, #0
 80091f0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2200      	movs	r2, #0
 80091f6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80091fe:	2300      	movs	r3, #0
 8009200:	2200      	movs	r2, #0
 8009202:	2100      	movs	r1, #0
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f000 f837 	bl	8009278 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800920a:	bf00      	nop
 800920c:	3708      	adds	r7, #8
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}

08009212 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009212:	b580      	push	{r7, lr}
 8009214:	b086      	sub	sp, #24
 8009216:	af00      	add	r7, sp, #0
 8009218:	4603      	mov	r3, r0
 800921a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800921c:	2301      	movs	r3, #1
 800921e:	617b      	str	r3, [r7, #20]
 8009220:	2300      	movs	r3, #0
 8009222:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009224:	79fb      	ldrb	r3, [r7, #7]
 8009226:	461a      	mov	r2, r3
 8009228:	6939      	ldr	r1, [r7, #16]
 800922a:	6978      	ldr	r0, [r7, #20]
 800922c:	f7ff ff79 	bl	8009122 <xQueueGenericCreate>
 8009230:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009232:	68f8      	ldr	r0, [r7, #12]
 8009234:	f7ff ffd3 	bl	80091de <prvInitialiseMutex>

		return xNewQueue;
 8009238:	68fb      	ldr	r3, [r7, #12]
	}
 800923a:	4618      	mov	r0, r3
 800923c:	3718      	adds	r7, #24
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}

08009242 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009242:	b580      	push	{r7, lr}
 8009244:	b088      	sub	sp, #32
 8009246:	af02      	add	r7, sp, #8
 8009248:	4603      	mov	r3, r0
 800924a:	6039      	str	r1, [r7, #0]
 800924c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800924e:	2301      	movs	r3, #1
 8009250:	617b      	str	r3, [r7, #20]
 8009252:	2300      	movs	r3, #0
 8009254:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009256:	79fb      	ldrb	r3, [r7, #7]
 8009258:	9300      	str	r3, [sp, #0]
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	2200      	movs	r2, #0
 800925e:	6939      	ldr	r1, [r7, #16]
 8009260:	6978      	ldr	r0, [r7, #20]
 8009262:	f7ff fee1 	bl	8009028 <xQueueGenericCreateStatic>
 8009266:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009268:	68f8      	ldr	r0, [r7, #12]
 800926a:	f7ff ffb8 	bl	80091de <prvInitialiseMutex>

		return xNewQueue;
 800926e:	68fb      	ldr	r3, [r7, #12]
	}
 8009270:	4618      	mov	r0, r3
 8009272:	3718      	adds	r7, #24
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b08e      	sub	sp, #56	@ 0x38
 800927c:	af00      	add	r7, sp, #0
 800927e:	60f8      	str	r0, [r7, #12]
 8009280:	60b9      	str	r1, [r7, #8]
 8009282:	607a      	str	r2, [r7, #4]
 8009284:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009286:	2300      	movs	r3, #0
 8009288:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800928e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009290:	2b00      	cmp	r3, #0
 8009292:	d10b      	bne.n	80092ac <xQueueGenericSend+0x34>
	__asm volatile
 8009294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009298:	f383 8811 	msr	BASEPRI, r3
 800929c:	f3bf 8f6f 	isb	sy
 80092a0:	f3bf 8f4f 	dsb	sy
 80092a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80092a6:	bf00      	nop
 80092a8:	bf00      	nop
 80092aa:	e7fd      	b.n	80092a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d103      	bne.n	80092ba <xQueueGenericSend+0x42>
 80092b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d101      	bne.n	80092be <xQueueGenericSend+0x46>
 80092ba:	2301      	movs	r3, #1
 80092bc:	e000      	b.n	80092c0 <xQueueGenericSend+0x48>
 80092be:	2300      	movs	r3, #0
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d10b      	bne.n	80092dc <xQueueGenericSend+0x64>
	__asm volatile
 80092c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c8:	f383 8811 	msr	BASEPRI, r3
 80092cc:	f3bf 8f6f 	isb	sy
 80092d0:	f3bf 8f4f 	dsb	sy
 80092d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80092d6:	bf00      	nop
 80092d8:	bf00      	nop
 80092da:	e7fd      	b.n	80092d8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d103      	bne.n	80092ea <xQueueGenericSend+0x72>
 80092e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092e6:	2b01      	cmp	r3, #1
 80092e8:	d101      	bne.n	80092ee <xQueueGenericSend+0x76>
 80092ea:	2301      	movs	r3, #1
 80092ec:	e000      	b.n	80092f0 <xQueueGenericSend+0x78>
 80092ee:	2300      	movs	r3, #0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d10b      	bne.n	800930c <xQueueGenericSend+0x94>
	__asm volatile
 80092f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f8:	f383 8811 	msr	BASEPRI, r3
 80092fc:	f3bf 8f6f 	isb	sy
 8009300:	f3bf 8f4f 	dsb	sy
 8009304:	623b      	str	r3, [r7, #32]
}
 8009306:	bf00      	nop
 8009308:	bf00      	nop
 800930a:	e7fd      	b.n	8009308 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800930c:	f001 f9fc 	bl	800a708 <xTaskGetSchedulerState>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d102      	bne.n	800931c <xQueueGenericSend+0xa4>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d101      	bne.n	8009320 <xQueueGenericSend+0xa8>
 800931c:	2301      	movs	r3, #1
 800931e:	e000      	b.n	8009322 <xQueueGenericSend+0xaa>
 8009320:	2300      	movs	r3, #0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d10b      	bne.n	800933e <xQueueGenericSend+0xc6>
	__asm volatile
 8009326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800932a:	f383 8811 	msr	BASEPRI, r3
 800932e:	f3bf 8f6f 	isb	sy
 8009332:	f3bf 8f4f 	dsb	sy
 8009336:	61fb      	str	r3, [r7, #28]
}
 8009338:	bf00      	nop
 800933a:	bf00      	nop
 800933c:	e7fd      	b.n	800933a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800933e:	f001 ff53 	bl	800b1e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009344:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800934a:	429a      	cmp	r2, r3
 800934c:	d302      	bcc.n	8009354 <xQueueGenericSend+0xdc>
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	2b02      	cmp	r3, #2
 8009352:	d129      	bne.n	80093a8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009354:	683a      	ldr	r2, [r7, #0]
 8009356:	68b9      	ldr	r1, [r7, #8]
 8009358:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800935a:	f000 fa0f 	bl	800977c <prvCopyDataToQueue>
 800935e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009364:	2b00      	cmp	r3, #0
 8009366:	d010      	beq.n	800938a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800936a:	3324      	adds	r3, #36	@ 0x24
 800936c:	4618      	mov	r0, r3
 800936e:	f001 f805 	bl	800a37c <xTaskRemoveFromEventList>
 8009372:	4603      	mov	r3, r0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d013      	beq.n	80093a0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009378:	4b3f      	ldr	r3, [pc, #252]	@ (8009478 <xQueueGenericSend+0x200>)
 800937a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800937e:	601a      	str	r2, [r3, #0]
 8009380:	f3bf 8f4f 	dsb	sy
 8009384:	f3bf 8f6f 	isb	sy
 8009388:	e00a      	b.n	80093a0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800938a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800938c:	2b00      	cmp	r3, #0
 800938e:	d007      	beq.n	80093a0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009390:	4b39      	ldr	r3, [pc, #228]	@ (8009478 <xQueueGenericSend+0x200>)
 8009392:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009396:	601a      	str	r2, [r3, #0]
 8009398:	f3bf 8f4f 	dsb	sy
 800939c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80093a0:	f001 ff54 	bl	800b24c <vPortExitCritical>
				return pdPASS;
 80093a4:	2301      	movs	r3, #1
 80093a6:	e063      	b.n	8009470 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d103      	bne.n	80093b6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80093ae:	f001 ff4d 	bl	800b24c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80093b2:	2300      	movs	r3, #0
 80093b4:	e05c      	b.n	8009470 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d106      	bne.n	80093ca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093bc:	f107 0314 	add.w	r3, r7, #20
 80093c0:	4618      	mov	r0, r3
 80093c2:	f001 f83f 	bl	800a444 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093c6:	2301      	movs	r3, #1
 80093c8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093ca:	f001 ff3f 	bl	800b24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093ce:	f000 fda7 	bl	8009f20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093d2:	f001 ff09 	bl	800b1e8 <vPortEnterCritical>
 80093d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093dc:	b25b      	sxtb	r3, r3
 80093de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e2:	d103      	bne.n	80093ec <xQueueGenericSend+0x174>
 80093e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e6:	2200      	movs	r2, #0
 80093e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093f2:	b25b      	sxtb	r3, r3
 80093f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093f8:	d103      	bne.n	8009402 <xQueueGenericSend+0x18a>
 80093fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fc:	2200      	movs	r2, #0
 80093fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009402:	f001 ff23 	bl	800b24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009406:	1d3a      	adds	r2, r7, #4
 8009408:	f107 0314 	add.w	r3, r7, #20
 800940c:	4611      	mov	r1, r2
 800940e:	4618      	mov	r0, r3
 8009410:	f001 f82e 	bl	800a470 <xTaskCheckForTimeOut>
 8009414:	4603      	mov	r3, r0
 8009416:	2b00      	cmp	r3, #0
 8009418:	d124      	bne.n	8009464 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800941a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800941c:	f000 faa6 	bl	800996c <prvIsQueueFull>
 8009420:	4603      	mov	r3, r0
 8009422:	2b00      	cmp	r3, #0
 8009424:	d018      	beq.n	8009458 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009428:	3310      	adds	r3, #16
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	4611      	mov	r1, r2
 800942e:	4618      	mov	r0, r3
 8009430:	f000 ff52 	bl	800a2d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009434:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009436:	f000 fa31 	bl	800989c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800943a:	f000 fd7f 	bl	8009f3c <xTaskResumeAll>
 800943e:	4603      	mov	r3, r0
 8009440:	2b00      	cmp	r3, #0
 8009442:	f47f af7c 	bne.w	800933e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009446:	4b0c      	ldr	r3, [pc, #48]	@ (8009478 <xQueueGenericSend+0x200>)
 8009448:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800944c:	601a      	str	r2, [r3, #0]
 800944e:	f3bf 8f4f 	dsb	sy
 8009452:	f3bf 8f6f 	isb	sy
 8009456:	e772      	b.n	800933e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009458:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800945a:	f000 fa1f 	bl	800989c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800945e:	f000 fd6d 	bl	8009f3c <xTaskResumeAll>
 8009462:	e76c      	b.n	800933e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009464:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009466:	f000 fa19 	bl	800989c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800946a:	f000 fd67 	bl	8009f3c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800946e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009470:	4618      	mov	r0, r3
 8009472:	3738      	adds	r7, #56	@ 0x38
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}
 8009478:	e000ed04 	.word	0xe000ed04

0800947c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b090      	sub	sp, #64	@ 0x40
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	60b9      	str	r1, [r7, #8]
 8009486:	607a      	str	r2, [r7, #4]
 8009488:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800948e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009490:	2b00      	cmp	r3, #0
 8009492:	d10b      	bne.n	80094ac <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009498:	f383 8811 	msr	BASEPRI, r3
 800949c:	f3bf 8f6f 	isb	sy
 80094a0:	f3bf 8f4f 	dsb	sy
 80094a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80094a6:	bf00      	nop
 80094a8:	bf00      	nop
 80094aa:	e7fd      	b.n	80094a8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d103      	bne.n	80094ba <xQueueGenericSendFromISR+0x3e>
 80094b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d101      	bne.n	80094be <xQueueGenericSendFromISR+0x42>
 80094ba:	2301      	movs	r3, #1
 80094bc:	e000      	b.n	80094c0 <xQueueGenericSendFromISR+0x44>
 80094be:	2300      	movs	r3, #0
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d10b      	bne.n	80094dc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80094c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c8:	f383 8811 	msr	BASEPRI, r3
 80094cc:	f3bf 8f6f 	isb	sy
 80094d0:	f3bf 8f4f 	dsb	sy
 80094d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80094d6:	bf00      	nop
 80094d8:	bf00      	nop
 80094da:	e7fd      	b.n	80094d8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	2b02      	cmp	r3, #2
 80094e0:	d103      	bne.n	80094ea <xQueueGenericSendFromISR+0x6e>
 80094e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	d101      	bne.n	80094ee <xQueueGenericSendFromISR+0x72>
 80094ea:	2301      	movs	r3, #1
 80094ec:	e000      	b.n	80094f0 <xQueueGenericSendFromISR+0x74>
 80094ee:	2300      	movs	r3, #0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d10b      	bne.n	800950c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80094f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f8:	f383 8811 	msr	BASEPRI, r3
 80094fc:	f3bf 8f6f 	isb	sy
 8009500:	f3bf 8f4f 	dsb	sy
 8009504:	623b      	str	r3, [r7, #32]
}
 8009506:	bf00      	nop
 8009508:	bf00      	nop
 800950a:	e7fd      	b.n	8009508 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800950c:	f001 ff4c 	bl	800b3a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009510:	f3ef 8211 	mrs	r2, BASEPRI
 8009514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009518:	f383 8811 	msr	BASEPRI, r3
 800951c:	f3bf 8f6f 	isb	sy
 8009520:	f3bf 8f4f 	dsb	sy
 8009524:	61fa      	str	r2, [r7, #28]
 8009526:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009528:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800952a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800952c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009534:	429a      	cmp	r2, r3
 8009536:	d302      	bcc.n	800953e <xQueueGenericSendFromISR+0xc2>
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	2b02      	cmp	r3, #2
 800953c:	d12f      	bne.n	800959e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800953e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009540:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009544:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800954a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800954c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800954e:	683a      	ldr	r2, [r7, #0]
 8009550:	68b9      	ldr	r1, [r7, #8]
 8009552:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009554:	f000 f912 	bl	800977c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009558:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800955c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009560:	d112      	bne.n	8009588 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009566:	2b00      	cmp	r3, #0
 8009568:	d016      	beq.n	8009598 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800956a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800956c:	3324      	adds	r3, #36	@ 0x24
 800956e:	4618      	mov	r0, r3
 8009570:	f000 ff04 	bl	800a37c <xTaskRemoveFromEventList>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d00e      	beq.n	8009598 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00b      	beq.n	8009598 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2201      	movs	r2, #1
 8009584:	601a      	str	r2, [r3, #0]
 8009586:	e007      	b.n	8009598 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009588:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800958c:	3301      	adds	r3, #1
 800958e:	b2db      	uxtb	r3, r3
 8009590:	b25a      	sxtb	r2, r3
 8009592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009594:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009598:	2301      	movs	r3, #1
 800959a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800959c:	e001      	b.n	80095a2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800959e:	2300      	movs	r3, #0
 80095a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095a4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80095ac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80095ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3740      	adds	r7, #64	@ 0x40
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b08c      	sub	sp, #48	@ 0x30
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80095c4:	2300      	movs	r3, #0
 80095c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80095cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d10b      	bne.n	80095ea <xQueueReceive+0x32>
	__asm volatile
 80095d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d6:	f383 8811 	msr	BASEPRI, r3
 80095da:	f3bf 8f6f 	isb	sy
 80095de:	f3bf 8f4f 	dsb	sy
 80095e2:	623b      	str	r3, [r7, #32]
}
 80095e4:	bf00      	nop
 80095e6:	bf00      	nop
 80095e8:	e7fd      	b.n	80095e6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d103      	bne.n	80095f8 <xQueueReceive+0x40>
 80095f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d101      	bne.n	80095fc <xQueueReceive+0x44>
 80095f8:	2301      	movs	r3, #1
 80095fa:	e000      	b.n	80095fe <xQueueReceive+0x46>
 80095fc:	2300      	movs	r3, #0
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d10b      	bne.n	800961a <xQueueReceive+0x62>
	__asm volatile
 8009602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009606:	f383 8811 	msr	BASEPRI, r3
 800960a:	f3bf 8f6f 	isb	sy
 800960e:	f3bf 8f4f 	dsb	sy
 8009612:	61fb      	str	r3, [r7, #28]
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop
 8009618:	e7fd      	b.n	8009616 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800961a:	f001 f875 	bl	800a708 <xTaskGetSchedulerState>
 800961e:	4603      	mov	r3, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d102      	bne.n	800962a <xQueueReceive+0x72>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d101      	bne.n	800962e <xQueueReceive+0x76>
 800962a:	2301      	movs	r3, #1
 800962c:	e000      	b.n	8009630 <xQueueReceive+0x78>
 800962e:	2300      	movs	r3, #0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d10b      	bne.n	800964c <xQueueReceive+0x94>
	__asm volatile
 8009634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009638:	f383 8811 	msr	BASEPRI, r3
 800963c:	f3bf 8f6f 	isb	sy
 8009640:	f3bf 8f4f 	dsb	sy
 8009644:	61bb      	str	r3, [r7, #24]
}
 8009646:	bf00      	nop
 8009648:	bf00      	nop
 800964a:	e7fd      	b.n	8009648 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800964c:	f001 fdcc 	bl	800b1e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009654:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009658:	2b00      	cmp	r3, #0
 800965a:	d01f      	beq.n	800969c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800965c:	68b9      	ldr	r1, [r7, #8]
 800965e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009660:	f000 f8f6 	bl	8009850 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009666:	1e5a      	subs	r2, r3, #1
 8009668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800966c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966e:	691b      	ldr	r3, [r3, #16]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00f      	beq.n	8009694 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009676:	3310      	adds	r3, #16
 8009678:	4618      	mov	r0, r3
 800967a:	f000 fe7f 	bl	800a37c <xTaskRemoveFromEventList>
 800967e:	4603      	mov	r3, r0
 8009680:	2b00      	cmp	r3, #0
 8009682:	d007      	beq.n	8009694 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009684:	4b3c      	ldr	r3, [pc, #240]	@ (8009778 <xQueueReceive+0x1c0>)
 8009686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800968a:	601a      	str	r2, [r3, #0]
 800968c:	f3bf 8f4f 	dsb	sy
 8009690:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009694:	f001 fdda 	bl	800b24c <vPortExitCritical>
				return pdPASS;
 8009698:	2301      	movs	r3, #1
 800969a:	e069      	b.n	8009770 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d103      	bne.n	80096aa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80096a2:	f001 fdd3 	bl	800b24c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80096a6:	2300      	movs	r3, #0
 80096a8:	e062      	b.n	8009770 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80096aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d106      	bne.n	80096be <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80096b0:	f107 0310 	add.w	r3, r7, #16
 80096b4:	4618      	mov	r0, r3
 80096b6:	f000 fec5 	bl	800a444 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80096ba:	2301      	movs	r3, #1
 80096bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80096be:	f001 fdc5 	bl	800b24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80096c2:	f000 fc2d 	bl	8009f20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80096c6:	f001 fd8f 	bl	800b1e8 <vPortEnterCritical>
 80096ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096d0:	b25b      	sxtb	r3, r3
 80096d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096d6:	d103      	bne.n	80096e0 <xQueueReceive+0x128>
 80096d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096da:	2200      	movs	r2, #0
 80096dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096e6:	b25b      	sxtb	r3, r3
 80096e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ec:	d103      	bne.n	80096f6 <xQueueReceive+0x13e>
 80096ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096f0:	2200      	movs	r2, #0
 80096f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096f6:	f001 fda9 	bl	800b24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80096fa:	1d3a      	adds	r2, r7, #4
 80096fc:	f107 0310 	add.w	r3, r7, #16
 8009700:	4611      	mov	r1, r2
 8009702:	4618      	mov	r0, r3
 8009704:	f000 feb4 	bl	800a470 <xTaskCheckForTimeOut>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d123      	bne.n	8009756 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800970e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009710:	f000 f916 	bl	8009940 <prvIsQueueEmpty>
 8009714:	4603      	mov	r3, r0
 8009716:	2b00      	cmp	r3, #0
 8009718:	d017      	beq.n	800974a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800971a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800971c:	3324      	adds	r3, #36	@ 0x24
 800971e:	687a      	ldr	r2, [r7, #4]
 8009720:	4611      	mov	r1, r2
 8009722:	4618      	mov	r0, r3
 8009724:	f000 fdd8 	bl	800a2d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009728:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800972a:	f000 f8b7 	bl	800989c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800972e:	f000 fc05 	bl	8009f3c <xTaskResumeAll>
 8009732:	4603      	mov	r3, r0
 8009734:	2b00      	cmp	r3, #0
 8009736:	d189      	bne.n	800964c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009738:	4b0f      	ldr	r3, [pc, #60]	@ (8009778 <xQueueReceive+0x1c0>)
 800973a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800973e:	601a      	str	r2, [r3, #0]
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	f3bf 8f6f 	isb	sy
 8009748:	e780      	b.n	800964c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800974a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800974c:	f000 f8a6 	bl	800989c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009750:	f000 fbf4 	bl	8009f3c <xTaskResumeAll>
 8009754:	e77a      	b.n	800964c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009758:	f000 f8a0 	bl	800989c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800975c:	f000 fbee 	bl	8009f3c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009760:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009762:	f000 f8ed 	bl	8009940 <prvIsQueueEmpty>
 8009766:	4603      	mov	r3, r0
 8009768:	2b00      	cmp	r3, #0
 800976a:	f43f af6f 	beq.w	800964c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800976e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009770:	4618      	mov	r0, r3
 8009772:	3730      	adds	r7, #48	@ 0x30
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}
 8009778:	e000ed04 	.word	0xe000ed04

0800977c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b086      	sub	sp, #24
 8009780:	af00      	add	r7, sp, #0
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	60b9      	str	r1, [r7, #8]
 8009786:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009788:	2300      	movs	r3, #0
 800978a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009790:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009796:	2b00      	cmp	r3, #0
 8009798:	d10d      	bne.n	80097b6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d14d      	bne.n	800983e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	4618      	mov	r0, r3
 80097a8:	f000 ffcc 	bl	800a744 <xTaskPriorityDisinherit>
 80097ac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2200      	movs	r2, #0
 80097b2:	609a      	str	r2, [r3, #8]
 80097b4:	e043      	b.n	800983e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d119      	bne.n	80097f0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	6858      	ldr	r0, [r3, #4]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097c4:	461a      	mov	r2, r3
 80097c6:	68b9      	ldr	r1, [r7, #8]
 80097c8:	f002 fd9e 	bl	800c308 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	685a      	ldr	r2, [r3, #4]
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097d4:	441a      	add	r2, r3
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	685a      	ldr	r2, [r3, #4]
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	689b      	ldr	r3, [r3, #8]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d32b      	bcc.n	800983e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	605a      	str	r2, [r3, #4]
 80097ee:	e026      	b.n	800983e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	68d8      	ldr	r0, [r3, #12]
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097f8:	461a      	mov	r2, r3
 80097fa:	68b9      	ldr	r1, [r7, #8]
 80097fc:	f002 fd84 	bl	800c308 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	68da      	ldr	r2, [r3, #12]
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009808:	425b      	negs	r3, r3
 800980a:	441a      	add	r2, r3
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	68da      	ldr	r2, [r3, #12]
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	429a      	cmp	r2, r3
 800981a:	d207      	bcs.n	800982c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	689a      	ldr	r2, [r3, #8]
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009824:	425b      	negs	r3, r3
 8009826:	441a      	add	r2, r3
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2b02      	cmp	r3, #2
 8009830:	d105      	bne.n	800983e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009832:	693b      	ldr	r3, [r7, #16]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d002      	beq.n	800983e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	3b01      	subs	r3, #1
 800983c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	1c5a      	adds	r2, r3, #1
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009846:	697b      	ldr	r3, [r7, #20]
}
 8009848:	4618      	mov	r0, r3
 800984a:	3718      	adds	r7, #24
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800985e:	2b00      	cmp	r3, #0
 8009860:	d018      	beq.n	8009894 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	68da      	ldr	r2, [r3, #12]
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800986a:	441a      	add	r2, r3
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	68da      	ldr	r2, [r3, #12]
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	429a      	cmp	r2, r3
 800987a:	d303      	bcc.n	8009884 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681a      	ldr	r2, [r3, #0]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	68d9      	ldr	r1, [r3, #12]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800988c:	461a      	mov	r2, r3
 800988e:	6838      	ldr	r0, [r7, #0]
 8009890:	f002 fd3a 	bl	800c308 <memcpy>
	}
}
 8009894:	bf00      	nop
 8009896:	3708      	adds	r7, #8
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}

0800989c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80098a4:	f001 fca0 	bl	800b1e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098ae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80098b0:	e011      	b.n	80098d6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d012      	beq.n	80098e0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	3324      	adds	r3, #36	@ 0x24
 80098be:	4618      	mov	r0, r3
 80098c0:	f000 fd5c 	bl	800a37c <xTaskRemoveFromEventList>
 80098c4:	4603      	mov	r3, r0
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d001      	beq.n	80098ce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80098ca:	f000 fe35 	bl	800a538 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80098ce:	7bfb      	ldrb	r3, [r7, #15]
 80098d0:	3b01      	subs	r3, #1
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80098d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	dce9      	bgt.n	80098b2 <prvUnlockQueue+0x16>
 80098de:	e000      	b.n	80098e2 <prvUnlockQueue+0x46>
					break;
 80098e0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	22ff      	movs	r2, #255	@ 0xff
 80098e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80098ea:	f001 fcaf 	bl	800b24c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80098ee:	f001 fc7b 	bl	800b1e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098f8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80098fa:	e011      	b.n	8009920 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	691b      	ldr	r3, [r3, #16]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d012      	beq.n	800992a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	3310      	adds	r3, #16
 8009908:	4618      	mov	r0, r3
 800990a:	f000 fd37 	bl	800a37c <xTaskRemoveFromEventList>
 800990e:	4603      	mov	r3, r0
 8009910:	2b00      	cmp	r3, #0
 8009912:	d001      	beq.n	8009918 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009914:	f000 fe10 	bl	800a538 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009918:	7bbb      	ldrb	r3, [r7, #14]
 800991a:	3b01      	subs	r3, #1
 800991c:	b2db      	uxtb	r3, r3
 800991e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009920:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009924:	2b00      	cmp	r3, #0
 8009926:	dce9      	bgt.n	80098fc <prvUnlockQueue+0x60>
 8009928:	e000      	b.n	800992c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800992a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	22ff      	movs	r2, #255	@ 0xff
 8009930:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009934:	f001 fc8a 	bl	800b24c <vPortExitCritical>
}
 8009938:	bf00      	nop
 800993a:	3710      	adds	r7, #16
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b084      	sub	sp, #16
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009948:	f001 fc4e 	bl	800b1e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009950:	2b00      	cmp	r3, #0
 8009952:	d102      	bne.n	800995a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009954:	2301      	movs	r3, #1
 8009956:	60fb      	str	r3, [r7, #12]
 8009958:	e001      	b.n	800995e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800995a:	2300      	movs	r3, #0
 800995c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800995e:	f001 fc75 	bl	800b24c <vPortExitCritical>

	return xReturn;
 8009962:	68fb      	ldr	r3, [r7, #12]
}
 8009964:	4618      	mov	r0, r3
 8009966:	3710      	adds	r7, #16
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}

0800996c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009974:	f001 fc38 	bl	800b1e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009980:	429a      	cmp	r2, r3
 8009982:	d102      	bne.n	800998a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009984:	2301      	movs	r3, #1
 8009986:	60fb      	str	r3, [r7, #12]
 8009988:	e001      	b.n	800998e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800998a:	2300      	movs	r3, #0
 800998c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800998e:	f001 fc5d 	bl	800b24c <vPortExitCritical>

	return xReturn;
 8009992:	68fb      	ldr	r3, [r7, #12]
}
 8009994:	4618      	mov	r0, r3
 8009996:	3710      	adds	r7, #16
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800999c:	b480      	push	{r7}
 800999e:	b085      	sub	sp, #20
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80099a6:	2300      	movs	r3, #0
 80099a8:	60fb      	str	r3, [r7, #12]
 80099aa:	e014      	b.n	80099d6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80099ac:	4a0f      	ldr	r2, [pc, #60]	@ (80099ec <vQueueAddToRegistry+0x50>)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d10b      	bne.n	80099d0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80099b8:	490c      	ldr	r1, [pc, #48]	@ (80099ec <vQueueAddToRegistry+0x50>)
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	683a      	ldr	r2, [r7, #0]
 80099be:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80099c2:	4a0a      	ldr	r2, [pc, #40]	@ (80099ec <vQueueAddToRegistry+0x50>)
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	00db      	lsls	r3, r3, #3
 80099c8:	4413      	add	r3, r2
 80099ca:	687a      	ldr	r2, [r7, #4]
 80099cc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80099ce:	e006      	b.n	80099de <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	3301      	adds	r3, #1
 80099d4:	60fb      	str	r3, [r7, #12]
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	2b07      	cmp	r3, #7
 80099da:	d9e7      	bls.n	80099ac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80099dc:	bf00      	nop
 80099de:	bf00      	nop
 80099e0:	3714      	adds	r7, #20
 80099e2:	46bd      	mov	sp, r7
 80099e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e8:	4770      	bx	lr
 80099ea:	bf00      	nop
 80099ec:	20001384 	.word	0x20001384

080099f0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009a00:	f001 fbf2 	bl	800b1e8 <vPortEnterCritical>
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a0a:	b25b      	sxtb	r3, r3
 8009a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a10:	d103      	bne.n	8009a1a <vQueueWaitForMessageRestricted+0x2a>
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	2200      	movs	r2, #0
 8009a16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a20:	b25b      	sxtb	r3, r3
 8009a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a26:	d103      	bne.n	8009a30 <vQueueWaitForMessageRestricted+0x40>
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a30:	f001 fc0c 	bl	800b24c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d106      	bne.n	8009a4a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	3324      	adds	r3, #36	@ 0x24
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	68b9      	ldr	r1, [r7, #8]
 8009a44:	4618      	mov	r0, r3
 8009a46:	f000 fc6d 	bl	800a324 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009a4a:	6978      	ldr	r0, [r7, #20]
 8009a4c:	f7ff ff26 	bl	800989c <prvUnlockQueue>
	}
 8009a50:	bf00      	nop
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b08e      	sub	sp, #56	@ 0x38
 8009a5c:	af04      	add	r7, sp, #16
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	607a      	str	r2, [r7, #4]
 8009a64:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d10b      	bne.n	8009a84 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a70:	f383 8811 	msr	BASEPRI, r3
 8009a74:	f3bf 8f6f 	isb	sy
 8009a78:	f3bf 8f4f 	dsb	sy
 8009a7c:	623b      	str	r3, [r7, #32]
}
 8009a7e:	bf00      	nop
 8009a80:	bf00      	nop
 8009a82:	e7fd      	b.n	8009a80 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d10b      	bne.n	8009aa2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8009a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a8e:	f383 8811 	msr	BASEPRI, r3
 8009a92:	f3bf 8f6f 	isb	sy
 8009a96:	f3bf 8f4f 	dsb	sy
 8009a9a:	61fb      	str	r3, [r7, #28]
}
 8009a9c:	bf00      	nop
 8009a9e:	bf00      	nop
 8009aa0:	e7fd      	b.n	8009a9e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009aa2:	23a8      	movs	r3, #168	@ 0xa8
 8009aa4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	2ba8      	cmp	r3, #168	@ 0xa8
 8009aaa:	d00b      	beq.n	8009ac4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ab0:	f383 8811 	msr	BASEPRI, r3
 8009ab4:	f3bf 8f6f 	isb	sy
 8009ab8:	f3bf 8f4f 	dsb	sy
 8009abc:	61bb      	str	r3, [r7, #24]
}
 8009abe:	bf00      	nop
 8009ac0:	bf00      	nop
 8009ac2:	e7fd      	b.n	8009ac0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ac4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d01e      	beq.n	8009b0a <xTaskCreateStatic+0xb2>
 8009acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d01b      	beq.n	8009b0a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ad4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ada:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ade:	2202      	movs	r2, #2
 8009ae0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	9303      	str	r3, [sp, #12]
 8009ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aea:	9302      	str	r3, [sp, #8]
 8009aec:	f107 0314 	add.w	r3, r7, #20
 8009af0:	9301      	str	r3, [sp, #4]
 8009af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af4:	9300      	str	r3, [sp, #0]
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	687a      	ldr	r2, [r7, #4]
 8009afa:	68b9      	ldr	r1, [r7, #8]
 8009afc:	68f8      	ldr	r0, [r7, #12]
 8009afe:	f000 f851 	bl	8009ba4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b02:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b04:	f000 f8f6 	bl	8009cf4 <prvAddNewTaskToReadyList>
 8009b08:	e001      	b.n	8009b0e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009b0e:	697b      	ldr	r3, [r7, #20]
	}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3728      	adds	r7, #40	@ 0x28
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}

08009b18 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b08c      	sub	sp, #48	@ 0x30
 8009b1c:	af04      	add	r7, sp, #16
 8009b1e:	60f8      	str	r0, [r7, #12]
 8009b20:	60b9      	str	r1, [r7, #8]
 8009b22:	603b      	str	r3, [r7, #0]
 8009b24:	4613      	mov	r3, r2
 8009b26:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009b28:	88fb      	ldrh	r3, [r7, #6]
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f001 fc7d 	bl	800b42c <pvPortMalloc>
 8009b32:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009b34:	697b      	ldr	r3, [r7, #20]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d00e      	beq.n	8009b58 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009b3a:	20a8      	movs	r0, #168	@ 0xa8
 8009b3c:	f001 fc76 	bl	800b42c <pvPortMalloc>
 8009b40:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009b42:	69fb      	ldr	r3, [r7, #28]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d003      	beq.n	8009b50 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009b48:	69fb      	ldr	r3, [r7, #28]
 8009b4a:	697a      	ldr	r2, [r7, #20]
 8009b4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b4e:	e005      	b.n	8009b5c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009b50:	6978      	ldr	r0, [r7, #20]
 8009b52:	f001 fd39 	bl	800b5c8 <vPortFree>
 8009b56:	e001      	b.n	8009b5c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d017      	beq.n	8009b92 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009b62:	69fb      	ldr	r3, [r7, #28]
 8009b64:	2200      	movs	r2, #0
 8009b66:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009b6a:	88fa      	ldrh	r2, [r7, #6]
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	9303      	str	r3, [sp, #12]
 8009b70:	69fb      	ldr	r3, [r7, #28]
 8009b72:	9302      	str	r3, [sp, #8]
 8009b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b76:	9301      	str	r3, [sp, #4]
 8009b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7a:	9300      	str	r3, [sp, #0]
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	68b9      	ldr	r1, [r7, #8]
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f000 f80f 	bl	8009ba4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b86:	69f8      	ldr	r0, [r7, #28]
 8009b88:	f000 f8b4 	bl	8009cf4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	61bb      	str	r3, [r7, #24]
 8009b90:	e002      	b.n	8009b98 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009b92:	f04f 33ff 	mov.w	r3, #4294967295
 8009b96:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009b98:	69bb      	ldr	r3, [r7, #24]
	}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3720      	adds	r7, #32
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
	...

08009ba4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b088      	sub	sp, #32
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	60f8      	str	r0, [r7, #12]
 8009bac:	60b9      	str	r1, [r7, #8]
 8009bae:	607a      	str	r2, [r7, #4]
 8009bb0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	009b      	lsls	r3, r3, #2
 8009bba:	461a      	mov	r2, r3
 8009bbc:	21a5      	movs	r1, #165	@ 0xa5
 8009bbe:	f002 fb17 	bl	800c1f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009bcc:	3b01      	subs	r3, #1
 8009bce:	009b      	lsls	r3, r3, #2
 8009bd0:	4413      	add	r3, r2
 8009bd2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	f023 0307 	bic.w	r3, r3, #7
 8009bda:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009bdc:	69bb      	ldr	r3, [r7, #24]
 8009bde:	f003 0307 	and.w	r3, r3, #7
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d00b      	beq.n	8009bfe <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bea:	f383 8811 	msr	BASEPRI, r3
 8009bee:	f3bf 8f6f 	isb	sy
 8009bf2:	f3bf 8f4f 	dsb	sy
 8009bf6:	617b      	str	r3, [r7, #20]
}
 8009bf8:	bf00      	nop
 8009bfa:	bf00      	nop
 8009bfc:	e7fd      	b.n	8009bfa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d01f      	beq.n	8009c44 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c04:	2300      	movs	r3, #0
 8009c06:	61fb      	str	r3, [r7, #28]
 8009c08:	e012      	b.n	8009c30 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009c0a:	68ba      	ldr	r2, [r7, #8]
 8009c0c:	69fb      	ldr	r3, [r7, #28]
 8009c0e:	4413      	add	r3, r2
 8009c10:	7819      	ldrb	r1, [r3, #0]
 8009c12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c14:	69fb      	ldr	r3, [r7, #28]
 8009c16:	4413      	add	r3, r2
 8009c18:	3334      	adds	r3, #52	@ 0x34
 8009c1a:	460a      	mov	r2, r1
 8009c1c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009c1e:	68ba      	ldr	r2, [r7, #8]
 8009c20:	69fb      	ldr	r3, [r7, #28]
 8009c22:	4413      	add	r3, r2
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d006      	beq.n	8009c38 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c2a:	69fb      	ldr	r3, [r7, #28]
 8009c2c:	3301      	adds	r3, #1
 8009c2e:	61fb      	str	r3, [r7, #28]
 8009c30:	69fb      	ldr	r3, [r7, #28]
 8009c32:	2b0f      	cmp	r3, #15
 8009c34:	d9e9      	bls.n	8009c0a <prvInitialiseNewTask+0x66>
 8009c36:	e000      	b.n	8009c3a <prvInitialiseNewTask+0x96>
			{
				break;
 8009c38:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009c42:	e003      	b.n	8009c4c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c46:	2200      	movs	r2, #0
 8009c48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c4e:	2b37      	cmp	r3, #55	@ 0x37
 8009c50:	d901      	bls.n	8009c56 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009c52:	2337      	movs	r3, #55	@ 0x37
 8009c54:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c60:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c64:	2200      	movs	r2, #0
 8009c66:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6a:	3304      	adds	r3, #4
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f7ff f8dd 	bl	8008e2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c74:	3318      	adds	r3, #24
 8009c76:	4618      	mov	r0, r3
 8009c78:	f7ff f8d8 	bl	8008e2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c80:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c84:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c8a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c90:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c94:	2200      	movs	r2, #0
 8009c96:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca4:	3354      	adds	r3, #84	@ 0x54
 8009ca6:	224c      	movs	r2, #76	@ 0x4c
 8009ca8:	2100      	movs	r1, #0
 8009caa:	4618      	mov	r0, r3
 8009cac:	f002 faa0 	bl	800c1f0 <memset>
 8009cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb2:	4a0d      	ldr	r2, [pc, #52]	@ (8009ce8 <prvInitialiseNewTask+0x144>)
 8009cb4:	659a      	str	r2, [r3, #88]	@ 0x58
 8009cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb8:	4a0c      	ldr	r2, [pc, #48]	@ (8009cec <prvInitialiseNewTask+0x148>)
 8009cba:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cbe:	4a0c      	ldr	r2, [pc, #48]	@ (8009cf0 <prvInitialiseNewTask+0x14c>)
 8009cc0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009cc2:	683a      	ldr	r2, [r7, #0]
 8009cc4:	68f9      	ldr	r1, [r7, #12]
 8009cc6:	69b8      	ldr	r0, [r7, #24]
 8009cc8:	f001 f95a 	bl	800af80 <pxPortInitialiseStack>
 8009ccc:	4602      	mov	r2, r0
 8009cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d002      	beq.n	8009cde <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cdc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cde:	bf00      	nop
 8009ce0:	3720      	adds	r7, #32
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	200071f8 	.word	0x200071f8
 8009cec:	20007260 	.word	0x20007260
 8009cf0:	200072c8 	.word	0x200072c8

08009cf4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b082      	sub	sp, #8
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009cfc:	f001 fa74 	bl	800b1e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009d00:	4b2d      	ldr	r3, [pc, #180]	@ (8009db8 <prvAddNewTaskToReadyList+0xc4>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	3301      	adds	r3, #1
 8009d06:	4a2c      	ldr	r2, [pc, #176]	@ (8009db8 <prvAddNewTaskToReadyList+0xc4>)
 8009d08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009d0a:	4b2c      	ldr	r3, [pc, #176]	@ (8009dbc <prvAddNewTaskToReadyList+0xc8>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d109      	bne.n	8009d26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009d12:	4a2a      	ldr	r2, [pc, #168]	@ (8009dbc <prvAddNewTaskToReadyList+0xc8>)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009d18:	4b27      	ldr	r3, [pc, #156]	@ (8009db8 <prvAddNewTaskToReadyList+0xc4>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d110      	bne.n	8009d42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009d20:	f000 fc2e 	bl	800a580 <prvInitialiseTaskLists>
 8009d24:	e00d      	b.n	8009d42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009d26:	4b26      	ldr	r3, [pc, #152]	@ (8009dc0 <prvAddNewTaskToReadyList+0xcc>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d109      	bne.n	8009d42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009d2e:	4b23      	ldr	r3, [pc, #140]	@ (8009dbc <prvAddNewTaskToReadyList+0xc8>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d802      	bhi.n	8009d42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009d3c:	4a1f      	ldr	r2, [pc, #124]	@ (8009dbc <prvAddNewTaskToReadyList+0xc8>)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009d42:	4b20      	ldr	r3, [pc, #128]	@ (8009dc4 <prvAddNewTaskToReadyList+0xd0>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	3301      	adds	r3, #1
 8009d48:	4a1e      	ldr	r2, [pc, #120]	@ (8009dc4 <prvAddNewTaskToReadyList+0xd0>)
 8009d4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8009dc4 <prvAddNewTaskToReadyList+0xd0>)
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d58:	4b1b      	ldr	r3, [pc, #108]	@ (8009dc8 <prvAddNewTaskToReadyList+0xd4>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d903      	bls.n	8009d68 <prvAddNewTaskToReadyList+0x74>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d64:	4a18      	ldr	r2, [pc, #96]	@ (8009dc8 <prvAddNewTaskToReadyList+0xd4>)
 8009d66:	6013      	str	r3, [r2, #0]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d6c:	4613      	mov	r3, r2
 8009d6e:	009b      	lsls	r3, r3, #2
 8009d70:	4413      	add	r3, r2
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	4a15      	ldr	r2, [pc, #84]	@ (8009dcc <prvAddNewTaskToReadyList+0xd8>)
 8009d76:	441a      	add	r2, r3
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	3304      	adds	r3, #4
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	4610      	mov	r0, r2
 8009d80:	f7ff f861 	bl	8008e46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009d84:	f001 fa62 	bl	800b24c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009d88:	4b0d      	ldr	r3, [pc, #52]	@ (8009dc0 <prvAddNewTaskToReadyList+0xcc>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d00e      	beq.n	8009dae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009d90:	4b0a      	ldr	r3, [pc, #40]	@ (8009dbc <prvAddNewTaskToReadyList+0xc8>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d207      	bcs.n	8009dae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8009dd0 <prvAddNewTaskToReadyList+0xdc>)
 8009da0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009da4:	601a      	str	r2, [r3, #0]
 8009da6:	f3bf 8f4f 	dsb	sy
 8009daa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009dae:	bf00      	nop
 8009db0:	3708      	adds	r7, #8
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
 8009db6:	bf00      	nop
 8009db8:	20001898 	.word	0x20001898
 8009dbc:	200013c4 	.word	0x200013c4
 8009dc0:	200018a4 	.word	0x200018a4
 8009dc4:	200018b4 	.word	0x200018b4
 8009dc8:	200018a0 	.word	0x200018a0
 8009dcc:	200013c8 	.word	0x200013c8
 8009dd0:	e000ed04 	.word	0xe000ed04

08009dd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b084      	sub	sp, #16
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d018      	beq.n	8009e18 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009de6:	4b14      	ldr	r3, [pc, #80]	@ (8009e38 <vTaskDelay+0x64>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d00b      	beq.n	8009e06 <vTaskDelay+0x32>
	__asm volatile
 8009dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df2:	f383 8811 	msr	BASEPRI, r3
 8009df6:	f3bf 8f6f 	isb	sy
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	60bb      	str	r3, [r7, #8]
}
 8009e00:	bf00      	nop
 8009e02:	bf00      	nop
 8009e04:	e7fd      	b.n	8009e02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009e06:	f000 f88b 	bl	8009f20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009e0a:	2100      	movs	r1, #0
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 fd09 	bl	800a824 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009e12:	f000 f893 	bl	8009f3c <xTaskResumeAll>
 8009e16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d107      	bne.n	8009e2e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009e1e:	4b07      	ldr	r3, [pc, #28]	@ (8009e3c <vTaskDelay+0x68>)
 8009e20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e24:	601a      	str	r2, [r3, #0]
 8009e26:	f3bf 8f4f 	dsb	sy
 8009e2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e2e:	bf00      	nop
 8009e30:	3710      	adds	r7, #16
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
 8009e36:	bf00      	nop
 8009e38:	200018c0 	.word	0x200018c0
 8009e3c:	e000ed04 	.word	0xe000ed04

08009e40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b08a      	sub	sp, #40	@ 0x28
 8009e44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009e46:	2300      	movs	r3, #0
 8009e48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009e4e:	463a      	mov	r2, r7
 8009e50:	1d39      	adds	r1, r7, #4
 8009e52:	f107 0308 	add.w	r3, r7, #8
 8009e56:	4618      	mov	r0, r3
 8009e58:	f7fe ff94 	bl	8008d84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e5c:	6839      	ldr	r1, [r7, #0]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	68ba      	ldr	r2, [r7, #8]
 8009e62:	9202      	str	r2, [sp, #8]
 8009e64:	9301      	str	r3, [sp, #4]
 8009e66:	2300      	movs	r3, #0
 8009e68:	9300      	str	r3, [sp, #0]
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	460a      	mov	r2, r1
 8009e6e:	4924      	ldr	r1, [pc, #144]	@ (8009f00 <vTaskStartScheduler+0xc0>)
 8009e70:	4824      	ldr	r0, [pc, #144]	@ (8009f04 <vTaskStartScheduler+0xc4>)
 8009e72:	f7ff fdf1 	bl	8009a58 <xTaskCreateStatic>
 8009e76:	4603      	mov	r3, r0
 8009e78:	4a23      	ldr	r2, [pc, #140]	@ (8009f08 <vTaskStartScheduler+0xc8>)
 8009e7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009e7c:	4b22      	ldr	r3, [pc, #136]	@ (8009f08 <vTaskStartScheduler+0xc8>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d002      	beq.n	8009e8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009e84:	2301      	movs	r3, #1
 8009e86:	617b      	str	r3, [r7, #20]
 8009e88:	e001      	b.n	8009e8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	2b01      	cmp	r3, #1
 8009e92:	d102      	bne.n	8009e9a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009e94:	f000 fd1a 	bl	800a8cc <xTimerCreateTimerTask>
 8009e98:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009e9a:	697b      	ldr	r3, [r7, #20]
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d11b      	bne.n	8009ed8 <vTaskStartScheduler+0x98>
	__asm volatile
 8009ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea4:	f383 8811 	msr	BASEPRI, r3
 8009ea8:	f3bf 8f6f 	isb	sy
 8009eac:	f3bf 8f4f 	dsb	sy
 8009eb0:	613b      	str	r3, [r7, #16]
}
 8009eb2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009eb4:	4b15      	ldr	r3, [pc, #84]	@ (8009f0c <vTaskStartScheduler+0xcc>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	3354      	adds	r3, #84	@ 0x54
 8009eba:	4a15      	ldr	r2, [pc, #84]	@ (8009f10 <vTaskStartScheduler+0xd0>)
 8009ebc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009ebe:	4b15      	ldr	r3, [pc, #84]	@ (8009f14 <vTaskStartScheduler+0xd4>)
 8009ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ec4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009ec6:	4b14      	ldr	r3, [pc, #80]	@ (8009f18 <vTaskStartScheduler+0xd8>)
 8009ec8:	2201      	movs	r2, #1
 8009eca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009ecc:	4b13      	ldr	r3, [pc, #76]	@ (8009f1c <vTaskStartScheduler+0xdc>)
 8009ece:	2200      	movs	r2, #0
 8009ed0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009ed2:	f001 f8e5 	bl	800b0a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009ed6:	e00f      	b.n	8009ef8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ede:	d10b      	bne.n	8009ef8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee4:	f383 8811 	msr	BASEPRI, r3
 8009ee8:	f3bf 8f6f 	isb	sy
 8009eec:	f3bf 8f4f 	dsb	sy
 8009ef0:	60fb      	str	r3, [r7, #12]
}
 8009ef2:	bf00      	nop
 8009ef4:	bf00      	nop
 8009ef6:	e7fd      	b.n	8009ef4 <vTaskStartScheduler+0xb4>
}
 8009ef8:	bf00      	nop
 8009efa:	3718      	adds	r7, #24
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}
 8009f00:	0800c41c 	.word	0x0800c41c
 8009f04:	0800a551 	.word	0x0800a551
 8009f08:	200018bc 	.word	0x200018bc
 8009f0c:	200013c4 	.word	0x200013c4
 8009f10:	20000100 	.word	0x20000100
 8009f14:	200018b8 	.word	0x200018b8
 8009f18:	200018a4 	.word	0x200018a4
 8009f1c:	2000189c 	.word	0x2000189c

08009f20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009f20:	b480      	push	{r7}
 8009f22:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009f24:	4b04      	ldr	r3, [pc, #16]	@ (8009f38 <vTaskSuspendAll+0x18>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	3301      	adds	r3, #1
 8009f2a:	4a03      	ldr	r2, [pc, #12]	@ (8009f38 <vTaskSuspendAll+0x18>)
 8009f2c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009f2e:	bf00      	nop
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr
 8009f38:	200018c0 	.word	0x200018c0

08009f3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009f42:	2300      	movs	r3, #0
 8009f44:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009f46:	2300      	movs	r3, #0
 8009f48:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009f4a:	4b42      	ldr	r3, [pc, #264]	@ (800a054 <xTaskResumeAll+0x118>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d10b      	bne.n	8009f6a <xTaskResumeAll+0x2e>
	__asm volatile
 8009f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f56:	f383 8811 	msr	BASEPRI, r3
 8009f5a:	f3bf 8f6f 	isb	sy
 8009f5e:	f3bf 8f4f 	dsb	sy
 8009f62:	603b      	str	r3, [r7, #0]
}
 8009f64:	bf00      	nop
 8009f66:	bf00      	nop
 8009f68:	e7fd      	b.n	8009f66 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f6a:	f001 f93d 	bl	800b1e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f6e:	4b39      	ldr	r3, [pc, #228]	@ (800a054 <xTaskResumeAll+0x118>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	3b01      	subs	r3, #1
 8009f74:	4a37      	ldr	r2, [pc, #220]	@ (800a054 <xTaskResumeAll+0x118>)
 8009f76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f78:	4b36      	ldr	r3, [pc, #216]	@ (800a054 <xTaskResumeAll+0x118>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d162      	bne.n	800a046 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f80:	4b35      	ldr	r3, [pc, #212]	@ (800a058 <xTaskResumeAll+0x11c>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d05e      	beq.n	800a046 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f88:	e02f      	b.n	8009fea <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f8a:	4b34      	ldr	r3, [pc, #208]	@ (800a05c <xTaskResumeAll+0x120>)
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	68db      	ldr	r3, [r3, #12]
 8009f90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	3318      	adds	r3, #24
 8009f96:	4618      	mov	r0, r3
 8009f98:	f7fe ffb2 	bl	8008f00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	3304      	adds	r3, #4
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7fe ffad 	bl	8008f00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009faa:	4b2d      	ldr	r3, [pc, #180]	@ (800a060 <xTaskResumeAll+0x124>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	429a      	cmp	r2, r3
 8009fb0:	d903      	bls.n	8009fba <xTaskResumeAll+0x7e>
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb6:	4a2a      	ldr	r2, [pc, #168]	@ (800a060 <xTaskResumeAll+0x124>)
 8009fb8:	6013      	str	r3, [r2, #0]
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fbe:	4613      	mov	r3, r2
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	4413      	add	r3, r2
 8009fc4:	009b      	lsls	r3, r3, #2
 8009fc6:	4a27      	ldr	r2, [pc, #156]	@ (800a064 <xTaskResumeAll+0x128>)
 8009fc8:	441a      	add	r2, r3
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	3304      	adds	r3, #4
 8009fce:	4619      	mov	r1, r3
 8009fd0:	4610      	mov	r0, r2
 8009fd2:	f7fe ff38 	bl	8008e46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fda:	4b23      	ldr	r3, [pc, #140]	@ (800a068 <xTaskResumeAll+0x12c>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d302      	bcc.n	8009fea <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009fe4:	4b21      	ldr	r3, [pc, #132]	@ (800a06c <xTaskResumeAll+0x130>)
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009fea:	4b1c      	ldr	r3, [pc, #112]	@ (800a05c <xTaskResumeAll+0x120>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d1cb      	bne.n	8009f8a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d001      	beq.n	8009ffc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009ff8:	f000 fb66 	bl	800a6c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009ffc:	4b1c      	ldr	r3, [pc, #112]	@ (800a070 <xTaskResumeAll+0x134>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d010      	beq.n	800a02a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a008:	f000 f846 	bl	800a098 <xTaskIncrementTick>
 800a00c:	4603      	mov	r3, r0
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d002      	beq.n	800a018 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a012:	4b16      	ldr	r3, [pc, #88]	@ (800a06c <xTaskResumeAll+0x130>)
 800a014:	2201      	movs	r2, #1
 800a016:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	3b01      	subs	r3, #1
 800a01c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d1f1      	bne.n	800a008 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a024:	4b12      	ldr	r3, [pc, #72]	@ (800a070 <xTaskResumeAll+0x134>)
 800a026:	2200      	movs	r2, #0
 800a028:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a02a:	4b10      	ldr	r3, [pc, #64]	@ (800a06c <xTaskResumeAll+0x130>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d009      	beq.n	800a046 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a032:	2301      	movs	r3, #1
 800a034:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a036:	4b0f      	ldr	r3, [pc, #60]	@ (800a074 <xTaskResumeAll+0x138>)
 800a038:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a03c:	601a      	str	r2, [r3, #0]
 800a03e:	f3bf 8f4f 	dsb	sy
 800a042:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a046:	f001 f901 	bl	800b24c <vPortExitCritical>

	return xAlreadyYielded;
 800a04a:	68bb      	ldr	r3, [r7, #8]
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	3710      	adds	r7, #16
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}
 800a054:	200018c0 	.word	0x200018c0
 800a058:	20001898 	.word	0x20001898
 800a05c:	20001858 	.word	0x20001858
 800a060:	200018a0 	.word	0x200018a0
 800a064:	200013c8 	.word	0x200013c8
 800a068:	200013c4 	.word	0x200013c4
 800a06c:	200018ac 	.word	0x200018ac
 800a070:	200018a8 	.word	0x200018a8
 800a074:	e000ed04 	.word	0xe000ed04

0800a078 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a07e:	4b05      	ldr	r3, [pc, #20]	@ (800a094 <xTaskGetTickCount+0x1c>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a084:	687b      	ldr	r3, [r7, #4]
}
 800a086:	4618      	mov	r0, r3
 800a088:	370c      	adds	r7, #12
 800a08a:	46bd      	mov	sp, r7
 800a08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a090:	4770      	bx	lr
 800a092:	bf00      	nop
 800a094:	2000189c 	.word	0x2000189c

0800a098 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b086      	sub	sp, #24
 800a09c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0a2:	4b4f      	ldr	r3, [pc, #316]	@ (800a1e0 <xTaskIncrementTick+0x148>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	f040 8090 	bne.w	800a1cc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a0ac:	4b4d      	ldr	r3, [pc, #308]	@ (800a1e4 <xTaskIncrementTick+0x14c>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a0b4:	4a4b      	ldr	r2, [pc, #300]	@ (800a1e4 <xTaskIncrementTick+0x14c>)
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d121      	bne.n	800a104 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a0c0:	4b49      	ldr	r3, [pc, #292]	@ (800a1e8 <xTaskIncrementTick+0x150>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d00b      	beq.n	800a0e2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a0ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ce:	f383 8811 	msr	BASEPRI, r3
 800a0d2:	f3bf 8f6f 	isb	sy
 800a0d6:	f3bf 8f4f 	dsb	sy
 800a0da:	603b      	str	r3, [r7, #0]
}
 800a0dc:	bf00      	nop
 800a0de:	bf00      	nop
 800a0e0:	e7fd      	b.n	800a0de <xTaskIncrementTick+0x46>
 800a0e2:	4b41      	ldr	r3, [pc, #260]	@ (800a1e8 <xTaskIncrementTick+0x150>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	60fb      	str	r3, [r7, #12]
 800a0e8:	4b40      	ldr	r3, [pc, #256]	@ (800a1ec <xTaskIncrementTick+0x154>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	4a3e      	ldr	r2, [pc, #248]	@ (800a1e8 <xTaskIncrementTick+0x150>)
 800a0ee:	6013      	str	r3, [r2, #0]
 800a0f0:	4a3e      	ldr	r2, [pc, #248]	@ (800a1ec <xTaskIncrementTick+0x154>)
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	6013      	str	r3, [r2, #0]
 800a0f6:	4b3e      	ldr	r3, [pc, #248]	@ (800a1f0 <xTaskIncrementTick+0x158>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	4a3c      	ldr	r2, [pc, #240]	@ (800a1f0 <xTaskIncrementTick+0x158>)
 800a0fe:	6013      	str	r3, [r2, #0]
 800a100:	f000 fae2 	bl	800a6c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a104:	4b3b      	ldr	r3, [pc, #236]	@ (800a1f4 <xTaskIncrementTick+0x15c>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	693a      	ldr	r2, [r7, #16]
 800a10a:	429a      	cmp	r2, r3
 800a10c:	d349      	bcc.n	800a1a2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a10e:	4b36      	ldr	r3, [pc, #216]	@ (800a1e8 <xTaskIncrementTick+0x150>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d104      	bne.n	800a122 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a118:	4b36      	ldr	r3, [pc, #216]	@ (800a1f4 <xTaskIncrementTick+0x15c>)
 800a11a:	f04f 32ff 	mov.w	r2, #4294967295
 800a11e:	601a      	str	r2, [r3, #0]
					break;
 800a120:	e03f      	b.n	800a1a2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a122:	4b31      	ldr	r3, [pc, #196]	@ (800a1e8 <xTaskIncrementTick+0x150>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	68db      	ldr	r3, [r3, #12]
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a132:	693a      	ldr	r2, [r7, #16]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	429a      	cmp	r2, r3
 800a138:	d203      	bcs.n	800a142 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a13a:	4a2e      	ldr	r2, [pc, #184]	@ (800a1f4 <xTaskIncrementTick+0x15c>)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a140:	e02f      	b.n	800a1a2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	3304      	adds	r3, #4
 800a146:	4618      	mov	r0, r3
 800a148:	f7fe feda 	bl	8008f00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a150:	2b00      	cmp	r3, #0
 800a152:	d004      	beq.n	800a15e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	3318      	adds	r3, #24
 800a158:	4618      	mov	r0, r3
 800a15a:	f7fe fed1 	bl	8008f00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a162:	4b25      	ldr	r3, [pc, #148]	@ (800a1f8 <xTaskIncrementTick+0x160>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	429a      	cmp	r2, r3
 800a168:	d903      	bls.n	800a172 <xTaskIncrementTick+0xda>
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a16e:	4a22      	ldr	r2, [pc, #136]	@ (800a1f8 <xTaskIncrementTick+0x160>)
 800a170:	6013      	str	r3, [r2, #0]
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a176:	4613      	mov	r3, r2
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	4413      	add	r3, r2
 800a17c:	009b      	lsls	r3, r3, #2
 800a17e:	4a1f      	ldr	r2, [pc, #124]	@ (800a1fc <xTaskIncrementTick+0x164>)
 800a180:	441a      	add	r2, r3
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	3304      	adds	r3, #4
 800a186:	4619      	mov	r1, r3
 800a188:	4610      	mov	r0, r2
 800a18a:	f7fe fe5c 	bl	8008e46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a192:	4b1b      	ldr	r3, [pc, #108]	@ (800a200 <xTaskIncrementTick+0x168>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a198:	429a      	cmp	r2, r3
 800a19a:	d3b8      	bcc.n	800a10e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a19c:	2301      	movs	r3, #1
 800a19e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1a0:	e7b5      	b.n	800a10e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a1a2:	4b17      	ldr	r3, [pc, #92]	@ (800a200 <xTaskIncrementTick+0x168>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1a8:	4914      	ldr	r1, [pc, #80]	@ (800a1fc <xTaskIncrementTick+0x164>)
 800a1aa:	4613      	mov	r3, r2
 800a1ac:	009b      	lsls	r3, r3, #2
 800a1ae:	4413      	add	r3, r2
 800a1b0:	009b      	lsls	r3, r3, #2
 800a1b2:	440b      	add	r3, r1
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d901      	bls.n	800a1be <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a1be:	4b11      	ldr	r3, [pc, #68]	@ (800a204 <xTaskIncrementTick+0x16c>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d007      	beq.n	800a1d6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	617b      	str	r3, [r7, #20]
 800a1ca:	e004      	b.n	800a1d6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a1cc:	4b0e      	ldr	r3, [pc, #56]	@ (800a208 <xTaskIncrementTick+0x170>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	4a0d      	ldr	r2, [pc, #52]	@ (800a208 <xTaskIncrementTick+0x170>)
 800a1d4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a1d6:	697b      	ldr	r3, [r7, #20]
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3718      	adds	r7, #24
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}
 800a1e0:	200018c0 	.word	0x200018c0
 800a1e4:	2000189c 	.word	0x2000189c
 800a1e8:	20001850 	.word	0x20001850
 800a1ec:	20001854 	.word	0x20001854
 800a1f0:	200018b0 	.word	0x200018b0
 800a1f4:	200018b8 	.word	0x200018b8
 800a1f8:	200018a0 	.word	0x200018a0
 800a1fc:	200013c8 	.word	0x200013c8
 800a200:	200013c4 	.word	0x200013c4
 800a204:	200018ac 	.word	0x200018ac
 800a208:	200018a8 	.word	0x200018a8

0800a20c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a20c:	b480      	push	{r7}
 800a20e:	b085      	sub	sp, #20
 800a210:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a212:	4b2b      	ldr	r3, [pc, #172]	@ (800a2c0 <vTaskSwitchContext+0xb4>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d003      	beq.n	800a222 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a21a:	4b2a      	ldr	r3, [pc, #168]	@ (800a2c4 <vTaskSwitchContext+0xb8>)
 800a21c:	2201      	movs	r2, #1
 800a21e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a220:	e047      	b.n	800a2b2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a222:	4b28      	ldr	r3, [pc, #160]	@ (800a2c4 <vTaskSwitchContext+0xb8>)
 800a224:	2200      	movs	r2, #0
 800a226:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a228:	4b27      	ldr	r3, [pc, #156]	@ (800a2c8 <vTaskSwitchContext+0xbc>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	60fb      	str	r3, [r7, #12]
 800a22e:	e011      	b.n	800a254 <vTaskSwitchContext+0x48>
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10b      	bne.n	800a24e <vTaskSwitchContext+0x42>
	__asm volatile
 800a236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a23a:	f383 8811 	msr	BASEPRI, r3
 800a23e:	f3bf 8f6f 	isb	sy
 800a242:	f3bf 8f4f 	dsb	sy
 800a246:	607b      	str	r3, [r7, #4]
}
 800a248:	bf00      	nop
 800a24a:	bf00      	nop
 800a24c:	e7fd      	b.n	800a24a <vTaskSwitchContext+0x3e>
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	3b01      	subs	r3, #1
 800a252:	60fb      	str	r3, [r7, #12]
 800a254:	491d      	ldr	r1, [pc, #116]	@ (800a2cc <vTaskSwitchContext+0xc0>)
 800a256:	68fa      	ldr	r2, [r7, #12]
 800a258:	4613      	mov	r3, r2
 800a25a:	009b      	lsls	r3, r3, #2
 800a25c:	4413      	add	r3, r2
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	440b      	add	r3, r1
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d0e3      	beq.n	800a230 <vTaskSwitchContext+0x24>
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	4613      	mov	r3, r2
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	4413      	add	r3, r2
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	4a16      	ldr	r2, [pc, #88]	@ (800a2cc <vTaskSwitchContext+0xc0>)
 800a274:	4413      	add	r3, r2
 800a276:	60bb      	str	r3, [r7, #8]
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	685a      	ldr	r2, [r3, #4]
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	605a      	str	r2, [r3, #4]
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	685a      	ldr	r2, [r3, #4]
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	3308      	adds	r3, #8
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d104      	bne.n	800a298 <vTaskSwitchContext+0x8c>
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	685a      	ldr	r2, [r3, #4]
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	605a      	str	r2, [r3, #4]
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	68db      	ldr	r3, [r3, #12]
 800a29e:	4a0c      	ldr	r2, [pc, #48]	@ (800a2d0 <vTaskSwitchContext+0xc4>)
 800a2a0:	6013      	str	r3, [r2, #0]
 800a2a2:	4a09      	ldr	r2, [pc, #36]	@ (800a2c8 <vTaskSwitchContext+0xbc>)
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a2a8:	4b09      	ldr	r3, [pc, #36]	@ (800a2d0 <vTaskSwitchContext+0xc4>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	3354      	adds	r3, #84	@ 0x54
 800a2ae:	4a09      	ldr	r2, [pc, #36]	@ (800a2d4 <vTaskSwitchContext+0xc8>)
 800a2b0:	6013      	str	r3, [r2, #0]
}
 800a2b2:	bf00      	nop
 800a2b4:	3714      	adds	r7, #20
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
 800a2be:	bf00      	nop
 800a2c0:	200018c0 	.word	0x200018c0
 800a2c4:	200018ac 	.word	0x200018ac
 800a2c8:	200018a0 	.word	0x200018a0
 800a2cc:	200013c8 	.word	0x200013c8
 800a2d0:	200013c4 	.word	0x200013c4
 800a2d4:	20000100 	.word	0x20000100

0800a2d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b084      	sub	sp, #16
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d10b      	bne.n	800a300 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a2e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ec:	f383 8811 	msr	BASEPRI, r3
 800a2f0:	f3bf 8f6f 	isb	sy
 800a2f4:	f3bf 8f4f 	dsb	sy
 800a2f8:	60fb      	str	r3, [r7, #12]
}
 800a2fa:	bf00      	nop
 800a2fc:	bf00      	nop
 800a2fe:	e7fd      	b.n	800a2fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a300:	4b07      	ldr	r3, [pc, #28]	@ (800a320 <vTaskPlaceOnEventList+0x48>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	3318      	adds	r3, #24
 800a306:	4619      	mov	r1, r3
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f7fe fdc0 	bl	8008e8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a30e:	2101      	movs	r1, #1
 800a310:	6838      	ldr	r0, [r7, #0]
 800a312:	f000 fa87 	bl	800a824 <prvAddCurrentTaskToDelayedList>
}
 800a316:	bf00      	nop
 800a318:	3710      	adds	r7, #16
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}
 800a31e:	bf00      	nop
 800a320:	200013c4 	.word	0x200013c4

0800a324 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a324:	b580      	push	{r7, lr}
 800a326:	b086      	sub	sp, #24
 800a328:	af00      	add	r7, sp, #0
 800a32a:	60f8      	str	r0, [r7, #12]
 800a32c:	60b9      	str	r1, [r7, #8]
 800a32e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d10b      	bne.n	800a34e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a33a:	f383 8811 	msr	BASEPRI, r3
 800a33e:	f3bf 8f6f 	isb	sy
 800a342:	f3bf 8f4f 	dsb	sy
 800a346:	617b      	str	r3, [r7, #20]
}
 800a348:	bf00      	nop
 800a34a:	bf00      	nop
 800a34c:	e7fd      	b.n	800a34a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a34e:	4b0a      	ldr	r3, [pc, #40]	@ (800a378 <vTaskPlaceOnEventListRestricted+0x54>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	3318      	adds	r3, #24
 800a354:	4619      	mov	r1, r3
 800a356:	68f8      	ldr	r0, [r7, #12]
 800a358:	f7fe fd75 	bl	8008e46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d002      	beq.n	800a368 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a362:	f04f 33ff 	mov.w	r3, #4294967295
 800a366:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a368:	6879      	ldr	r1, [r7, #4]
 800a36a:	68b8      	ldr	r0, [r7, #8]
 800a36c:	f000 fa5a 	bl	800a824 <prvAddCurrentTaskToDelayedList>
	}
 800a370:	bf00      	nop
 800a372:	3718      	adds	r7, #24
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}
 800a378:	200013c4 	.word	0x200013c4

0800a37c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b086      	sub	sp, #24
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	68db      	ldr	r3, [r3, #12]
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d10b      	bne.n	800a3aa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a396:	f383 8811 	msr	BASEPRI, r3
 800a39a:	f3bf 8f6f 	isb	sy
 800a39e:	f3bf 8f4f 	dsb	sy
 800a3a2:	60fb      	str	r3, [r7, #12]
}
 800a3a4:	bf00      	nop
 800a3a6:	bf00      	nop
 800a3a8:	e7fd      	b.n	800a3a6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	3318      	adds	r3, #24
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f7fe fda6 	bl	8008f00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3b4:	4b1d      	ldr	r3, [pc, #116]	@ (800a42c <xTaskRemoveFromEventList+0xb0>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d11d      	bne.n	800a3f8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	3304      	adds	r3, #4
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f7fe fd9d 	bl	8008f00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3ca:	4b19      	ldr	r3, [pc, #100]	@ (800a430 <xTaskRemoveFromEventList+0xb4>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d903      	bls.n	800a3da <xTaskRemoveFromEventList+0x5e>
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3d6:	4a16      	ldr	r2, [pc, #88]	@ (800a430 <xTaskRemoveFromEventList+0xb4>)
 800a3d8:	6013      	str	r3, [r2, #0]
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3de:	4613      	mov	r3, r2
 800a3e0:	009b      	lsls	r3, r3, #2
 800a3e2:	4413      	add	r3, r2
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	4a13      	ldr	r2, [pc, #76]	@ (800a434 <xTaskRemoveFromEventList+0xb8>)
 800a3e8:	441a      	add	r2, r3
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	3304      	adds	r3, #4
 800a3ee:	4619      	mov	r1, r3
 800a3f0:	4610      	mov	r0, r2
 800a3f2:	f7fe fd28 	bl	8008e46 <vListInsertEnd>
 800a3f6:	e005      	b.n	800a404 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	3318      	adds	r3, #24
 800a3fc:	4619      	mov	r1, r3
 800a3fe:	480e      	ldr	r0, [pc, #56]	@ (800a438 <xTaskRemoveFromEventList+0xbc>)
 800a400:	f7fe fd21 	bl	8008e46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a408:	4b0c      	ldr	r3, [pc, #48]	@ (800a43c <xTaskRemoveFromEventList+0xc0>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a40e:	429a      	cmp	r2, r3
 800a410:	d905      	bls.n	800a41e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a412:	2301      	movs	r3, #1
 800a414:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a416:	4b0a      	ldr	r3, [pc, #40]	@ (800a440 <xTaskRemoveFromEventList+0xc4>)
 800a418:	2201      	movs	r2, #1
 800a41a:	601a      	str	r2, [r3, #0]
 800a41c:	e001      	b.n	800a422 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a41e:	2300      	movs	r3, #0
 800a420:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a422:	697b      	ldr	r3, [r7, #20]
}
 800a424:	4618      	mov	r0, r3
 800a426:	3718      	adds	r7, #24
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}
 800a42c:	200018c0 	.word	0x200018c0
 800a430:	200018a0 	.word	0x200018a0
 800a434:	200013c8 	.word	0x200013c8
 800a438:	20001858 	.word	0x20001858
 800a43c:	200013c4 	.word	0x200013c4
 800a440:	200018ac 	.word	0x200018ac

0800a444 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a444:	b480      	push	{r7}
 800a446:	b083      	sub	sp, #12
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a44c:	4b06      	ldr	r3, [pc, #24]	@ (800a468 <vTaskInternalSetTimeOutState+0x24>)
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a454:	4b05      	ldr	r3, [pc, #20]	@ (800a46c <vTaskInternalSetTimeOutState+0x28>)
 800a456:	681a      	ldr	r2, [r3, #0]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	605a      	str	r2, [r3, #4]
}
 800a45c:	bf00      	nop
 800a45e:	370c      	adds	r7, #12
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr
 800a468:	200018b0 	.word	0x200018b0
 800a46c:	2000189c 	.word	0x2000189c

0800a470 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b088      	sub	sp, #32
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d10b      	bne.n	800a498 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a484:	f383 8811 	msr	BASEPRI, r3
 800a488:	f3bf 8f6f 	isb	sy
 800a48c:	f3bf 8f4f 	dsb	sy
 800a490:	613b      	str	r3, [r7, #16]
}
 800a492:	bf00      	nop
 800a494:	bf00      	nop
 800a496:	e7fd      	b.n	800a494 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d10b      	bne.n	800a4b6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a2:	f383 8811 	msr	BASEPRI, r3
 800a4a6:	f3bf 8f6f 	isb	sy
 800a4aa:	f3bf 8f4f 	dsb	sy
 800a4ae:	60fb      	str	r3, [r7, #12]
}
 800a4b0:	bf00      	nop
 800a4b2:	bf00      	nop
 800a4b4:	e7fd      	b.n	800a4b2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a4b6:	f000 fe97 	bl	800b1e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a4ba:	4b1d      	ldr	r3, [pc, #116]	@ (800a530 <xTaskCheckForTimeOut+0xc0>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	69ba      	ldr	r2, [r7, #24]
 800a4c6:	1ad3      	subs	r3, r2, r3
 800a4c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4d2:	d102      	bne.n	800a4da <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	61fb      	str	r3, [r7, #28]
 800a4d8:	e023      	b.n	800a522 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681a      	ldr	r2, [r3, #0]
 800a4de:	4b15      	ldr	r3, [pc, #84]	@ (800a534 <xTaskCheckForTimeOut+0xc4>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d007      	beq.n	800a4f6 <xTaskCheckForTimeOut+0x86>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	69ba      	ldr	r2, [r7, #24]
 800a4ec:	429a      	cmp	r2, r3
 800a4ee:	d302      	bcc.n	800a4f6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	61fb      	str	r3, [r7, #28]
 800a4f4:	e015      	b.n	800a522 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	697a      	ldr	r2, [r7, #20]
 800a4fc:	429a      	cmp	r2, r3
 800a4fe:	d20b      	bcs.n	800a518 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	681a      	ldr	r2, [r3, #0]
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	1ad2      	subs	r2, r2, r3
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f7ff ff99 	bl	800a444 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a512:	2300      	movs	r3, #0
 800a514:	61fb      	str	r3, [r7, #28]
 800a516:	e004      	b.n	800a522 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	2200      	movs	r2, #0
 800a51c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a51e:	2301      	movs	r3, #1
 800a520:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a522:	f000 fe93 	bl	800b24c <vPortExitCritical>

	return xReturn;
 800a526:	69fb      	ldr	r3, [r7, #28]
}
 800a528:	4618      	mov	r0, r3
 800a52a:	3720      	adds	r7, #32
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}
 800a530:	2000189c 	.word	0x2000189c
 800a534:	200018b0 	.word	0x200018b0

0800a538 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a538:	b480      	push	{r7}
 800a53a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a53c:	4b03      	ldr	r3, [pc, #12]	@ (800a54c <vTaskMissedYield+0x14>)
 800a53e:	2201      	movs	r2, #1
 800a540:	601a      	str	r2, [r3, #0]
}
 800a542:	bf00      	nop
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr
 800a54c:	200018ac 	.word	0x200018ac

0800a550 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b082      	sub	sp, #8
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a558:	f000 f852 	bl	800a600 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a55c:	4b06      	ldr	r3, [pc, #24]	@ (800a578 <prvIdleTask+0x28>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	2b01      	cmp	r3, #1
 800a562:	d9f9      	bls.n	800a558 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a564:	4b05      	ldr	r3, [pc, #20]	@ (800a57c <prvIdleTask+0x2c>)
 800a566:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a56a:	601a      	str	r2, [r3, #0]
 800a56c:	f3bf 8f4f 	dsb	sy
 800a570:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a574:	e7f0      	b.n	800a558 <prvIdleTask+0x8>
 800a576:	bf00      	nop
 800a578:	200013c8 	.word	0x200013c8
 800a57c:	e000ed04 	.word	0xe000ed04

0800a580 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b082      	sub	sp, #8
 800a584:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a586:	2300      	movs	r3, #0
 800a588:	607b      	str	r3, [r7, #4]
 800a58a:	e00c      	b.n	800a5a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	4613      	mov	r3, r2
 800a590:	009b      	lsls	r3, r3, #2
 800a592:	4413      	add	r3, r2
 800a594:	009b      	lsls	r3, r3, #2
 800a596:	4a12      	ldr	r2, [pc, #72]	@ (800a5e0 <prvInitialiseTaskLists+0x60>)
 800a598:	4413      	add	r3, r2
 800a59a:	4618      	mov	r0, r3
 800a59c:	f7fe fc26 	bl	8008dec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	607b      	str	r3, [r7, #4]
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2b37      	cmp	r3, #55	@ 0x37
 800a5aa:	d9ef      	bls.n	800a58c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a5ac:	480d      	ldr	r0, [pc, #52]	@ (800a5e4 <prvInitialiseTaskLists+0x64>)
 800a5ae:	f7fe fc1d 	bl	8008dec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a5b2:	480d      	ldr	r0, [pc, #52]	@ (800a5e8 <prvInitialiseTaskLists+0x68>)
 800a5b4:	f7fe fc1a 	bl	8008dec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a5b8:	480c      	ldr	r0, [pc, #48]	@ (800a5ec <prvInitialiseTaskLists+0x6c>)
 800a5ba:	f7fe fc17 	bl	8008dec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a5be:	480c      	ldr	r0, [pc, #48]	@ (800a5f0 <prvInitialiseTaskLists+0x70>)
 800a5c0:	f7fe fc14 	bl	8008dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a5c4:	480b      	ldr	r0, [pc, #44]	@ (800a5f4 <prvInitialiseTaskLists+0x74>)
 800a5c6:	f7fe fc11 	bl	8008dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a5ca:	4b0b      	ldr	r3, [pc, #44]	@ (800a5f8 <prvInitialiseTaskLists+0x78>)
 800a5cc:	4a05      	ldr	r2, [pc, #20]	@ (800a5e4 <prvInitialiseTaskLists+0x64>)
 800a5ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a5d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a5fc <prvInitialiseTaskLists+0x7c>)
 800a5d2:	4a05      	ldr	r2, [pc, #20]	@ (800a5e8 <prvInitialiseTaskLists+0x68>)
 800a5d4:	601a      	str	r2, [r3, #0]
}
 800a5d6:	bf00      	nop
 800a5d8:	3708      	adds	r7, #8
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
 800a5de:	bf00      	nop
 800a5e0:	200013c8 	.word	0x200013c8
 800a5e4:	20001828 	.word	0x20001828
 800a5e8:	2000183c 	.word	0x2000183c
 800a5ec:	20001858 	.word	0x20001858
 800a5f0:	2000186c 	.word	0x2000186c
 800a5f4:	20001884 	.word	0x20001884
 800a5f8:	20001850 	.word	0x20001850
 800a5fc:	20001854 	.word	0x20001854

0800a600 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a606:	e019      	b.n	800a63c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a608:	f000 fdee 	bl	800b1e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a60c:	4b10      	ldr	r3, [pc, #64]	@ (800a650 <prvCheckTasksWaitingTermination+0x50>)
 800a60e:	68db      	ldr	r3, [r3, #12]
 800a610:	68db      	ldr	r3, [r3, #12]
 800a612:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	3304      	adds	r3, #4
 800a618:	4618      	mov	r0, r3
 800a61a:	f7fe fc71 	bl	8008f00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a61e:	4b0d      	ldr	r3, [pc, #52]	@ (800a654 <prvCheckTasksWaitingTermination+0x54>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	3b01      	subs	r3, #1
 800a624:	4a0b      	ldr	r2, [pc, #44]	@ (800a654 <prvCheckTasksWaitingTermination+0x54>)
 800a626:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a628:	4b0b      	ldr	r3, [pc, #44]	@ (800a658 <prvCheckTasksWaitingTermination+0x58>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	3b01      	subs	r3, #1
 800a62e:	4a0a      	ldr	r2, [pc, #40]	@ (800a658 <prvCheckTasksWaitingTermination+0x58>)
 800a630:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a632:	f000 fe0b 	bl	800b24c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 f810 	bl	800a65c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a63c:	4b06      	ldr	r3, [pc, #24]	@ (800a658 <prvCheckTasksWaitingTermination+0x58>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d1e1      	bne.n	800a608 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a644:	bf00      	nop
 800a646:	bf00      	nop
 800a648:	3708      	adds	r7, #8
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd80      	pop	{r7, pc}
 800a64e:	bf00      	nop
 800a650:	2000186c 	.word	0x2000186c
 800a654:	20001898 	.word	0x20001898
 800a658:	20001880 	.word	0x20001880

0800a65c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b084      	sub	sp, #16
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	3354      	adds	r3, #84	@ 0x54
 800a668:	4618      	mov	r0, r3
 800a66a:	f001 fdc9 	bl	800c200 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a674:	2b00      	cmp	r3, #0
 800a676:	d108      	bne.n	800a68a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a67c:	4618      	mov	r0, r3
 800a67e:	f000 ffa3 	bl	800b5c8 <vPortFree>
				vPortFree( pxTCB );
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f000 ffa0 	bl	800b5c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a688:	e019      	b.n	800a6be <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a690:	2b01      	cmp	r3, #1
 800a692:	d103      	bne.n	800a69c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a694:	6878      	ldr	r0, [r7, #4]
 800a696:	f000 ff97 	bl	800b5c8 <vPortFree>
	}
 800a69a:	e010      	b.n	800a6be <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a6a2:	2b02      	cmp	r3, #2
 800a6a4:	d00b      	beq.n	800a6be <prvDeleteTCB+0x62>
	__asm volatile
 800a6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6aa:	f383 8811 	msr	BASEPRI, r3
 800a6ae:	f3bf 8f6f 	isb	sy
 800a6b2:	f3bf 8f4f 	dsb	sy
 800a6b6:	60fb      	str	r3, [r7, #12]
}
 800a6b8:	bf00      	nop
 800a6ba:	bf00      	nop
 800a6bc:	e7fd      	b.n	800a6ba <prvDeleteTCB+0x5e>
	}
 800a6be:	bf00      	nop
 800a6c0:	3710      	adds	r7, #16
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}
	...

0800a6c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b083      	sub	sp, #12
 800a6cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a6ce:	4b0c      	ldr	r3, [pc, #48]	@ (800a700 <prvResetNextTaskUnblockTime+0x38>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d104      	bne.n	800a6e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a6d8:	4b0a      	ldr	r3, [pc, #40]	@ (800a704 <prvResetNextTaskUnblockTime+0x3c>)
 800a6da:	f04f 32ff 	mov.w	r2, #4294967295
 800a6de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a6e0:	e008      	b.n	800a6f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6e2:	4b07      	ldr	r3, [pc, #28]	@ (800a700 <prvResetNextTaskUnblockTime+0x38>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	68db      	ldr	r3, [r3, #12]
 800a6ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	4a04      	ldr	r2, [pc, #16]	@ (800a704 <prvResetNextTaskUnblockTime+0x3c>)
 800a6f2:	6013      	str	r3, [r2, #0]
}
 800a6f4:	bf00      	nop
 800a6f6:	370c      	adds	r7, #12
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr
 800a700:	20001850 	.word	0x20001850
 800a704:	200018b8 	.word	0x200018b8

0800a708 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a708:	b480      	push	{r7}
 800a70a:	b083      	sub	sp, #12
 800a70c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a70e:	4b0b      	ldr	r3, [pc, #44]	@ (800a73c <xTaskGetSchedulerState+0x34>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d102      	bne.n	800a71c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a716:	2301      	movs	r3, #1
 800a718:	607b      	str	r3, [r7, #4]
 800a71a:	e008      	b.n	800a72e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a71c:	4b08      	ldr	r3, [pc, #32]	@ (800a740 <xTaskGetSchedulerState+0x38>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d102      	bne.n	800a72a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a724:	2302      	movs	r3, #2
 800a726:	607b      	str	r3, [r7, #4]
 800a728:	e001      	b.n	800a72e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a72a:	2300      	movs	r3, #0
 800a72c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a72e:	687b      	ldr	r3, [r7, #4]
	}
 800a730:	4618      	mov	r0, r3
 800a732:	370c      	adds	r7, #12
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr
 800a73c:	200018a4 	.word	0x200018a4
 800a740:	200018c0 	.word	0x200018c0

0800a744 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a744:	b580      	push	{r7, lr}
 800a746:	b086      	sub	sp, #24
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a750:	2300      	movs	r3, #0
 800a752:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d058      	beq.n	800a80c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a75a:	4b2f      	ldr	r3, [pc, #188]	@ (800a818 <xTaskPriorityDisinherit+0xd4>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	693a      	ldr	r2, [r7, #16]
 800a760:	429a      	cmp	r2, r3
 800a762:	d00b      	beq.n	800a77c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a768:	f383 8811 	msr	BASEPRI, r3
 800a76c:	f3bf 8f6f 	isb	sy
 800a770:	f3bf 8f4f 	dsb	sy
 800a774:	60fb      	str	r3, [r7, #12]
}
 800a776:	bf00      	nop
 800a778:	bf00      	nop
 800a77a:	e7fd      	b.n	800a778 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a780:	2b00      	cmp	r3, #0
 800a782:	d10b      	bne.n	800a79c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a788:	f383 8811 	msr	BASEPRI, r3
 800a78c:	f3bf 8f6f 	isb	sy
 800a790:	f3bf 8f4f 	dsb	sy
 800a794:	60bb      	str	r3, [r7, #8]
}
 800a796:	bf00      	nop
 800a798:	bf00      	nop
 800a79a:	e7fd      	b.n	800a798 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7a0:	1e5a      	subs	r2, r3, #1
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7ae:	429a      	cmp	r2, r3
 800a7b0:	d02c      	beq.n	800a80c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d128      	bne.n	800a80c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	3304      	adds	r3, #4
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f7fe fb9e 	bl	8008f00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a7c4:	693b      	ldr	r3, [r7, #16]
 800a7c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7dc:	4b0f      	ldr	r3, [pc, #60]	@ (800a81c <xTaskPriorityDisinherit+0xd8>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d903      	bls.n	800a7ec <xTaskPriorityDisinherit+0xa8>
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7e8:	4a0c      	ldr	r2, [pc, #48]	@ (800a81c <xTaskPriorityDisinherit+0xd8>)
 800a7ea:	6013      	str	r3, [r2, #0]
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7f0:	4613      	mov	r3, r2
 800a7f2:	009b      	lsls	r3, r3, #2
 800a7f4:	4413      	add	r3, r2
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	4a09      	ldr	r2, [pc, #36]	@ (800a820 <xTaskPriorityDisinherit+0xdc>)
 800a7fa:	441a      	add	r2, r3
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	3304      	adds	r3, #4
 800a800:	4619      	mov	r1, r3
 800a802:	4610      	mov	r0, r2
 800a804:	f7fe fb1f 	bl	8008e46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a808:	2301      	movs	r3, #1
 800a80a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a80c:	697b      	ldr	r3, [r7, #20]
	}
 800a80e:	4618      	mov	r0, r3
 800a810:	3718      	adds	r7, #24
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}
 800a816:	bf00      	nop
 800a818:	200013c4 	.word	0x200013c4
 800a81c:	200018a0 	.word	0x200018a0
 800a820:	200013c8 	.word	0x200013c8

0800a824 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b084      	sub	sp, #16
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
 800a82c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a82e:	4b21      	ldr	r3, [pc, #132]	@ (800a8b4 <prvAddCurrentTaskToDelayedList+0x90>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a834:	4b20      	ldr	r3, [pc, #128]	@ (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	3304      	adds	r3, #4
 800a83a:	4618      	mov	r0, r3
 800a83c:	f7fe fb60 	bl	8008f00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a846:	d10a      	bne.n	800a85e <prvAddCurrentTaskToDelayedList+0x3a>
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d007      	beq.n	800a85e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a84e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	3304      	adds	r3, #4
 800a854:	4619      	mov	r1, r3
 800a856:	4819      	ldr	r0, [pc, #100]	@ (800a8bc <prvAddCurrentTaskToDelayedList+0x98>)
 800a858:	f7fe faf5 	bl	8008e46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a85c:	e026      	b.n	800a8ac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a85e:	68fa      	ldr	r2, [r7, #12]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4413      	add	r3, r2
 800a864:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a866:	4b14      	ldr	r3, [pc, #80]	@ (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	68ba      	ldr	r2, [r7, #8]
 800a86c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a86e:	68ba      	ldr	r2, [r7, #8]
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	429a      	cmp	r2, r3
 800a874:	d209      	bcs.n	800a88a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a876:	4b12      	ldr	r3, [pc, #72]	@ (800a8c0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	4b0f      	ldr	r3, [pc, #60]	@ (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	3304      	adds	r3, #4
 800a880:	4619      	mov	r1, r3
 800a882:	4610      	mov	r0, r2
 800a884:	f7fe fb03 	bl	8008e8e <vListInsert>
}
 800a888:	e010      	b.n	800a8ac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a88a:	4b0e      	ldr	r3, [pc, #56]	@ (800a8c4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a88c:	681a      	ldr	r2, [r3, #0]
 800a88e:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	3304      	adds	r3, #4
 800a894:	4619      	mov	r1, r3
 800a896:	4610      	mov	r0, r2
 800a898:	f7fe faf9 	bl	8008e8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a89c:	4b0a      	ldr	r3, [pc, #40]	@ (800a8c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	68ba      	ldr	r2, [r7, #8]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d202      	bcs.n	800a8ac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a8a6:	4a08      	ldr	r2, [pc, #32]	@ (800a8c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	6013      	str	r3, [r2, #0]
}
 800a8ac:	bf00      	nop
 800a8ae:	3710      	adds	r7, #16
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}
 800a8b4:	2000189c 	.word	0x2000189c
 800a8b8:	200013c4 	.word	0x200013c4
 800a8bc:	20001884 	.word	0x20001884
 800a8c0:	20001854 	.word	0x20001854
 800a8c4:	20001850 	.word	0x20001850
 800a8c8:	200018b8 	.word	0x200018b8

0800a8cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b08a      	sub	sp, #40	@ 0x28
 800a8d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a8d6:	f000 fb13 	bl	800af00 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a8da:	4b1d      	ldr	r3, [pc, #116]	@ (800a950 <xTimerCreateTimerTask+0x84>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d021      	beq.n	800a926 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a8ea:	1d3a      	adds	r2, r7, #4
 800a8ec:	f107 0108 	add.w	r1, r7, #8
 800a8f0:	f107 030c 	add.w	r3, r7, #12
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7fe fa5f 	bl	8008db8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a8fa:	6879      	ldr	r1, [r7, #4]
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	68fa      	ldr	r2, [r7, #12]
 800a900:	9202      	str	r2, [sp, #8]
 800a902:	9301      	str	r3, [sp, #4]
 800a904:	2302      	movs	r3, #2
 800a906:	9300      	str	r3, [sp, #0]
 800a908:	2300      	movs	r3, #0
 800a90a:	460a      	mov	r2, r1
 800a90c:	4911      	ldr	r1, [pc, #68]	@ (800a954 <xTimerCreateTimerTask+0x88>)
 800a90e:	4812      	ldr	r0, [pc, #72]	@ (800a958 <xTimerCreateTimerTask+0x8c>)
 800a910:	f7ff f8a2 	bl	8009a58 <xTaskCreateStatic>
 800a914:	4603      	mov	r3, r0
 800a916:	4a11      	ldr	r2, [pc, #68]	@ (800a95c <xTimerCreateTimerTask+0x90>)
 800a918:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a91a:	4b10      	ldr	r3, [pc, #64]	@ (800a95c <xTimerCreateTimerTask+0x90>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d001      	beq.n	800a926 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a922:	2301      	movs	r3, #1
 800a924:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d10b      	bne.n	800a944 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a930:	f383 8811 	msr	BASEPRI, r3
 800a934:	f3bf 8f6f 	isb	sy
 800a938:	f3bf 8f4f 	dsb	sy
 800a93c:	613b      	str	r3, [r7, #16]
}
 800a93e:	bf00      	nop
 800a940:	bf00      	nop
 800a942:	e7fd      	b.n	800a940 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a944:	697b      	ldr	r3, [r7, #20]
}
 800a946:	4618      	mov	r0, r3
 800a948:	3718      	adds	r7, #24
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
 800a94e:	bf00      	nop
 800a950:	200018f4 	.word	0x200018f4
 800a954:	0800c424 	.word	0x0800c424
 800a958:	0800aa99 	.word	0x0800aa99
 800a95c:	200018f8 	.word	0x200018f8

0800a960 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b08a      	sub	sp, #40	@ 0x28
 800a964:	af00      	add	r7, sp, #0
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	60b9      	str	r1, [r7, #8]
 800a96a:	607a      	str	r2, [r7, #4]
 800a96c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a96e:	2300      	movs	r3, #0
 800a970:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d10b      	bne.n	800a990 <xTimerGenericCommand+0x30>
	__asm volatile
 800a978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a97c:	f383 8811 	msr	BASEPRI, r3
 800a980:	f3bf 8f6f 	isb	sy
 800a984:	f3bf 8f4f 	dsb	sy
 800a988:	623b      	str	r3, [r7, #32]
}
 800a98a:	bf00      	nop
 800a98c:	bf00      	nop
 800a98e:	e7fd      	b.n	800a98c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a990:	4b19      	ldr	r3, [pc, #100]	@ (800a9f8 <xTimerGenericCommand+0x98>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d02a      	beq.n	800a9ee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a9a4:	68bb      	ldr	r3, [r7, #8]
 800a9a6:	2b05      	cmp	r3, #5
 800a9a8:	dc18      	bgt.n	800a9dc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a9aa:	f7ff fead 	bl	800a708 <xTaskGetSchedulerState>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	2b02      	cmp	r3, #2
 800a9b2:	d109      	bne.n	800a9c8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a9b4:	4b10      	ldr	r3, [pc, #64]	@ (800a9f8 <xTimerGenericCommand+0x98>)
 800a9b6:	6818      	ldr	r0, [r3, #0]
 800a9b8:	f107 0110 	add.w	r1, r7, #16
 800a9bc:	2300      	movs	r3, #0
 800a9be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9c0:	f7fe fc5a 	bl	8009278 <xQueueGenericSend>
 800a9c4:	6278      	str	r0, [r7, #36]	@ 0x24
 800a9c6:	e012      	b.n	800a9ee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a9c8:	4b0b      	ldr	r3, [pc, #44]	@ (800a9f8 <xTimerGenericCommand+0x98>)
 800a9ca:	6818      	ldr	r0, [r3, #0]
 800a9cc:	f107 0110 	add.w	r1, r7, #16
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	f7fe fc50 	bl	8009278 <xQueueGenericSend>
 800a9d8:	6278      	str	r0, [r7, #36]	@ 0x24
 800a9da:	e008      	b.n	800a9ee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a9dc:	4b06      	ldr	r3, [pc, #24]	@ (800a9f8 <xTimerGenericCommand+0x98>)
 800a9de:	6818      	ldr	r0, [r3, #0]
 800a9e0:	f107 0110 	add.w	r1, r7, #16
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	683a      	ldr	r2, [r7, #0]
 800a9e8:	f7fe fd48 	bl	800947c <xQueueGenericSendFromISR>
 800a9ec:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3728      	adds	r7, #40	@ 0x28
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	200018f4 	.word	0x200018f4

0800a9fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b088      	sub	sp, #32
 800aa00:	af02      	add	r7, sp, #8
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa06:	4b23      	ldr	r3, [pc, #140]	@ (800aa94 <prvProcessExpiredTimer+0x98>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	68db      	ldr	r3, [r3, #12]
 800aa0c:	68db      	ldr	r3, [r3, #12]
 800aa0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	3304      	adds	r3, #4
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7fe fa73 	bl	8008f00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa20:	f003 0304 	and.w	r3, r3, #4
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d023      	beq.n	800aa70 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	699a      	ldr	r2, [r3, #24]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	18d1      	adds	r1, r2, r3
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	683a      	ldr	r2, [r7, #0]
 800aa34:	6978      	ldr	r0, [r7, #20]
 800aa36:	f000 f8d5 	bl	800abe4 <prvInsertTimerInActiveList>
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d020      	beq.n	800aa82 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aa40:	2300      	movs	r3, #0
 800aa42:	9300      	str	r3, [sp, #0]
 800aa44:	2300      	movs	r3, #0
 800aa46:	687a      	ldr	r2, [r7, #4]
 800aa48:	2100      	movs	r1, #0
 800aa4a:	6978      	ldr	r0, [r7, #20]
 800aa4c:	f7ff ff88 	bl	800a960 <xTimerGenericCommand>
 800aa50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d114      	bne.n	800aa82 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800aa58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa5c:	f383 8811 	msr	BASEPRI, r3
 800aa60:	f3bf 8f6f 	isb	sy
 800aa64:	f3bf 8f4f 	dsb	sy
 800aa68:	60fb      	str	r3, [r7, #12]
}
 800aa6a:	bf00      	nop
 800aa6c:	bf00      	nop
 800aa6e:	e7fd      	b.n	800aa6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa76:	f023 0301 	bic.w	r3, r3, #1
 800aa7a:	b2da      	uxtb	r2, r3
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa82:	697b      	ldr	r3, [r7, #20]
 800aa84:	6a1b      	ldr	r3, [r3, #32]
 800aa86:	6978      	ldr	r0, [r7, #20]
 800aa88:	4798      	blx	r3
}
 800aa8a:	bf00      	nop
 800aa8c:	3718      	adds	r7, #24
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}
 800aa92:	bf00      	nop
 800aa94:	200018ec 	.word	0x200018ec

0800aa98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b084      	sub	sp, #16
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aaa0:	f107 0308 	add.w	r3, r7, #8
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f000 f859 	bl	800ab5c <prvGetNextExpireTime>
 800aaaa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	4619      	mov	r1, r3
 800aab0:	68f8      	ldr	r0, [r7, #12]
 800aab2:	f000 f805 	bl	800aac0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aab6:	f000 f8d7 	bl	800ac68 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aaba:	bf00      	nop
 800aabc:	e7f0      	b.n	800aaa0 <prvTimerTask+0x8>
	...

0800aac0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b084      	sub	sp, #16
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
 800aac8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aaca:	f7ff fa29 	bl	8009f20 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aace:	f107 0308 	add.w	r3, r7, #8
 800aad2:	4618      	mov	r0, r3
 800aad4:	f000 f866 	bl	800aba4 <prvSampleTimeNow>
 800aad8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d130      	bne.n	800ab42 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d10a      	bne.n	800aafc <prvProcessTimerOrBlockTask+0x3c>
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d806      	bhi.n	800aafc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aaee:	f7ff fa25 	bl	8009f3c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aaf2:	68f9      	ldr	r1, [r7, #12]
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f7ff ff81 	bl	800a9fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aafa:	e024      	b.n	800ab46 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d008      	beq.n	800ab14 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ab02:	4b13      	ldr	r3, [pc, #76]	@ (800ab50 <prvProcessTimerOrBlockTask+0x90>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d101      	bne.n	800ab10 <prvProcessTimerOrBlockTask+0x50>
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	e000      	b.n	800ab12 <prvProcessTimerOrBlockTask+0x52>
 800ab10:	2300      	movs	r3, #0
 800ab12:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ab14:	4b0f      	ldr	r3, [pc, #60]	@ (800ab54 <prvProcessTimerOrBlockTask+0x94>)
 800ab16:	6818      	ldr	r0, [r3, #0]
 800ab18:	687a      	ldr	r2, [r7, #4]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	1ad3      	subs	r3, r2, r3
 800ab1e:	683a      	ldr	r2, [r7, #0]
 800ab20:	4619      	mov	r1, r3
 800ab22:	f7fe ff65 	bl	80099f0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ab26:	f7ff fa09 	bl	8009f3c <xTaskResumeAll>
 800ab2a:	4603      	mov	r3, r0
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d10a      	bne.n	800ab46 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ab30:	4b09      	ldr	r3, [pc, #36]	@ (800ab58 <prvProcessTimerOrBlockTask+0x98>)
 800ab32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab36:	601a      	str	r2, [r3, #0]
 800ab38:	f3bf 8f4f 	dsb	sy
 800ab3c:	f3bf 8f6f 	isb	sy
}
 800ab40:	e001      	b.n	800ab46 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ab42:	f7ff f9fb 	bl	8009f3c <xTaskResumeAll>
}
 800ab46:	bf00      	nop
 800ab48:	3710      	adds	r7, #16
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}
 800ab4e:	bf00      	nop
 800ab50:	200018f0 	.word	0x200018f0
 800ab54:	200018f4 	.word	0x200018f4
 800ab58:	e000ed04 	.word	0xe000ed04

0800ab5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b085      	sub	sp, #20
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ab64:	4b0e      	ldr	r3, [pc, #56]	@ (800aba0 <prvGetNextExpireTime+0x44>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d101      	bne.n	800ab72 <prvGetNextExpireTime+0x16>
 800ab6e:	2201      	movs	r2, #1
 800ab70:	e000      	b.n	800ab74 <prvGetNextExpireTime+0x18>
 800ab72:	2200      	movs	r2, #0
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d105      	bne.n	800ab8c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab80:	4b07      	ldr	r3, [pc, #28]	@ (800aba0 <prvGetNextExpireTime+0x44>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	68db      	ldr	r3, [r3, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	60fb      	str	r3, [r7, #12]
 800ab8a:	e001      	b.n	800ab90 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ab90:	68fb      	ldr	r3, [r7, #12]
}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3714      	adds	r7, #20
 800ab96:	46bd      	mov	sp, r7
 800ab98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9c:	4770      	bx	lr
 800ab9e:	bf00      	nop
 800aba0:	200018ec 	.word	0x200018ec

0800aba4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b084      	sub	sp, #16
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800abac:	f7ff fa64 	bl	800a078 <xTaskGetTickCount>
 800abb0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800abb2:	4b0b      	ldr	r3, [pc, #44]	@ (800abe0 <prvSampleTimeNow+0x3c>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	68fa      	ldr	r2, [r7, #12]
 800abb8:	429a      	cmp	r2, r3
 800abba:	d205      	bcs.n	800abc8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800abbc:	f000 f93a 	bl	800ae34 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2201      	movs	r2, #1
 800abc4:	601a      	str	r2, [r3, #0]
 800abc6:	e002      	b.n	800abce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2200      	movs	r2, #0
 800abcc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800abce:	4a04      	ldr	r2, [pc, #16]	@ (800abe0 <prvSampleTimeNow+0x3c>)
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800abd4:	68fb      	ldr	r3, [r7, #12]
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3710      	adds	r7, #16
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	200018fc 	.word	0x200018fc

0800abe4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b086      	sub	sp, #24
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	60b9      	str	r1, [r7, #8]
 800abee:	607a      	str	r2, [r7, #4]
 800abf0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800abf2:	2300      	movs	r3, #0
 800abf4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	68ba      	ldr	r2, [r7, #8]
 800abfa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	68fa      	ldr	r2, [r7, #12]
 800ac00:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ac02:	68ba      	ldr	r2, [r7, #8]
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	429a      	cmp	r2, r3
 800ac08:	d812      	bhi.n	800ac30 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac0a:	687a      	ldr	r2, [r7, #4]
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	1ad2      	subs	r2, r2, r3
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	699b      	ldr	r3, [r3, #24]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d302      	bcc.n	800ac1e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ac18:	2301      	movs	r3, #1
 800ac1a:	617b      	str	r3, [r7, #20]
 800ac1c:	e01b      	b.n	800ac56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ac1e:	4b10      	ldr	r3, [pc, #64]	@ (800ac60 <prvInsertTimerInActiveList+0x7c>)
 800ac20:	681a      	ldr	r2, [r3, #0]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	3304      	adds	r3, #4
 800ac26:	4619      	mov	r1, r3
 800ac28:	4610      	mov	r0, r2
 800ac2a:	f7fe f930 	bl	8008e8e <vListInsert>
 800ac2e:	e012      	b.n	800ac56 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ac30:	687a      	ldr	r2, [r7, #4]
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	429a      	cmp	r2, r3
 800ac36:	d206      	bcs.n	800ac46 <prvInsertTimerInActiveList+0x62>
 800ac38:	68ba      	ldr	r2, [r7, #8]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d302      	bcc.n	800ac46 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ac40:	2301      	movs	r3, #1
 800ac42:	617b      	str	r3, [r7, #20]
 800ac44:	e007      	b.n	800ac56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ac46:	4b07      	ldr	r3, [pc, #28]	@ (800ac64 <prvInsertTimerInActiveList+0x80>)
 800ac48:	681a      	ldr	r2, [r3, #0]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	3304      	adds	r3, #4
 800ac4e:	4619      	mov	r1, r3
 800ac50:	4610      	mov	r0, r2
 800ac52:	f7fe f91c 	bl	8008e8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ac56:	697b      	ldr	r3, [r7, #20]
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3718      	adds	r7, #24
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}
 800ac60:	200018f0 	.word	0x200018f0
 800ac64:	200018ec 	.word	0x200018ec

0800ac68 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b08e      	sub	sp, #56	@ 0x38
 800ac6c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac6e:	e0ce      	b.n	800ae0e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	da19      	bge.n	800acaa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ac76:	1d3b      	adds	r3, r7, #4
 800ac78:	3304      	adds	r3, #4
 800ac7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ac7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d10b      	bne.n	800ac9a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ac82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac86:	f383 8811 	msr	BASEPRI, r3
 800ac8a:	f3bf 8f6f 	isb	sy
 800ac8e:	f3bf 8f4f 	dsb	sy
 800ac92:	61fb      	str	r3, [r7, #28]
}
 800ac94:	bf00      	nop
 800ac96:	bf00      	nop
 800ac98:	e7fd      	b.n	800ac96 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ac9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aca0:	6850      	ldr	r0, [r2, #4]
 800aca2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aca4:	6892      	ldr	r2, [r2, #8]
 800aca6:	4611      	mov	r1, r2
 800aca8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2b00      	cmp	r3, #0
 800acae:	f2c0 80ae 	blt.w	800ae0e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800acb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb8:	695b      	ldr	r3, [r3, #20]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d004      	beq.n	800acc8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800acbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acc0:	3304      	adds	r3, #4
 800acc2:	4618      	mov	r0, r3
 800acc4:	f7fe f91c 	bl	8008f00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800acc8:	463b      	mov	r3, r7
 800acca:	4618      	mov	r0, r3
 800accc:	f7ff ff6a 	bl	800aba4 <prvSampleTimeNow>
 800acd0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	2b09      	cmp	r3, #9
 800acd6:	f200 8097 	bhi.w	800ae08 <prvProcessReceivedCommands+0x1a0>
 800acda:	a201      	add	r2, pc, #4	@ (adr r2, 800ace0 <prvProcessReceivedCommands+0x78>)
 800acdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ace0:	0800ad09 	.word	0x0800ad09
 800ace4:	0800ad09 	.word	0x0800ad09
 800ace8:	0800ad09 	.word	0x0800ad09
 800acec:	0800ad7f 	.word	0x0800ad7f
 800acf0:	0800ad93 	.word	0x0800ad93
 800acf4:	0800addf 	.word	0x0800addf
 800acf8:	0800ad09 	.word	0x0800ad09
 800acfc:	0800ad09 	.word	0x0800ad09
 800ad00:	0800ad7f 	.word	0x0800ad7f
 800ad04:	0800ad93 	.word	0x0800ad93
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad0e:	f043 0301 	orr.w	r3, r3, #1
 800ad12:	b2da      	uxtb	r2, r3
 800ad14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ad1a:	68ba      	ldr	r2, [r7, #8]
 800ad1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad1e:	699b      	ldr	r3, [r3, #24]
 800ad20:	18d1      	adds	r1, r2, r3
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad28:	f7ff ff5c 	bl	800abe4 <prvInsertTimerInActiveList>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d06c      	beq.n	800ae0c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad34:	6a1b      	ldr	r3, [r3, #32]
 800ad36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad38:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad40:	f003 0304 	and.w	r3, r3, #4
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d061      	beq.n	800ae0c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ad48:	68ba      	ldr	r2, [r7, #8]
 800ad4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad4c:	699b      	ldr	r3, [r3, #24]
 800ad4e:	441a      	add	r2, r3
 800ad50:	2300      	movs	r3, #0
 800ad52:	9300      	str	r3, [sp, #0]
 800ad54:	2300      	movs	r3, #0
 800ad56:	2100      	movs	r1, #0
 800ad58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad5a:	f7ff fe01 	bl	800a960 <xTimerGenericCommand>
 800ad5e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ad60:	6a3b      	ldr	r3, [r7, #32]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d152      	bne.n	800ae0c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ad66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad6a:	f383 8811 	msr	BASEPRI, r3
 800ad6e:	f3bf 8f6f 	isb	sy
 800ad72:	f3bf 8f4f 	dsb	sy
 800ad76:	61bb      	str	r3, [r7, #24]
}
 800ad78:	bf00      	nop
 800ad7a:	bf00      	nop
 800ad7c:	e7fd      	b.n	800ad7a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad84:	f023 0301 	bic.w	r3, r3, #1
 800ad88:	b2da      	uxtb	r2, r3
 800ad8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad8c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ad90:	e03d      	b.n	800ae0e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad98:	f043 0301 	orr.w	r3, r3, #1
 800ad9c:	b2da      	uxtb	r2, r3
 800ad9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ada4:	68ba      	ldr	r2, [r7, #8]
 800ada6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800adaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adac:	699b      	ldr	r3, [r3, #24]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d10b      	bne.n	800adca <prvProcessReceivedCommands+0x162>
	__asm volatile
 800adb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb6:	f383 8811 	msr	BASEPRI, r3
 800adba:	f3bf 8f6f 	isb	sy
 800adbe:	f3bf 8f4f 	dsb	sy
 800adc2:	617b      	str	r3, [r7, #20]
}
 800adc4:	bf00      	nop
 800adc6:	bf00      	nop
 800adc8:	e7fd      	b.n	800adc6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800adca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adcc:	699a      	ldr	r2, [r3, #24]
 800adce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800add0:	18d1      	adds	r1, r2, r3
 800add2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800add4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800add6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800add8:	f7ff ff04 	bl	800abe4 <prvInsertTimerInActiveList>
					break;
 800addc:	e017      	b.n	800ae0e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800adde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ade0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ade4:	f003 0302 	and.w	r3, r3, #2
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d103      	bne.n	800adf4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800adec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800adee:	f000 fbeb 	bl	800b5c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800adf2:	e00c      	b.n	800ae0e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800adf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adf6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800adfa:	f023 0301 	bic.w	r3, r3, #1
 800adfe:	b2da      	uxtb	r2, r3
 800ae00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ae06:	e002      	b.n	800ae0e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ae08:	bf00      	nop
 800ae0a:	e000      	b.n	800ae0e <prvProcessReceivedCommands+0x1a6>
					break;
 800ae0c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ae0e:	4b08      	ldr	r3, [pc, #32]	@ (800ae30 <prvProcessReceivedCommands+0x1c8>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	1d39      	adds	r1, r7, #4
 800ae14:	2200      	movs	r2, #0
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7fe fbce 	bl	80095b8 <xQueueReceive>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	f47f af26 	bne.w	800ac70 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ae24:	bf00      	nop
 800ae26:	bf00      	nop
 800ae28:	3730      	adds	r7, #48	@ 0x30
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}
 800ae2e:	bf00      	nop
 800ae30:	200018f4 	.word	0x200018f4

0800ae34 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b088      	sub	sp, #32
 800ae38:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae3a:	e049      	b.n	800aed0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae3c:	4b2e      	ldr	r3, [pc, #184]	@ (800aef8 <prvSwitchTimerLists+0xc4>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	68db      	ldr	r3, [r3, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae46:	4b2c      	ldr	r3, [pc, #176]	@ (800aef8 <prvSwitchTimerLists+0xc4>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	68db      	ldr	r3, [r3, #12]
 800ae4c:	68db      	ldr	r3, [r3, #12]
 800ae4e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	3304      	adds	r3, #4
 800ae54:	4618      	mov	r0, r3
 800ae56:	f7fe f853 	bl	8008f00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	6a1b      	ldr	r3, [r3, #32]
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae68:	f003 0304 	and.w	r3, r3, #4
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d02f      	beq.n	800aed0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	699b      	ldr	r3, [r3, #24]
 800ae74:	693a      	ldr	r2, [r7, #16]
 800ae76:	4413      	add	r3, r2
 800ae78:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ae7a:	68ba      	ldr	r2, [r7, #8]
 800ae7c:	693b      	ldr	r3, [r7, #16]
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d90e      	bls.n	800aea0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	68ba      	ldr	r2, [r7, #8]
 800ae86:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	68fa      	ldr	r2, [r7, #12]
 800ae8c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae8e:	4b1a      	ldr	r3, [pc, #104]	@ (800aef8 <prvSwitchTimerLists+0xc4>)
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	3304      	adds	r3, #4
 800ae96:	4619      	mov	r1, r3
 800ae98:	4610      	mov	r0, r2
 800ae9a:	f7fd fff8 	bl	8008e8e <vListInsert>
 800ae9e:	e017      	b.n	800aed0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aea0:	2300      	movs	r3, #0
 800aea2:	9300      	str	r3, [sp, #0]
 800aea4:	2300      	movs	r3, #0
 800aea6:	693a      	ldr	r2, [r7, #16]
 800aea8:	2100      	movs	r1, #0
 800aeaa:	68f8      	ldr	r0, [r7, #12]
 800aeac:	f7ff fd58 	bl	800a960 <xTimerGenericCommand>
 800aeb0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d10b      	bne.n	800aed0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800aeb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aebc:	f383 8811 	msr	BASEPRI, r3
 800aec0:	f3bf 8f6f 	isb	sy
 800aec4:	f3bf 8f4f 	dsb	sy
 800aec8:	603b      	str	r3, [r7, #0]
}
 800aeca:	bf00      	nop
 800aecc:	bf00      	nop
 800aece:	e7fd      	b.n	800aecc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aed0:	4b09      	ldr	r3, [pc, #36]	@ (800aef8 <prvSwitchTimerLists+0xc4>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d1b0      	bne.n	800ae3c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aeda:	4b07      	ldr	r3, [pc, #28]	@ (800aef8 <prvSwitchTimerLists+0xc4>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aee0:	4b06      	ldr	r3, [pc, #24]	@ (800aefc <prvSwitchTimerLists+0xc8>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a04      	ldr	r2, [pc, #16]	@ (800aef8 <prvSwitchTimerLists+0xc4>)
 800aee6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aee8:	4a04      	ldr	r2, [pc, #16]	@ (800aefc <prvSwitchTimerLists+0xc8>)
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	6013      	str	r3, [r2, #0]
}
 800aeee:	bf00      	nop
 800aef0:	3718      	adds	r7, #24
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}
 800aef6:	bf00      	nop
 800aef8:	200018ec 	.word	0x200018ec
 800aefc:	200018f0 	.word	0x200018f0

0800af00 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800af06:	f000 f96f 	bl	800b1e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800af0a:	4b15      	ldr	r3, [pc, #84]	@ (800af60 <prvCheckForValidListAndQueue+0x60>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d120      	bne.n	800af54 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800af12:	4814      	ldr	r0, [pc, #80]	@ (800af64 <prvCheckForValidListAndQueue+0x64>)
 800af14:	f7fd ff6a 	bl	8008dec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800af18:	4813      	ldr	r0, [pc, #76]	@ (800af68 <prvCheckForValidListAndQueue+0x68>)
 800af1a:	f7fd ff67 	bl	8008dec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800af1e:	4b13      	ldr	r3, [pc, #76]	@ (800af6c <prvCheckForValidListAndQueue+0x6c>)
 800af20:	4a10      	ldr	r2, [pc, #64]	@ (800af64 <prvCheckForValidListAndQueue+0x64>)
 800af22:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800af24:	4b12      	ldr	r3, [pc, #72]	@ (800af70 <prvCheckForValidListAndQueue+0x70>)
 800af26:	4a10      	ldr	r2, [pc, #64]	@ (800af68 <prvCheckForValidListAndQueue+0x68>)
 800af28:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800af2a:	2300      	movs	r3, #0
 800af2c:	9300      	str	r3, [sp, #0]
 800af2e:	4b11      	ldr	r3, [pc, #68]	@ (800af74 <prvCheckForValidListAndQueue+0x74>)
 800af30:	4a11      	ldr	r2, [pc, #68]	@ (800af78 <prvCheckForValidListAndQueue+0x78>)
 800af32:	2110      	movs	r1, #16
 800af34:	200a      	movs	r0, #10
 800af36:	f7fe f877 	bl	8009028 <xQueueGenericCreateStatic>
 800af3a:	4603      	mov	r3, r0
 800af3c:	4a08      	ldr	r2, [pc, #32]	@ (800af60 <prvCheckForValidListAndQueue+0x60>)
 800af3e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800af40:	4b07      	ldr	r3, [pc, #28]	@ (800af60 <prvCheckForValidListAndQueue+0x60>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d005      	beq.n	800af54 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800af48:	4b05      	ldr	r3, [pc, #20]	@ (800af60 <prvCheckForValidListAndQueue+0x60>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	490b      	ldr	r1, [pc, #44]	@ (800af7c <prvCheckForValidListAndQueue+0x7c>)
 800af4e:	4618      	mov	r0, r3
 800af50:	f7fe fd24 	bl	800999c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af54:	f000 f97a 	bl	800b24c <vPortExitCritical>
}
 800af58:	bf00      	nop
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	200018f4 	.word	0x200018f4
 800af64:	200018c4 	.word	0x200018c4
 800af68:	200018d8 	.word	0x200018d8
 800af6c:	200018ec 	.word	0x200018ec
 800af70:	200018f0 	.word	0x200018f0
 800af74:	200019a0 	.word	0x200019a0
 800af78:	20001900 	.word	0x20001900
 800af7c:	0800c42c 	.word	0x0800c42c

0800af80 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800af80:	b480      	push	{r7}
 800af82:	b085      	sub	sp, #20
 800af84:	af00      	add	r7, sp, #0
 800af86:	60f8      	str	r0, [r7, #12]
 800af88:	60b9      	str	r1, [r7, #8]
 800af8a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	3b04      	subs	r3, #4
 800af90:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800af98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	3b04      	subs	r3, #4
 800af9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	f023 0201 	bic.w	r2, r3, #1
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	3b04      	subs	r3, #4
 800afae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800afb0:	4a0c      	ldr	r2, [pc, #48]	@ (800afe4 <pxPortInitialiseStack+0x64>)
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	3b14      	subs	r3, #20
 800afba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800afbc:	687a      	ldr	r2, [r7, #4]
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	3b04      	subs	r3, #4
 800afc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	f06f 0202 	mvn.w	r2, #2
 800afce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	3b20      	subs	r3, #32
 800afd4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800afd6:	68fb      	ldr	r3, [r7, #12]
}
 800afd8:	4618      	mov	r0, r3
 800afda:	3714      	adds	r7, #20
 800afdc:	46bd      	mov	sp, r7
 800afde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe2:	4770      	bx	lr
 800afe4:	0800afe9 	.word	0x0800afe9

0800afe8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800afe8:	b480      	push	{r7}
 800afea:	b085      	sub	sp, #20
 800afec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800afee:	2300      	movs	r3, #0
 800aff0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aff2:	4b13      	ldr	r3, [pc, #76]	@ (800b040 <prvTaskExitError+0x58>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800affa:	d00b      	beq.n	800b014 <prvTaskExitError+0x2c>
	__asm volatile
 800affc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b000:	f383 8811 	msr	BASEPRI, r3
 800b004:	f3bf 8f6f 	isb	sy
 800b008:	f3bf 8f4f 	dsb	sy
 800b00c:	60fb      	str	r3, [r7, #12]
}
 800b00e:	bf00      	nop
 800b010:	bf00      	nop
 800b012:	e7fd      	b.n	800b010 <prvTaskExitError+0x28>
	__asm volatile
 800b014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b018:	f383 8811 	msr	BASEPRI, r3
 800b01c:	f3bf 8f6f 	isb	sy
 800b020:	f3bf 8f4f 	dsb	sy
 800b024:	60bb      	str	r3, [r7, #8]
}
 800b026:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b028:	bf00      	nop
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d0fc      	beq.n	800b02a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b030:	bf00      	nop
 800b032:	bf00      	nop
 800b034:	3714      	adds	r7, #20
 800b036:	46bd      	mov	sp, r7
 800b038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03c:	4770      	bx	lr
 800b03e:	bf00      	nop
 800b040:	20000098 	.word	0x20000098
	...

0800b050 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b050:	4b07      	ldr	r3, [pc, #28]	@ (800b070 <pxCurrentTCBConst2>)
 800b052:	6819      	ldr	r1, [r3, #0]
 800b054:	6808      	ldr	r0, [r1, #0]
 800b056:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b05a:	f380 8809 	msr	PSP, r0
 800b05e:	f3bf 8f6f 	isb	sy
 800b062:	f04f 0000 	mov.w	r0, #0
 800b066:	f380 8811 	msr	BASEPRI, r0
 800b06a:	4770      	bx	lr
 800b06c:	f3af 8000 	nop.w

0800b070 <pxCurrentTCBConst2>:
 800b070:	200013c4 	.word	0x200013c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b074:	bf00      	nop
 800b076:	bf00      	nop

0800b078 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b078:	4808      	ldr	r0, [pc, #32]	@ (800b09c <prvPortStartFirstTask+0x24>)
 800b07a:	6800      	ldr	r0, [r0, #0]
 800b07c:	6800      	ldr	r0, [r0, #0]
 800b07e:	f380 8808 	msr	MSP, r0
 800b082:	f04f 0000 	mov.w	r0, #0
 800b086:	f380 8814 	msr	CONTROL, r0
 800b08a:	b662      	cpsie	i
 800b08c:	b661      	cpsie	f
 800b08e:	f3bf 8f4f 	dsb	sy
 800b092:	f3bf 8f6f 	isb	sy
 800b096:	df00      	svc	0
 800b098:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b09a:	bf00      	nop
 800b09c:	e000ed08 	.word	0xe000ed08

0800b0a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b086      	sub	sp, #24
 800b0a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b0a6:	4b47      	ldr	r3, [pc, #284]	@ (800b1c4 <xPortStartScheduler+0x124>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a47      	ldr	r2, [pc, #284]	@ (800b1c8 <xPortStartScheduler+0x128>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d10b      	bne.n	800b0c8 <xPortStartScheduler+0x28>
	__asm volatile
 800b0b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0b4:	f383 8811 	msr	BASEPRI, r3
 800b0b8:	f3bf 8f6f 	isb	sy
 800b0bc:	f3bf 8f4f 	dsb	sy
 800b0c0:	60fb      	str	r3, [r7, #12]
}
 800b0c2:	bf00      	nop
 800b0c4:	bf00      	nop
 800b0c6:	e7fd      	b.n	800b0c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b0c8:	4b3e      	ldr	r3, [pc, #248]	@ (800b1c4 <xPortStartScheduler+0x124>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	4a3f      	ldr	r2, [pc, #252]	@ (800b1cc <xPortStartScheduler+0x12c>)
 800b0ce:	4293      	cmp	r3, r2
 800b0d0:	d10b      	bne.n	800b0ea <xPortStartScheduler+0x4a>
	__asm volatile
 800b0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d6:	f383 8811 	msr	BASEPRI, r3
 800b0da:	f3bf 8f6f 	isb	sy
 800b0de:	f3bf 8f4f 	dsb	sy
 800b0e2:	613b      	str	r3, [r7, #16]
}
 800b0e4:	bf00      	nop
 800b0e6:	bf00      	nop
 800b0e8:	e7fd      	b.n	800b0e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b0ea:	4b39      	ldr	r3, [pc, #228]	@ (800b1d0 <xPortStartScheduler+0x130>)
 800b0ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b0ee:	697b      	ldr	r3, [r7, #20]
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	b2db      	uxtb	r3, r3
 800b0f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b0f6:	697b      	ldr	r3, [r7, #20]
 800b0f8:	22ff      	movs	r2, #255	@ 0xff
 800b0fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	781b      	ldrb	r3, [r3, #0]
 800b100:	b2db      	uxtb	r3, r3
 800b102:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b104:	78fb      	ldrb	r3, [r7, #3]
 800b106:	b2db      	uxtb	r3, r3
 800b108:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b10c:	b2da      	uxtb	r2, r3
 800b10e:	4b31      	ldr	r3, [pc, #196]	@ (800b1d4 <xPortStartScheduler+0x134>)
 800b110:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b112:	4b31      	ldr	r3, [pc, #196]	@ (800b1d8 <xPortStartScheduler+0x138>)
 800b114:	2207      	movs	r2, #7
 800b116:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b118:	e009      	b.n	800b12e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b11a:	4b2f      	ldr	r3, [pc, #188]	@ (800b1d8 <xPortStartScheduler+0x138>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	3b01      	subs	r3, #1
 800b120:	4a2d      	ldr	r2, [pc, #180]	@ (800b1d8 <xPortStartScheduler+0x138>)
 800b122:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b124:	78fb      	ldrb	r3, [r7, #3]
 800b126:	b2db      	uxtb	r3, r3
 800b128:	005b      	lsls	r3, r3, #1
 800b12a:	b2db      	uxtb	r3, r3
 800b12c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b12e:	78fb      	ldrb	r3, [r7, #3]
 800b130:	b2db      	uxtb	r3, r3
 800b132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b136:	2b80      	cmp	r3, #128	@ 0x80
 800b138:	d0ef      	beq.n	800b11a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b13a:	4b27      	ldr	r3, [pc, #156]	@ (800b1d8 <xPortStartScheduler+0x138>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f1c3 0307 	rsb	r3, r3, #7
 800b142:	2b04      	cmp	r3, #4
 800b144:	d00b      	beq.n	800b15e <xPortStartScheduler+0xbe>
	__asm volatile
 800b146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b14a:	f383 8811 	msr	BASEPRI, r3
 800b14e:	f3bf 8f6f 	isb	sy
 800b152:	f3bf 8f4f 	dsb	sy
 800b156:	60bb      	str	r3, [r7, #8]
}
 800b158:	bf00      	nop
 800b15a:	bf00      	nop
 800b15c:	e7fd      	b.n	800b15a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b15e:	4b1e      	ldr	r3, [pc, #120]	@ (800b1d8 <xPortStartScheduler+0x138>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	021b      	lsls	r3, r3, #8
 800b164:	4a1c      	ldr	r2, [pc, #112]	@ (800b1d8 <xPortStartScheduler+0x138>)
 800b166:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b168:	4b1b      	ldr	r3, [pc, #108]	@ (800b1d8 <xPortStartScheduler+0x138>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b170:	4a19      	ldr	r2, [pc, #100]	@ (800b1d8 <xPortStartScheduler+0x138>)
 800b172:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	b2da      	uxtb	r2, r3
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b17c:	4b17      	ldr	r3, [pc, #92]	@ (800b1dc <xPortStartScheduler+0x13c>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	4a16      	ldr	r2, [pc, #88]	@ (800b1dc <xPortStartScheduler+0x13c>)
 800b182:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b186:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b188:	4b14      	ldr	r3, [pc, #80]	@ (800b1dc <xPortStartScheduler+0x13c>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	4a13      	ldr	r2, [pc, #76]	@ (800b1dc <xPortStartScheduler+0x13c>)
 800b18e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b192:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b194:	f000 f8da 	bl	800b34c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b198:	4b11      	ldr	r3, [pc, #68]	@ (800b1e0 <xPortStartScheduler+0x140>)
 800b19a:	2200      	movs	r2, #0
 800b19c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b19e:	f000 f8f9 	bl	800b394 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b1a2:	4b10      	ldr	r3, [pc, #64]	@ (800b1e4 <xPortStartScheduler+0x144>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	4a0f      	ldr	r2, [pc, #60]	@ (800b1e4 <xPortStartScheduler+0x144>)
 800b1a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b1ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b1ae:	f7ff ff63 	bl	800b078 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b1b2:	f7ff f82b 	bl	800a20c <vTaskSwitchContext>
	prvTaskExitError();
 800b1b6:	f7ff ff17 	bl	800afe8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b1ba:	2300      	movs	r3, #0
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3718      	adds	r7, #24
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	e000ed00 	.word	0xe000ed00
 800b1c8:	410fc271 	.word	0x410fc271
 800b1cc:	410fc270 	.word	0x410fc270
 800b1d0:	e000e400 	.word	0xe000e400
 800b1d4:	200019f0 	.word	0x200019f0
 800b1d8:	200019f4 	.word	0x200019f4
 800b1dc:	e000ed20 	.word	0xe000ed20
 800b1e0:	20000098 	.word	0x20000098
 800b1e4:	e000ef34 	.word	0xe000ef34

0800b1e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b083      	sub	sp, #12
 800b1ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1f2:	f383 8811 	msr	BASEPRI, r3
 800b1f6:	f3bf 8f6f 	isb	sy
 800b1fa:	f3bf 8f4f 	dsb	sy
 800b1fe:	607b      	str	r3, [r7, #4]
}
 800b200:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b202:	4b10      	ldr	r3, [pc, #64]	@ (800b244 <vPortEnterCritical+0x5c>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	3301      	adds	r3, #1
 800b208:	4a0e      	ldr	r2, [pc, #56]	@ (800b244 <vPortEnterCritical+0x5c>)
 800b20a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b20c:	4b0d      	ldr	r3, [pc, #52]	@ (800b244 <vPortEnterCritical+0x5c>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	2b01      	cmp	r3, #1
 800b212:	d110      	bne.n	800b236 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b214:	4b0c      	ldr	r3, [pc, #48]	@ (800b248 <vPortEnterCritical+0x60>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	b2db      	uxtb	r3, r3
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d00b      	beq.n	800b236 <vPortEnterCritical+0x4e>
	__asm volatile
 800b21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b222:	f383 8811 	msr	BASEPRI, r3
 800b226:	f3bf 8f6f 	isb	sy
 800b22a:	f3bf 8f4f 	dsb	sy
 800b22e:	603b      	str	r3, [r7, #0]
}
 800b230:	bf00      	nop
 800b232:	bf00      	nop
 800b234:	e7fd      	b.n	800b232 <vPortEnterCritical+0x4a>
	}
}
 800b236:	bf00      	nop
 800b238:	370c      	adds	r7, #12
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr
 800b242:	bf00      	nop
 800b244:	20000098 	.word	0x20000098
 800b248:	e000ed04 	.word	0xe000ed04

0800b24c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b24c:	b480      	push	{r7}
 800b24e:	b083      	sub	sp, #12
 800b250:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b252:	4b12      	ldr	r3, [pc, #72]	@ (800b29c <vPortExitCritical+0x50>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d10b      	bne.n	800b272 <vPortExitCritical+0x26>
	__asm volatile
 800b25a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b25e:	f383 8811 	msr	BASEPRI, r3
 800b262:	f3bf 8f6f 	isb	sy
 800b266:	f3bf 8f4f 	dsb	sy
 800b26a:	607b      	str	r3, [r7, #4]
}
 800b26c:	bf00      	nop
 800b26e:	bf00      	nop
 800b270:	e7fd      	b.n	800b26e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b272:	4b0a      	ldr	r3, [pc, #40]	@ (800b29c <vPortExitCritical+0x50>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	3b01      	subs	r3, #1
 800b278:	4a08      	ldr	r2, [pc, #32]	@ (800b29c <vPortExitCritical+0x50>)
 800b27a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b27c:	4b07      	ldr	r3, [pc, #28]	@ (800b29c <vPortExitCritical+0x50>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d105      	bne.n	800b290 <vPortExitCritical+0x44>
 800b284:	2300      	movs	r3, #0
 800b286:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	f383 8811 	msr	BASEPRI, r3
}
 800b28e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b290:	bf00      	nop
 800b292:	370c      	adds	r7, #12
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr
 800b29c:	20000098 	.word	0x20000098

0800b2a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b2a0:	f3ef 8009 	mrs	r0, PSP
 800b2a4:	f3bf 8f6f 	isb	sy
 800b2a8:	4b15      	ldr	r3, [pc, #84]	@ (800b300 <pxCurrentTCBConst>)
 800b2aa:	681a      	ldr	r2, [r3, #0]
 800b2ac:	f01e 0f10 	tst.w	lr, #16
 800b2b0:	bf08      	it	eq
 800b2b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b2b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ba:	6010      	str	r0, [r2, #0]
 800b2bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b2c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b2c4:	f380 8811 	msr	BASEPRI, r0
 800b2c8:	f3bf 8f4f 	dsb	sy
 800b2cc:	f3bf 8f6f 	isb	sy
 800b2d0:	f7fe ff9c 	bl	800a20c <vTaskSwitchContext>
 800b2d4:	f04f 0000 	mov.w	r0, #0
 800b2d8:	f380 8811 	msr	BASEPRI, r0
 800b2dc:	bc09      	pop	{r0, r3}
 800b2de:	6819      	ldr	r1, [r3, #0]
 800b2e0:	6808      	ldr	r0, [r1, #0]
 800b2e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e6:	f01e 0f10 	tst.w	lr, #16
 800b2ea:	bf08      	it	eq
 800b2ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b2f0:	f380 8809 	msr	PSP, r0
 800b2f4:	f3bf 8f6f 	isb	sy
 800b2f8:	4770      	bx	lr
 800b2fa:	bf00      	nop
 800b2fc:	f3af 8000 	nop.w

0800b300 <pxCurrentTCBConst>:
 800b300:	200013c4 	.word	0x200013c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b304:	bf00      	nop
 800b306:	bf00      	nop

0800b308 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b082      	sub	sp, #8
 800b30c:	af00      	add	r7, sp, #0
	__asm volatile
 800b30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b312:	f383 8811 	msr	BASEPRI, r3
 800b316:	f3bf 8f6f 	isb	sy
 800b31a:	f3bf 8f4f 	dsb	sy
 800b31e:	607b      	str	r3, [r7, #4]
}
 800b320:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b322:	f7fe feb9 	bl	800a098 <xTaskIncrementTick>
 800b326:	4603      	mov	r3, r0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d003      	beq.n	800b334 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b32c:	4b06      	ldr	r3, [pc, #24]	@ (800b348 <xPortSysTickHandler+0x40>)
 800b32e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b332:	601a      	str	r2, [r3, #0]
 800b334:	2300      	movs	r3, #0
 800b336:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	f383 8811 	msr	BASEPRI, r3
}
 800b33e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b340:	bf00      	nop
 800b342:	3708      	adds	r7, #8
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}
 800b348:	e000ed04 	.word	0xe000ed04

0800b34c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b34c:	b480      	push	{r7}
 800b34e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b350:	4b0b      	ldr	r3, [pc, #44]	@ (800b380 <vPortSetupTimerInterrupt+0x34>)
 800b352:	2200      	movs	r2, #0
 800b354:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b356:	4b0b      	ldr	r3, [pc, #44]	@ (800b384 <vPortSetupTimerInterrupt+0x38>)
 800b358:	2200      	movs	r2, #0
 800b35a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b35c:	4b0a      	ldr	r3, [pc, #40]	@ (800b388 <vPortSetupTimerInterrupt+0x3c>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4a0a      	ldr	r2, [pc, #40]	@ (800b38c <vPortSetupTimerInterrupt+0x40>)
 800b362:	fba2 2303 	umull	r2, r3, r2, r3
 800b366:	099b      	lsrs	r3, r3, #6
 800b368:	4a09      	ldr	r2, [pc, #36]	@ (800b390 <vPortSetupTimerInterrupt+0x44>)
 800b36a:	3b01      	subs	r3, #1
 800b36c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b36e:	4b04      	ldr	r3, [pc, #16]	@ (800b380 <vPortSetupTimerInterrupt+0x34>)
 800b370:	2207      	movs	r2, #7
 800b372:	601a      	str	r2, [r3, #0]
}
 800b374:	bf00      	nop
 800b376:	46bd      	mov	sp, r7
 800b378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37c:	4770      	bx	lr
 800b37e:	bf00      	nop
 800b380:	e000e010 	.word	0xe000e010
 800b384:	e000e018 	.word	0xe000e018
 800b388:	20000000 	.word	0x20000000
 800b38c:	10624dd3 	.word	0x10624dd3
 800b390:	e000e014 	.word	0xe000e014

0800b394 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b394:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b3a4 <vPortEnableVFP+0x10>
 800b398:	6801      	ldr	r1, [r0, #0]
 800b39a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b39e:	6001      	str	r1, [r0, #0]
 800b3a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b3a2:	bf00      	nop
 800b3a4:	e000ed88 	.word	0xe000ed88

0800b3a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b085      	sub	sp, #20
 800b3ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b3ae:	f3ef 8305 	mrs	r3, IPSR
 800b3b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2b0f      	cmp	r3, #15
 800b3b8:	d915      	bls.n	800b3e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b3ba:	4a18      	ldr	r2, [pc, #96]	@ (800b41c <vPortValidateInterruptPriority+0x74>)
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	4413      	add	r3, r2
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b3c4:	4b16      	ldr	r3, [pc, #88]	@ (800b420 <vPortValidateInterruptPriority+0x78>)
 800b3c6:	781b      	ldrb	r3, [r3, #0]
 800b3c8:	7afa      	ldrb	r2, [r7, #11]
 800b3ca:	429a      	cmp	r2, r3
 800b3cc:	d20b      	bcs.n	800b3e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3d2:	f383 8811 	msr	BASEPRI, r3
 800b3d6:	f3bf 8f6f 	isb	sy
 800b3da:	f3bf 8f4f 	dsb	sy
 800b3de:	607b      	str	r3, [r7, #4]
}
 800b3e0:	bf00      	nop
 800b3e2:	bf00      	nop
 800b3e4:	e7fd      	b.n	800b3e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b3e6:	4b0f      	ldr	r3, [pc, #60]	@ (800b424 <vPortValidateInterruptPriority+0x7c>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b3ee:	4b0e      	ldr	r3, [pc, #56]	@ (800b428 <vPortValidateInterruptPriority+0x80>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	429a      	cmp	r2, r3
 800b3f4:	d90b      	bls.n	800b40e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3fa:	f383 8811 	msr	BASEPRI, r3
 800b3fe:	f3bf 8f6f 	isb	sy
 800b402:	f3bf 8f4f 	dsb	sy
 800b406:	603b      	str	r3, [r7, #0]
}
 800b408:	bf00      	nop
 800b40a:	bf00      	nop
 800b40c:	e7fd      	b.n	800b40a <vPortValidateInterruptPriority+0x62>
	}
 800b40e:	bf00      	nop
 800b410:	3714      	adds	r7, #20
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr
 800b41a:	bf00      	nop
 800b41c:	e000e3f0 	.word	0xe000e3f0
 800b420:	200019f0 	.word	0x200019f0
 800b424:	e000ed0c 	.word	0xe000ed0c
 800b428:	200019f4 	.word	0x200019f4

0800b42c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b08a      	sub	sp, #40	@ 0x28
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b434:	2300      	movs	r3, #0
 800b436:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b438:	f7fe fd72 	bl	8009f20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b43c:	4b5c      	ldr	r3, [pc, #368]	@ (800b5b0 <pvPortMalloc+0x184>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d101      	bne.n	800b448 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b444:	f000 f924 	bl	800b690 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b448:	4b5a      	ldr	r3, [pc, #360]	@ (800b5b4 <pvPortMalloc+0x188>)
 800b44a:	681a      	ldr	r2, [r3, #0]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	4013      	ands	r3, r2
 800b450:	2b00      	cmp	r3, #0
 800b452:	f040 8095 	bne.w	800b580 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d01e      	beq.n	800b49a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b45c:	2208      	movs	r2, #8
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	4413      	add	r3, r2
 800b462:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f003 0307 	and.w	r3, r3, #7
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d015      	beq.n	800b49a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f023 0307 	bic.w	r3, r3, #7
 800b474:	3308      	adds	r3, #8
 800b476:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f003 0307 	and.w	r3, r3, #7
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d00b      	beq.n	800b49a <pvPortMalloc+0x6e>
	__asm volatile
 800b482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b486:	f383 8811 	msr	BASEPRI, r3
 800b48a:	f3bf 8f6f 	isb	sy
 800b48e:	f3bf 8f4f 	dsb	sy
 800b492:	617b      	str	r3, [r7, #20]
}
 800b494:	bf00      	nop
 800b496:	bf00      	nop
 800b498:	e7fd      	b.n	800b496 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d06f      	beq.n	800b580 <pvPortMalloc+0x154>
 800b4a0:	4b45      	ldr	r3, [pc, #276]	@ (800b5b8 <pvPortMalloc+0x18c>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	687a      	ldr	r2, [r7, #4]
 800b4a6:	429a      	cmp	r2, r3
 800b4a8:	d86a      	bhi.n	800b580 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b4aa:	4b44      	ldr	r3, [pc, #272]	@ (800b5bc <pvPortMalloc+0x190>)
 800b4ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b4ae:	4b43      	ldr	r3, [pc, #268]	@ (800b5bc <pvPortMalloc+0x190>)
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b4b4:	e004      	b.n	800b4c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c2:	685b      	ldr	r3, [r3, #4]
 800b4c4:	687a      	ldr	r2, [r7, #4]
 800b4c6:	429a      	cmp	r2, r3
 800b4c8:	d903      	bls.n	800b4d2 <pvPortMalloc+0xa6>
 800b4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d1f1      	bne.n	800b4b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b4d2:	4b37      	ldr	r3, [pc, #220]	@ (800b5b0 <pvPortMalloc+0x184>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4d8:	429a      	cmp	r2, r3
 800b4da:	d051      	beq.n	800b580 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b4dc:	6a3b      	ldr	r3, [r7, #32]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	2208      	movs	r2, #8
 800b4e2:	4413      	add	r3, r2
 800b4e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e8:	681a      	ldr	r2, [r3, #0]
 800b4ea:	6a3b      	ldr	r3, [r7, #32]
 800b4ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f0:	685a      	ldr	r2, [r3, #4]
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	1ad2      	subs	r2, r2, r3
 800b4f6:	2308      	movs	r3, #8
 800b4f8:	005b      	lsls	r3, r3, #1
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	d920      	bls.n	800b540 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b4fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	4413      	add	r3, r2
 800b504:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b506:	69bb      	ldr	r3, [r7, #24]
 800b508:	f003 0307 	and.w	r3, r3, #7
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d00b      	beq.n	800b528 <pvPortMalloc+0xfc>
	__asm volatile
 800b510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b514:	f383 8811 	msr	BASEPRI, r3
 800b518:	f3bf 8f6f 	isb	sy
 800b51c:	f3bf 8f4f 	dsb	sy
 800b520:	613b      	str	r3, [r7, #16]
}
 800b522:	bf00      	nop
 800b524:	bf00      	nop
 800b526:	e7fd      	b.n	800b524 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b52a:	685a      	ldr	r2, [r3, #4]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	1ad2      	subs	r2, r2, r3
 800b530:	69bb      	ldr	r3, [r7, #24]
 800b532:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b536:	687a      	ldr	r2, [r7, #4]
 800b538:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b53a:	69b8      	ldr	r0, [r7, #24]
 800b53c:	f000 f90a 	bl	800b754 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b540:	4b1d      	ldr	r3, [pc, #116]	@ (800b5b8 <pvPortMalloc+0x18c>)
 800b542:	681a      	ldr	r2, [r3, #0]
 800b544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b546:	685b      	ldr	r3, [r3, #4]
 800b548:	1ad3      	subs	r3, r2, r3
 800b54a:	4a1b      	ldr	r2, [pc, #108]	@ (800b5b8 <pvPortMalloc+0x18c>)
 800b54c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b54e:	4b1a      	ldr	r3, [pc, #104]	@ (800b5b8 <pvPortMalloc+0x18c>)
 800b550:	681a      	ldr	r2, [r3, #0]
 800b552:	4b1b      	ldr	r3, [pc, #108]	@ (800b5c0 <pvPortMalloc+0x194>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	429a      	cmp	r2, r3
 800b558:	d203      	bcs.n	800b562 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b55a:	4b17      	ldr	r3, [pc, #92]	@ (800b5b8 <pvPortMalloc+0x18c>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	4a18      	ldr	r2, [pc, #96]	@ (800b5c0 <pvPortMalloc+0x194>)
 800b560:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b564:	685a      	ldr	r2, [r3, #4]
 800b566:	4b13      	ldr	r3, [pc, #76]	@ (800b5b4 <pvPortMalloc+0x188>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	431a      	orrs	r2, r3
 800b56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b56e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b572:	2200      	movs	r2, #0
 800b574:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b576:	4b13      	ldr	r3, [pc, #76]	@ (800b5c4 <pvPortMalloc+0x198>)
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	3301      	adds	r3, #1
 800b57c:	4a11      	ldr	r2, [pc, #68]	@ (800b5c4 <pvPortMalloc+0x198>)
 800b57e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b580:	f7fe fcdc 	bl	8009f3c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b584:	69fb      	ldr	r3, [r7, #28]
 800b586:	f003 0307 	and.w	r3, r3, #7
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d00b      	beq.n	800b5a6 <pvPortMalloc+0x17a>
	__asm volatile
 800b58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b592:	f383 8811 	msr	BASEPRI, r3
 800b596:	f3bf 8f6f 	isb	sy
 800b59a:	f3bf 8f4f 	dsb	sy
 800b59e:	60fb      	str	r3, [r7, #12]
}
 800b5a0:	bf00      	nop
 800b5a2:	bf00      	nop
 800b5a4:	e7fd      	b.n	800b5a2 <pvPortMalloc+0x176>
	return pvReturn;
 800b5a6:	69fb      	ldr	r3, [r7, #28]
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3728      	adds	r7, #40	@ 0x28
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}
 800b5b0:	20005600 	.word	0x20005600
 800b5b4:	20005614 	.word	0x20005614
 800b5b8:	20005604 	.word	0x20005604
 800b5bc:	200055f8 	.word	0x200055f8
 800b5c0:	20005608 	.word	0x20005608
 800b5c4:	2000560c 	.word	0x2000560c

0800b5c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b086      	sub	sp, #24
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d04f      	beq.n	800b67a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b5da:	2308      	movs	r3, #8
 800b5dc:	425b      	negs	r3, r3
 800b5de:	697a      	ldr	r2, [r7, #20]
 800b5e0:	4413      	add	r3, r2
 800b5e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	685a      	ldr	r2, [r3, #4]
 800b5ec:	4b25      	ldr	r3, [pc, #148]	@ (800b684 <vPortFree+0xbc>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4013      	ands	r3, r2
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d10b      	bne.n	800b60e <vPortFree+0x46>
	__asm volatile
 800b5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5fa:	f383 8811 	msr	BASEPRI, r3
 800b5fe:	f3bf 8f6f 	isb	sy
 800b602:	f3bf 8f4f 	dsb	sy
 800b606:	60fb      	str	r3, [r7, #12]
}
 800b608:	bf00      	nop
 800b60a:	bf00      	nop
 800b60c:	e7fd      	b.n	800b60a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d00b      	beq.n	800b62e <vPortFree+0x66>
	__asm volatile
 800b616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b61a:	f383 8811 	msr	BASEPRI, r3
 800b61e:	f3bf 8f6f 	isb	sy
 800b622:	f3bf 8f4f 	dsb	sy
 800b626:	60bb      	str	r3, [r7, #8]
}
 800b628:	bf00      	nop
 800b62a:	bf00      	nop
 800b62c:	e7fd      	b.n	800b62a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	685a      	ldr	r2, [r3, #4]
 800b632:	4b14      	ldr	r3, [pc, #80]	@ (800b684 <vPortFree+0xbc>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	4013      	ands	r3, r2
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d01e      	beq.n	800b67a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b63c:	693b      	ldr	r3, [r7, #16]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d11a      	bne.n	800b67a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b644:	693b      	ldr	r3, [r7, #16]
 800b646:	685a      	ldr	r2, [r3, #4]
 800b648:	4b0e      	ldr	r3, [pc, #56]	@ (800b684 <vPortFree+0xbc>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	43db      	mvns	r3, r3
 800b64e:	401a      	ands	r2, r3
 800b650:	693b      	ldr	r3, [r7, #16]
 800b652:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b654:	f7fe fc64 	bl	8009f20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	685a      	ldr	r2, [r3, #4]
 800b65c:	4b0a      	ldr	r3, [pc, #40]	@ (800b688 <vPortFree+0xc0>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4413      	add	r3, r2
 800b662:	4a09      	ldr	r2, [pc, #36]	@ (800b688 <vPortFree+0xc0>)
 800b664:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b666:	6938      	ldr	r0, [r7, #16]
 800b668:	f000 f874 	bl	800b754 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b66c:	4b07      	ldr	r3, [pc, #28]	@ (800b68c <vPortFree+0xc4>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	3301      	adds	r3, #1
 800b672:	4a06      	ldr	r2, [pc, #24]	@ (800b68c <vPortFree+0xc4>)
 800b674:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b676:	f7fe fc61 	bl	8009f3c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b67a:	bf00      	nop
 800b67c:	3718      	adds	r7, #24
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
 800b682:	bf00      	nop
 800b684:	20005614 	.word	0x20005614
 800b688:	20005604 	.word	0x20005604
 800b68c:	20005610 	.word	0x20005610

0800b690 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b690:	b480      	push	{r7}
 800b692:	b085      	sub	sp, #20
 800b694:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b696:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b69a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b69c:	4b27      	ldr	r3, [pc, #156]	@ (800b73c <prvHeapInit+0xac>)
 800b69e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	f003 0307 	and.w	r3, r3, #7
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d00c      	beq.n	800b6c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	3307      	adds	r3, #7
 800b6ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	f023 0307 	bic.w	r3, r3, #7
 800b6b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b6b8:	68ba      	ldr	r2, [r7, #8]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	1ad3      	subs	r3, r2, r3
 800b6be:	4a1f      	ldr	r2, [pc, #124]	@ (800b73c <prvHeapInit+0xac>)
 800b6c0:	4413      	add	r3, r2
 800b6c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b6c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b740 <prvHeapInit+0xb0>)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b6ce:	4b1c      	ldr	r3, [pc, #112]	@ (800b740 <prvHeapInit+0xb0>)
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	68ba      	ldr	r2, [r7, #8]
 800b6d8:	4413      	add	r3, r2
 800b6da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b6dc:	2208      	movs	r2, #8
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	1a9b      	subs	r3, r3, r2
 800b6e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	f023 0307 	bic.w	r3, r3, #7
 800b6ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	4a15      	ldr	r2, [pc, #84]	@ (800b744 <prvHeapInit+0xb4>)
 800b6f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b6f2:	4b14      	ldr	r3, [pc, #80]	@ (800b744 <prvHeapInit+0xb4>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b6fa:	4b12      	ldr	r3, [pc, #72]	@ (800b744 <prvHeapInit+0xb4>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	2200      	movs	r2, #0
 800b700:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	68fa      	ldr	r2, [r7, #12]
 800b70a:	1ad2      	subs	r2, r2, r3
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b710:	4b0c      	ldr	r3, [pc, #48]	@ (800b744 <prvHeapInit+0xb4>)
 800b712:	681a      	ldr	r2, [r3, #0]
 800b714:	683b      	ldr	r3, [r7, #0]
 800b716:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	4a0a      	ldr	r2, [pc, #40]	@ (800b748 <prvHeapInit+0xb8>)
 800b71e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	685b      	ldr	r3, [r3, #4]
 800b724:	4a09      	ldr	r2, [pc, #36]	@ (800b74c <prvHeapInit+0xbc>)
 800b726:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b728:	4b09      	ldr	r3, [pc, #36]	@ (800b750 <prvHeapInit+0xc0>)
 800b72a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b72e:	601a      	str	r2, [r3, #0]
}
 800b730:	bf00      	nop
 800b732:	3714      	adds	r7, #20
 800b734:	46bd      	mov	sp, r7
 800b736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73a:	4770      	bx	lr
 800b73c:	200019f8 	.word	0x200019f8
 800b740:	200055f8 	.word	0x200055f8
 800b744:	20005600 	.word	0x20005600
 800b748:	20005608 	.word	0x20005608
 800b74c:	20005604 	.word	0x20005604
 800b750:	20005614 	.word	0x20005614

0800b754 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b754:	b480      	push	{r7}
 800b756:	b085      	sub	sp, #20
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b75c:	4b28      	ldr	r3, [pc, #160]	@ (800b800 <prvInsertBlockIntoFreeList+0xac>)
 800b75e:	60fb      	str	r3, [r7, #12]
 800b760:	e002      	b.n	800b768 <prvInsertBlockIntoFreeList+0x14>
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	60fb      	str	r3, [r7, #12]
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	687a      	ldr	r2, [r7, #4]
 800b76e:	429a      	cmp	r2, r3
 800b770:	d8f7      	bhi.n	800b762 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	685b      	ldr	r3, [r3, #4]
 800b77a:	68ba      	ldr	r2, [r7, #8]
 800b77c:	4413      	add	r3, r2
 800b77e:	687a      	ldr	r2, [r7, #4]
 800b780:	429a      	cmp	r2, r3
 800b782:	d108      	bne.n	800b796 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	685a      	ldr	r2, [r3, #4]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	685b      	ldr	r3, [r3, #4]
 800b78c:	441a      	add	r2, r3
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	68ba      	ldr	r2, [r7, #8]
 800b7a0:	441a      	add	r2, r3
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	429a      	cmp	r2, r3
 800b7a8:	d118      	bne.n	800b7dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	681a      	ldr	r2, [r3, #0]
 800b7ae:	4b15      	ldr	r3, [pc, #84]	@ (800b804 <prvInsertBlockIntoFreeList+0xb0>)
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	429a      	cmp	r2, r3
 800b7b4:	d00d      	beq.n	800b7d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	685a      	ldr	r2, [r3, #4]
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	441a      	add	r2, r3
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	601a      	str	r2, [r3, #0]
 800b7d0:	e008      	b.n	800b7e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b7d2:	4b0c      	ldr	r3, [pc, #48]	@ (800b804 <prvInsertBlockIntoFreeList+0xb0>)
 800b7d4:	681a      	ldr	r2, [r3, #0]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	601a      	str	r2, [r3, #0]
 800b7da:	e003      	b.n	800b7e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681a      	ldr	r2, [r3, #0]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b7e4:	68fa      	ldr	r2, [r7, #12]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	d002      	beq.n	800b7f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	687a      	ldr	r2, [r7, #4]
 800b7f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7f2:	bf00      	nop
 800b7f4:	3714      	adds	r7, #20
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr
 800b7fe:	bf00      	nop
 800b800:	200055f8 	.word	0x200055f8
 800b804:	20005600 	.word	0x20005600

0800b808 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b80c:	2200      	movs	r2, #0
 800b80e:	4912      	ldr	r1, [pc, #72]	@ (800b858 <MX_USB_DEVICE_Init+0x50>)
 800b810:	4812      	ldr	r0, [pc, #72]	@ (800b85c <MX_USB_DEVICE_Init+0x54>)
 800b812:	f7fb fdd5 	bl	80073c0 <USBD_Init>
 800b816:	4603      	mov	r3, r0
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d001      	beq.n	800b820 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b81c:	f7f5 facc 	bl	8000db8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b820:	490f      	ldr	r1, [pc, #60]	@ (800b860 <MX_USB_DEVICE_Init+0x58>)
 800b822:	480e      	ldr	r0, [pc, #56]	@ (800b85c <MX_USB_DEVICE_Init+0x54>)
 800b824:	f7fb fdfc 	bl	8007420 <USBD_RegisterClass>
 800b828:	4603      	mov	r3, r0
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d001      	beq.n	800b832 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b82e:	f7f5 fac3 	bl	8000db8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b832:	490c      	ldr	r1, [pc, #48]	@ (800b864 <MX_USB_DEVICE_Init+0x5c>)
 800b834:	4809      	ldr	r0, [pc, #36]	@ (800b85c <MX_USB_DEVICE_Init+0x54>)
 800b836:	f7fb fd33 	bl	80072a0 <USBD_CDC_RegisterInterface>
 800b83a:	4603      	mov	r3, r0
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d001      	beq.n	800b844 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b840:	f7f5 faba 	bl	8000db8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b844:	4805      	ldr	r0, [pc, #20]	@ (800b85c <MX_USB_DEVICE_Init+0x54>)
 800b846:	f7fb fe21 	bl	800748c <USBD_Start>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d001      	beq.n	800b854 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b850:	f7f5 fab2 	bl	8000db8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b854:	bf00      	nop
 800b856:	bd80      	pop	{r7, pc}
 800b858:	200000b0 	.word	0x200000b0
 800b85c:	20005618 	.word	0x20005618
 800b860:	20000018 	.word	0x20000018
 800b864:	2000009c 	.word	0x2000009c

0800b868 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b86c:	2200      	movs	r2, #0
 800b86e:	4905      	ldr	r1, [pc, #20]	@ (800b884 <CDC_Init_FS+0x1c>)
 800b870:	4805      	ldr	r0, [pc, #20]	@ (800b888 <CDC_Init_FS+0x20>)
 800b872:	f7fb fd2f 	bl	80072d4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b876:	4905      	ldr	r1, [pc, #20]	@ (800b88c <CDC_Init_FS+0x24>)
 800b878:	4803      	ldr	r0, [pc, #12]	@ (800b888 <CDC_Init_FS+0x20>)
 800b87a:	f7fb fd4d 	bl	8007318 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b87e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b880:	4618      	mov	r0, r3
 800b882:	bd80      	pop	{r7, pc}
 800b884:	200060f4 	.word	0x200060f4
 800b888:	20005618 	.word	0x20005618
 800b88c:	200058f4 	.word	0x200058f4

0800b890 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b890:	b480      	push	{r7}
 800b892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b894:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b896:	4618      	mov	r0, r3
 800b898:	46bd      	mov	sp, r7
 800b89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89e:	4770      	bx	lr

0800b8a0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b083      	sub	sp, #12
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	6039      	str	r1, [r7, #0]
 800b8aa:	71fb      	strb	r3, [r7, #7]
 800b8ac:	4613      	mov	r3, r2
 800b8ae:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b8b0:	79fb      	ldrb	r3, [r7, #7]
 800b8b2:	2b23      	cmp	r3, #35	@ 0x23
 800b8b4:	d84a      	bhi.n	800b94c <CDC_Control_FS+0xac>
 800b8b6:	a201      	add	r2, pc, #4	@ (adr r2, 800b8bc <CDC_Control_FS+0x1c>)
 800b8b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8bc:	0800b94d 	.word	0x0800b94d
 800b8c0:	0800b94d 	.word	0x0800b94d
 800b8c4:	0800b94d 	.word	0x0800b94d
 800b8c8:	0800b94d 	.word	0x0800b94d
 800b8cc:	0800b94d 	.word	0x0800b94d
 800b8d0:	0800b94d 	.word	0x0800b94d
 800b8d4:	0800b94d 	.word	0x0800b94d
 800b8d8:	0800b94d 	.word	0x0800b94d
 800b8dc:	0800b94d 	.word	0x0800b94d
 800b8e0:	0800b94d 	.word	0x0800b94d
 800b8e4:	0800b94d 	.word	0x0800b94d
 800b8e8:	0800b94d 	.word	0x0800b94d
 800b8ec:	0800b94d 	.word	0x0800b94d
 800b8f0:	0800b94d 	.word	0x0800b94d
 800b8f4:	0800b94d 	.word	0x0800b94d
 800b8f8:	0800b94d 	.word	0x0800b94d
 800b8fc:	0800b94d 	.word	0x0800b94d
 800b900:	0800b94d 	.word	0x0800b94d
 800b904:	0800b94d 	.word	0x0800b94d
 800b908:	0800b94d 	.word	0x0800b94d
 800b90c:	0800b94d 	.word	0x0800b94d
 800b910:	0800b94d 	.word	0x0800b94d
 800b914:	0800b94d 	.word	0x0800b94d
 800b918:	0800b94d 	.word	0x0800b94d
 800b91c:	0800b94d 	.word	0x0800b94d
 800b920:	0800b94d 	.word	0x0800b94d
 800b924:	0800b94d 	.word	0x0800b94d
 800b928:	0800b94d 	.word	0x0800b94d
 800b92c:	0800b94d 	.word	0x0800b94d
 800b930:	0800b94d 	.word	0x0800b94d
 800b934:	0800b94d 	.word	0x0800b94d
 800b938:	0800b94d 	.word	0x0800b94d
 800b93c:	0800b94d 	.word	0x0800b94d
 800b940:	0800b94d 	.word	0x0800b94d
 800b944:	0800b94d 	.word	0x0800b94d
 800b948:	0800b94d 	.word	0x0800b94d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b94c:	bf00      	nop
  }

  return (USBD_OK);
 800b94e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b950:	4618      	mov	r0, r3
 800b952:	370c      	adds	r7, #12
 800b954:	46bd      	mov	sp, r7
 800b956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95a:	4770      	bx	lr

0800b95c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b966:	6879      	ldr	r1, [r7, #4]
 800b968:	4805      	ldr	r0, [pc, #20]	@ (800b980 <CDC_Receive_FS+0x24>)
 800b96a:	f7fb fcd5 	bl	8007318 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b96e:	4804      	ldr	r0, [pc, #16]	@ (800b980 <CDC_Receive_FS+0x24>)
 800b970:	f7fb fcf0 	bl	8007354 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b974:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b976:	4618      	mov	r0, r3
 800b978:	3708      	adds	r7, #8
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
 800b97e:	bf00      	nop
 800b980:	20005618 	.word	0x20005618

0800b984 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b984:	b480      	push	{r7}
 800b986:	b087      	sub	sp, #28
 800b988:	af00      	add	r7, sp, #0
 800b98a:	60f8      	str	r0, [r7, #12]
 800b98c:	60b9      	str	r1, [r7, #8]
 800b98e:	4613      	mov	r3, r2
 800b990:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b992:	2300      	movs	r3, #0
 800b994:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b996:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b99a:	4618      	mov	r0, r3
 800b99c:	371c      	adds	r7, #28
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a4:	4770      	bx	lr
	...

0800b9a8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9a8:	b480      	push	{r7}
 800b9aa:	b083      	sub	sp, #12
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	6039      	str	r1, [r7, #0]
 800b9b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	2212      	movs	r2, #18
 800b9b8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b9ba:	4b03      	ldr	r3, [pc, #12]	@ (800b9c8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	370c      	adds	r7, #12
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr
 800b9c8:	200000cc 	.word	0x200000cc

0800b9cc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9cc:	b480      	push	{r7}
 800b9ce:	b083      	sub	sp, #12
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	6039      	str	r1, [r7, #0]
 800b9d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	2204      	movs	r2, #4
 800b9dc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b9de:	4b03      	ldr	r3, [pc, #12]	@ (800b9ec <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	370c      	adds	r7, #12
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr
 800b9ec:	200000e0 	.word	0x200000e0

0800b9f0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b082      	sub	sp, #8
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	6039      	str	r1, [r7, #0]
 800b9fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b9fc:	79fb      	ldrb	r3, [r7, #7]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d105      	bne.n	800ba0e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba02:	683a      	ldr	r2, [r7, #0]
 800ba04:	4907      	ldr	r1, [pc, #28]	@ (800ba24 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba06:	4808      	ldr	r0, [pc, #32]	@ (800ba28 <USBD_FS_ProductStrDescriptor+0x38>)
 800ba08:	f7fc ff06 	bl	8008818 <USBD_GetString>
 800ba0c:	e004      	b.n	800ba18 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba0e:	683a      	ldr	r2, [r7, #0]
 800ba10:	4904      	ldr	r1, [pc, #16]	@ (800ba24 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba12:	4805      	ldr	r0, [pc, #20]	@ (800ba28 <USBD_FS_ProductStrDescriptor+0x38>)
 800ba14:	f7fc ff00 	bl	8008818 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba18:	4b02      	ldr	r3, [pc, #8]	@ (800ba24 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3708      	adds	r7, #8
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
 800ba22:	bf00      	nop
 800ba24:	200068f4 	.word	0x200068f4
 800ba28:	0800c434 	.word	0x0800c434

0800ba2c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b082      	sub	sp, #8
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	4603      	mov	r3, r0
 800ba34:	6039      	str	r1, [r7, #0]
 800ba36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ba38:	683a      	ldr	r2, [r7, #0]
 800ba3a:	4904      	ldr	r1, [pc, #16]	@ (800ba4c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ba3c:	4804      	ldr	r0, [pc, #16]	@ (800ba50 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ba3e:	f7fc feeb 	bl	8008818 <USBD_GetString>
  return USBD_StrDesc;
 800ba42:	4b02      	ldr	r3, [pc, #8]	@ (800ba4c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3708      	adds	r7, #8
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}
 800ba4c:	200068f4 	.word	0x200068f4
 800ba50:	0800c44c 	.word	0x0800c44c

0800ba54 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b082      	sub	sp, #8
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	6039      	str	r1, [r7, #0]
 800ba5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	221a      	movs	r2, #26
 800ba64:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ba66:	f000 f843 	bl	800baf0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ba6a:	4b02      	ldr	r3, [pc, #8]	@ (800ba74 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3708      	adds	r7, #8
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}
 800ba74:	200000e4 	.word	0x200000e4

0800ba78 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b082      	sub	sp, #8
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	4603      	mov	r3, r0
 800ba80:	6039      	str	r1, [r7, #0]
 800ba82:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ba84:	79fb      	ldrb	r3, [r7, #7]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d105      	bne.n	800ba96 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba8a:	683a      	ldr	r2, [r7, #0]
 800ba8c:	4907      	ldr	r1, [pc, #28]	@ (800baac <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba8e:	4808      	ldr	r0, [pc, #32]	@ (800bab0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba90:	f7fc fec2 	bl	8008818 <USBD_GetString>
 800ba94:	e004      	b.n	800baa0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba96:	683a      	ldr	r2, [r7, #0]
 800ba98:	4904      	ldr	r1, [pc, #16]	@ (800baac <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba9a:	4805      	ldr	r0, [pc, #20]	@ (800bab0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba9c:	f7fc febc 	bl	8008818 <USBD_GetString>
  }
  return USBD_StrDesc;
 800baa0:	4b02      	ldr	r3, [pc, #8]	@ (800baac <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3708      	adds	r7, #8
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
 800baaa:	bf00      	nop
 800baac:	200068f4 	.word	0x200068f4
 800bab0:	0800c460 	.word	0x0800c460

0800bab4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b082      	sub	sp, #8
 800bab8:	af00      	add	r7, sp, #0
 800baba:	4603      	mov	r3, r0
 800babc:	6039      	str	r1, [r7, #0]
 800babe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bac0:	79fb      	ldrb	r3, [r7, #7]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d105      	bne.n	800bad2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bac6:	683a      	ldr	r2, [r7, #0]
 800bac8:	4907      	ldr	r1, [pc, #28]	@ (800bae8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800baca:	4808      	ldr	r0, [pc, #32]	@ (800baec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bacc:	f7fc fea4 	bl	8008818 <USBD_GetString>
 800bad0:	e004      	b.n	800badc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bad2:	683a      	ldr	r2, [r7, #0]
 800bad4:	4904      	ldr	r1, [pc, #16]	@ (800bae8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bad6:	4805      	ldr	r0, [pc, #20]	@ (800baec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bad8:	f7fc fe9e 	bl	8008818 <USBD_GetString>
  }
  return USBD_StrDesc;
 800badc:	4b02      	ldr	r3, [pc, #8]	@ (800bae8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bade:	4618      	mov	r0, r3
 800bae0:	3708      	adds	r7, #8
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd80      	pop	{r7, pc}
 800bae6:	bf00      	nop
 800bae8:	200068f4 	.word	0x200068f4
 800baec:	0800c46c 	.word	0x0800c46c

0800baf0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b084      	sub	sp, #16
 800baf4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800baf6:	4b0f      	ldr	r3, [pc, #60]	@ (800bb34 <Get_SerialNum+0x44>)
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bafc:	4b0e      	ldr	r3, [pc, #56]	@ (800bb38 <Get_SerialNum+0x48>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bb02:	4b0e      	ldr	r3, [pc, #56]	@ (800bb3c <Get_SerialNum+0x4c>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bb08:	68fa      	ldr	r2, [r7, #12]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	4413      	add	r3, r2
 800bb0e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d009      	beq.n	800bb2a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bb16:	2208      	movs	r2, #8
 800bb18:	4909      	ldr	r1, [pc, #36]	@ (800bb40 <Get_SerialNum+0x50>)
 800bb1a:	68f8      	ldr	r0, [r7, #12]
 800bb1c:	f000 f814 	bl	800bb48 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bb20:	2204      	movs	r2, #4
 800bb22:	4908      	ldr	r1, [pc, #32]	@ (800bb44 <Get_SerialNum+0x54>)
 800bb24:	68b8      	ldr	r0, [r7, #8]
 800bb26:	f000 f80f 	bl	800bb48 <IntToUnicode>
  }
}
 800bb2a:	bf00      	nop
 800bb2c:	3710      	adds	r7, #16
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	bd80      	pop	{r7, pc}
 800bb32:	bf00      	nop
 800bb34:	1fff7a10 	.word	0x1fff7a10
 800bb38:	1fff7a14 	.word	0x1fff7a14
 800bb3c:	1fff7a18 	.word	0x1fff7a18
 800bb40:	200000e6 	.word	0x200000e6
 800bb44:	200000f6 	.word	0x200000f6

0800bb48 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b087      	sub	sp, #28
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	60f8      	str	r0, [r7, #12]
 800bb50:	60b9      	str	r1, [r7, #8]
 800bb52:	4613      	mov	r3, r2
 800bb54:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bb56:	2300      	movs	r3, #0
 800bb58:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	75fb      	strb	r3, [r7, #23]
 800bb5e:	e027      	b.n	800bbb0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	0f1b      	lsrs	r3, r3, #28
 800bb64:	2b09      	cmp	r3, #9
 800bb66:	d80b      	bhi.n	800bb80 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	0f1b      	lsrs	r3, r3, #28
 800bb6c:	b2da      	uxtb	r2, r3
 800bb6e:	7dfb      	ldrb	r3, [r7, #23]
 800bb70:	005b      	lsls	r3, r3, #1
 800bb72:	4619      	mov	r1, r3
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	440b      	add	r3, r1
 800bb78:	3230      	adds	r2, #48	@ 0x30
 800bb7a:	b2d2      	uxtb	r2, r2
 800bb7c:	701a      	strb	r2, [r3, #0]
 800bb7e:	e00a      	b.n	800bb96 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	0f1b      	lsrs	r3, r3, #28
 800bb84:	b2da      	uxtb	r2, r3
 800bb86:	7dfb      	ldrb	r3, [r7, #23]
 800bb88:	005b      	lsls	r3, r3, #1
 800bb8a:	4619      	mov	r1, r3
 800bb8c:	68bb      	ldr	r3, [r7, #8]
 800bb8e:	440b      	add	r3, r1
 800bb90:	3237      	adds	r2, #55	@ 0x37
 800bb92:	b2d2      	uxtb	r2, r2
 800bb94:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	011b      	lsls	r3, r3, #4
 800bb9a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bb9c:	7dfb      	ldrb	r3, [r7, #23]
 800bb9e:	005b      	lsls	r3, r3, #1
 800bba0:	3301      	adds	r3, #1
 800bba2:	68ba      	ldr	r2, [r7, #8]
 800bba4:	4413      	add	r3, r2
 800bba6:	2200      	movs	r2, #0
 800bba8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bbaa:	7dfb      	ldrb	r3, [r7, #23]
 800bbac:	3301      	adds	r3, #1
 800bbae:	75fb      	strb	r3, [r7, #23]
 800bbb0:	7dfa      	ldrb	r2, [r7, #23]
 800bbb2:	79fb      	ldrb	r3, [r7, #7]
 800bbb4:	429a      	cmp	r2, r3
 800bbb6:	d3d3      	bcc.n	800bb60 <IntToUnicode+0x18>
  }
}
 800bbb8:	bf00      	nop
 800bbba:	bf00      	nop
 800bbbc:	371c      	adds	r7, #28
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc4:	4770      	bx	lr
	...

0800bbc8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b08a      	sub	sp, #40	@ 0x28
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bbd0:	f107 0314 	add.w	r3, r7, #20
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	601a      	str	r2, [r3, #0]
 800bbd8:	605a      	str	r2, [r3, #4]
 800bbda:	609a      	str	r2, [r3, #8]
 800bbdc:	60da      	str	r2, [r3, #12]
 800bbde:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bbe8:	d13a      	bne.n	800bc60 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bbea:	2300      	movs	r3, #0
 800bbec:	613b      	str	r3, [r7, #16]
 800bbee:	4b1e      	ldr	r3, [pc, #120]	@ (800bc68 <HAL_PCD_MspInit+0xa0>)
 800bbf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbf2:	4a1d      	ldr	r2, [pc, #116]	@ (800bc68 <HAL_PCD_MspInit+0xa0>)
 800bbf4:	f043 0301 	orr.w	r3, r3, #1
 800bbf8:	6313      	str	r3, [r2, #48]	@ 0x30
 800bbfa:	4b1b      	ldr	r3, [pc, #108]	@ (800bc68 <HAL_PCD_MspInit+0xa0>)
 800bbfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbfe:	f003 0301 	and.w	r3, r3, #1
 800bc02:	613b      	str	r3, [r7, #16]
 800bc04:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bc06:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800bc0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc0c:	2302      	movs	r3, #2
 800bc0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc10:	2300      	movs	r3, #0
 800bc12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bc14:	2303      	movs	r3, #3
 800bc16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bc18:	230a      	movs	r3, #10
 800bc1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc1c:	f107 0314 	add.w	r3, r7, #20
 800bc20:	4619      	mov	r1, r3
 800bc22:	4812      	ldr	r0, [pc, #72]	@ (800bc6c <HAL_PCD_MspInit+0xa4>)
 800bc24:	f7f6 fa84 	bl	8002130 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bc28:	4b0f      	ldr	r3, [pc, #60]	@ (800bc68 <HAL_PCD_MspInit+0xa0>)
 800bc2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc2c:	4a0e      	ldr	r2, [pc, #56]	@ (800bc68 <HAL_PCD_MspInit+0xa0>)
 800bc2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc32:	6353      	str	r3, [r2, #52]	@ 0x34
 800bc34:	2300      	movs	r3, #0
 800bc36:	60fb      	str	r3, [r7, #12]
 800bc38:	4b0b      	ldr	r3, [pc, #44]	@ (800bc68 <HAL_PCD_MspInit+0xa0>)
 800bc3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc3c:	4a0a      	ldr	r2, [pc, #40]	@ (800bc68 <HAL_PCD_MspInit+0xa0>)
 800bc3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bc42:	6453      	str	r3, [r2, #68]	@ 0x44
 800bc44:	4b08      	ldr	r3, [pc, #32]	@ (800bc68 <HAL_PCD_MspInit+0xa0>)
 800bc46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bc4c:	60fb      	str	r3, [r7, #12]
 800bc4e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800bc50:	2200      	movs	r2, #0
 800bc52:	2105      	movs	r1, #5
 800bc54:	2043      	movs	r0, #67	@ 0x43
 800bc56:	f7f5 ff3b 	bl	8001ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bc5a:	2043      	movs	r0, #67	@ 0x43
 800bc5c:	f7f5 ff54 	bl	8001b08 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bc60:	bf00      	nop
 800bc62:	3728      	adds	r7, #40	@ 0x28
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}
 800bc68:	40023800 	.word	0x40023800
 800bc6c:	40020000 	.word	0x40020000

0800bc70 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b082      	sub	sp, #8
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bc84:	4619      	mov	r1, r3
 800bc86:	4610      	mov	r0, r2
 800bc88:	f7fb fc4d 	bl	8007526 <USBD_LL_SetupStage>
}
 800bc8c:	bf00      	nop
 800bc8e:	3708      	adds	r7, #8
 800bc90:	46bd      	mov	sp, r7
 800bc92:	bd80      	pop	{r7, pc}

0800bc94 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b082      	sub	sp, #8
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
 800bc9c:	460b      	mov	r3, r1
 800bc9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bca6:	78fa      	ldrb	r2, [r7, #3]
 800bca8:	6879      	ldr	r1, [r7, #4]
 800bcaa:	4613      	mov	r3, r2
 800bcac:	00db      	lsls	r3, r3, #3
 800bcae:	4413      	add	r3, r2
 800bcb0:	009b      	lsls	r3, r3, #2
 800bcb2:	440b      	add	r3, r1
 800bcb4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	78fb      	ldrb	r3, [r7, #3]
 800bcbc:	4619      	mov	r1, r3
 800bcbe:	f7fb fc87 	bl	80075d0 <USBD_LL_DataOutStage>
}
 800bcc2:	bf00      	nop
 800bcc4:	3708      	adds	r7, #8
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}

0800bcca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcca:	b580      	push	{r7, lr}
 800bccc:	b082      	sub	sp, #8
 800bcce:	af00      	add	r7, sp, #0
 800bcd0:	6078      	str	r0, [r7, #4]
 800bcd2:	460b      	mov	r3, r1
 800bcd4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bcdc:	78fa      	ldrb	r2, [r7, #3]
 800bcde:	6879      	ldr	r1, [r7, #4]
 800bce0:	4613      	mov	r3, r2
 800bce2:	00db      	lsls	r3, r3, #3
 800bce4:	4413      	add	r3, r2
 800bce6:	009b      	lsls	r3, r3, #2
 800bce8:	440b      	add	r3, r1
 800bcea:	3320      	adds	r3, #32
 800bcec:	681a      	ldr	r2, [r3, #0]
 800bcee:	78fb      	ldrb	r3, [r7, #3]
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	f7fb fd29 	bl	8007748 <USBD_LL_DataInStage>
}
 800bcf6:	bf00      	nop
 800bcf8:	3708      	adds	r7, #8
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}

0800bcfe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcfe:	b580      	push	{r7, lr}
 800bd00:	b082      	sub	sp, #8
 800bd02:	af00      	add	r7, sp, #0
 800bd04:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f7fb fe6d 	bl	80079ec <USBD_LL_SOF>
}
 800bd12:	bf00      	nop
 800bd14:	3708      	adds	r7, #8
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}

0800bd1a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd1a:	b580      	push	{r7, lr}
 800bd1c:	b084      	sub	sp, #16
 800bd1e:	af00      	add	r7, sp, #0
 800bd20:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bd22:	2301      	movs	r3, #1
 800bd24:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	79db      	ldrb	r3, [r3, #7]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d102      	bne.n	800bd34 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bd2e:	2300      	movs	r3, #0
 800bd30:	73fb      	strb	r3, [r7, #15]
 800bd32:	e008      	b.n	800bd46 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	79db      	ldrb	r3, [r3, #7]
 800bd38:	2b02      	cmp	r3, #2
 800bd3a:	d102      	bne.n	800bd42 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	73fb      	strb	r3, [r7, #15]
 800bd40:	e001      	b.n	800bd46 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bd42:	f7f5 f839 	bl	8000db8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd4c:	7bfa      	ldrb	r2, [r7, #15]
 800bd4e:	4611      	mov	r1, r2
 800bd50:	4618      	mov	r0, r3
 800bd52:	f7fb fe07 	bl	8007964 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	f7fb fdae 	bl	80078be <USBD_LL_Reset>
}
 800bd62:	bf00      	nop
 800bd64:	3710      	adds	r7, #16
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}
	...

0800bd6c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b082      	sub	sp, #8
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	f7fb fe02 	bl	8007984 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	687a      	ldr	r2, [r7, #4]
 800bd8c:	6812      	ldr	r2, [r2, #0]
 800bd8e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bd92:	f043 0301 	orr.w	r3, r3, #1
 800bd96:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	7adb      	ldrb	r3, [r3, #11]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d005      	beq.n	800bdac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bda0:	4b04      	ldr	r3, [pc, #16]	@ (800bdb4 <HAL_PCD_SuspendCallback+0x48>)
 800bda2:	691b      	ldr	r3, [r3, #16]
 800bda4:	4a03      	ldr	r2, [pc, #12]	@ (800bdb4 <HAL_PCD_SuspendCallback+0x48>)
 800bda6:	f043 0306 	orr.w	r3, r3, #6
 800bdaa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bdac:	bf00      	nop
 800bdae:	3708      	adds	r7, #8
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}
 800bdb4:	e000ed00 	.word	0xe000ed00

0800bdb8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b082      	sub	sp, #8
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	f7fb fdf8 	bl	80079bc <USBD_LL_Resume>
}
 800bdcc:	bf00      	nop
 800bdce:	3708      	adds	r7, #8
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}

0800bdd4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b082      	sub	sp, #8
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
 800bddc:	460b      	mov	r3, r1
 800bdde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bde6:	78fa      	ldrb	r2, [r7, #3]
 800bde8:	4611      	mov	r1, r2
 800bdea:	4618      	mov	r0, r3
 800bdec:	f7fb fe50 	bl	8007a90 <USBD_LL_IsoOUTIncomplete>
}
 800bdf0:	bf00      	nop
 800bdf2:	3708      	adds	r7, #8
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}

0800bdf8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b082      	sub	sp, #8
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
 800be00:	460b      	mov	r3, r1
 800be02:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be0a:	78fa      	ldrb	r2, [r7, #3]
 800be0c:	4611      	mov	r1, r2
 800be0e:	4618      	mov	r0, r3
 800be10:	f7fb fe0c 	bl	8007a2c <USBD_LL_IsoINIncomplete>
}
 800be14:	bf00      	nop
 800be16:	3708      	adds	r7, #8
 800be18:	46bd      	mov	sp, r7
 800be1a:	bd80      	pop	{r7, pc}

0800be1c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b082      	sub	sp, #8
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be2a:	4618      	mov	r0, r3
 800be2c:	f7fb fe62 	bl	8007af4 <USBD_LL_DevConnected>
}
 800be30:	bf00      	nop
 800be32:	3708      	adds	r7, #8
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b082      	sub	sp, #8
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be46:	4618      	mov	r0, r3
 800be48:	f7fb fe5f 	bl	8007b0a <USBD_LL_DevDisconnected>
}
 800be4c:	bf00      	nop
 800be4e:	3708      	adds	r7, #8
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}

0800be54 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b082      	sub	sp, #8
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	781b      	ldrb	r3, [r3, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d13c      	bne.n	800bede <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800be64:	4a20      	ldr	r2, [pc, #128]	@ (800bee8 <USBD_LL_Init+0x94>)
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	4a1e      	ldr	r2, [pc, #120]	@ (800bee8 <USBD_LL_Init+0x94>)
 800be70:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800be74:	4b1c      	ldr	r3, [pc, #112]	@ (800bee8 <USBD_LL_Init+0x94>)
 800be76:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800be7a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800be7c:	4b1a      	ldr	r3, [pc, #104]	@ (800bee8 <USBD_LL_Init+0x94>)
 800be7e:	2204      	movs	r2, #4
 800be80:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800be82:	4b19      	ldr	r3, [pc, #100]	@ (800bee8 <USBD_LL_Init+0x94>)
 800be84:	2202      	movs	r2, #2
 800be86:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800be88:	4b17      	ldr	r3, [pc, #92]	@ (800bee8 <USBD_LL_Init+0x94>)
 800be8a:	2200      	movs	r2, #0
 800be8c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800be8e:	4b16      	ldr	r3, [pc, #88]	@ (800bee8 <USBD_LL_Init+0x94>)
 800be90:	2202      	movs	r2, #2
 800be92:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800be94:	4b14      	ldr	r3, [pc, #80]	@ (800bee8 <USBD_LL_Init+0x94>)
 800be96:	2200      	movs	r2, #0
 800be98:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800be9a:	4b13      	ldr	r3, [pc, #76]	@ (800bee8 <USBD_LL_Init+0x94>)
 800be9c:	2200      	movs	r2, #0
 800be9e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bea0:	4b11      	ldr	r3, [pc, #68]	@ (800bee8 <USBD_LL_Init+0x94>)
 800bea2:	2200      	movs	r2, #0
 800bea4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bea6:	4b10      	ldr	r3, [pc, #64]	@ (800bee8 <USBD_LL_Init+0x94>)
 800bea8:	2200      	movs	r2, #0
 800beaa:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800beac:	4b0e      	ldr	r3, [pc, #56]	@ (800bee8 <USBD_LL_Init+0x94>)
 800beae:	2200      	movs	r2, #0
 800beb0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800beb2:	480d      	ldr	r0, [pc, #52]	@ (800bee8 <USBD_LL_Init+0x94>)
 800beb4:	f7f6 faf1 	bl	800249a <HAL_PCD_Init>
 800beb8:	4603      	mov	r3, r0
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d001      	beq.n	800bec2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bebe:	f7f4 ff7b 	bl	8000db8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bec2:	2180      	movs	r1, #128	@ 0x80
 800bec4:	4808      	ldr	r0, [pc, #32]	@ (800bee8 <USBD_LL_Init+0x94>)
 800bec6:	f7f7 fd1e 	bl	8003906 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800beca:	2240      	movs	r2, #64	@ 0x40
 800becc:	2100      	movs	r1, #0
 800bece:	4806      	ldr	r0, [pc, #24]	@ (800bee8 <USBD_LL_Init+0x94>)
 800bed0:	f7f7 fcd2 	bl	8003878 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bed4:	2280      	movs	r2, #128	@ 0x80
 800bed6:	2101      	movs	r1, #1
 800bed8:	4803      	ldr	r0, [pc, #12]	@ (800bee8 <USBD_LL_Init+0x94>)
 800beda:	f7f7 fccd 	bl	8003878 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bede:	2300      	movs	r3, #0
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3708      	adds	r7, #8
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}
 800bee8:	20006af4 	.word	0x20006af4

0800beec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b084      	sub	sp, #16
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bef4:	2300      	movs	r3, #0
 800bef6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bef8:	2300      	movs	r3, #0
 800befa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf02:	4618      	mov	r0, r3
 800bf04:	f7f6 fbd8 	bl	80026b8 <HAL_PCD_Start>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf0c:	7bfb      	ldrb	r3, [r7, #15]
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f000 f942 	bl	800c198 <USBD_Get_USB_Status>
 800bf14:	4603      	mov	r3, r0
 800bf16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf18:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	3710      	adds	r7, #16
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}

0800bf22 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bf22:	b580      	push	{r7, lr}
 800bf24:	b084      	sub	sp, #16
 800bf26:	af00      	add	r7, sp, #0
 800bf28:	6078      	str	r0, [r7, #4]
 800bf2a:	4608      	mov	r0, r1
 800bf2c:	4611      	mov	r1, r2
 800bf2e:	461a      	mov	r2, r3
 800bf30:	4603      	mov	r3, r0
 800bf32:	70fb      	strb	r3, [r7, #3]
 800bf34:	460b      	mov	r3, r1
 800bf36:	70bb      	strb	r3, [r7, #2]
 800bf38:	4613      	mov	r3, r2
 800bf3a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf40:	2300      	movs	r3, #0
 800bf42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bf4a:	78bb      	ldrb	r3, [r7, #2]
 800bf4c:	883a      	ldrh	r2, [r7, #0]
 800bf4e:	78f9      	ldrb	r1, [r7, #3]
 800bf50:	f7f7 f8ac 	bl	80030ac <HAL_PCD_EP_Open>
 800bf54:	4603      	mov	r3, r0
 800bf56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf58:	7bfb      	ldrb	r3, [r7, #15]
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f000 f91c 	bl	800c198 <USBD_Get_USB_Status>
 800bf60:	4603      	mov	r3, r0
 800bf62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf64:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3710      	adds	r7, #16
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}

0800bf6e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf6e:	b580      	push	{r7, lr}
 800bf70:	b084      	sub	sp, #16
 800bf72:	af00      	add	r7, sp, #0
 800bf74:	6078      	str	r0, [r7, #4]
 800bf76:	460b      	mov	r3, r1
 800bf78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf7e:	2300      	movs	r3, #0
 800bf80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf88:	78fa      	ldrb	r2, [r7, #3]
 800bf8a:	4611      	mov	r1, r2
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f7f7 f8f7 	bl	8003180 <HAL_PCD_EP_Close>
 800bf92:	4603      	mov	r3, r0
 800bf94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf96:	7bfb      	ldrb	r3, [r7, #15]
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f000 f8fd 	bl	800c198 <USBD_Get_USB_Status>
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfa2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	3710      	adds	r7, #16
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	bd80      	pop	{r7, pc}

0800bfac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfac:	b580      	push	{r7, lr}
 800bfae:	b084      	sub	sp, #16
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bfc6:	78fa      	ldrb	r2, [r7, #3]
 800bfc8:	4611      	mov	r1, r2
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f7f7 f9af 	bl	800332e <HAL_PCD_EP_SetStall>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfd4:	7bfb      	ldrb	r3, [r7, #15]
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f000 f8de 	bl	800c198 <USBD_Get_USB_Status>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfe0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3710      	adds	r7, #16
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}

0800bfea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfea:	b580      	push	{r7, lr}
 800bfec:	b084      	sub	sp, #16
 800bfee:	af00      	add	r7, sp, #0
 800bff0:	6078      	str	r0, [r7, #4]
 800bff2:	460b      	mov	r3, r1
 800bff4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bff6:	2300      	movs	r3, #0
 800bff8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bffa:	2300      	movs	r3, #0
 800bffc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c004:	78fa      	ldrb	r2, [r7, #3]
 800c006:	4611      	mov	r1, r2
 800c008:	4618      	mov	r0, r3
 800c00a:	f7f7 f9f3 	bl	80033f4 <HAL_PCD_EP_ClrStall>
 800c00e:	4603      	mov	r3, r0
 800c010:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c012:	7bfb      	ldrb	r3, [r7, #15]
 800c014:	4618      	mov	r0, r3
 800c016:	f000 f8bf 	bl	800c198 <USBD_Get_USB_Status>
 800c01a:	4603      	mov	r3, r0
 800c01c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c01e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c020:	4618      	mov	r0, r3
 800c022:	3710      	adds	r7, #16
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}

0800c028 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c028:	b480      	push	{r7}
 800c02a:	b085      	sub	sp, #20
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
 800c030:	460b      	mov	r3, r1
 800c032:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c03a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c03c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c040:	2b00      	cmp	r3, #0
 800c042:	da0b      	bge.n	800c05c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c044:	78fb      	ldrb	r3, [r7, #3]
 800c046:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c04a:	68f9      	ldr	r1, [r7, #12]
 800c04c:	4613      	mov	r3, r2
 800c04e:	00db      	lsls	r3, r3, #3
 800c050:	4413      	add	r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	440b      	add	r3, r1
 800c056:	3316      	adds	r3, #22
 800c058:	781b      	ldrb	r3, [r3, #0]
 800c05a:	e00b      	b.n	800c074 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c05c:	78fb      	ldrb	r3, [r7, #3]
 800c05e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c062:	68f9      	ldr	r1, [r7, #12]
 800c064:	4613      	mov	r3, r2
 800c066:	00db      	lsls	r3, r3, #3
 800c068:	4413      	add	r3, r2
 800c06a:	009b      	lsls	r3, r3, #2
 800c06c:	440b      	add	r3, r1
 800c06e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c072:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c074:	4618      	mov	r0, r3
 800c076:	3714      	adds	r7, #20
 800c078:	46bd      	mov	sp, r7
 800c07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07e:	4770      	bx	lr

0800c080 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b084      	sub	sp, #16
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
 800c088:	460b      	mov	r3, r1
 800c08a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c08c:	2300      	movs	r3, #0
 800c08e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c090:	2300      	movs	r3, #0
 800c092:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c09a:	78fa      	ldrb	r2, [r7, #3]
 800c09c:	4611      	mov	r1, r2
 800c09e:	4618      	mov	r0, r3
 800c0a0:	f7f6 ffe0 	bl	8003064 <HAL_PCD_SetAddress>
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0a8:	7bfb      	ldrb	r3, [r7, #15]
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f000 f874 	bl	800c198 <USBD_Get_USB_Status>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c0b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	3710      	adds	r7, #16
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}

0800c0be <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c0be:	b580      	push	{r7, lr}
 800c0c0:	b086      	sub	sp, #24
 800c0c2:	af00      	add	r7, sp, #0
 800c0c4:	60f8      	str	r0, [r7, #12]
 800c0c6:	607a      	str	r2, [r7, #4]
 800c0c8:	603b      	str	r3, [r7, #0]
 800c0ca:	460b      	mov	r3, r1
 800c0cc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c0dc:	7af9      	ldrb	r1, [r7, #11]
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	687a      	ldr	r2, [r7, #4]
 800c0e2:	f7f7 f8ea 	bl	80032ba <HAL_PCD_EP_Transmit>
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0ea:	7dfb      	ldrb	r3, [r7, #23]
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	f000 f853 	bl	800c198 <USBD_Get_USB_Status>
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c0f6:	7dbb      	ldrb	r3, [r7, #22]
}
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	3718      	adds	r7, #24
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	bd80      	pop	{r7, pc}

0800c100 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b086      	sub	sp, #24
 800c104:	af00      	add	r7, sp, #0
 800c106:	60f8      	str	r0, [r7, #12]
 800c108:	607a      	str	r2, [r7, #4]
 800c10a:	603b      	str	r3, [r7, #0]
 800c10c:	460b      	mov	r3, r1
 800c10e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c110:	2300      	movs	r3, #0
 800c112:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c114:	2300      	movs	r3, #0
 800c116:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c11e:	7af9      	ldrb	r1, [r7, #11]
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	687a      	ldr	r2, [r7, #4]
 800c124:	f7f7 f876 	bl	8003214 <HAL_PCD_EP_Receive>
 800c128:	4603      	mov	r3, r0
 800c12a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c12c:	7dfb      	ldrb	r3, [r7, #23]
 800c12e:	4618      	mov	r0, r3
 800c130:	f000 f832 	bl	800c198 <USBD_Get_USB_Status>
 800c134:	4603      	mov	r3, r0
 800c136:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c138:	7dbb      	ldrb	r3, [r7, #22]
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3718      	adds	r7, #24
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}

0800c142 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c142:	b580      	push	{r7, lr}
 800c144:	b082      	sub	sp, #8
 800c146:	af00      	add	r7, sp, #0
 800c148:	6078      	str	r0, [r7, #4]
 800c14a:	460b      	mov	r3, r1
 800c14c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c154:	78fa      	ldrb	r2, [r7, #3]
 800c156:	4611      	mov	r1, r2
 800c158:	4618      	mov	r0, r3
 800c15a:	f7f7 f896 	bl	800328a <HAL_PCD_EP_GetRxCount>
 800c15e:	4603      	mov	r3, r0
}
 800c160:	4618      	mov	r0, r3
 800c162:	3708      	adds	r7, #8
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}

0800c168 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c168:	b480      	push	{r7}
 800c16a:	b083      	sub	sp, #12
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c170:	4b03      	ldr	r3, [pc, #12]	@ (800c180 <USBD_static_malloc+0x18>)
}
 800c172:	4618      	mov	r0, r3
 800c174:	370c      	adds	r7, #12
 800c176:	46bd      	mov	sp, r7
 800c178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17c:	4770      	bx	lr
 800c17e:	bf00      	nop
 800c180:	20006fd8 	.word	0x20006fd8

0800c184 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c184:	b480      	push	{r7}
 800c186:	b083      	sub	sp, #12
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]

}
 800c18c:	bf00      	nop
 800c18e:	370c      	adds	r7, #12
 800c190:	46bd      	mov	sp, r7
 800c192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c196:	4770      	bx	lr

0800c198 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c198:	b480      	push	{r7}
 800c19a:	b085      	sub	sp, #20
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	4603      	mov	r3, r0
 800c1a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c1a6:	79fb      	ldrb	r3, [r7, #7]
 800c1a8:	2b03      	cmp	r3, #3
 800c1aa:	d817      	bhi.n	800c1dc <USBD_Get_USB_Status+0x44>
 800c1ac:	a201      	add	r2, pc, #4	@ (adr r2, 800c1b4 <USBD_Get_USB_Status+0x1c>)
 800c1ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1b2:	bf00      	nop
 800c1b4:	0800c1c5 	.word	0x0800c1c5
 800c1b8:	0800c1cb 	.word	0x0800c1cb
 800c1bc:	0800c1d1 	.word	0x0800c1d1
 800c1c0:	0800c1d7 	.word	0x0800c1d7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	73fb      	strb	r3, [r7, #15]
    break;
 800c1c8:	e00b      	b.n	800c1e2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c1ca:	2303      	movs	r3, #3
 800c1cc:	73fb      	strb	r3, [r7, #15]
    break;
 800c1ce:	e008      	b.n	800c1e2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	73fb      	strb	r3, [r7, #15]
    break;
 800c1d4:	e005      	b.n	800c1e2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c1d6:	2303      	movs	r3, #3
 800c1d8:	73fb      	strb	r3, [r7, #15]
    break;
 800c1da:	e002      	b.n	800c1e2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c1dc:	2303      	movs	r3, #3
 800c1de:	73fb      	strb	r3, [r7, #15]
    break;
 800c1e0:	bf00      	nop
  }
  return usb_status;
 800c1e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	3714      	adds	r7, #20
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ee:	4770      	bx	lr

0800c1f0 <memset>:
 800c1f0:	4402      	add	r2, r0
 800c1f2:	4603      	mov	r3, r0
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d100      	bne.n	800c1fa <memset+0xa>
 800c1f8:	4770      	bx	lr
 800c1fa:	f803 1b01 	strb.w	r1, [r3], #1
 800c1fe:	e7f9      	b.n	800c1f4 <memset+0x4>

0800c200 <_reclaim_reent>:
 800c200:	4b2d      	ldr	r3, [pc, #180]	@ (800c2b8 <_reclaim_reent+0xb8>)
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	4283      	cmp	r3, r0
 800c206:	b570      	push	{r4, r5, r6, lr}
 800c208:	4604      	mov	r4, r0
 800c20a:	d053      	beq.n	800c2b4 <_reclaim_reent+0xb4>
 800c20c:	69c3      	ldr	r3, [r0, #28]
 800c20e:	b31b      	cbz	r3, 800c258 <_reclaim_reent+0x58>
 800c210:	68db      	ldr	r3, [r3, #12]
 800c212:	b163      	cbz	r3, 800c22e <_reclaim_reent+0x2e>
 800c214:	2500      	movs	r5, #0
 800c216:	69e3      	ldr	r3, [r4, #28]
 800c218:	68db      	ldr	r3, [r3, #12]
 800c21a:	5959      	ldr	r1, [r3, r5]
 800c21c:	b9b1      	cbnz	r1, 800c24c <_reclaim_reent+0x4c>
 800c21e:	3504      	adds	r5, #4
 800c220:	2d80      	cmp	r5, #128	@ 0x80
 800c222:	d1f8      	bne.n	800c216 <_reclaim_reent+0x16>
 800c224:	69e3      	ldr	r3, [r4, #28]
 800c226:	4620      	mov	r0, r4
 800c228:	68d9      	ldr	r1, [r3, #12]
 800c22a:	f000 f87b 	bl	800c324 <_free_r>
 800c22e:	69e3      	ldr	r3, [r4, #28]
 800c230:	6819      	ldr	r1, [r3, #0]
 800c232:	b111      	cbz	r1, 800c23a <_reclaim_reent+0x3a>
 800c234:	4620      	mov	r0, r4
 800c236:	f000 f875 	bl	800c324 <_free_r>
 800c23a:	69e3      	ldr	r3, [r4, #28]
 800c23c:	689d      	ldr	r5, [r3, #8]
 800c23e:	b15d      	cbz	r5, 800c258 <_reclaim_reent+0x58>
 800c240:	4629      	mov	r1, r5
 800c242:	4620      	mov	r0, r4
 800c244:	682d      	ldr	r5, [r5, #0]
 800c246:	f000 f86d 	bl	800c324 <_free_r>
 800c24a:	e7f8      	b.n	800c23e <_reclaim_reent+0x3e>
 800c24c:	680e      	ldr	r6, [r1, #0]
 800c24e:	4620      	mov	r0, r4
 800c250:	f000 f868 	bl	800c324 <_free_r>
 800c254:	4631      	mov	r1, r6
 800c256:	e7e1      	b.n	800c21c <_reclaim_reent+0x1c>
 800c258:	6961      	ldr	r1, [r4, #20]
 800c25a:	b111      	cbz	r1, 800c262 <_reclaim_reent+0x62>
 800c25c:	4620      	mov	r0, r4
 800c25e:	f000 f861 	bl	800c324 <_free_r>
 800c262:	69e1      	ldr	r1, [r4, #28]
 800c264:	b111      	cbz	r1, 800c26c <_reclaim_reent+0x6c>
 800c266:	4620      	mov	r0, r4
 800c268:	f000 f85c 	bl	800c324 <_free_r>
 800c26c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c26e:	b111      	cbz	r1, 800c276 <_reclaim_reent+0x76>
 800c270:	4620      	mov	r0, r4
 800c272:	f000 f857 	bl	800c324 <_free_r>
 800c276:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c278:	b111      	cbz	r1, 800c280 <_reclaim_reent+0x80>
 800c27a:	4620      	mov	r0, r4
 800c27c:	f000 f852 	bl	800c324 <_free_r>
 800c280:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c282:	b111      	cbz	r1, 800c28a <_reclaim_reent+0x8a>
 800c284:	4620      	mov	r0, r4
 800c286:	f000 f84d 	bl	800c324 <_free_r>
 800c28a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c28c:	b111      	cbz	r1, 800c294 <_reclaim_reent+0x94>
 800c28e:	4620      	mov	r0, r4
 800c290:	f000 f848 	bl	800c324 <_free_r>
 800c294:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c296:	b111      	cbz	r1, 800c29e <_reclaim_reent+0x9e>
 800c298:	4620      	mov	r0, r4
 800c29a:	f000 f843 	bl	800c324 <_free_r>
 800c29e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c2a0:	b111      	cbz	r1, 800c2a8 <_reclaim_reent+0xa8>
 800c2a2:	4620      	mov	r0, r4
 800c2a4:	f000 f83e 	bl	800c324 <_free_r>
 800c2a8:	6a23      	ldr	r3, [r4, #32]
 800c2aa:	b11b      	cbz	r3, 800c2b4 <_reclaim_reent+0xb4>
 800c2ac:	4620      	mov	r0, r4
 800c2ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c2b2:	4718      	bx	r3
 800c2b4:	bd70      	pop	{r4, r5, r6, pc}
 800c2b6:	bf00      	nop
 800c2b8:	20000100 	.word	0x20000100

0800c2bc <__libc_init_array>:
 800c2bc:	b570      	push	{r4, r5, r6, lr}
 800c2be:	4d0d      	ldr	r5, [pc, #52]	@ (800c2f4 <__libc_init_array+0x38>)
 800c2c0:	4c0d      	ldr	r4, [pc, #52]	@ (800c2f8 <__libc_init_array+0x3c>)
 800c2c2:	1b64      	subs	r4, r4, r5
 800c2c4:	10a4      	asrs	r4, r4, #2
 800c2c6:	2600      	movs	r6, #0
 800c2c8:	42a6      	cmp	r6, r4
 800c2ca:	d109      	bne.n	800c2e0 <__libc_init_array+0x24>
 800c2cc:	4d0b      	ldr	r5, [pc, #44]	@ (800c2fc <__libc_init_array+0x40>)
 800c2ce:	4c0c      	ldr	r4, [pc, #48]	@ (800c300 <__libc_init_array+0x44>)
 800c2d0:	f000 f87e 	bl	800c3d0 <_init>
 800c2d4:	1b64      	subs	r4, r4, r5
 800c2d6:	10a4      	asrs	r4, r4, #2
 800c2d8:	2600      	movs	r6, #0
 800c2da:	42a6      	cmp	r6, r4
 800c2dc:	d105      	bne.n	800c2ea <__libc_init_array+0x2e>
 800c2de:	bd70      	pop	{r4, r5, r6, pc}
 800c2e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2e4:	4798      	blx	r3
 800c2e6:	3601      	adds	r6, #1
 800c2e8:	e7ee      	b.n	800c2c8 <__libc_init_array+0xc>
 800c2ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2ee:	4798      	blx	r3
 800c2f0:	3601      	adds	r6, #1
 800c2f2:	e7f2      	b.n	800c2da <__libc_init_array+0x1e>
 800c2f4:	0800c520 	.word	0x0800c520
 800c2f8:	0800c520 	.word	0x0800c520
 800c2fc:	0800c520 	.word	0x0800c520
 800c300:	0800c524 	.word	0x0800c524

0800c304 <__retarget_lock_acquire_recursive>:
 800c304:	4770      	bx	lr

0800c306 <__retarget_lock_release_recursive>:
 800c306:	4770      	bx	lr

0800c308 <memcpy>:
 800c308:	440a      	add	r2, r1
 800c30a:	4291      	cmp	r1, r2
 800c30c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c310:	d100      	bne.n	800c314 <memcpy+0xc>
 800c312:	4770      	bx	lr
 800c314:	b510      	push	{r4, lr}
 800c316:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c31a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c31e:	4291      	cmp	r1, r2
 800c320:	d1f9      	bne.n	800c316 <memcpy+0xe>
 800c322:	bd10      	pop	{r4, pc}

0800c324 <_free_r>:
 800c324:	b538      	push	{r3, r4, r5, lr}
 800c326:	4605      	mov	r5, r0
 800c328:	2900      	cmp	r1, #0
 800c32a:	d041      	beq.n	800c3b0 <_free_r+0x8c>
 800c32c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c330:	1f0c      	subs	r4, r1, #4
 800c332:	2b00      	cmp	r3, #0
 800c334:	bfb8      	it	lt
 800c336:	18e4      	addlt	r4, r4, r3
 800c338:	f000 f83e 	bl	800c3b8 <__malloc_lock>
 800c33c:	4a1d      	ldr	r2, [pc, #116]	@ (800c3b4 <_free_r+0x90>)
 800c33e:	6813      	ldr	r3, [r2, #0]
 800c340:	b933      	cbnz	r3, 800c350 <_free_r+0x2c>
 800c342:	6063      	str	r3, [r4, #4]
 800c344:	6014      	str	r4, [r2, #0]
 800c346:	4628      	mov	r0, r5
 800c348:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c34c:	f000 b83a 	b.w	800c3c4 <__malloc_unlock>
 800c350:	42a3      	cmp	r3, r4
 800c352:	d908      	bls.n	800c366 <_free_r+0x42>
 800c354:	6820      	ldr	r0, [r4, #0]
 800c356:	1821      	adds	r1, r4, r0
 800c358:	428b      	cmp	r3, r1
 800c35a:	bf01      	itttt	eq
 800c35c:	6819      	ldreq	r1, [r3, #0]
 800c35e:	685b      	ldreq	r3, [r3, #4]
 800c360:	1809      	addeq	r1, r1, r0
 800c362:	6021      	streq	r1, [r4, #0]
 800c364:	e7ed      	b.n	800c342 <_free_r+0x1e>
 800c366:	461a      	mov	r2, r3
 800c368:	685b      	ldr	r3, [r3, #4]
 800c36a:	b10b      	cbz	r3, 800c370 <_free_r+0x4c>
 800c36c:	42a3      	cmp	r3, r4
 800c36e:	d9fa      	bls.n	800c366 <_free_r+0x42>
 800c370:	6811      	ldr	r1, [r2, #0]
 800c372:	1850      	adds	r0, r2, r1
 800c374:	42a0      	cmp	r0, r4
 800c376:	d10b      	bne.n	800c390 <_free_r+0x6c>
 800c378:	6820      	ldr	r0, [r4, #0]
 800c37a:	4401      	add	r1, r0
 800c37c:	1850      	adds	r0, r2, r1
 800c37e:	4283      	cmp	r3, r0
 800c380:	6011      	str	r1, [r2, #0]
 800c382:	d1e0      	bne.n	800c346 <_free_r+0x22>
 800c384:	6818      	ldr	r0, [r3, #0]
 800c386:	685b      	ldr	r3, [r3, #4]
 800c388:	6053      	str	r3, [r2, #4]
 800c38a:	4408      	add	r0, r1
 800c38c:	6010      	str	r0, [r2, #0]
 800c38e:	e7da      	b.n	800c346 <_free_r+0x22>
 800c390:	d902      	bls.n	800c398 <_free_r+0x74>
 800c392:	230c      	movs	r3, #12
 800c394:	602b      	str	r3, [r5, #0]
 800c396:	e7d6      	b.n	800c346 <_free_r+0x22>
 800c398:	6820      	ldr	r0, [r4, #0]
 800c39a:	1821      	adds	r1, r4, r0
 800c39c:	428b      	cmp	r3, r1
 800c39e:	bf04      	itt	eq
 800c3a0:	6819      	ldreq	r1, [r3, #0]
 800c3a2:	685b      	ldreq	r3, [r3, #4]
 800c3a4:	6063      	str	r3, [r4, #4]
 800c3a6:	bf04      	itt	eq
 800c3a8:	1809      	addeq	r1, r1, r0
 800c3aa:	6021      	streq	r1, [r4, #0]
 800c3ac:	6054      	str	r4, [r2, #4]
 800c3ae:	e7ca      	b.n	800c346 <_free_r+0x22>
 800c3b0:	bd38      	pop	{r3, r4, r5, pc}
 800c3b2:	bf00      	nop
 800c3b4:	20007334 	.word	0x20007334

0800c3b8 <__malloc_lock>:
 800c3b8:	4801      	ldr	r0, [pc, #4]	@ (800c3c0 <__malloc_lock+0x8>)
 800c3ba:	f7ff bfa3 	b.w	800c304 <__retarget_lock_acquire_recursive>
 800c3be:	bf00      	nop
 800c3c0:	20007330 	.word	0x20007330

0800c3c4 <__malloc_unlock>:
 800c3c4:	4801      	ldr	r0, [pc, #4]	@ (800c3cc <__malloc_unlock+0x8>)
 800c3c6:	f7ff bf9e 	b.w	800c306 <__retarget_lock_release_recursive>
 800c3ca:	bf00      	nop
 800c3cc:	20007330 	.word	0x20007330

0800c3d0 <_init>:
 800c3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3d2:	bf00      	nop
 800c3d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3d6:	bc08      	pop	{r3}
 800c3d8:	469e      	mov	lr, r3
 800c3da:	4770      	bx	lr

0800c3dc <_fini>:
 800c3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3de:	bf00      	nop
 800c3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3e2:	bc08      	pop	{r3}
 800c3e4:	469e      	mov	lr, r3
 800c3e6:	4770      	bx	lr
