/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 224 192)
	(text "adc_sdram_master_v2" (rect 5 0 101 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "res" (rect 0 0 12 12)(font "Arial" ))
		(text "res" (rect 21 43 33 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "stall" (rect 0 0 14 12)(font "Arial" ))
		(text "stall" (rect 21 59 35 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "clk_o1" (rect 0 0 24 12)(font "Arial" ))
		(text "clk_o1" (rect 21 75 45 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "hrd_req" (rect 0 0 31 12)(font "Arial" ))
		(text "hrd_req" (rect 21 91 52 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "hrd_addr[23..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "hrd_addr[23..0]" (rect 21 107 82 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "host_data[15..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "host_data[15..0]" (rect 21 123 83 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "res_o" (rect 0 0 23 12)(font "Arial" ))
		(text "res_o" (rect 164 27 187 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 1))
	)
	(port
		(pt 208 48)
		(output)
		(text "re_we" (rect 0 0 24 12)(font "Arial" ))
		(text "re_we" (rect 163 43 187 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 1))
	)
	(port
		(pt 208 64)
		(output)
		(text "cyc_o" (rect 0 0 25 12)(font "Arial" ))
		(text "cyc_o" (rect 162 59 187 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64)(line_width 1))
	)
	(port
		(pt 208 80)
		(output)
		(text "addr[23..0]" (rect 0 0 42 12)(font "Arial" ))
		(text "addr[23..0]" (rect 145 75 187 87)(font "Arial" ))
		(line (pt 208 80)(pt 192 80)(line_width 3))
	)
	(port
		(pt 208 96)
		(output)
		(text "data[15..0]" (rect 0 0 40 12)(font "Arial" ))
		(text "data[15..0]" (rect 147 91 187 103)(font "Arial" ))
		(line (pt 208 96)(pt 192 96)(line_width 3))
	)
	(port
		(pt 208 112)
		(output)
		(text "rd_rec" (rect 0 0 27 12)(font "Arial" ))
		(text "rd_rec" (rect 160 107 187 119)(font "Arial" ))
		(line (pt 208 112)(pt 192 112)(line_width 1))
	)
	(port
		(pt 208 128)
		(output)
		(text "start" (rect 0 0 17 12)(font "Arial" ))
		(text "start" (rect 170 123 187 135)(font "Arial" ))
		(line (pt 208 128)(pt 192 128)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 192 160)(line_width 1))
	)
)
