<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - uz_interlockDeadtime2L_src_uz_interlockDeadtime2L.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../uz_interlockDeadtime2L_src_uz_interlockDeadtime2L.vhd" target="rtwreport_document_frame" id="linkToText_plain">uz_interlockDeadtime2L_src_uz_interlockDeadtime2L.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: /home/ts/Dokumente/ultrazohm_testbench/ultrazohm_test/ultrazohm_sw/ip_cores/InterlockDeadtime2L/hdlsrc/uz_interlockDeadtime2L/uz_interlockDeadtime2L_src_uz_interlockDeadtime2L.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-04-22 14:35:10</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1e-08</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1e-08</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1e-08</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- s0_out                        ce_out        1e-08</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- s1_out                        ce_out        1e-08</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- s2_out                        ce_out        1e-08</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- s3_out                        ce_out        1e-08</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- s4_out                        ce_out        1e-08</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- s5_out                        ce_out        1e-08</span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- axi_fb_enable                 ce_out        1e-08</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- axi_fb_DelayCycles            ce_out        1e-08</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- axi_fb_InverseBotSwitch       ce_out        1e-08</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- enableFB                      ce_out        1e-08</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- </span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="40">   40   </a><span class="CT">-- </span>
</span><span><a class="LN" id="41">   41   </a><span class="CT">-- Module: uz_interlockDeadtime2L_src_uz_interlockDeadtime2L</span>
</span><span><a class="LN" id="42">   42   </a><span class="CT">-- Source Path: uz_interlockDeadtime2L/uz_interlockDeadtime2L</span>
</span><span><a class="LN" id="43">   43   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- </span>
</span><span><a class="LN" id="45">   45   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="46">   46   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="47">   47   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="48">   48   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="49">   49   </a>
</span><span><a class="LN" id="50">   50   </a><span class="KW">ENTITY</span> uz_interlockDeadtime2L_src_uz_interlockDeadtime2L <span class="KW">IS</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="52">   52   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>        S0                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>        S1                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="56">   56   </a>        S2                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>        S3                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>        S4                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>        S5                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>        axi_DelayCycles                   :   <span class="KW">IN</span>    std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="61">   61   </a>        axi_EnableOutput                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>        axi_InverseBotSwitch              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="64">   64   </a>        s0_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="65">   65   </a>        s1_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="66">   66   </a>        s2_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="67">   67   </a>        s3_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="68">   68   </a>        s4_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="69">   69   </a>        s5_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="70">   70   </a>        axi_fb_enable                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="71">   71   </a>        axi_fb_DelayCycles                :   <span class="KW">OUT</span>   std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="72">   72   </a>        axi_fb_InverseBotSwitch           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="73">   73   </a>        enableFB                          :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="74">   74   </a>        );
</span><span><a class="LN" id="75">   75   </a><span class="KW">END</span> uz_interlockDeadtime2L_src_uz_interlockDeadtime2L;
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a>
</span><span><a class="LN" id="78">   78   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> uz_interlockDeadtime2L_src_uz_interlockDeadtime2L <span class="KW">IS</span>
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">COMPONENT</span> uz_interlockDeadtime2L_src_DeadtimeModule
</span><span><a class="LN" id="82">   82   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="83">   83   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="84">   84   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="85">   85   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="86">   86   </a>          DelayCycles                     :   <span class="KW">IN</span>    std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="87">   87   </a>          gate_delay_out                  :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="88">   88   </a>          );
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="90">   90   </a>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">COMPONENT</span> uz_interlockDeadtime2L_src_InterlockModule
</span><span><a class="LN" id="92">   92   </a>    <span class="KW">PORT</span>( In1                             :   <span class="KW">IN</span>    std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="93">   93   </a>          gate_delay_out                  :   <span class="KW">OUT</span>   std_logic_vector(0 <span class="KW">TO</span> 1)  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="94">   94   </a>          );
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="96">   96   </a>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">COMPONENT</span> uz_interlockDeadtime2L_src_InverseBotSwitchModule
</span><span><a class="LN" id="98">   98   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="99">   99   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="100">  100   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="101">  101   </a>          gate_delay_out                  :   <span class="KW">IN</span>    std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="102">  102   </a>          inverse_bottom_switch           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="103">  103   </a>          gate_enable_out                 :   <span class="KW">OUT</span>   std_logic_vector(0 <span class="KW">TO</span> 1)  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="104">  104   </a>          );
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="106">  106   </a>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">COMPONENT</span> uz_interlockDeadtime2L_src_EnableOutputModule
</span><span><a class="LN" id="108">  108   </a>    <span class="KW">PORT</span>( gate_delay_out                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="109">  109   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="110">  110   </a>          gate_enable_out                 :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="111">  111   </a>          );
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : uz_interlockDeadtime2L_src_DeadtimeModule
</span><span><a class="LN" id="116">  116   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.uz_interlockDeadtime2L_src_DeadtimeModule(rtl);
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : uz_interlockDeadtime2L_src_InterlockModule
</span><span><a class="LN" id="119">  119   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.uz_interlockDeadtime2L_src_InterlockModule(rtl);
</span><span><a class="LN" id="120">  120   </a>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : uz_interlockDeadtime2L_src_InverseBotSwitchModule
</span><span><a class="LN" id="122">  122   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.uz_interlockDeadtime2L_src_InverseBotSwitchModule(rtl);
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : uz_interlockDeadtime2L_src_EnableOutputModule
</span><span><a class="LN" id="125">  125   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.uz_interlockDeadtime2L_src_EnableOutputModule(rtl);
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> Mux_out1                         : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- boolean [6]</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> axi_DelayCycles_unsigned         : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> DeadtimeModule_out1              : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- boolean [6]</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> InterlockModule_out1             : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- boolean [6]</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : std_logic;
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> InverseBotSwitchModule_out1      : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- boolean [6]</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : std_logic;
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> EnableOutputModule_out1          : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- boolean [6]</span>
</span><span><a class="LN" id="138">  138   </a>
</span><span><a class="LN" id="139">  139   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="140" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1583')" name="code2model">  140   </a>  Mux_out1(0) &lt;= S0;
</span><span><a class="LN" id="141" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1583')" name="code2model">  141   </a>  Mux_out1(1) &lt;= S1;
</span><span><a class="LN" id="142" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1583')" name="code2model">  142   </a>  Mux_out1(2) &lt;= S2;
</span><span><a class="LN" id="143" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1583')" name="code2model">  143   </a>  Mux_out1(3) &lt;= S3;
</span><span><a class="LN" id="144" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1583')" name="code2model">  144   </a>  Mux_out1(4) &lt;= S4;
</span><span><a class="LN" id="145" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1583')" name="code2model">  145   </a>  Mux_out1(5) &lt;= S5;
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147">  147   </a>  axi_DelayCycles_unsigned &lt;= unsigned(axi_DelayCycles);
</span><span><a class="LN" id="148">  148   </a>
</span><span><a class="LN" id="149">  149   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="150">  150   </a>
</span><span><a class="LN" id="151" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  151   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="152" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  152   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="153" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  153   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="154" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  154   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="155" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  155   </a>        Delay2_out1 &lt;= to_unsigned(16#000#, 10);
</span><span><a class="LN" id="156" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  156   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="157" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  157   </a>        Delay2_out1 &lt;= axi_DelayCycles_unsigned;
</span><span><a class="LN" id="158" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  158   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="159" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  159   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="160" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1496')" name="code2model">  160   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="161">  161   </a>
</span><span><a class="LN" id="162">  162   </a>
</span><span><a class="LN" id="163" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  163   </a>  GEN_LABEL3: <span class="KW">FOR</span> k3 <span class="KW">IN</span> 0 <span class="KW">TO</span> 5 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="164" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  164   </a>    u_DeadtimeModule : uz_interlockDeadtime2L_src_DeadtimeModule
</span><span><a class="LN" id="165" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  165   </a>      <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="166" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  166   </a>                reset_x =&gt; reset_x,
</span><span><a class="LN" id="167" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  167   </a>                enb =&gt; clk_enable,
</span><span><a class="LN" id="168" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  168   </a>                In1 =&gt; Mux_out1(k3),
</span><span><a class="LN" id="169" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  169   </a>                DelayCycles =&gt; std_logic_vector(Delay2_out1),  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="170" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  170   </a>                gate_delay_out =&gt; DeadtimeModule_out1(k3)
</span><span><a class="LN" id="171" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  171   </a>                );
</span><span><a class="LN" id="172" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1579')" name="code2model">  172   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="173">  173   </a>
</span><span><a class="LN" id="174" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1599')" name="code2model">  174   </a>  GEN_LABEL2: <span class="KW">FOR</span> k2 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="175" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1599')" name="code2model">  175   </a>    u_InterlockModule : uz_interlockDeadtime2L_src_InterlockModule
</span><span><a class="LN" id="176" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1599')" name="code2model">  176   </a>      <span class="KW">PORT</span> <span class="KW">MAP</span>( In1 =&gt; DeadtimeModule_out1(2*k2 <span class="KW">TO</span> 2*(k2+1) - 1),  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="177" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1599')" name="code2model">  177   </a>                gate_delay_out =&gt; InterlockModule_out1(2*k2 <span class="KW">TO</span> 2*(k2+1) - 1)  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="178" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1599')" name="code2model">  178   </a>                );
</span><span><a class="LN" id="179" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1599')" name="code2model">  179   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="180">  180   </a>
</span><span><a class="LN" id="181" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  181   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="182" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  182   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="183" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  183   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="184" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  184   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="185" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  185   </a>        Delay3_out1 &lt;= '0';
</span><span><a class="LN" id="186" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  186   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="187" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  187   </a>        Delay3_out1 &lt;= axi_InverseBotSwitch;
</span><span><a class="LN" id="188" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  188   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="189" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  189   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="190" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1497')" name="code2model">  190   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="191">  191   </a>
</span><span><a class="LN" id="192">  192   </a>
</span><span><a class="LN" id="193" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  193   </a>  GEN_LABEL1: <span class="KW">FOR</span> k1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="194" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  194   </a>    u_InverseBotSwitchModule : uz_interlockDeadtime2L_src_InverseBotSwitchModule
</span><span><a class="LN" id="195" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  195   </a>      <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="196" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  196   </a>                reset_x =&gt; reset_x,
</span><span><a class="LN" id="197" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  197   </a>                enb =&gt; clk_enable,
</span><span><a class="LN" id="198" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  198   </a>                gate_delay_out =&gt; InterlockModule_out1(2*k1 <span class="KW">TO</span> 2*(k1+1) - 1),  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="199" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  199   </a>                inverse_bottom_switch =&gt; Delay3_out1,
</span><span><a class="LN" id="200" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  200   </a>                gate_enable_out =&gt; InverseBotSwitchModule_out1(2*k1 <span class="KW">TO</span> 2*(k1+1) - 1)  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="201" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  201   </a>                );
</span><span><a class="LN" id="202" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1620')" name="code2model">  202   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="203">  203   </a>
</span><span><a class="LN" id="204" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  204   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="205" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  205   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="206" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  206   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="207" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  207   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="208" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  208   </a>        Delay_out1 &lt;= '0';
</span><span><a class="LN" id="209" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  209   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="210" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  210   </a>        Delay_out1 &lt;= axi_EnableOutput;
</span><span><a class="LN" id="211" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  211   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="212" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  212   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="213" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1078')" name="code2model">  213   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="214">  214   </a>
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1585')" name="code2model">  216   </a>  GEN_LABEL: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 5 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="217" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1585')" name="code2model">  217   </a>    u_EnableOutputModule : uz_interlockDeadtime2L_src_EnableOutputModule
</span><span><a class="LN" id="218" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1585')" name="code2model">  218   </a>      <span class="KW">PORT</span> <span class="KW">MAP</span>( gate_delay_out =&gt; InverseBotSwitchModule_out1(k),
</span><span><a class="LN" id="219" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1585')" name="code2model">  219   </a>                enable =&gt; Delay_out1,
</span><span><a class="LN" id="220" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1585')" name="code2model">  220   </a>                gate_enable_out =&gt; EnableOutputModule_out1(k)
</span><span><a class="LN" id="221" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1585')" name="code2model">  221   </a>                );
</span><span><a class="LN" id="222" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1585')" name="code2model">  222   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="223">  223   </a>
</span><span><a class="LN" id="224">  224   </a>  axi_fb_DelayCycles &lt;= std_logic_vector(Delay2_out1);
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226">  226   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="227">  227   </a>
</span><span><a class="LN" id="228" href="matlab:set_param('uz_interlockDeadtime2L','hiliteAncestors', 'none');coder.internal.code2model('uz_interlockDeadtime2L:1618')" name="code2model">  228   </a>  s0_out &lt;= EnableOutputModule_out1(0);
</span><span><a class="LN" id="229">  229   </a>
</span><span><a class="LN" id="230">  230   </a>  s1_out &lt;= EnableOutputModule_out1(1);
</span><span><a class="LN" id="231">  231   </a>
</span><span><a class="LN" id="232">  232   </a>  s2_out &lt;= EnableOutputModule_out1(2);
</span><span><a class="LN" id="233">  233   </a>
</span><span><a class="LN" id="234">  234   </a>  s3_out &lt;= EnableOutputModule_out1(3);
</span><span><a class="LN" id="235">  235   </a>
</span><span><a class="LN" id="236">  236   </a>  s4_out &lt;= EnableOutputModule_out1(4);
</span><span><a class="LN" id="237">  237   </a>
</span><span><a class="LN" id="238">  238   </a>  s5_out &lt;= EnableOutputModule_out1(5);
</span><span><a class="LN" id="239">  239   </a>
</span><span><a class="LN" id="240">  240   </a>  axi_fb_enable &lt;= Delay_out1;
</span><span><a class="LN" id="241">  241   </a>
</span><span><a class="LN" id="242">  242   </a>  axi_fb_InverseBotSwitch &lt;= Delay3_out1;
</span><span><a class="LN" id="243">  243   </a>
</span><span><a class="LN" id="244">  244   </a>  enableFB &lt;= Delay_out1;
</span><span><a class="LN" id="245">  245   </a>
</span><span><a class="LN" id="246">  246   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="247">  247   </a>
</span><span><a class="LN" id="248">  248   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
