## 4.1.1 Features

The PRU-ICSS includes the following main features:

- Two PRUs each with:
- -8KB program memory
- -8KB data memory
- -High Performance Interface/OCP Master port for accessing external memories
- -Enhanced GPIO (EGPIO) with async capture and serial support
- -Multiplier with optional accumulation (MPY/MAC)
- One scratch pad (SPAD) memory
- -3 Banks of 30 32-bit registers
- Broadside direct connect between PRU cores within subsystem
- 12 KB general purpose shared memory
- One Interrupt Controller (INTC)
- -Up to 64 input events supported
- -Interrupt mapping to 10 interrupt channels
- -10 Host interrupts (2 to PRU0 and PRU1, 8 output to chip level)
- -Each system event can be enabled and disabled
- -Each host event can be enabled and disabled
- -Hardware prioritization of events
- 16 software events generated by 2 PRUs
- One Ethernet MII\_RT module with two MII ports and configurable connections to PRUs*
- One MDIO Port*
- One Industrial Ethernet Peripheral (IEP) to manage/generate Industrial Ethernet functions
- -One Industrial Ethernet timer with 10 capture* and eight compare events
- -Two Industrial Ethernet sync signals*
- -Two Industrial Ethernet 16-bit watchdog timers*
- -Industrial Ethernet digital IOs
- One 16550-compatible UART with a dedicated 192-MHz clock, supporting up to 12Mbaud for PROFIBUS DP
- One Enhanced Capture Module (ECAP)
- Flexible power management support
- Integrated 32-bit interconnect bus for connecting the various internal and external masters to the resources inside the PRU-ICSS
- Interface/OCP Slave port for external masters to access PRU-ICSS memories
- Optional address translation for PRU transaction to External Host
- All memories within the PRU-ICSS support parity

<!-- image -->

www.ti.com