
****** PlanAhead v12.2
  **** Build 65285 by hdbuild on Wed Jun 23 14:55:19 PDT 2010
    ** Copyright 1986-1999, 2001-2010 Xilinx, Inc. All Rights Reserved.

Release 12.2 - ngc2edif M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Release 12.2 - ngc2edif M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Reading design MYCPU.ngc ...
WARNING:NetListWriters:298 - No output is written to MYCPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus myCore/First<31 : 0> on block MYCPU is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus myCore/myStacks/AluResult<31 : 0> on
   block MYCPU is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   myCore/myStacks/myALU/Madd_ldDiff_sub0001_Madd_cy<3 : 1> on block MYCPU is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus myCore/myStacks/myALU/result<31 : 0> on
   block MYCPU is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus myCore/myStacks/myALU/temp0_mux0000<32 :
   1> on block MYCPU is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus myCore/myStacks/newCached_mux0000<7 : 0>
   on block MYCPU is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   myRAM/infrastructure_top0/Mcompar_Counter200_cmp_lt0000_lut<6 : 1> on block
   MYCPU is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   myRAM/top0/controller0/COLUMN_ADDRESS_reg<12 : 1> on block MYCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   myRAM/top0/controller0/DLL_RST_COUNT_value<7 : 0> on block MYCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   myRAM/top0/controller0/ddr_address1_mux0006<12 : 0> on block MYCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus user_input_address<25 : 0> on block
   MYCPU is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus user_input_address_mux0000<25 : 0> on
   block MYCPU is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file MYCPU.edif ...
ngc2edif: Total memory usage is 70648 kilobytes

Release 12.2 - ngc2edif M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Release 12.2 - ngc2edif M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Reading design fifo_generator_v6_1.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_generator_v6_1.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/grf.rf/rstblk/rd_rst_reg<2 : 0> on
   block fifo_generator_v6_1_fifo_generator_v6_1_xst_1 is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file fifo_generator_v6_1.edif ...
ngc2edif: Total memory usage is 54456 kilobytes

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-Licensing 3] Your PlanAhead license expires in -96 day(s)
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\12.2\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\12.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\12.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
starting gui ...
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
