ble_pack PCH_PWRGD.count_RNIQOP84_0_8_LC_1_1_0 { PCH_PWRGD.count_RNIQOP84_0[8] }
ble_pack PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1_LC_1_1_1 { PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1 }
ble_pack PCH_PWRGD.count_RNIQOP84_8_LC_1_1_2 { PCH_PWRGD.count_RNIQOP84[8] }
ble_pack PCH_PWRGD.count_8_LC_1_1_3 { PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1_PCH_PWRGD.count_8_REP_LUT4_0, PCH_PWRGD.count[8] }
ble_pack PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1_LC_1_1_4 { PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1 }
ble_pack PCH_PWRGD.count_RNIOLO84_7_LC_1_1_5 { PCH_PWRGD.count_RNIOLO84[7] }
ble_pack PCH_PWRGD.count_7_LC_1_1_6 { PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1_PCH_PWRGD.count_7_REP_LUT4_0, PCH_PWRGD.count[7] }
ble_pack PCH_PWRGD.count_5_LC_1_1_7 { PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1_PCH_PWRGD.count_5_REP_LUT4_0, PCH_PWRGD.count[5] }
clb_pack LT_1_1 { PCH_PWRGD.count_RNIQOP84_0_8_LC_1_1_0, PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1_LC_1_1_1, PCH_PWRGD.count_RNIQOP84_8_LC_1_1_2, PCH_PWRGD.count_8_LC_1_1_3, PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1_LC_1_1_4, PCH_PWRGD.count_RNIOLO84_7_LC_1_1_5, PCH_PWRGD.count_7_LC_1_1_6, PCH_PWRGD.count_5_LC_1_1_7 }
set_location LT_1_1 1 1
ble_pack PCH_PWRGD.un2_count_1_cry_1_c_LC_1_2_0 { PCH_PWRGD.un2_count_1_cry_1_c }
ble_pack PCH_PWRGD.un2_count_1_cry_1_c_RNIJ66U1_LC_1_2_1 { PCH_PWRGD.un2_count_1_cry_1_c_RNIJ66U1, PCH_PWRGD.un2_count_1_cry_2_c }
ble_pack PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1_2_2 { PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_3_c }
ble_pack PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1_2_3 { PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_4_c }
ble_pack PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1_2_4 { PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_5_c }
ble_pack PCH_PWRGD.un2_count_1_cry_5_c_RNINEAU1_LC_1_2_5 { PCH_PWRGD.un2_count_1_cry_5_c_RNINEAU1, PCH_PWRGD.un2_count_1_cry_6_c }
ble_pack PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1_2_6 { PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_7_c }
ble_pack PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1_2_7 { PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_8_c }
clb_pack LT_1_2 { PCH_PWRGD.un2_count_1_cry_1_c_LC_1_2_0, PCH_PWRGD.un2_count_1_cry_1_c_RNIJ66U1_LC_1_2_1, PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1_2_2, PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1_2_3, PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1_2_4, PCH_PWRGD.un2_count_1_cry_5_c_RNINEAU1_LC_1_2_5, PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1_2_6, PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1_2_7 }
set_location LT_1_2 1 2
ble_pack PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1_3_0 { PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_9_c }
ble_pack PCH_PWRGD.un2_count_1_cry_9_c_RNIRMEU1_LC_1_3_1 { PCH_PWRGD.un2_count_1_cry_9_c_RNIRMEU1, PCH_PWRGD.un2_count_1_cry_10_c }
ble_pack PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1_3_2 { PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_11_c }
ble_pack PCH_PWRGD.un2_count_1_cry_11_c_RNI402P1_LC_1_3_3 { PCH_PWRGD.un2_count_1_cry_11_c_RNI402P1, PCH_PWRGD.un2_count_1_cry_12_c }
ble_pack PCH_PWRGD.un2_count_1_cry_12_c_RNIA8P7_LC_1_3_4 { PCH_PWRGD.un2_count_1_cry_12_c_RNIA8P7, PCH_PWRGD.un2_count_1_cry_13_c }
ble_pack PCH_PWRGD.un2_count_1_cry_13_c_RNIKP0C4_LC_1_3_5 { PCH_PWRGD.un2_count_1_cry_13_c_RNIKP0C4, PCH_PWRGD.un2_count_1_cry_14_c }
ble_pack PCH_PWRGD.un2_count_1_cry_14_c_RNI765P1_LC_1_3_6 { PCH_PWRGD.un2_count_1_cry_14_c_RNI765P1 }
ble_pack PCH_PWRGD.count_RNIELSI2_14_LC_1_3_7 { PCH_PWRGD.count_RNIELSI2[14] }
clb_pack LT_1_3 { PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1_3_0, PCH_PWRGD.un2_count_1_cry_9_c_RNIRMEU1_LC_1_3_1, PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1_3_2, PCH_PWRGD.un2_count_1_cry_11_c_RNI402P1_LC_1_3_3, PCH_PWRGD.un2_count_1_cry_12_c_RNIA8P7_LC_1_3_4, PCH_PWRGD.un2_count_1_cry_13_c_RNIKP0C4_LC_1_3_5, PCH_PWRGD.un2_count_1_cry_14_c_RNI765P1_LC_1_3_6, PCH_PWRGD.count_RNIELSI2_14_LC_1_3_7 }
set_location LT_1_3 1 3
ble_pack PCH_PWRGD.count_RNIIMVB4_13_LC_1_4_0 { PCH_PWRGD.count_RNIIMVB4[13] }
ble_pack PCH_PWRGD.count_13_LC_1_4_1 { PCH_PWRGD.count_RNO[13], PCH_PWRGD.count[13] }
ble_pack PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1_LC_1_4_2 { PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1 }
ble_pack PCH_PWRGD.count_RNIG9K84_3_LC_1_4_3 { PCH_PWRGD.count_RNIG9K84[3] }
ble_pack PCH_PWRGD.count_3_LC_1_4_4 { PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1_PCH_PWRGD.count_3_REP_LUT4_0, PCH_PWRGD.count[3] }
ble_pack PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1_LC_1_4_5 { PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1 }
ble_pack PCH_PWRGD.count_RNIICL84_4_LC_1_4_6 { PCH_PWRGD.count_RNIICL84[4] }
ble_pack PCH_PWRGD.count_4_LC_1_4_7 { PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1_PCH_PWRGD.count_4_REP_LUT4_0, PCH_PWRGD.count[4] }
clb_pack LT_1_4 { PCH_PWRGD.count_RNIIMVB4_13_LC_1_4_0, PCH_PWRGD.count_13_LC_1_4_1, PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1_LC_1_4_2, PCH_PWRGD.count_RNIG9K84_3_LC_1_4_3, PCH_PWRGD.count_3_LC_1_4_4, PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1_LC_1_4_5, PCH_PWRGD.count_RNIICL84_4_LC_1_4_6, PCH_PWRGD.count_4_LC_1_4_7 }
set_location LT_1_4 1 4
ble_pack HDA_STRAP.count_0_LC_1_5_0 { HDA_STRAP.count_RNO[0], HDA_STRAP.count[0] }
ble_pack HDA_STRAP.count_16_LC_1_5_1 { HDA_STRAP.count_RNO[16], HDA_STRAP.count[16] }
ble_pack HDA_STRAP.count_10_LC_1_5_2 { HDA_STRAP.count_RNO[10], HDA_STRAP.count[10] }
ble_pack HDA_STRAP.count_RNI4CB61_17_LC_1_5_3 { HDA_STRAP.count_RNI4CB61[17] }
ble_pack HDA_STRAP.count_RNIH7IR1_10_LC_1_5_4 { HDA_STRAP.count_RNIH7IR1[10] }
ble_pack HDA_STRAP.count_RNI2L821_2_LC_1_5_5 { HDA_STRAP.count_RNI2L821[2] }
ble_pack HDA_STRAP.count_RNIB5IA5_2_LC_1_5_6 { HDA_STRAP.count_RNIB5IA5[2] }
ble_pack HDA_STRAP.count_11_LC_1_5_7 { HDA_STRAP.count_RNO[11], HDA_STRAP.count[11] }
clb_pack LT_1_5 { HDA_STRAP.count_0_LC_1_5_0, HDA_STRAP.count_16_LC_1_5_1, HDA_STRAP.count_10_LC_1_5_2, HDA_STRAP.count_RNI4CB61_17_LC_1_5_3, HDA_STRAP.count_RNIH7IR1_10_LC_1_5_4, HDA_STRAP.count_RNI2L821_2_LC_1_5_5, HDA_STRAP.count_RNIB5IA5_2_LC_1_5_6, HDA_STRAP.count_11_LC_1_5_7 }
set_location LT_1_5 1 5
ble_pack HDA_STRAP.un1_count_1_cry_0_c_LC_1_6_0 { HDA_STRAP.un1_count_1_cry_0_c }
ble_pack HDA_STRAP.count_1_LC_1_6_1 { HDA_STRAP.count_RNO[1], HDA_STRAP.count[1], HDA_STRAP.un1_count_1_cry_1_c }
ble_pack HDA_STRAP.count_2_LC_1_6_2 { HDA_STRAP.count_RNO[2], HDA_STRAP.count[2], HDA_STRAP.un1_count_1_cry_2_c }
ble_pack HDA_STRAP.count_3_LC_1_6_3 { HDA_STRAP.count_RNO[3], HDA_STRAP.count[3], HDA_STRAP.un1_count_1_cry_3_c }
ble_pack HDA_STRAP.count_4_LC_1_6_4 { HDA_STRAP.count_RNO[4], HDA_STRAP.count[4], HDA_STRAP.un1_count_1_cry_4_c }
ble_pack HDA_STRAP.count_5_LC_1_6_5 { HDA_STRAP.count_RNO[5], HDA_STRAP.count[5], HDA_STRAP.un1_count_1_cry_5_c }
ble_pack HDA_STRAP.un1_count_1_cry_5_THRU_LUT4_0_LC_1_6_6 { HDA_STRAP.un1_count_1_cry_5_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_6_c }
ble_pack HDA_STRAP.count_7_LC_1_6_7 { HDA_STRAP.count_RNO[7], HDA_STRAP.count[7], HDA_STRAP.un1_count_1_cry_7_c }
clb_pack LT_1_6 { HDA_STRAP.un1_count_1_cry_0_c_LC_1_6_0, HDA_STRAP.count_1_LC_1_6_1, HDA_STRAP.count_2_LC_1_6_2, HDA_STRAP.count_3_LC_1_6_3, HDA_STRAP.count_4_LC_1_6_4, HDA_STRAP.count_5_LC_1_6_5, HDA_STRAP.un1_count_1_cry_5_THRU_LUT4_0_LC_1_6_6, HDA_STRAP.count_7_LC_1_6_7 }
set_location LT_1_6 1 6
ble_pack HDA_STRAP.un1_count_1_cry_7_THRU_LUT4_0_LC_1_7_0 { HDA_STRAP.un1_count_1_cry_7_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_8_c }
ble_pack HDA_STRAP.count_9_LC_1_7_1 { HDA_STRAP.count_RNO[9], HDA_STRAP.count[9], HDA_STRAP.un1_count_1_cry_9_c }
ble_pack HDA_STRAP.un1_count_1_cry_9_THRU_LUT4_0_LC_1_7_2 { HDA_STRAP.un1_count_1_cry_9_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_10_c }
ble_pack HDA_STRAP.un1_count_1_cry_10_THRU_LUT4_0_LC_1_7_3 { HDA_STRAP.un1_count_1_cry_10_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_11_c }
ble_pack HDA_STRAP.count_12_LC_1_7_4 { HDA_STRAP.count_RNO[12], HDA_STRAP.count[12], HDA_STRAP.un1_count_1_cry_12_c }
ble_pack HDA_STRAP.count_13_LC_1_7_5 { HDA_STRAP.count_RNO[13], HDA_STRAP.count[13], HDA_STRAP.un1_count_1_cry_13_c }
ble_pack HDA_STRAP.count_14_LC_1_7_6 { HDA_STRAP.count_RNO[14], HDA_STRAP.count[14], HDA_STRAP.un1_count_1_cry_14_c }
ble_pack HDA_STRAP.count_15_LC_1_7_7 { HDA_STRAP.count_RNO[15], HDA_STRAP.count[15], HDA_STRAP.un1_count_1_cry_15_c }
clb_pack LT_1_7 { HDA_STRAP.un1_count_1_cry_7_THRU_LUT4_0_LC_1_7_0, HDA_STRAP.count_9_LC_1_7_1, HDA_STRAP.un1_count_1_cry_9_THRU_LUT4_0_LC_1_7_2, HDA_STRAP.un1_count_1_cry_10_THRU_LUT4_0_LC_1_7_3, HDA_STRAP.count_12_LC_1_7_4, HDA_STRAP.count_13_LC_1_7_5, HDA_STRAP.count_14_LC_1_7_6, HDA_STRAP.count_15_LC_1_7_7 }
set_location LT_1_7 1 7
ble_pack HDA_STRAP.un1_count_1_cry_15_THRU_LUT4_0_LC_1_8_0 { HDA_STRAP.un1_count_1_cry_15_THRU_LUT4_0, HDA_STRAP.un1_count_1_cry_16_c }
ble_pack HDA_STRAP.count_17_LC_1_8_1 { HDA_STRAP.count_RNO[17], HDA_STRAP.count[17] }
clb_pack LT_1_8 { HDA_STRAP.un1_count_1_cry_15_THRU_LUT4_0_LC_1_8_0, HDA_STRAP.count_17_LC_1_8_1 }
set_location LT_1_8 1 8
ble_pack POWERLED.count_clk_RNI399J_4_LC_1_9_0 { POWERLED.count_clk_RNI399J[4] }
ble_pack POWERLED.count_clk_4_LC_1_9_1 { POWERLED.count_clk_4_THRU_LUT4_0, POWERLED.count_clk[4] }
ble_pack POWERLED.count_clk_13_LC_1_9_3 { POWERLED.count_clk_13_THRU_LUT4_0, POWERLED.count_clk[13] }
ble_pack POWERLED.count_clk_RNI7JKB_15_LC_1_9_4 { POWERLED.count_clk_RNI7JKB[15] }
ble_pack POWERLED.count_clk_15_LC_1_9_5 { POWERLED.count_clk_15_THRU_LUT4_0, POWERLED.count_clk[15] }
ble_pack POWERLED.count_clk_RNIM1VB_10_LC_1_9_6 { POWERLED.count_clk_RNIM1VB[10] }
ble_pack POWERLED.count_clk_10_LC_1_9_7 { POWERLED.count_clk_10_THRU_LUT4_0, POWERLED.count_clk[10] }
clb_pack LT_1_9 { POWERLED.count_clk_RNI399J_4_LC_1_9_0, POWERLED.count_clk_4_LC_1_9_1, POWERLED.count_clk_13_LC_1_9_3, POWERLED.count_clk_RNI7JKB_15_LC_1_9_4, POWERLED.count_clk_15_LC_1_9_5, POWERLED.count_clk_RNIM1VB_10_LC_1_9_6, POWERLED.count_clk_10_LC_1_9_7 }
set_location LT_1_9 1 9
ble_pack POWERLED.count_clk_RNI5GJB_14_LC_1_10_0 { POWERLED.count_clk_RNI5GJB[14] }
ble_pack POWERLED.count_clk_RNI_15_LC_1_10_1 { POWERLED.count_clk_RNI[15] }
ble_pack POWERLED.count_clk_RNI_11_LC_1_10_2 { POWERLED.count_clk_RNI[11] }
ble_pack POWERLED.count_clk_RNIV6GB_11_LC_1_10_3 { POWERLED.count_clk_RNIV6GB[11] }
ble_pack POWERLED.count_clk_14_LC_1_10_4 { POWERLED.count_clk_14_THRU_LUT4_0, POWERLED.count_clk[14] }
ble_pack POWERLED.count_clk_RNI1AHB_12_LC_1_10_5 { POWERLED.count_clk_RNI1AHB[12] }
ble_pack POWERLED.count_clk_11_LC_1_10_6 { POWERLED.count_clk_11_THRU_LUT4_0, POWERLED.count_clk[11] }
ble_pack POWERLED.count_clk_12_LC_1_10_7 { POWERLED.count_clk_12_THRU_LUT4_0, POWERLED.count_clk[12] }
clb_pack LT_1_10 { POWERLED.count_clk_RNI5GJB_14_LC_1_10_0, POWERLED.count_clk_RNI_15_LC_1_10_1, POWERLED.count_clk_RNI_11_LC_1_10_2, POWERLED.count_clk_RNIV6GB_11_LC_1_10_3, POWERLED.count_clk_14_LC_1_10_4, POWERLED.count_clk_RNI1AHB_12_LC_1_10_5, POWERLED.count_clk_11_LC_1_10_6, POWERLED.count_clk_12_LC_1_10_7 }
set_location LT_1_10 1 10
ble_pack POWERLED.un1_count_clk_2_cry_1_c_LC_1_11_0 { POWERLED.un1_count_clk_2_cry_1_c }
ble_pack POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_1_11_1 { POWERLED.un1_count_clk_2_cry_1_c_RNILBH2, POWERLED.un1_count_clk_2_cry_2_c }
ble_pack POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_1_11_2 { POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2, POWERLED.un1_count_clk_2_cry_3_c }
ble_pack POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_1_11_3 { POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2, POWERLED.un1_count_clk_2_cry_4_c }
ble_pack POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_1_11_4 { POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2, POWERLED.un1_count_clk_2_cry_5_c }
ble_pack POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_1_11_5 { POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2, POWERLED.un1_count_clk_2_cry_6_c }
ble_pack POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_1_11_6 { POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2, POWERLED.un1_count_clk_2_cry_7_c }
ble_pack POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_1_11_7 { POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2, POWERLED.un1_count_clk_2_cry_8_c }
clb_pack LT_1_11 { POWERLED.un1_count_clk_2_cry_1_c_LC_1_11_0, POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_1_11_1, POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_1_11_2, POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_1_11_3, POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_1_11_4, POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_1_11_5, POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_1_11_6, POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_1_11_7 }
set_location LT_1_11 1 11
ble_pack POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_1_12_0 { POWERLED.un1_count_clk_2_cry_8_c_RNISPO2, POWERLED.un1_count_clk_2_cry_9_c }
ble_pack POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_1_12_1 { POWERLED.un1_count_clk_2_cry_9_c_RNITRP2, POWERLED.un1_count_clk_2_cry_10_c }
ble_pack POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_1_12_2 { POWERLED.un1_count_clk_2_cry_10_c_RNI50B2, POWERLED.un1_count_clk_2_cry_11_c }
ble_pack POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_1_12_3 { POWERLED.un1_count_clk_2_cry_11_c_RNI62C2, POWERLED.un1_count_clk_2_cry_12_c }
ble_pack POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_1_12_4 { POWERLED.un1_count_clk_2_cry_12_c_RNI74D2, POWERLED.un1_count_clk_2_cry_13_c }
ble_pack POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_1_12_5 { POWERLED.un1_count_clk_2_cry_13_c_RNI86E2, POWERLED.un1_count_clk_2_cry_14_c }
ble_pack POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_1_12_6 { POWERLED.un1_count_clk_2_cry_14_c_RNI98F2 }
ble_pack POWERLED.count_clk_RNI3DIB_13_LC_1_12_7 { POWERLED.count_clk_RNI3DIB[13] }
clb_pack LT_1_12 { POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_1_12_0, POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_1_12_1, POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_1_12_2, POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_1_12_3, POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_1_12_4, POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_1_12_5, POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_1_12_6, POWERLED.count_clk_RNI3DIB_13_LC_1_12_7 }
set_location LT_1_12 1 12
ble_pack COUNTER.counter_1_cry_1_c_LC_1_13_0 { COUNTER.counter_1_cry_1_c }
ble_pack COUNTER.counter_1_cry_1_THRU_LUT4_0_LC_1_13_1 { COUNTER.counter_1_cry_1_THRU_LUT4_0, COUNTER.counter_1_cry_2_c }
ble_pack COUNTER.counter_1_cry_2_THRU_LUT4_0_LC_1_13_2 { COUNTER.counter_1_cry_2_THRU_LUT4_0, COUNTER.counter_1_cry_3_c }
ble_pack COUNTER.counter_1_cry_3_THRU_LUT4_0_LC_1_13_3 { COUNTER.counter_1_cry_3_THRU_LUT4_0, COUNTER.counter_1_cry_4_c }
ble_pack COUNTER.counter_1_cry_4_THRU_LUT4_0_LC_1_13_4 { COUNTER.counter_1_cry_4_THRU_LUT4_0, COUNTER.counter_1_cry_5_c }
ble_pack COUNTER.counter_1_cry_5_THRU_LUT4_0_LC_1_13_5 { COUNTER.counter_1_cry_5_THRU_LUT4_0, COUNTER.counter_1_cry_6_c }
ble_pack COUNTER.counter_7_LC_1_13_6 { COUNTER.counter_RNO[7], COUNTER.counter[7], COUNTER.counter_1_cry_7_c }
ble_pack COUNTER.counter_8_LC_1_13_7 { COUNTER.counter_RNO[8], COUNTER.counter[8], COUNTER.counter_1_cry_8_c }
clb_pack LT_1_13 { COUNTER.counter_1_cry_1_c_LC_1_13_0, COUNTER.counter_1_cry_1_THRU_LUT4_0_LC_1_13_1, COUNTER.counter_1_cry_2_THRU_LUT4_0_LC_1_13_2, COUNTER.counter_1_cry_3_THRU_LUT4_0_LC_1_13_3, COUNTER.counter_1_cry_4_THRU_LUT4_0_LC_1_13_4, COUNTER.counter_1_cry_5_THRU_LUT4_0_LC_1_13_5, COUNTER.counter_7_LC_1_13_6, COUNTER.counter_8_LC_1_13_7 }
set_location LT_1_13 1 13
ble_pack COUNTER.counter_9_LC_1_14_0 { COUNTER.counter_RNO[9], COUNTER.counter[9], COUNTER.counter_1_cry_9_c }
ble_pack COUNTER.counter_10_LC_1_14_1 { COUNTER.counter_RNO[10], COUNTER.counter[10], COUNTER.counter_1_cry_10_c }
ble_pack COUNTER.counter_11_LC_1_14_2 { COUNTER.counter_RNO[11], COUNTER.counter[11], COUNTER.counter_1_cry_11_c }
ble_pack COUNTER.counter_12_LC_1_14_3 { COUNTER.counter_RNO[12], COUNTER.counter[12], COUNTER.counter_1_cry_12_c }
ble_pack COUNTER.counter_13_LC_1_14_4 { COUNTER.counter_RNO[13], COUNTER.counter[13], COUNTER.counter_1_cry_13_c }
ble_pack COUNTER.counter_14_LC_1_14_5 { COUNTER.counter_RNO[14], COUNTER.counter[14], COUNTER.counter_1_cry_14_c }
ble_pack COUNTER.counter_15_LC_1_14_6 { COUNTER.counter_RNO[15], COUNTER.counter[15], COUNTER.counter_1_cry_15_c }
ble_pack COUNTER.counter_16_LC_1_14_7 { COUNTER.counter_RNO[16], COUNTER.counter[16], COUNTER.counter_1_cry_16_c }
clb_pack LT_1_14 { COUNTER.counter_9_LC_1_14_0, COUNTER.counter_10_LC_1_14_1, COUNTER.counter_11_LC_1_14_2, COUNTER.counter_12_LC_1_14_3, COUNTER.counter_13_LC_1_14_4, COUNTER.counter_14_LC_1_14_5, COUNTER.counter_15_LC_1_14_6, COUNTER.counter_16_LC_1_14_7 }
set_location LT_1_14 1 14
ble_pack COUNTER.counter_17_LC_1_15_0 { COUNTER.counter_RNO[17], COUNTER.counter[17], COUNTER.counter_1_cry_17_c }
ble_pack COUNTER.counter_18_LC_1_15_1 { COUNTER.counter_RNO[18], COUNTER.counter[18], COUNTER.counter_1_cry_18_c }
ble_pack COUNTER.counter_19_LC_1_15_2 { COUNTER.counter_RNO[19], COUNTER.counter[19], COUNTER.counter_1_cry_19_c }
ble_pack COUNTER.counter_20_LC_1_15_3 { COUNTER.counter_RNO[20], COUNTER.counter[20], COUNTER.counter_1_cry_20_c }
ble_pack COUNTER.counter_21_LC_1_15_4 { COUNTER.counter_RNO[21], COUNTER.counter[21], COUNTER.counter_1_cry_21_c }
ble_pack COUNTER.counter_22_LC_1_15_5 { COUNTER.counter_RNO[22], COUNTER.counter[22], COUNTER.counter_1_cry_22_c }
ble_pack COUNTER.counter_23_LC_1_15_6 { COUNTER.counter_RNO[23], COUNTER.counter[23], COUNTER.counter_1_cry_23_c }
ble_pack COUNTER.counter_24_LC_1_15_7 { COUNTER.counter_RNO[24], COUNTER.counter[24], COUNTER.counter_1_cry_24_c }
clb_pack LT_1_15 { COUNTER.counter_17_LC_1_15_0, COUNTER.counter_18_LC_1_15_1, COUNTER.counter_19_LC_1_15_2, COUNTER.counter_20_LC_1_15_3, COUNTER.counter_21_LC_1_15_4, COUNTER.counter_22_LC_1_15_5, COUNTER.counter_23_LC_1_15_6, COUNTER.counter_24_LC_1_15_7 }
set_location LT_1_15 1 15
ble_pack COUNTER.counter_25_LC_1_16_0 { COUNTER.counter_RNO[25], COUNTER.counter[25], COUNTER.counter_1_cry_25_c }
ble_pack COUNTER.counter_26_LC_1_16_1 { COUNTER.counter_RNO[26], COUNTER.counter[26], COUNTER.counter_1_cry_26_c }
ble_pack COUNTER.counter_27_LC_1_16_2 { COUNTER.counter_RNO[27], COUNTER.counter[27], COUNTER.counter_1_cry_27_c }
ble_pack COUNTER.counter_28_LC_1_16_3 { COUNTER.counter_RNO[28], COUNTER.counter[28], COUNTER.counter_1_cry_28_c }
ble_pack COUNTER.counter_29_LC_1_16_4 { COUNTER.counter_RNO[29], COUNTER.counter[29], COUNTER.counter_1_cry_29_c }
ble_pack COUNTER.counter_30_LC_1_16_5 { COUNTER.counter_RNO[30], COUNTER.counter[30], COUNTER.counter_1_cry_30_c }
ble_pack COUNTER.counter_31_LC_1_16_6 { COUNTER.counter_RNO[31], COUNTER.counter[31] }
clb_pack LT_1_16 { COUNTER.counter_25_LC_1_16_0, COUNTER.counter_26_LC_1_16_1, COUNTER.counter_27_LC_1_16_2, COUNTER.counter_28_LC_1_16_3, COUNTER.counter_29_LC_1_16_4, COUNTER.counter_30_LC_1_16_5, COUNTER.counter_31_LC_1_16_6 }
set_location LT_1_16 1 16
ble_pack PCH_PWRGD.count_0_LC_2_1_0 { PCH_PWRGD.count_RNI6HKKG_1_PCH_PWRGD.count_0_REP_LUT4_0, PCH_PWRGD.count[0] }
ble_pack PCH_PWRGD.count_RNIRP9H1_1_LC_2_1_1 { PCH_PWRGD.count_RNIRP9H1[1] }
ble_pack PCH_PWRGD.count_RNILOMR3_1_LC_2_1_2 { PCH_PWRGD.count_RNILOMR3[1] }
ble_pack PCH_PWRGD.count_1_LC_2_1_3 { PCH_PWRGD.count_RNIRP9H1_1_PCH_PWRGD.count_1_REP_LUT4_0, PCH_PWRGD.count[1] }
ble_pack PCH_PWRGD.count_RNI6HKKG_1_LC_2_1_4 { PCH_PWRGD.count_RNI6HKKG[1] }
ble_pack PCH_PWRGD.count_RNIVE1VI_0_LC_2_1_5 { PCH_PWRGD.count_RNIVE1VI[0] }
ble_pack PCH_PWRGD.count_RNI_0_LC_2_1_6 { PCH_PWRGD.count_RNI[0] }
ble_pack PCH_PWRGD.count_RNIBNA3F_0_1_LC_2_1_7 { PCH_PWRGD.count_RNIBNA3F_0[1] }
clb_pack LT_2_1 { PCH_PWRGD.count_0_LC_2_1_0, PCH_PWRGD.count_RNIRP9H1_1_LC_2_1_1, PCH_PWRGD.count_RNILOMR3_1_LC_2_1_2, PCH_PWRGD.count_1_LC_2_1_3, PCH_PWRGD.count_RNI6HKKG_1_LC_2_1_4, PCH_PWRGD.count_RNIVE1VI_0_LC_2_1_5, PCH_PWRGD.count_RNI_0_LC_2_1_6, PCH_PWRGD.count_RNIBNA3F_0_1_LC_2_1_7 }
set_location LT_2_1 2 1
ble_pack PCH_PWRGD.count_RNIELSI2_0_14_LC_2_2_0 { PCH_PWRGD.count_RNIELSI2_0[14] }
ble_pack PCH_PWRGD.count_RNILOMR3_0_1_LC_2_2_1 { PCH_PWRGD.count_RNILOMR3_0[1] }
ble_pack PCH_PWRGD.count_RNIBNA3F_1_LC_2_2_2 { PCH_PWRGD.count_RNIBNA3F[1] }
ble_pack PCH_PWRGD.count_14_LC_2_2_4 { PCH_PWRGD.count_14_THRU_LUT4_0, PCH_PWRGD.count[14] }
ble_pack PCH_PWRGD.count_RNIEGTB4_0_11_LC_2_2_5 { PCH_PWRGD.count_RNIEGTB4_0[11] }
ble_pack PCH_PWRGD.count_RNIEGTB4_11_LC_2_2_6 { PCH_PWRGD.count_RNIEGTB4[11] }
ble_pack PCH_PWRGD.count_11_LC_2_2_7 { PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_PCH_PWRGD.count_11_REP_LUT4_0, PCH_PWRGD.count[11] }
clb_pack LT_2_2 { PCH_PWRGD.count_RNIELSI2_0_14_LC_2_2_0, PCH_PWRGD.count_RNILOMR3_0_1_LC_2_2_1, PCH_PWRGD.count_RNIBNA3F_1_LC_2_2_2, PCH_PWRGD.count_14_LC_2_2_4, PCH_PWRGD.count_RNIEGTB4_0_11_LC_2_2_5, PCH_PWRGD.count_RNIEGTB4_11_LC_2_2_6, PCH_PWRGD.count_11_LC_2_2_7 }
set_location LT_2_2 2 2
ble_pack PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_3_0 { PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1 }
ble_pack PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1_LC_2_3_1 { PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1 }
ble_pack PCH_PWRGD.count_RNIKFM84_5_LC_2_3_2 { PCH_PWRGD.count_RNIKFM84[5] }
ble_pack PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1_LC_2_3_3 { PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1 }
ble_pack PCH_PWRGD.count_RNISRQ84_9_LC_2_3_4 { PCH_PWRGD.count_RNISRQ84[9] }
ble_pack PCH_PWRGD.count_9_LC_2_3_5 { PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1_PCH_PWRGD.count_9_REP_LUT4_0, PCH_PWRGD.count[9] }
ble_pack PCH_PWRGD.count_RNIGJUB4_12_LC_2_3_6 { PCH_PWRGD.count_RNIGJUB4[12] }
ble_pack PCH_PWRGD.count_RNIMIN84_6_LC_2_3_7 { PCH_PWRGD.count_RNIMIN84[6] }
clb_pack LT_2_3 { PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_3_0, PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1_LC_2_3_1, PCH_PWRGD.count_RNIKFM84_5_LC_2_3_2, PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1_LC_2_3_3, PCH_PWRGD.count_RNISRQ84_9_LC_2_3_4, PCH_PWRGD.count_9_LC_2_3_5, PCH_PWRGD.count_RNIGJUB4_12_LC_2_3_6, PCH_PWRGD.count_RNIMIN84_6_LC_2_3_7 }
set_location LT_2_3 2 3
ble_pack PCH_PWRGD.count_2_LC_2_4_0 { PCH_PWRGD.count_2_THRU_LUT4_0, PCH_PWRGD.count[2] }
ble_pack PCH_PWRGD.count_10_LC_2_4_1 { PCH_PWRGD.count_10_THRU_LUT4_0, PCH_PWRGD.count[10] }
ble_pack PCH_PWRGD.count_RNIE6J84_2_LC_2_4_2 { PCH_PWRGD.count_RNIE6J84[2] }
ble_pack PCH_PWRGD.curr_state_RNISDK72_0_LC_2_4_3 { PCH_PWRGD.curr_state_RNISDK72[0] }
ble_pack PCH_PWRGD.count_RNI58BH4_10_LC_2_4_4 { PCH_PWRGD.count_RNI58BH4[10] }
ble_pack PCH_PWRGD.count_RNI_2_LC_2_4_5 { PCH_PWRGD.count_RNI[2] }
ble_pack PCH_PWRGD.count_RNI_3_LC_2_4_6 { PCH_PWRGD.count_RNI[3] }
ble_pack PCH_PWRGD.count_12_LC_2_4_7 { PCH_PWRGD.count_12_THRU_LUT4_0, PCH_PWRGD.count[12] }
clb_pack LT_2_4 { PCH_PWRGD.count_2_LC_2_4_0, PCH_PWRGD.count_10_LC_2_4_1, PCH_PWRGD.count_RNIE6J84_2_LC_2_4_2, PCH_PWRGD.curr_state_RNISDK72_0_LC_2_4_3, PCH_PWRGD.count_RNI58BH4_10_LC_2_4_4, PCH_PWRGD.count_RNI_2_LC_2_4_5, PCH_PWRGD.count_RNI_3_LC_2_4_6, PCH_PWRGD.count_12_LC_2_4_7 }
set_location LT_2_4 2 4
ble_pack PCH_PWRGD.curr_state_0_LC_2_5_0 { PCH_PWRGD.curr_state_7_1_0__m4_0_PCH_PWRGD.curr_state_0_REP_LUT4_0, PCH_PWRGD.curr_state[0] }
ble_pack PCH_PWRGD.curr_state_1_LC_2_5_1 { PCH_PWRGD.curr_state_7_1_0_.N_205_i, PCH_PWRGD.curr_state[1] }
ble_pack PCH_PWRGD.curr_state_7_1_0__m4_0_LC_2_5_2 { PCH_PWRGD.curr_state_7_1_0_.m4_0 }
ble_pack PCH_PWRGD.curr_state_RNIB48V1_0_LC_2_5_3 { PCH_PWRGD.curr_state_RNIB48V1[0] }
ble_pack PCH_PWRGD.curr_state_7_1_0__m6_i_LC_2_5_4 { PCH_PWRGD.curr_state_7_1_0_.m6_i }
ble_pack PCH_PWRGD.curr_state_RNIVGBJ_1_LC_2_5_5 { PCH_PWRGD.curr_state_RNIVGBJ[1] }
ble_pack PCH_PWRGD.curr_state_RNI_1_LC_2_5_6 { PCH_PWRGD.curr_state_RNI[1] }
ble_pack PCH_PWRGD.curr_state_RNIRP9H1_0_LC_2_5_7 { PCH_PWRGD.curr_state_RNIRP9H1[0] }
clb_pack LT_2_5 { PCH_PWRGD.curr_state_0_LC_2_5_0, PCH_PWRGD.curr_state_1_LC_2_5_1, PCH_PWRGD.curr_state_7_1_0__m4_0_LC_2_5_2, PCH_PWRGD.curr_state_RNIB48V1_0_LC_2_5_3, PCH_PWRGD.curr_state_7_1_0__m6_i_LC_2_5_4, PCH_PWRGD.curr_state_RNIVGBJ_1_LC_2_5_5, PCH_PWRGD.curr_state_RNI_1_LC_2_5_6, PCH_PWRGD.curr_state_RNIRP9H1_0_LC_2_5_7 }
set_location LT_2_5 2 5
ble_pack PCH_PWRGD.delayed_vccin_ok_RNIS3IU2_LC_2_6_0 { PCH_PWRGD.delayed_vccin_ok_RNIS3IU2 }
ble_pack PCH_PWRGD.curr_state_RNIDKSB1_1_LC_2_6_1 { PCH_PWRGD.curr_state_RNIDKSB1[1] }
ble_pack PCH_PWRGD.curr_state_RNI_0_0_LC_2_6_2 { PCH_PWRGD.curr_state_RNI_0[0] }
ble_pack PCH_PWRGD.delayed_vccin_ok_RNIT2822_LC_2_6_3 { PCH_PWRGD.delayed_vccin_ok_RNIT2822 }
ble_pack HDA_STRAP.curr_state_RNO_0_0_LC_2_6_4 { HDA_STRAP.curr_state_RNO_0[0] }
ble_pack HDA_STRAP.curr_state_0_LC_2_6_5 { HDA_STRAP.curr_state_RNO[0], HDA_STRAP.curr_state[0] }
ble_pack HDA_STRAP.curr_state_RNIH91A_0_LC_2_6_6 { HDA_STRAP.curr_state_RNIH91A[0] }
ble_pack HDA_STRAP.curr_state_RNIH91A_0_0_LC_2_6_7 { HDA_STRAP.curr_state_RNIH91A_0[0] }
clb_pack LT_2_6 { PCH_PWRGD.delayed_vccin_ok_RNIS3IU2_LC_2_6_0, PCH_PWRGD.curr_state_RNIDKSB1_1_LC_2_6_1, PCH_PWRGD.curr_state_RNI_0_0_LC_2_6_2, PCH_PWRGD.delayed_vccin_ok_RNIT2822_LC_2_6_3, HDA_STRAP.curr_state_RNO_0_0_LC_2_6_4, HDA_STRAP.curr_state_0_LC_2_6_5, HDA_STRAP.curr_state_RNIH91A_0_LC_2_6_6, HDA_STRAP.curr_state_RNIH91A_0_0_LC_2_6_7 }
set_location LT_2_6 2 6
ble_pack HDA_STRAP.count_RNIBJB61_7_LC_2_7_0 { HDA_STRAP.count_RNIBJB61[7] }
ble_pack HDA_STRAP.count_RNIDLB61_6_LC_2_7_1 { HDA_STRAP.count_RNIDLB61[6] }
ble_pack HDA_STRAP.count_6_LC_2_7_2 { HDA_STRAP.count_RNO[6], HDA_STRAP.count[6] }
ble_pack HDA_STRAP.count_8_LC_2_7_3 { HDA_STRAP.count_RNO[8], HDA_STRAP.count[8] }
ble_pack HDA_STRAP.curr_state_RNO_0_2_LC_2_7_4 { HDA_STRAP.curr_state_RNO_0[2] }
ble_pack HDA_STRAP.curr_state_2_LC_2_7_5 { HDA_STRAP.curr_state_RNO[2], HDA_STRAP.curr_state[2] }
ble_pack HDA_STRAP.HDA_SDO_ATP_LC_2_7_6 { HDA_STRAP.HDA_SDO_ATP_RNO, HDA_STRAP.HDA_SDO_ATP }
ble_pack HDA_STRAP.curr_state_1_LC_2_7_7 { HDA_STRAP.curr_state_RNO[1], HDA_STRAP.curr_state[1] }
clb_pack LT_2_7 { HDA_STRAP.count_RNIBJB61_7_LC_2_7_0, HDA_STRAP.count_RNIDLB61_6_LC_2_7_1, HDA_STRAP.count_6_LC_2_7_2, HDA_STRAP.count_8_LC_2_7_3, HDA_STRAP.curr_state_RNO_0_2_LC_2_7_4, HDA_STRAP.curr_state_2_LC_2_7_5, HDA_STRAP.HDA_SDO_ATP_LC_2_7_6, HDA_STRAP.curr_state_1_LC_2_7_7 }
set_location LT_2_7 2 7
ble_pack PCH_PWRGD.count_0_sqmuxa_0_o2_1_LC_2_8_3 { PCH_PWRGD.count_0_sqmuxa_0_o2_1 }
clb_pack LT_2_8 { PCH_PWRGD.count_0_sqmuxa_0_o2_1_LC_2_8_3 }
set_location LT_2_8 2 8
ble_pack POWERLED.count_clk_RNI_2_LC_2_9_0 { POWERLED.count_clk_RNI[2] }
ble_pack POWERLED.count_clk_RNI_3_LC_2_9_1 { POWERLED.count_clk_RNI[3] }
ble_pack POWERLED.count_clk_3_LC_2_9_2 { POWERLED.count_clk_3_THRU_LUT4_0, POWERLED.count_clk[3] }
ble_pack POWERLED.count_clk_RNI168J_3_LC_2_9_3 { POWERLED.count_clk_RNI168J[3] }
ble_pack POWERLED.count_clk_RNI_0_2_LC_2_9_4 { POWERLED.count_clk_RNI_0[2] }
ble_pack POWERLED.count_clk_RNI_4_LC_2_9_5 { POWERLED.count_clk_RNI[4] }
ble_pack POWERLED.count_clk_RNI_7_LC_2_9_6 { POWERLED.count_clk_RNI[7] }
ble_pack POWERLED.count_clk_RNI_9_LC_2_9_7 { POWERLED.count_clk_RNI[9] }
clb_pack LT_2_9 { POWERLED.count_clk_RNI_2_LC_2_9_0, POWERLED.count_clk_RNI_3_LC_2_9_1, POWERLED.count_clk_3_LC_2_9_2, POWERLED.count_clk_RNI168J_3_LC_2_9_3, POWERLED.count_clk_RNI_0_2_LC_2_9_4, POWERLED.count_clk_RNI_4_LC_2_9_5, POWERLED.count_clk_RNI_7_LC_2_9_6, POWERLED.count_clk_RNI_9_LC_2_9_7 }
set_location LT_2_9 2 9
ble_pack POWERLED.func_state_RNIDPQG4_1_LC_2_10_0 { POWERLED.func_state_RNIDPQG4[1] }
ble_pack POWERLED.count_clk_RNI_0_0_LC_2_10_1 { POWERLED.count_clk_RNI_0[0] }
ble_pack POWERLED.count_clk_RNI8LLG_0_LC_2_10_2 { POWERLED.count_clk_RNI8LLG[0] }
ble_pack POWERLED.count_clk_1_LC_2_10_3 { POWERLED.count_clk_RNI_0_POWERLED.count_clk_1_REP_LUT4_0, POWERLED.count_clk[1] }
ble_pack POWERLED.count_clk_0_LC_2_10_4 { POWERLED.count_clk_RNI_0_0_POWERLED.count_clk_0_REP_LUT4_0, POWERLED.count_clk[0] }
ble_pack POWERLED.func_state_RNI5DLR_1_LC_2_10_5 { POWERLED.func_state_RNI5DLR[1] }
ble_pack POWERLED.func_state_RNI5DLR_0_1_LC_2_10_6 { POWERLED.func_state_RNI5DLR_0[1] }
ble_pack POWERLED.func_state_RNI5DLR_3_1_LC_2_10_7 { POWERLED.func_state_RNI5DLR_3[1] }
clb_pack LT_2_10 { POWERLED.func_state_RNIDPQG4_1_LC_2_10_0, POWERLED.count_clk_RNI_0_0_LC_2_10_1, POWERLED.count_clk_RNI8LLG_0_LC_2_10_2, POWERLED.count_clk_1_LC_2_10_3, POWERLED.count_clk_0_LC_2_10_4, POWERLED.func_state_RNI5DLR_1_LC_2_10_5, POWERLED.func_state_RNI5DLR_0_1_LC_2_10_6, POWERLED.func_state_RNI5DLR_3_1_LC_2_10_7 }
set_location LT_2_10 2 10
ble_pack POWERLED.count_clk_RNIDOEJ_9_LC_2_11_0 { POWERLED.count_clk_RNIDOEJ[9] }
ble_pack POWERLED.count_clk_RNI_1_LC_2_11_1 { POWERLED.count_clk_RNI[1] }
ble_pack POWERLED.count_clk_RNI5CAJ_5_LC_2_11_2 { POWERLED.count_clk_RNI5CAJ[5] }
ble_pack POWERLED.count_clk_RNI_0_1_LC_2_11_3 { POWERLED.count_clk_RNI_0[1] }
ble_pack POWERLED.count_clk_5_LC_2_11_4 { POWERLED.count_clk_5_THRU_LUT4_0, POWERLED.count_clk[5] }
ble_pack POWERLED.count_clk_RNI_0_LC_2_11_5 { POWERLED.count_clk_RNI[0] }
ble_pack POWERLED.count_clk_RNI9MLG_1_LC_2_11_6 { POWERLED.count_clk_RNI9MLG[1] }
ble_pack POWERLED.count_clk_9_LC_2_11_7 { POWERLED.count_clk_9_THRU_LUT4_0, POWERLED.count_clk[9] }
clb_pack LT_2_11 { POWERLED.count_clk_RNIDOEJ_9_LC_2_11_0, POWERLED.count_clk_RNI_1_LC_2_11_1, POWERLED.count_clk_RNI5CAJ_5_LC_2_11_2, POWERLED.count_clk_RNI_0_1_LC_2_11_3, POWERLED.count_clk_5_LC_2_11_4, POWERLED.count_clk_RNI_0_LC_2_11_5, POWERLED.count_clk_RNI9MLG_1_LC_2_11_6, POWERLED.count_clk_9_LC_2_11_7 }
set_location LT_2_11 2 11
ble_pack POWERLED.count_clk_RNI7FBJ_6_LC_2_12_0 { POWERLED.count_clk_RNI7FBJ[6] }
ble_pack POWERLED.count_clk_6_LC_2_12_1 { POWERLED.count_clk_6_THRU_LUT4_0, POWERLED.count_clk[6] }
ble_pack POWERLED.count_clk_RNIBLDJ_8_LC_2_12_2 { POWERLED.count_clk_RNIBLDJ[8] }
ble_pack POWERLED.count_clk_8_LC_2_12_3 { POWERLED.count_clk_8_THRU_LUT4_0, POWERLED.count_clk[8] }
ble_pack POWERLED.count_clk_RNIV27J_2_LC_2_12_4 { POWERLED.count_clk_RNIV27J[2] }
ble_pack POWERLED.count_clk_2_LC_2_12_5 { POWERLED.count_clk_2_THRU_LUT4_0, POWERLED.count_clk[2] }
ble_pack POWERLED.count_clk_RNI9ICJ_7_LC_2_12_6 { POWERLED.count_clk_RNI9ICJ[7] }
ble_pack POWERLED.count_clk_7_LC_2_12_7 { POWERLED.count_clk_7_THRU_LUT4_0, POWERLED.count_clk[7] }
clb_pack LT_2_12 { POWERLED.count_clk_RNI7FBJ_6_LC_2_12_0, POWERLED.count_clk_6_LC_2_12_1, POWERLED.count_clk_RNIBLDJ_8_LC_2_12_2, POWERLED.count_clk_8_LC_2_12_3, POWERLED.count_clk_RNIV27J_2_LC_2_12_4, POWERLED.count_clk_2_LC_2_12_5, POWERLED.count_clk_RNI9ICJ_7_LC_2_12_6, POWERLED.count_clk_7_LC_2_12_7 }
set_location LT_2_12 2 12
ble_pack COUNTER.tmp_0_LC_2_13_2 { COUNTER.tmp_0_RNO, COUNTER.tmp_0 }
ble_pack VPP_VDDQ.un1_vddq_en_LC_2_13_6 { VPP_VDDQ.un1_vddq_en }
clb_pack LT_2_13 { COUNTER.tmp_0_LC_2_13_2, VPP_VDDQ.un1_vddq_en_LC_2_13_6 }
set_location LT_2_13 2 13
ble_pack COUNTER.un4_counter_2_c_RNO_LC_2_14_0 { COUNTER.un4_counter_2_c_RNO }
ble_pack COUNTER.un4_counter_3_c_RNO_LC_2_14_1 { COUNTER.un4_counter_3_c_RNO }
ble_pack COUNTER.un4_counter_4_c_RNO_LC_2_14_2 { COUNTER.un4_counter_4_c_RNO }
ble_pack DSW_PWRGD.count_RNIH71P_2_LC_2_14_3 { DSW_PWRGD.count_RNIH71P[2] }
ble_pack DSW_PWRGD.count_RNIKA1P_1_LC_2_14_4 { DSW_PWRGD.count_RNIKA1P[1] }
clb_pack LT_2_14 { COUNTER.un4_counter_2_c_RNO_LC_2_14_0, COUNTER.un4_counter_3_c_RNO_LC_2_14_1, COUNTER.un4_counter_4_c_RNO_LC_2_14_2, DSW_PWRGD.count_RNIH71P_2_LC_2_14_3, DSW_PWRGD.count_RNIKA1P_1_LC_2_14_4 }
set_location LT_2_14 2 14
ble_pack DSW_PWRGD.count_RNIBCB91_0_LC_2_15_0 { DSW_PWRGD.count_RNIBCB91[0] }
ble_pack DSW_PWRGD.DSW_PWROK_LC_2_15_1 { DSW_PWRGD.DSW_PWROK_RNO, DSW_PWRGD.DSW_PWROK }
ble_pack DSW_PWRGD.curr_state_RNIADII_0_LC_2_15_2 { DSW_PWRGD.curr_state_RNIADII[0] }
ble_pack DSW_PWRGD.curr_state_0_LC_2_15_3 { DSW_PWRGD.curr_state_7_1_0_.m4, DSW_PWRGD.curr_state[0] }
ble_pack DSW_PWRGD.curr_state_1_LC_2_15_4 { DSW_PWRGD.curr_state_7_1_0_.m6, DSW_PWRGD.curr_state[1] }
ble_pack DSW_PWRGD.curr_state_RNILLF15_0_LC_2_15_5 { DSW_PWRGD.curr_state_RNILLF15[0] }
ble_pack POWERLED.G_28_LC_2_15_6 { POWERLED.G_28 }
ble_pack DSW_PWRGD.count_esr_RNO_0_15_LC_2_15_7 { DSW_PWRGD.count_esr_RNO_0[15] }
clb_pack LT_2_15 { DSW_PWRGD.count_RNIBCB91_0_LC_2_15_0, DSW_PWRGD.DSW_PWROK_LC_2_15_1, DSW_PWRGD.curr_state_RNIADII_0_LC_2_15_2, DSW_PWRGD.curr_state_0_LC_2_15_3, DSW_PWRGD.curr_state_1_LC_2_15_4, DSW_PWRGD.curr_state_RNILLF15_0_LC_2_15_5, POWERLED.G_28_LC_2_15_6, DSW_PWRGD.count_esr_RNO_0_15_LC_2_15_7 }
set_location LT_2_15 2 15
ble_pack DSW_PWRGD.count_esr_RNIR9FJ1_15_LC_2_16_0 { DSW_PWRGD.count_esr_RNIR9FJ1[15] }
ble_pack DSW_PWRGD.count_RNIB8TE4_0_LC_2_16_1 { DSW_PWRGD.count_RNIB8TE4[0] }
ble_pack COUNTER.un4_counter_5_c_RNO_LC_2_16_2 { COUNTER.un4_counter_5_c_RNO }
ble_pack COUNTER.un4_counter_7_c_RNO_LC_2_16_3 { COUNTER.un4_counter_7_c_RNO }
ble_pack COUNTER.un4_counter_6_c_RNO_LC_2_16_4 { COUNTER.un4_counter_6_c_RNO }
clb_pack LT_2_16 { DSW_PWRGD.count_esr_RNIR9FJ1_15_LC_2_16_0, DSW_PWRGD.count_RNIB8TE4_0_LC_2_16_1, COUNTER.un4_counter_5_c_RNO_LC_2_16_2, COUNTER.un4_counter_7_c_RNO_LC_2_16_3, COUNTER.un4_counter_6_c_RNO_LC_2_16_4 }
set_location LT_2_16 2 16
ble_pack POWERLED.curr_state_RNI1KAM_0_LC_4_1_0 { POWERLED.curr_state_RNI1KAM[0] }
ble_pack POWERLED.pwm_out_LC_4_1_1 { POWERLED.pwm_out_RNO, POWERLED.pwm_out }
ble_pack POWERLED.pwm_out_RNIB7P12_LC_4_1_2 { POWERLED.pwm_out_RNIB7P12 }
ble_pack POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_4_1_3 { POWERLED.un85_clk_100khz_cry_15_c_RNI }
ble_pack POWERLED.curr_state_RNI2P6L_0_LC_4_1_4 { POWERLED.curr_state_RNI2P6L[0] }
ble_pack POWERLED.curr_state_RNIE5D5_0_LC_4_1_5 { POWERLED.curr_state_RNIE5D5[0] }
ble_pack POWERLED.count_RNI_0_LC_4_1_6 { POWERLED.count_RNI[0] }
ble_pack POWERLED.count_RNIFAFE_0_LC_4_1_7 { POWERLED.count_RNIFAFE[0] }
clb_pack LT_4_1 { POWERLED.curr_state_RNI1KAM_0_LC_4_1_0, POWERLED.pwm_out_LC_4_1_1, POWERLED.pwm_out_RNIB7P12_LC_4_1_2, POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_4_1_3, POWERLED.curr_state_RNI2P6L_0_LC_4_1_4, POWERLED.curr_state_RNIE5D5_0_LC_4_1_5, POWERLED.count_RNI_0_LC_4_1_6, POWERLED.count_RNIFAFE_0_LC_4_1_7 }
set_location LT_4_1 4 1
ble_pack POWERLED.count_RNI_1_LC_4_2_0 { POWERLED.count_RNI[1] }
ble_pack POWERLED.count_RNIGBFE_1_LC_4_2_1 { POWERLED.count_RNIGBFE[1] }
ble_pack POWERLED.count_1_LC_4_2_2 { POWERLED.count_RNI_1_POWERLED.count_1_REP_LUT4_0, POWERLED.count[1] }
ble_pack POWERLED.count_0_LC_4_2_3 { POWERLED.count_RNI_0_POWERLED.count_0_REP_LUT4_0, POWERLED.count[0] }
ble_pack POWERLED.count_RNIUHGN_3_LC_4_2_4 { POWERLED.count_RNIUHGN[3] }
ble_pack POWERLED.count_3_LC_4_2_5 { POWERLED.count_3_THRU_LUT4_0, POWERLED.count[3] }
ble_pack POWERLED.count_RNIUI5O_12_LC_4_2_6 { POWERLED.count_RNIUI5O[12] }
ble_pack POWERLED.count_12_LC_4_2_7 { POWERLED.count_12_THRU_LUT4_0, POWERLED.count[12] }
clb_pack LT_4_2 { POWERLED.count_RNI_1_LC_4_2_0, POWERLED.count_RNIGBFE_1_LC_4_2_1, POWERLED.count_1_LC_4_2_2, POWERLED.count_0_LC_4_2_3, POWERLED.count_RNIUHGN_3_LC_4_2_4, POWERLED.count_3_LC_4_2_5, POWERLED.count_RNIUI5O_12_LC_4_2_6, POWERLED.count_12_LC_4_2_7 }
set_location LT_4_2 4 2
ble_pack PCH_PWRGD.count_RNIMS1C4_15_LC_4_3_0 { PCH_PWRGD.count_RNIMS1C4[15] }
ble_pack PCH_PWRGD.count_15_LC_4_3_1 { PCH_PWRGD.count_15_THRU_LUT4_0, PCH_PWRGD.count[15] }
ble_pack PCH_PWRGD.curr_state_RNIDKSB1_0_LC_4_3_2 { PCH_PWRGD.curr_state_RNIDKSB1[0] }
ble_pack PCH_PWRGD.curr_state_RNI_0_LC_4_3_3 { PCH_PWRGD.curr_state_RNI[0] }
ble_pack POWERLED.count_RNI0LHN_4_LC_4_3_4 { POWERLED.count_RNI0LHN[4] }
ble_pack POWERLED.count_RNI0M6O_13_LC_4_3_5 { POWERLED.count_RNI0M6O[13] }
ble_pack POWERLED.count_RNI2OIN_5_LC_4_3_6 { POWERLED.count_RNI2OIN[5] }
ble_pack POWERLED.count_RNI2P7O_14_LC_4_3_7 { POWERLED.count_RNI2P7O[14] }
clb_pack LT_4_3 { PCH_PWRGD.count_RNIMS1C4_15_LC_4_3_0, PCH_PWRGD.count_15_LC_4_3_1, PCH_PWRGD.curr_state_RNIDKSB1_0_LC_4_3_2, PCH_PWRGD.curr_state_RNI_0_LC_4_3_3, POWERLED.count_RNI0LHN_4_LC_4_3_4, POWERLED.count_RNI0M6O_13_LC_4_3_5, POWERLED.count_RNI2OIN_5_LC_4_3_6, POWERLED.count_RNI2P7O_14_LC_4_3_7 }
set_location LT_4_3 4 3
ble_pack POWERLED.count_13_LC_4_4_0 { POWERLED.count_13_THRU_LUT4_0, POWERLED.count[13] }
ble_pack POWERLED.count_4_LC_4_4_1 { POWERLED.count_4_THRU_LUT4_0, POWERLED.count[4] }
ble_pack POWERLED.count_5_LC_4_4_2 { POWERLED.count_5_THRU_LUT4_0, POWERLED.count[5] }
clb_pack LT_4_4 { POWERLED.count_13_LC_4_4_0, POWERLED.count_4_LC_4_4_1, POWERLED.count_5_LC_4_4_2 }
set_location LT_4_4 4 4
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_2_c_LC_4_5_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_3_s_LC_4_5_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_4_s_LC_4_5_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_5_s_LC_4_5_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_6_s_LC_4_5_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_8_LC_4_5_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_s_8_LC_4_5_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_sbtinv_8_LC_4_5_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_sbtinv[8] }
clb_pack LT_4_5 { POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_2_c_LC_4_5_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_3_s_LC_4_5_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_4_s_LC_4_5_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_5_s_LC_4_5_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_6_s_LC_4_5_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_8_LC_4_5_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_s_8_LC_4_5_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_sbtinv_8_LC_4_5_7 }
set_location LT_4_5 4 5
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_2_c_LC_4_6_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_3_s_LC_4_6_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_4_s_LC_4_6_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_5_s_LC_4_6_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_6_s_LC_4_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_axb_8_LC_4_6_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_s_8_LC_4_6_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_sbtinv_8_LC_4_6_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_sbtinv[8] }
clb_pack LT_4_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_2_c_LC_4_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_3_s_LC_4_6_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_4_s_LC_4_6_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_5_s_LC_4_6_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_6_s_LC_4_6_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_axb_8_LC_4_6_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_s_8_LC_4_6_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_sbtinv_8_LC_4_6_7 }
set_location LT_4_6 4 6
ble_pack POWERLED.count_off_RNIF2ST9_4_LC_4_9_0 { POWERLED.count_off_RNIF2ST9[4] }
ble_pack POWERLED.func_state_RNI2O4A1_1_LC_4_9_1 { POWERLED.func_state_RNI2O4A1[1] }
ble_pack POWERLED.func_state_RNIBITL2_0_LC_4_9_2 { POWERLED.func_state_RNIBITL2[0] }
ble_pack POWERLED.count_off_4_LC_4_9_3 { POWERLED.count_off_RNO[4], POWERLED.count_off[4] }
ble_pack POWERLED.func_state_RNI9QOB1_0_LC_4_9_4 { POWERLED.func_state_RNI9QOB1[0] }
ble_pack POWERLED.func_state_RNI2O4A1_0_0_LC_4_9_5 { POWERLED.func_state_RNI2O4A1_0[0] }
ble_pack POWERLED.func_state_RNIEB7T2_0_LC_4_9_6 { POWERLED.func_state_RNIEB7T2[0] }
ble_pack POWERLED.func_state_RNI81TV4_1_LC_4_9_7 { POWERLED.func_state_RNI81TV4[1] }
clb_pack LT_4_9 { POWERLED.count_off_RNIF2ST9_4_LC_4_9_0, POWERLED.func_state_RNI2O4A1_1_LC_4_9_1, POWERLED.func_state_RNIBITL2_0_LC_4_9_2, POWERLED.count_off_4_LC_4_9_3, POWERLED.func_state_RNI9QOB1_0_LC_4_9_4, POWERLED.func_state_RNI2O4A1_0_0_LC_4_9_5, POWERLED.func_state_RNIEB7T2_0_LC_4_9_6, POWERLED.func_state_RNI81TV4_1_LC_4_9_7 }
set_location LT_4_9 4 9
ble_pack POWERLED.un1_count_clk_1_sqmuxa_i_i_o2_LC_4_10_0 { POWERLED.un1_count_clk_1_sqmuxa_i_i_o2 }
ble_pack POWERLED.func_state_RNI5DLR_0_LC_4_10_1 { POWERLED.func_state_RNI5DLR[0] }
ble_pack POWERLED.func_state_RNIAG3J3_1_LC_4_10_2 { POWERLED.func_state_RNIAG3J3[1] }
ble_pack POWERLED.func_state_RNILFRF4_0_LC_4_10_3 { POWERLED.func_state_RNILFRF4[0] }
ble_pack POWERLED.func_state_RNICP854_0_LC_4_10_4 { POWERLED.func_state_RNICP854[0] }
ble_pack POWERLED.func_state_RNI34G9_0_1_LC_4_10_5 { POWERLED.func_state_RNI34G9_0[1] }
ble_pack POWERLED.func_state_RNIV0AS_1_LC_4_10_6 { POWERLED.func_state_RNIV0AS[1] }
ble_pack POWERLED.func_state_RNI_4_0_LC_4_10_7 { POWERLED.func_state_RNI_4[0] }
clb_pack LT_4_10 { POWERLED.un1_count_clk_1_sqmuxa_i_i_o2_LC_4_10_0, POWERLED.func_state_RNI5DLR_0_LC_4_10_1, POWERLED.func_state_RNIAG3J3_1_LC_4_10_2, POWERLED.func_state_RNILFRF4_0_LC_4_10_3, POWERLED.func_state_RNICP854_0_LC_4_10_4, POWERLED.func_state_RNI34G9_0_1_LC_4_10_5, POWERLED.func_state_RNIV0AS_1_LC_4_10_6, POWERLED.func_state_RNI_4_0_LC_4_10_7 }
set_location LT_4_10 4 10
ble_pack POWERLED.func_state_RNI34G9_1_LC_4_11_0 { POWERLED.func_state_RNI34G9[1] }
ble_pack POWERLED.func_state_RNICU8L1_1_LC_4_11_1 { POWERLED.func_state_RNICU8L1[1] }
ble_pack POWERLED.VCCST_EN_i_0_i_LC_4_11_4 { POWERLED.VCCST_EN_i_0_i }
ble_pack POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_LC_4_11_5 { POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 }
ble_pack POWERLED.func_state_RNI7CJ93_1_LC_4_11_6 { POWERLED.func_state_RNI7CJ93[1] }
clb_pack LT_4_11 { POWERLED.func_state_RNI34G9_1_LC_4_11_0, POWERLED.func_state_RNICU8L1_1_LC_4_11_1, POWERLED.VCCST_EN_i_0_i_LC_4_11_4, POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_LC_4_11_5, POWERLED.func_state_RNI7CJ93_1_LC_4_11_6 }
set_location LT_4_11 4 11
ble_pack COUNTER.un4_counter_0_c_LC_4_12_0 { COUNTER.un4_counter_0_c }
ble_pack COUNTER.un4_counter_1_c_LC_4_12_1 { COUNTER.un4_counter_1_c }
ble_pack COUNTER.un4_counter_2_c_LC_4_12_2 { COUNTER.un4_counter_2_c }
ble_pack COUNTER.un4_counter_3_c_LC_4_12_3 { COUNTER.un4_counter_3_c }
ble_pack COUNTER.un4_counter_4_c_LC_4_12_4 { COUNTER.un4_counter_4_c }
ble_pack COUNTER.un4_counter_5_c_LC_4_12_5 { COUNTER.un4_counter_5_c }
ble_pack COUNTER.un4_counter_6_c_LC_4_12_6 { COUNTER.un4_counter_6_c }
ble_pack COUNTER.un4_counter_7_c_LC_4_12_7 { COUNTER.un4_counter_7_c }
clb_pack LT_4_12 { COUNTER.un4_counter_0_c_LC_4_12_0, COUNTER.un4_counter_1_c_LC_4_12_1, COUNTER.un4_counter_2_c_LC_4_12_2, COUNTER.un4_counter_3_c_LC_4_12_3, COUNTER.un4_counter_4_c_LC_4_12_4, COUNTER.un4_counter_5_c_LC_4_12_5, COUNTER.un4_counter_6_c_LC_4_12_6, COUNTER.un4_counter_7_c_LC_4_12_7 }
set_location LT_4_12 4 12
ble_pack COUNTER_un4_counter_7_THRU_LUT4_0_LC_4_13_0 { COUNTER_un4_counter_7_THRU_LUT4_0 }
ble_pack COUNTER.counter_1_LC_4_13_1 { COUNTER.counter_RNO[1], COUNTER.counter[1] }
ble_pack COUNTER.counter_5_LC_4_13_2 { COUNTER.counter_RNO[5], COUNTER.counter[5] }
ble_pack COUNTER.counter_3_LC_4_13_3 { COUNTER.counter_RNO[3], COUNTER.counter[3] }
ble_pack COUNTER.un4_counter_0_c_RNO_LC_4_13_4 { COUNTER.un4_counter_0_c_RNO }
ble_pack COUNTER.un4_counter_1_c_RNO_LC_4_13_5 { COUNTER.un4_counter_1_c_RNO }
ble_pack COUNTER.counter_4_LC_4_13_6 { COUNTER.counter_RNO[4], COUNTER.counter[4] }
ble_pack COUNTER.counter_6_LC_4_13_7 { COUNTER.counter_RNO[6], COUNTER.counter[6] }
clb_pack LT_4_13 { COUNTER_un4_counter_7_THRU_LUT4_0_LC_4_13_0, COUNTER.counter_1_LC_4_13_1, COUNTER.counter_5_LC_4_13_2, COUNTER.counter_3_LC_4_13_3, COUNTER.un4_counter_0_c_RNO_LC_4_13_4, COUNTER.un4_counter_1_c_RNO_LC_4_13_5, COUNTER.counter_4_LC_4_13_6, COUNTER.counter_6_LC_4_13_7 }
set_location LT_4_13 4 13
ble_pack DSW_PWRGD.count_0_LC_4_14_0 { DSW_PWRGD.count_RNO[0], DSW_PWRGD.count[0], DSW_PWRGD.un1_count_1_cry_0_c }
ble_pack DSW_PWRGD.count_1_LC_4_14_1 { DSW_PWRGD.count_RNO[1], DSW_PWRGD.count[1], DSW_PWRGD.un1_count_1_cry_1_c }
ble_pack DSW_PWRGD.count_2_LC_4_14_2 { DSW_PWRGD.count_RNO[2], DSW_PWRGD.count[2], DSW_PWRGD.un1_count_1_cry_2_c }
ble_pack DSW_PWRGD.count_3_LC_4_14_3 { DSW_PWRGD.count_RNO[3], DSW_PWRGD.count[3], DSW_PWRGD.un1_count_1_cry_3_c }
ble_pack DSW_PWRGD.count_4_LC_4_14_4 { DSW_PWRGD.count_RNO[4], DSW_PWRGD.count[4], DSW_PWRGD.un1_count_1_cry_4_c }
ble_pack DSW_PWRGD.count_5_LC_4_14_5 { DSW_PWRGD.count_RNO[5], DSW_PWRGD.count[5], DSW_PWRGD.un1_count_1_cry_5_c }
ble_pack DSW_PWRGD.count_6_LC_4_14_6 { DSW_PWRGD.count_RNO[6], DSW_PWRGD.count[6], DSW_PWRGD.un1_count_1_cry_6_c }
ble_pack DSW_PWRGD.count_7_LC_4_14_7 { DSW_PWRGD.count_RNO[7], DSW_PWRGD.count[7], DSW_PWRGD.un1_count_1_cry_7_c }
clb_pack LT_4_14 { DSW_PWRGD.count_0_LC_4_14_0, DSW_PWRGD.count_1_LC_4_14_1, DSW_PWRGD.count_2_LC_4_14_2, DSW_PWRGD.count_3_LC_4_14_3, DSW_PWRGD.count_4_LC_4_14_4, DSW_PWRGD.count_5_LC_4_14_5, DSW_PWRGD.count_6_LC_4_14_6, DSW_PWRGD.count_7_LC_4_14_7 }
set_location LT_4_14 4 14
ble_pack DSW_PWRGD.count_8_LC_4_15_0 { DSW_PWRGD.count_RNO[8], DSW_PWRGD.count[8], DSW_PWRGD.un1_count_1_cry_8_c }
ble_pack DSW_PWRGD.count_9_LC_4_15_1 { DSW_PWRGD.count_RNO[9], DSW_PWRGD.count[9], DSW_PWRGD.un1_count_1_cry_9_c }
ble_pack DSW_PWRGD.count_10_LC_4_15_2 { DSW_PWRGD.count_RNO[10], DSW_PWRGD.count[10], DSW_PWRGD.un1_count_1_cry_10_c }
ble_pack DSW_PWRGD.count_11_LC_4_15_3 { DSW_PWRGD.count_RNO[11], DSW_PWRGD.count[11], DSW_PWRGD.un1_count_1_cry_11_c }
ble_pack DSW_PWRGD.count_12_LC_4_15_4 { DSW_PWRGD.count_RNO[12], DSW_PWRGD.count[12], DSW_PWRGD.un1_count_1_cry_12_c }
ble_pack DSW_PWRGD.count_13_LC_4_15_5 { DSW_PWRGD.count_RNO[13], DSW_PWRGD.count[13], DSW_PWRGD.un1_count_1_cry_13_c }
ble_pack DSW_PWRGD.count_14_LC_4_15_6 { DSW_PWRGD.count_RNO[14], DSW_PWRGD.count[14], DSW_PWRGD.un1_count_1_cry_14_c }
ble_pack DSW_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_4_15_7 { DSW_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_4_15 { DSW_PWRGD.count_8_LC_4_15_0, DSW_PWRGD.count_9_LC_4_15_1, DSW_PWRGD.count_10_LC_4_15_2, DSW_PWRGD.count_11_LC_4_15_3, DSW_PWRGD.count_12_LC_4_15_4, DSW_PWRGD.count_13_LC_4_15_5, DSW_PWRGD.count_14_LC_4_15_6, DSW_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_4_15_7 }
set_location LT_4_15 4 15
ble_pack DSW_PWRGD.count_esr_15_LC_4_16_0 { DSW_PWRGD.count_esr_RNO[15], DSW_PWRGD.count_esr[15] }
clb_pack LT_4_16 { DSW_PWRGD.count_esr_15_LC_4_16_0 }
set_location LT_4_16 4 16
ble_pack POWERLED.count_RNI_2_LC_5_1_0 { POWERLED.count_RNI[2] }
ble_pack POWERLED.count_RNI_5_LC_5_1_1 { POWERLED.count_RNI[5] }
ble_pack POWERLED.count_RNI_10_LC_5_1_2 { POWERLED.count_RNI[10] }
ble_pack POWERLED.count_RNI_15_LC_5_1_3 { POWERLED.count_RNI[15] }
ble_pack POWERLED.count_RNI_8_LC_5_1_4 { POWERLED.count_RNI[8] }
ble_pack POWERLED.pwm_out_RNO_0_LC_5_1_5 { POWERLED.pwm_out_RNO_0 }
ble_pack POWERLED.curr_state_RNIFPNR_0_LC_5_1_6 { POWERLED.curr_state_RNIFPNR[0] }
clb_pack LT_5_1 { POWERLED.count_RNI_2_LC_5_1_0, POWERLED.count_RNI_5_LC_5_1_1, POWERLED.count_RNI_10_LC_5_1_2, POWERLED.count_RNI_15_LC_5_1_3, POWERLED.count_RNI_8_LC_5_1_4, POWERLED.pwm_out_RNO_0_LC_5_1_5, POWERLED.curr_state_RNIFPNR_0_LC_5_1_6 }
set_location LT_5_1 5 1
ble_pack POWERLED.un1_count_cry_1_c_LC_5_2_0 { POWERLED.un1_count_cry_1_c }
ble_pack POWERLED.un1_count_cry_1_c_RNIB209_LC_5_2_1 { POWERLED.un1_count_cry_1_c_RNIB209, POWERLED.un1_count_cry_2_c }
ble_pack POWERLED.un1_count_cry_2_c_RNIC419_LC_5_2_2 { POWERLED.un1_count_cry_2_c_RNIC419, POWERLED.un1_count_cry_3_c }
ble_pack POWERLED.un1_count_cry_3_c_RNID629_LC_5_2_3 { POWERLED.un1_count_cry_3_c_RNID629, POWERLED.un1_count_cry_4_c }
ble_pack POWERLED.un1_count_cry_4_c_RNIE839_LC_5_2_4 { POWERLED.un1_count_cry_4_c_RNIE839, POWERLED.un1_count_cry_5_c }
ble_pack POWERLED.un1_count_cry_5_c_RNIFA49_LC_5_2_5 { POWERLED.un1_count_cry_5_c_RNIFA49, POWERLED.un1_count_cry_6_c }
ble_pack POWERLED.un1_count_cry_6_c_RNIGC59_LC_5_2_6 { POWERLED.un1_count_cry_6_c_RNIGC59, POWERLED.un1_count_cry_7_c }
ble_pack POWERLED.un1_count_cry_7_c_RNIHE69_LC_5_2_7 { POWERLED.un1_count_cry_7_c_RNIHE69, POWERLED.un1_count_cry_8_c }
clb_pack LT_5_2 { POWERLED.un1_count_cry_1_c_LC_5_2_0, POWERLED.un1_count_cry_1_c_RNIB209_LC_5_2_1, POWERLED.un1_count_cry_2_c_RNIC419_LC_5_2_2, POWERLED.un1_count_cry_3_c_RNID629_LC_5_2_3, POWERLED.un1_count_cry_4_c_RNIE839_LC_5_2_4, POWERLED.un1_count_cry_5_c_RNIFA49_LC_5_2_5, POWERLED.un1_count_cry_6_c_RNIGC59_LC_5_2_6, POWERLED.un1_count_cry_7_c_RNIHE69_LC_5_2_7 }
set_location LT_5_2 5 2
ble_pack POWERLED.un1_count_cry_8_c_RNIIG79_LC_5_3_0 { POWERLED.un1_count_cry_8_c_RNIIG79, POWERLED.un1_count_cry_9_c }
ble_pack POWERLED.un1_count_cry_9_c_RNIJI89_LC_5_3_1 { POWERLED.un1_count_cry_9_c_RNIJI89, POWERLED.un1_count_cry_10_c }
ble_pack POWERLED.un1_count_cry_10_c_RNIRCG7_LC_5_3_2 { POWERLED.un1_count_cry_10_c_RNIRCG7, POWERLED.un1_count_cry_11_c }
ble_pack POWERLED.un1_count_cry_11_c_RNISEH7_LC_5_3_3 { POWERLED.un1_count_cry_11_c_RNISEH7, POWERLED.un1_count_cry_12_c }
ble_pack POWERLED.un1_count_cry_12_c_RNITGI7_LC_5_3_4 { POWERLED.un1_count_cry_12_c_RNITGI7, POWERLED.un1_count_cry_13_c }
ble_pack POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_5_3_5 { POWERLED.un1_count_cry_13_c_RNIUIJ7, POWERLED.un1_count_cry_14_c }
ble_pack POWERLED.un1_count_cry_14_c_RNIVKK7_LC_5_3_6 { POWERLED.un1_count_cry_14_c_RNIVKK7 }
ble_pack POWERLED.count_14_LC_5_3_7 { POWERLED.count_14_THRU_LUT4_0, POWERLED.count[14] }
clb_pack LT_5_3 { POWERLED.un1_count_cry_8_c_RNIIG79_LC_5_3_0, POWERLED.un1_count_cry_9_c_RNIJI89_LC_5_3_1, POWERLED.un1_count_cry_10_c_RNIRCG7_LC_5_3_2, POWERLED.un1_count_cry_11_c_RNISEH7_LC_5_3_3, POWERLED.un1_count_cry_12_c_RNITGI7_LC_5_3_4, POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_5_3_5, POWERLED.un1_count_cry_14_c_RNIVKK7_LC_5_3_6, POWERLED.count_14_LC_5_3_7 }
set_location LT_5_3 5 3
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_8_LC_5_4_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_8_LC_5_4_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_8_LC_5_4_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_8_LC_5_4_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_8_LC_5_4_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_i[8] }
ble_pack POWERLED.VCCST_PWRGD_LC_5_4_7 { POWERLED.VCCST_PWRGD }
clb_pack LT_5_4 { POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_8_LC_5_4_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_8_LC_5_4_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_8_LC_5_4_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_8_LC_5_4_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_8_LC_5_4_6, POWERLED.VCCST_PWRGD_LC_5_4_7 }
set_location LT_5_4 5 4
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_2_c_LC_5_5_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_3_s_LC_5_5_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_4_s_LC_5_5_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_5_s_LC_5_5_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_6_s_LC_5_5_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_axb_8_LC_5_5_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_s_8_LC_5_5_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_sbtinv_8_LC_5_5_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_sbtinv[8] }
clb_pack LT_5_5 { POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_2_c_LC_5_5_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_3_s_LC_5_5_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_4_s_LC_5_5_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_5_s_LC_5_5_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_6_s_LC_5_5_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_axb_8_LC_5_5_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_s_8_LC_5_5_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_sbtinv_8_LC_5_5_7 }
set_location LT_5_5 5 5
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_2_c_LC_5_6_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_3_s_LC_5_6_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_4_s_LC_5_6_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_5_s_LC_5_6_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_6_s_LC_5_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_8_LC_5_6_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_s_8_LC_5_6_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_7_l_fx_LC_5_6_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_axb_7_l_fx }
clb_pack LT_5_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_2_c_LC_5_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_3_s_LC_5_6_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_4_s_LC_5_6_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_5_s_LC_5_6_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_6_s_LC_5_6_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_8_LC_5_6_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_s_8_LC_5_6_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_7_l_fx_LC_5_6_7 }
set_location LT_5_6 5 6
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_LC_5_7_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_i }
clb_pack LT_5_7 { POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_LC_5_7_2 }
set_location LT_5_7 5 7
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_1_c_LC_5_8_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_1_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_2_s_LC_5_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_2_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_3_s_LC_5_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_4_s_LC_5_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_5_s_LC_5_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_axb_6_LC_5_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_axb_6, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_s_7_LC_5_8_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_s_7 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_sbtinv_8_LC_5_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_sbtinv[8] }
clb_pack LT_5_8 { POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_1_c_LC_5_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_2_s_LC_5_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_3_s_LC_5_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_4_s_LC_5_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_5_s_LC_5_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_axb_6_LC_5_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_s_7_LC_5_8_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_sbtinv_8_LC_5_8_7 }
set_location LT_5_8 5 8
ble_pack POWERLED.dutycycle_RNI_0_2_LC_5_9_0 { POWERLED.dutycycle_RNI_0[2], POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_3_s_LC_5_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_4_s_LC_5_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_5_s_LC_5_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_6_s_LC_5_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_axb_7_LC_5_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_axb_7, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_s_8_LC_5_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_sbtinv_8_LC_5_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_sbtinv[8] }
clb_pack LT_5_9 { POWERLED.dutycycle_RNI_0_2_LC_5_9_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_3_s_LC_5_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_4_s_LC_5_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_5_s_LC_5_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_6_s_LC_5_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_axb_7_LC_5_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_s_8_LC_5_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_sbtinv_8_LC_5_9_7 }
set_location LT_5_9 5 9
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a3_0_LC_5_10_0 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0 }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_2_LC_5_10_1 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_2 }
ble_pack POWERLED.func_state_RNI_0_LC_5_10_2 { POWERLED.func_state_RNI[0] }
ble_pack POWERLED.func_state_RNI5DLR_0_0_LC_5_10_3 { POWERLED.func_state_RNI5DLR_0[0] }
ble_pack POWERLED.func_state_RNIIBB64_0_LC_5_10_4 { POWERLED.func_state_RNIIBB64[0] }
ble_pack POWERLED.func_state_RNIU8CJB_0_LC_5_10_5 { POWERLED.func_state_RNIU8CJB[0] }
ble_pack SLP_S4n_RNI5DLR_0_LC_5_10_6 { SLP_S4n_RNI5DLR_0 }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a3_2_LC_5_10_7 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_2 }
clb_pack LT_5_10 { POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a3_0_LC_5_10_0, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_2_LC_5_10_1, POWERLED.func_state_RNI_0_LC_5_10_2, POWERLED.func_state_RNI5DLR_0_0_LC_5_10_3, POWERLED.func_state_RNIIBB64_0_LC_5_10_4, POWERLED.func_state_RNIU8CJB_0_LC_5_10_5, SLP_S4n_RNI5DLR_0_LC_5_10_6, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a3_2_LC_5_10_7 }
set_location LT_5_10 5 10
ble_pack POWERLED.count_off_RNI_10_LC_5_11_0 { POWERLED.count_off_RNI[10] }
ble_pack POWERLED.count_off_RNI_0_10_LC_5_11_1 { POWERLED.count_off_RNI_0[10] }
ble_pack POWERLED.count_off_RNIBITL2_0_LC_5_11_3 { POWERLED.count_off_RNIBITL2[0] }
ble_pack POWERLED.count_off_RNI_3_LC_5_11_4 { POWERLED.count_off_RNI[3] }
ble_pack POWERLED.un1_count_clk_1_sqmuxa_i_i_o3_LC_5_11_5 { POWERLED.un1_count_clk_1_sqmuxa_i_i_o3 }
ble_pack POWERLED.count_off_RNI_0_1_LC_5_11_7 { POWERLED.count_off_RNI_0[1] }
clb_pack LT_5_11 { POWERLED.count_off_RNI_10_LC_5_11_0, POWERLED.count_off_RNI_0_10_LC_5_11_1, POWERLED.count_off_RNIBITL2_0_LC_5_11_3, POWERLED.count_off_RNI_3_LC_5_11_4, POWERLED.un1_count_clk_1_sqmuxa_i_i_o3_LC_5_11_5, POWERLED.count_off_RNI_0_1_LC_5_11_7 }
set_location LT_5_11 5 11
ble_pack POWERLED.count_off_RNIDVQT9_3_LC_5_12_0 { POWERLED.count_off_RNIDVQT9[3] }
ble_pack POWERLED.count_off_3_LC_5_12_1 { POWERLED.count_off_RNO[3], POWERLED.count_off[3] }
ble_pack POWERLED.count_off_1_LC_5_12_2 { POWERLED.count_off_RNO[1], POWERLED.count_off[1] }
ble_pack POWERLED.count_off_RNIIIPE9_0_LC_5_12_6 { POWERLED.count_off_RNIIIPE9[0] }
ble_pack POWERLED.count_off_0_LC_5_12_7 { POWERLED.count_off_RNIBITL2_0_POWERLED.count_off_0_REP_LUT4_0, POWERLED.count_off[0] }
clb_pack LT_5_12 { POWERLED.count_off_RNIDVQT9_3_LC_5_12_0, POWERLED.count_off_3_LC_5_12_1, POWERLED.count_off_1_LC_5_12_2, POWERLED.count_off_RNIIIPE9_0_LC_5_12_6, POWERLED.count_off_0_LC_5_12_7 }
set_location LT_5_12 5 12
ble_pack COUNTER.counter_0_LC_5_13_0 { COUNTER.counter_RNO[0], COUNTER.counter[0] }
ble_pack POWERLED.count_off_RNI_1_LC_5_13_2 { POWERLED.count_off_RNI[1] }
ble_pack POWERLED.count_off_RNIJJPE9_1_LC_5_13_3 { POWERLED.count_off_RNIJJPE9[1] }
ble_pack POWERLED.count_off_RNI_15_LC_5_13_4 { POWERLED.count_off_RNI[15] }
ble_pack COUNTER.counter_2_LC_5_13_5 { COUNTER.counter_RNO[2], COUNTER.counter[2] }
ble_pack POWERLED.dutycycle_1_0_iv_i_o3_2_LC_5_13_6 { POWERLED.dutycycle_1_0_iv_i_o3[2] }
clb_pack LT_5_13 { COUNTER.counter_0_LC_5_13_0, POWERLED.count_off_RNI_1_LC_5_13_2, POWERLED.count_off_RNIJJPE9_1_LC_5_13_3, POWERLED.count_off_RNI_15_LC_5_13_4, COUNTER.counter_2_LC_5_13_5, POWERLED.dutycycle_1_0_iv_i_o3_2_LC_5_13_6 }
set_location LT_5_13 5 13
ble_pack POWERLED.count_off_RNIF9MQ9_13_LC_5_14_0 { POWERLED.count_off_RNIF9MQ9[13] }
ble_pack POWERLED.count_off_13_LC_5_14_1 { POWERLED.count_off_13_THRU_LUT4_0, POWERLED.count_off[13] }
ble_pack POWERLED.count_off_RNIH5TT9_5_LC_5_14_2 { POWERLED.count_off_RNIH5TT9[5] }
ble_pack POWERLED.count_off_5_LC_5_14_3 { POWERLED.count_off_5_THRU_LUT4_0, POWERLED.count_off[5] }
ble_pack POWERLED.count_off_RNIHCNQ9_14_LC_5_14_4 { POWERLED.count_off_RNIHCNQ9[14] }
ble_pack POWERLED.count_off_14_LC_5_14_5 { POWERLED.count_off_14_THRU_LUT4_0, POWERLED.count_off[14] }
ble_pack POWERLED.count_off_RNIJ8UT9_6_LC_5_14_6 { POWERLED.count_off_RNIJ8UT9[6] }
ble_pack POWERLED.count_off_6_LC_5_14_7 { POWERLED.count_off_6_THRU_LUT4_0, POWERLED.count_off[6] }
clb_pack LT_5_14 { POWERLED.count_off_RNIF9MQ9_13_LC_5_14_0, POWERLED.count_off_13_LC_5_14_1, POWERLED.count_off_RNIH5TT9_5_LC_5_14_2, POWERLED.count_off_5_LC_5_14_3, POWERLED.count_off_RNIHCNQ9_14_LC_5_14_4, POWERLED.count_off_14_LC_5_14_5, POWERLED.count_off_RNIJ8UT9_6_LC_5_14_6, POWERLED.count_off_6_LC_5_14_7 }
set_location LT_5_14 5 14
ble_pack POWERLED.count_RNI4RJN_6_LC_6_1_0 { POWERLED.count_RNI4RJN[6] }
ble_pack POWERLED.count_6_LC_6_1_1 { POWERLED.count_6_THRU_LUT4_0, POWERLED.count[6] }
ble_pack POWERLED.count_RNI4S8O_15_LC_6_1_2 { POWERLED.count_RNI4S8O[15] }
ble_pack POWERLED.count_15_LC_6_1_3 { POWERLED.count_15_THRU_LUT4_0, POWERLED.count[15] }
ble_pack POWERLED.count_RNI6UKN_7_LC_6_1_4 { POWERLED.count_RNI6UKN[7] }
ble_pack POWERLED.count_7_LC_6_1_5 { POWERLED.count_7_THRU_LUT4_0, POWERLED.count[7] }
ble_pack POWERLED.count_RNI81MN_8_LC_6_1_6 { POWERLED.count_RNI81MN[8] }
ble_pack POWERLED.count_8_LC_6_1_7 { POWERLED.count_8_THRU_LUT4_0, POWERLED.count[8] }
clb_pack LT_6_1 { POWERLED.count_RNI4RJN_6_LC_6_1_0, POWERLED.count_6_LC_6_1_1, POWERLED.count_RNI4S8O_15_LC_6_1_2, POWERLED.count_15_LC_6_1_3, POWERLED.count_RNI6UKN_7_LC_6_1_4, POWERLED.count_7_LC_6_1_5, POWERLED.count_RNI81MN_8_LC_6_1_6, POWERLED.count_8_LC_6_1_7 }
set_location LT_6_1 6 1
ble_pack POWERLED.count_RNIA4NN_9_LC_6_2_0 { POWERLED.count_RNIA4NN[9] }
ble_pack POWERLED.count_9_LC_6_2_1 { POWERLED.count_9_THRU_LUT4_0, POWERLED.count[9] }
ble_pack POWERLED.count_RNIJKSP_10_LC_6_2_2 { POWERLED.count_RNIJKSP[10] }
ble_pack POWERLED.count_10_LC_6_2_3 { POWERLED.count_10_THRU_LUT4_0, POWERLED.count[10] }
ble_pack POWERLED.count_RNISEFN_2_LC_6_2_4 { POWERLED.count_RNISEFN[2] }
ble_pack POWERLED.count_2_LC_6_2_5 { POWERLED.count_2_THRU_LUT4_0, POWERLED.count[2] }
ble_pack POWERLED.count_RNISF4O_11_LC_6_2_6 { POWERLED.count_RNISF4O[11] }
ble_pack POWERLED.count_11_LC_6_2_7 { POWERLED.count_11_THRU_LUT4_0, POWERLED.count[11] }
clb_pack LT_6_2 { POWERLED.count_RNIA4NN_9_LC_6_2_0, POWERLED.count_9_LC_6_2_1, POWERLED.count_RNIJKSP_10_LC_6_2_2, POWERLED.count_10_LC_6_2_3, POWERLED.count_RNISEFN_2_LC_6_2_4, POWERLED.count_2_LC_6_2_5, POWERLED.count_RNISF4O_11_LC_6_2_6, POWERLED.count_11_LC_6_2_7 }
set_location LT_6_2 6 2
ble_pack POWERLED.un85_clk_100khz_cry_0_c_inv_LC_6_3_0 { POWERLED.un85_clk_100khz_cry_0_c_inv, POWERLED.un85_clk_100khz_cry_0_c }
ble_pack POWERLED.un85_clk_100khz_cry_1_c_inv_LC_6_3_1 { POWERLED.un85_clk_100khz_cry_1_c_inv, POWERLED.un85_clk_100khz_cry_1_c }
ble_pack POWERLED.un85_clk_100khz_cry_2_c_inv_LC_6_3_2 { POWERLED.un85_clk_100khz_cry_2_c_inv, POWERLED.un85_clk_100khz_cry_2_c }
ble_pack POWERLED.un85_clk_100khz_cry_3_c_inv_LC_6_3_3 { POWERLED.un85_clk_100khz_cry_3_c_inv, POWERLED.un85_clk_100khz_cry_3_c }
ble_pack POWERLED.un85_clk_100khz_cry_4_c_inv_LC_6_3_4 { POWERLED.un85_clk_100khz_cry_4_c_inv, POWERLED.un85_clk_100khz_cry_4_c }
ble_pack POWERLED.un85_clk_100khz_cry_5_c_inv_LC_6_3_5 { POWERLED.un85_clk_100khz_cry_5_c_inv, POWERLED.un85_clk_100khz_cry_5_c }
ble_pack POWERLED.un85_clk_100khz_cry_6_c_inv_LC_6_3_6 { POWERLED.un85_clk_100khz_cry_6_c_inv, POWERLED.un85_clk_100khz_cry_6_c }
ble_pack POWERLED.un85_clk_100khz_cry_7_c_inv_LC_6_3_7 { POWERLED.un85_clk_100khz_cry_7_c_inv, POWERLED.un85_clk_100khz_cry_7_c }
clb_pack LT_6_3 { POWERLED.un85_clk_100khz_cry_0_c_inv_LC_6_3_0, POWERLED.un85_clk_100khz_cry_1_c_inv_LC_6_3_1, POWERLED.un85_clk_100khz_cry_2_c_inv_LC_6_3_2, POWERLED.un85_clk_100khz_cry_3_c_inv_LC_6_3_3, POWERLED.un85_clk_100khz_cry_4_c_inv_LC_6_3_4, POWERLED.un85_clk_100khz_cry_5_c_inv_LC_6_3_5, POWERLED.un85_clk_100khz_cry_6_c_inv_LC_6_3_6, POWERLED.un85_clk_100khz_cry_7_c_inv_LC_6_3_7 }
set_location LT_6_3 6 3
ble_pack POWERLED.un85_clk_100khz_cry_8_c_inv_LC_6_4_0 { POWERLED.un85_clk_100khz_cry_8_c_inv, POWERLED.un85_clk_100khz_cry_8_c }
ble_pack POWERLED.un85_clk_100khz_cry_9_c_inv_LC_6_4_1 { POWERLED.un85_clk_100khz_cry_9_c_inv, POWERLED.un85_clk_100khz_cry_9_c }
ble_pack POWERLED.un85_clk_100khz_cry_10_c_inv_LC_6_4_2 { POWERLED.un85_clk_100khz_cry_10_c_inv, POWERLED.un85_clk_100khz_cry_10_c }
ble_pack POWERLED.un85_clk_100khz_cry_11_c_inv_LC_6_4_3 { POWERLED.un85_clk_100khz_cry_11_c_inv, POWERLED.un85_clk_100khz_cry_11_c }
ble_pack POWERLED.un85_clk_100khz_cry_12_c_inv_LC_6_4_4 { POWERLED.un85_clk_100khz_cry_12_c_inv, POWERLED.un85_clk_100khz_cry_12_c }
ble_pack POWERLED.un85_clk_100khz_cry_13_c_inv_LC_6_4_5 { POWERLED.un85_clk_100khz_cry_13_c_inv, POWERLED.un85_clk_100khz_cry_13_c }
ble_pack POWERLED.un85_clk_100khz_cry_14_c_inv_LC_6_4_6 { POWERLED.un85_clk_100khz_cry_14_c_inv, POWERLED.un85_clk_100khz_cry_14_c }
ble_pack POWERLED.un85_clk_100khz_cry_15_c_inv_LC_6_4_7 { POWERLED.un85_clk_100khz_cry_15_c_inv, POWERLED.un85_clk_100khz_cry_15_c }
clb_pack LT_6_4 { POWERLED.un85_clk_100khz_cry_8_c_inv_LC_6_4_0, POWERLED.un85_clk_100khz_cry_9_c_inv_LC_6_4_1, POWERLED.un85_clk_100khz_cry_10_c_inv_LC_6_4_2, POWERLED.un85_clk_100khz_cry_11_c_inv_LC_6_4_3, POWERLED.un85_clk_100khz_cry_12_c_inv_LC_6_4_4, POWERLED.un85_clk_100khz_cry_13_c_inv_LC_6_4_5, POWERLED.un85_clk_100khz_cry_14_c_inv_LC_6_4_6, POWERLED.un85_clk_100khz_cry_15_c_inv_LC_6_4_7 }
set_location LT_6_4 6 4
ble_pack POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_LUT4_0_LC_6_5_0 { POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_8_LC_6_5_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_LC_6_5_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_LC_6_5_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_LC_6_5_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_LC_6_5_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_LC_6_5_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_sbtinv_8_LC_6_5_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_sbtinv[8] }
clb_pack LT_6_5 { POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_LUT4_0_LC_6_5_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_8_LC_6_5_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_LC_6_5_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_LC_6_5_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_LC_6_5_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_LC_6_5_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_LC_6_5_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_sbtinv_8_LC_6_5_7 }
set_location LT_6_5 6 5
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_2_c_LC_6_6_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_3_s_LC_6_6_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_4_s_LC_6_6_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_5_s_LC_6_6_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_6_s_LC_6_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_8_LC_6_6_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_s_8_LC_6_6_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_4_l_fx_LC_6_6_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_axb_4_l_fx }
clb_pack LT_6_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_2_c_LC_6_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_3_s_LC_6_6_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_4_s_LC_6_6_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_5_s_LC_6_6_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_6_s_LC_6_6_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_8_LC_6_6_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_s_8_LC_6_6_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_4_l_fx_LC_6_6_7 }
set_location LT_6_6 6 6
ble_pack PCH_PWRGD.delayed_vccin_ok_LC_6_7_0 { PCH_PWRGD.delayed_vccin_ok_RNIT2822_PCH_PWRGD.delayed_vccin_ok_REP_LUT4_0, PCH_PWRGD.delayed_vccin_ok }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_sbtinv_8_LC_6_7_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_sbtinv[8] }
ble_pack POWERLED.func_state_RNI_0_1_LC_6_7_6 { POWERLED.func_state_RNI_0[1] }
ble_pack POWERLED.func_state_RNI_3_1_LC_6_7_7 { POWERLED.func_state_RNI_3[1] }
clb_pack LT_6_7 { PCH_PWRGD.delayed_vccin_ok_LC_6_7_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_sbtinv_8_LC_6_7_4, POWERLED.func_state_RNI_0_1_LC_6_7_6, POWERLED.func_state_RNI_3_1_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack POWERLED.dutycycle_RNI_5_1_LC_6_8_0 { POWERLED.dutycycle_RNI_5[1], POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_0_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_1_c_inv_LC_6_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_1_c_inv, POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_1_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_2_c_LC_6_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_3_c_LC_6_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_4_c_LC_6_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_5_c_LC_6_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_i_8_LC_6_8_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_8_LC_6_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_i[8] }
clb_pack LT_6_8 { POWERLED.dutycycle_RNI_5_1_LC_6_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_1_c_inv_LC_6_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_2_c_LC_6_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_3_c_LC_6_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_4_c_LC_6_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_5_c_LC_6_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_i_8_LC_6_8_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_8_LC_6_8_7 }
set_location LT_6_8 6 8
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_0_LC_6_9_0 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 }
ble_pack POWERLED.func_state_RNI5DLR_1_1_LC_6_9_1 { POWERLED.func_state_RNI5DLR_1[1] }
ble_pack POWERLED.func_state_RNI_1_0_LC_6_9_2 { POWERLED.func_state_RNI_1[0] }
ble_pack POWERLED.func_state_RNI25Q51_0_LC_6_9_3 { POWERLED.func_state_RNI25Q51[0] }
ble_pack POWERLED.func_state_RNI0N7A2_1_LC_6_9_4 { POWERLED.func_state_RNI0N7A2[1] }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a3_0_0_LC_6_9_5 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0_0 }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a3_LC_6_9_6 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3 }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_count_off_0_sqmuxa_4_i_0_a2_LC_6_9_7 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 }
clb_pack LT_6_9 { POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_0_LC_6_9_0, POWERLED.func_state_RNI5DLR_1_1_LC_6_9_1, POWERLED.func_state_RNI_1_0_LC_6_9_2, POWERLED.func_state_RNI25Q51_0_LC_6_9_3, POWERLED.func_state_RNI0N7A2_1_LC_6_9_4, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a3_0_0_LC_6_9_5, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_a3_LC_6_9_6, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_count_off_0_sqmuxa_4_i_0_a2_LC_6_9_7 }
set_location LT_6_9 6 9
ble_pack POWERLED.count_off_en_LC_6_10_0 { POWERLED.count_off_en }
ble_pack POWERLED.VCCST_EN_i_0_o3_LC_6_10_1 { POWERLED.VCCST_EN_i_0_o3 }
ble_pack POWERLED.func_state_0_LC_6_10_2 { POWERLED.func_state_RNIE4QDD_0_POWERLED.func_state_0_REP_LUT4_0, POWERLED.func_state[0] }
ble_pack RSMRST_PWRGD.RSMRSTn_2_fast_RNIOGRS_0_LC_6_10_3 { RSMRST_PWRGD.RSMRSTn_2_fast_RNIOGRS_0 }
ble_pack POWERLED.func_state_RNI0N7A2_0_1_LC_6_10_4 { POWERLED.func_state_RNI0N7A2_0[1] }
ble_pack POWERLED.func_state_RNICK8N9_1_LC_6_10_5 { POWERLED.func_state_RNICK8N9[1] }
ble_pack POWERLED.func_state_RNIE4QDD_0_LC_6_10_6 { POWERLED.func_state_RNIE4QDD[0] }
ble_pack POWERLED.func_state_RNI_2_0_LC_6_10_7 { POWERLED.func_state_RNI_2[0] }
clb_pack LT_6_10 { POWERLED.count_off_en_LC_6_10_0, POWERLED.VCCST_EN_i_0_o3_LC_6_10_1, POWERLED.func_state_0_LC_6_10_2, RSMRST_PWRGD.RSMRSTn_2_fast_RNIOGRS_0_LC_6_10_3, POWERLED.func_state_RNI0N7A2_0_1_LC_6_10_4, POWERLED.func_state_RNICK8N9_1_LC_6_10_5, POWERLED.func_state_RNIE4QDD_0_LC_6_10_6, POWERLED.func_state_RNI_2_0_LC_6_10_7 }
set_location LT_6_10 6 10
ble_pack POWERLED.count_off_RNI2S6S9_10_LC_6_11_0 { POWERLED.count_off_RNI2S6S9[10] }
ble_pack POWERLED.count_off_10_LC_6_11_1 { POWERLED.count_off_10_THRU_LUT4_0, POWERLED.count_off[10] }
ble_pack POWERLED.count_off_RNIB3KQ9_11_LC_6_11_2 { POWERLED.count_off_RNIB3KQ9[11] }
ble_pack POWERLED.count_off_11_LC_6_11_3 { POWERLED.count_off_11_THRU_LUT4_0, POWERLED.count_off[11] }
ble_pack POWERLED.count_off_RNIBSPT9_2_LC_6_11_4 { POWERLED.count_off_RNIBSPT9[2] }
ble_pack POWERLED.count_off_2_LC_6_11_5 { POWERLED.count_off_2_THRU_LUT4_0, POWERLED.count_off[2] }
ble_pack POWERLED.count_off_RNID6LQ9_12_LC_6_11_6 { POWERLED.count_off_RNID6LQ9[12] }
ble_pack POWERLED.count_off_12_LC_6_11_7 { POWERLED.count_off_12_THRU_LUT4_0, POWERLED.count_off[12] }
clb_pack LT_6_11 { POWERLED.count_off_RNI2S6S9_10_LC_6_11_0, POWERLED.count_off_10_LC_6_11_1, POWERLED.count_off_RNIB3KQ9_11_LC_6_11_2, POWERLED.count_off_11_LC_6_11_3, POWERLED.count_off_RNIBSPT9_2_LC_6_11_4, POWERLED.count_off_2_LC_6_11_5, POWERLED.count_off_RNID6LQ9_12_LC_6_11_6, POWERLED.count_off_12_LC_6_11_7 }
set_location LT_6_11 6 11
ble_pack POWERLED.un3_count_off_1_cry_1_c_LC_6_12_0 { POWERLED.un3_count_off_1_cry_1_c }
ble_pack POWERLED.un3_count_off_1_cry_1_c_RNI2QT43_LC_6_12_1 { POWERLED.un3_count_off_1_cry_1_c_RNI2QT43, POWERLED.un3_count_off_1_cry_2_c }
ble_pack POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_6_12_2 { POWERLED.un3_count_off_1_cry_2_c_RNIO91F, POWERLED.un3_count_off_1_cry_3_c }
ble_pack POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_6_12_3 { POWERLED.un3_count_off_1_cry_3_c_RNIPB2F, POWERLED.un3_count_off_1_cry_4_c }
ble_pack POWERLED.un3_count_off_1_cry_4_c_RNI50153_LC_6_12_4 { POWERLED.un3_count_off_1_cry_4_c_RNI50153, POWERLED.un3_count_off_1_cry_5_c }
ble_pack POWERLED.un3_count_off_1_cry_5_c_RNI62253_LC_6_12_5 { POWERLED.un3_count_off_1_cry_5_c_RNI62253, POWERLED.un3_count_off_1_cry_6_c }
ble_pack POWERLED.un3_count_off_1_cry_6_c_RNI74353_LC_6_12_6 { POWERLED.un3_count_off_1_cry_6_c_RNI74353, POWERLED.un3_count_off_1_cry_7_c }
ble_pack POWERLED.un3_count_off_1_cry_7_c_RNI86453_LC_6_12_7 { POWERLED.un3_count_off_1_cry_7_c_RNI86453, POWERLED.un3_count_off_1_cry_8_c }
clb_pack LT_6_12 { POWERLED.un3_count_off_1_cry_1_c_LC_6_12_0, POWERLED.un3_count_off_1_cry_1_c_RNI2QT43_LC_6_12_1, POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_6_12_2, POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_6_12_3, POWERLED.un3_count_off_1_cry_4_c_RNI50153_LC_6_12_4, POWERLED.un3_count_off_1_cry_5_c_RNI62253_LC_6_12_5, POWERLED.un3_count_off_1_cry_6_c_RNI74353_LC_6_12_6, POWERLED.un3_count_off_1_cry_7_c_RNI86453_LC_6_12_7 }
set_location LT_6_12 6 12
ble_pack POWERLED.un3_count_off_1_cry_8_c_RNI98553_LC_6_13_0 { POWERLED.un3_count_off_1_cry_8_c_RNI98553, POWERLED.un3_count_off_1_cry_9_c }
ble_pack POWERLED.un3_count_off_1_cry_9_c_RNIAA653_LC_6_13_1 { POWERLED.un3_count_off_1_cry_9_c_RNIAA653, POWERLED.un3_count_off_1_cry_10_c }
ble_pack POWERLED.un3_count_off_1_cry_10_c_RNIIGJ33_LC_6_13_2 { POWERLED.un3_count_off_1_cry_10_c_RNIIGJ33, POWERLED.un3_count_off_1_cry_11_c }
ble_pack POWERLED.un3_count_off_1_cry_11_c_RNIJIK33_LC_6_13_3 { POWERLED.un3_count_off_1_cry_11_c_RNIJIK33, POWERLED.un3_count_off_1_cry_12_c }
ble_pack POWERLED.un3_count_off_1_cry_12_c_RNIKKL33_LC_6_13_4 { POWERLED.un3_count_off_1_cry_12_c_RNIKKL33, POWERLED.un3_count_off_1_cry_13_c }
ble_pack POWERLED.un3_count_off_1_cry_13_c_RNILMM33_LC_6_13_5 { POWERLED.un3_count_off_1_cry_13_c_RNILMM33, POWERLED.un3_count_off_1_cry_14_c }
ble_pack POWERLED.un3_count_off_1_cry_14_c_RNIMON33_LC_6_13_6 { POWERLED.un3_count_off_1_cry_14_c_RNIMON33 }
ble_pack POWERLED.count_off_RNIPH1U9_9_LC_6_13_7 { POWERLED.count_off_RNIPH1U9[9] }
clb_pack LT_6_13 { POWERLED.un3_count_off_1_cry_8_c_RNI98553_LC_6_13_0, POWERLED.un3_count_off_1_cry_9_c_RNIAA653_LC_6_13_1, POWERLED.un3_count_off_1_cry_10_c_RNIIGJ33_LC_6_13_2, POWERLED.un3_count_off_1_cry_11_c_RNIJIK33_LC_6_13_3, POWERLED.un3_count_off_1_cry_12_c_RNIKKL33_LC_6_13_4, POWERLED.un3_count_off_1_cry_13_c_RNILMM33_LC_6_13_5, POWERLED.un3_count_off_1_cry_14_c_RNIMON33_LC_6_13_6, POWERLED.count_off_RNIPH1U9_9_LC_6_13_7 }
set_location LT_6_13 6 13
ble_pack POWERLED.count_off_RNIJFOQ9_15_LC_6_14_0 { POWERLED.count_off_RNIJFOQ9[15] }
ble_pack POWERLED.count_off_15_LC_6_14_1 { POWERLED.count_off_15_THRU_LUT4_0, POWERLED.count_off[15] }
ble_pack POWERLED.count_off_RNILBVT9_7_LC_6_14_2 { POWERLED.count_off_RNILBVT9[7] }
ble_pack POWERLED.count_off_7_LC_6_14_3 { POWERLED.count_off_7_THRU_LUT4_0, POWERLED.count_off[7] }
ble_pack POWERLED.count_off_RNINE0U9_8_LC_6_14_4 { POWERLED.count_off_RNINE0U9[8] }
ble_pack POWERLED.count_off_8_LC_6_14_5 { POWERLED.count_off_8_THRU_LUT4_0, POWERLED.count_off[8] }
ble_pack POWERLED.count_off_9_LC_6_14_7 { POWERLED.count_off_9_THRU_LUT4_0, POWERLED.count_off[9] }
clb_pack LT_6_14 { POWERLED.count_off_RNIJFOQ9_15_LC_6_14_0, POWERLED.count_off_15_LC_6_14_1, POWERLED.count_off_RNILBVT9_7_LC_6_14_2, POWERLED.count_off_7_LC_6_14_3, POWERLED.count_off_RNINE0U9_8_LC_6_14_4, POWERLED.count_off_8_LC_6_14_5, POWERLED.count_off_9_LC_6_14_7 }
set_location LT_6_14 6 14
ble_pack POWERLED.G_10_LC_6_15_7 { POWERLED.G_10 }
clb_pack LT_6_15 { POWERLED.G_10_LC_6_15_7 }
set_location LT_6_15 6 15
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_LC_7_1_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_8_LC_7_1_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_LC_7_1_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_8_LC_7_1_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_i[8] }
ble_pack PCH_PWRGD.count_6_LC_7_1_6 { PCH_PWRGD.count_6_THRU_LUT4_0, PCH_PWRGD.count[6] }
ble_pack CONSTANT_ONE_LUT4_LC_7_1_7 { CONSTANT_ONE_LUT4 }
clb_pack LT_7_1 { POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_LC_7_1_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_8_LC_7_1_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_LC_7_1_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_8_LC_7_1_4, PCH_PWRGD.count_6_LC_7_1_6, CONSTANT_ONE_LUT4_LC_7_1_7 }
set_location LT_7_1 7 1
ble_pack PCH_PWRGD.delayed_vccin_ok_RNIS3IU2_0_LC_7_2_0 { PCH_PWRGD.delayed_vccin_ok_RNIS3IU2_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_i_LC_7_2_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_LC_7_2_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_LC_7_2_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_8_LC_7_2_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_LC_7_2_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_8_LC_7_2_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_LC_7_2_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_i }
clb_pack LT_7_2 { PCH_PWRGD.delayed_vccin_ok_RNIS3IU2_0_LC_7_2_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_i_LC_7_2_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_LC_7_2_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_LC_7_2_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_8_LC_7_2_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_LC_7_2_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_8_LC_7_2_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_LC_7_2_7 }
set_location LT_7_2 7 2
ble_pack POWERLED.dutycycle_6_LC_7_3_0 { POWERLED.dutycycle_RNIKVA67_6_POWERLED.dutycycle_6_REP_LUT4_0, POWERLED.dutycycle[6] }
ble_pack POWERLED.dutycycle_7_LC_7_3_1 { POWERLED.dutycycle_RNIPENJ4_7_POWERLED.dutycycle_7_REP_LUT4_0, POWERLED.dutycycle[7] }
ble_pack POWERLED.un1_dutycycle_53_cry_13_c_RNII434_0_LC_7_3_2 { POWERLED.un1_dutycycle_53_cry_13_c_RNII434_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_LC_7_3_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_8_LC_7_3_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_sbtinv_8_LC_7_3_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_sbtinv[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_8_LC_7_3_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_i[8] }
clb_pack LT_7_3 { POWERLED.dutycycle_6_LC_7_3_0, POWERLED.dutycycle_7_LC_7_3_1, POWERLED.un1_dutycycle_53_cry_13_c_RNII434_0_LC_7_3_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_LC_7_3_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_8_LC_7_3_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_sbtinv_8_LC_7_3_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_8_LC_7_3_7 }
set_location LT_7_3 7 3
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_2_c_LC_7_4_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_3_s_LC_7_4_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_4_s_LC_7_4_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_5_s_LC_7_4_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_6_s_LC_7_4_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_axb_8_LC_7_4_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_s_8_LC_7_4_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_8_LC_7_4_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_i[8] }
clb_pack LT_7_4 { POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_2_c_LC_7_4_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_3_s_LC_7_4_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_4_s_LC_7_4_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_5_s_LC_7_4_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_6_s_LC_7_4_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_axb_8_LC_7_4_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_s_8_LC_7_4_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_8_LC_7_4_7 }
set_location LT_7_4 7 4
ble_pack POWERLED.dutycycle_RNI_0_LC_7_5_0 { POWERLED.dutycycle_RNI[0], POWERLED.un1_dutycycle_53_cry_0_c }
ble_pack POWERLED.un1_dutycycle_53_cry_0_c_RNIUTG3_LC_7_5_1 { POWERLED.un1_dutycycle_53_cry_0_c_RNIUTG3, POWERLED.un1_dutycycle_53_cry_1_c }
ble_pack POWERLED.un1_dutycycle_53_cry_1_c_RNIVVH3_LC_7_5_2 { POWERLED.un1_dutycycle_53_cry_1_c_RNIVVH3, POWERLED.un1_dutycycle_53_cry_2_c }
ble_pack POWERLED.un1_dutycycle_53_cry_2_c_RNI02J3_LC_7_5_3 { POWERLED.un1_dutycycle_53_cry_2_c_RNI02J3, POWERLED.un1_dutycycle_53_cry_3_c }
ble_pack POWERLED.un1_dutycycle_53_cry_3_c_RNI14K3_LC_7_5_4 { POWERLED.un1_dutycycle_53_cry_3_c_RNI14K3, POWERLED.un1_dutycycle_53_cry_4_c }
ble_pack POWERLED.un1_dutycycle_53_cry_4_c_RNI26L3_LC_7_5_5 { POWERLED.un1_dutycycle_53_cry_4_c_RNI26L3, POWERLED.un1_dutycycle_53_cry_5_c }
ble_pack POWERLED.un1_dutycycle_53_cry_5_c_RNI38M3_LC_7_5_6 { POWERLED.un1_dutycycle_53_cry_5_c_RNI38M3, POWERLED.un1_dutycycle_53_cry_6_c }
ble_pack POWERLED.un1_dutycycle_53_cry_6_c_RNI4AN3_LC_7_5_7 { POWERLED.un1_dutycycle_53_cry_6_c_RNI4AN3, POWERLED.un1_dutycycle_53_cry_7_c }
clb_pack LT_7_5 { POWERLED.dutycycle_RNI_0_LC_7_5_0, POWERLED.un1_dutycycle_53_cry_0_c_RNIUTG3_LC_7_5_1, POWERLED.un1_dutycycle_53_cry_1_c_RNIVVH3_LC_7_5_2, POWERLED.un1_dutycycle_53_cry_2_c_RNI02J3_LC_7_5_3, POWERLED.un1_dutycycle_53_cry_3_c_RNI14K3_LC_7_5_4, POWERLED.un1_dutycycle_53_cry_4_c_RNI26L3_LC_7_5_5, POWERLED.un1_dutycycle_53_cry_5_c_RNI38M3_LC_7_5_6, POWERLED.un1_dutycycle_53_cry_6_c_RNI4AN3_LC_7_5_7 }
set_location LT_7_5 7 5
ble_pack POWERLED.un1_dutycycle_53_cry_7_c_RNI5CO3_LC_7_6_0 { POWERLED.un1_dutycycle_53_cry_7_c_RNI5CO3, POWERLED.un1_dutycycle_53_cry_8_c }
ble_pack POWERLED.un1_dutycycle_53_cry_8_c_RNI6EP3_LC_7_6_1 { POWERLED.un1_dutycycle_53_cry_8_c_RNI6EP3, POWERLED.un1_dutycycle_53_cry_9_c }
ble_pack POWERLED.un1_dutycycle_53_cry_9_c_RNI7GQ3_LC_7_6_2 { POWERLED.un1_dutycycle_53_cry_9_c_RNI7GQ3, POWERLED.un1_dutycycle_53_cry_10_c }
ble_pack POWERLED.un1_dutycycle_53_cry_10_c_RNIFUV3_LC_7_6_3 { POWERLED.un1_dutycycle_53_cry_10_c_RNIFUV3, POWERLED.un1_dutycycle_53_cry_11_c }
ble_pack POWERLED.un1_dutycycle_53_cry_11_c_RNIG014_LC_7_6_4 { POWERLED.un1_dutycycle_53_cry_11_c_RNIG014, POWERLED.un1_dutycycle_53_cry_12_c }
ble_pack POWERLED.un1_dutycycle_53_cry_12_c_RNIH224_LC_7_6_5 { POWERLED.un1_dutycycle_53_cry_12_c_RNIH224, POWERLED.un1_dutycycle_53_cry_13_c }
ble_pack POWERLED.un1_dutycycle_53_cry_13_c_RNII434_LC_7_6_6 { POWERLED.un1_dutycycle_53_cry_13_c_RNII434, POWERLED.un1_dutycycle_53_cry_14_c }
ble_pack POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_LC_7_6_7 { POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644, POWERLED.un1_dutycycle_53_cry_15_c }
clb_pack LT_7_6 { POWERLED.un1_dutycycle_53_cry_7_c_RNI5CO3_LC_7_6_0, POWERLED.un1_dutycycle_53_cry_8_c_RNI6EP3_LC_7_6_1, POWERLED.un1_dutycycle_53_cry_9_c_RNI7GQ3_LC_7_6_2, POWERLED.un1_dutycycle_53_cry_10_c_RNIFUV3_LC_7_6_3, POWERLED.un1_dutycycle_53_cry_11_c_RNIG014_LC_7_6_4, POWERLED.un1_dutycycle_53_cry_12_c_RNIH224_LC_7_6_5, POWERLED.un1_dutycycle_53_cry_13_c_RNII434_LC_7_6_6, POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_LC_7_6_7 }
set_location LT_7_6 7 6
ble_pack POWERLED.un1_dutycycle_53_cry_15_c_RNIK854_LC_7_7_0 { POWERLED.un1_dutycycle_53_cry_15_c_RNIK854, POWERLED.un1_dutycycle_53_cry_16_0_c }
ble_pack POWERLED.CO2_THRU_LUT4_0_LC_7_7_1 { POWERLED.CO2_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_5_LC_7_7_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_i_l_ofx[5] }
ble_pack POWERLED.dutycycle_RNIOGRS_4_LC_7_7_4 { POWERLED.dutycycle_RNIOGRS[4] }
ble_pack POWERLED.dutycycle_RNIFOI43_4_LC_7_7_6 { POWERLED.dutycycle_RNIFOI43[4] }
ble_pack POWERLED.dutycycle_RNI_4_1_LC_7_7_7 { POWERLED.dutycycle_RNI_4[1] }
clb_pack LT_7_7 { POWERLED.un1_dutycycle_53_cry_15_c_RNIK854_LC_7_7_0, POWERLED.CO2_THRU_LUT4_0_LC_7_7_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_5_LC_7_7_2, POWERLED.dutycycle_RNIOGRS_4_LC_7_7_4, POWERLED.dutycycle_RNIFOI43_4_LC_7_7_6, POWERLED.dutycycle_RNI_4_1_LC_7_7_7 }
set_location LT_7_7 7 7
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_LC_7_8_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_LC_7_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_i }
ble_pack POWERLED.dutycycle_eena_5_0_s_tz_iso_LC_7_8_3 { POWERLED.dutycycle_eena_5_0_s_tz_iso }
ble_pack POWERLED.dutycycle_RNI_0_1_LC_7_8_5 { POWERLED.dutycycle_RNI_0[1] }
ble_pack POWERLED.func_state_RNID4591_1_LC_7_8_6 { POWERLED.func_state_RNID4591[1] }
ble_pack POWERLED.dutycycle_RNI_2_13_LC_7_8_7 { POWERLED.dutycycle_RNI_2[13] }
clb_pack LT_7_8 { POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_LC_7_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_LC_7_8_2, POWERLED.dutycycle_eena_5_0_s_tz_iso_LC_7_8_3, POWERLED.dutycycle_RNI_0_1_LC_7_8_5, POWERLED.func_state_RNID4591_1_LC_7_8_6, POWERLED.dutycycle_RNI_2_13_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack POWERLED.dutycycle_RNI_9_LC_7_9_0 { POWERLED.dutycycle_RNI[9] }
ble_pack POWERLED.func_state_RNITGMHB_1_LC_7_9_2 { POWERLED.func_state_RNITGMHB[1] }
ble_pack POWERLED.func_state_RNIOGRS_1_LC_7_9_3 { POWERLED.func_state_RNIOGRS[1] }
ble_pack POWERLED.dutycycle_RNI_3_LC_7_9_4 { POWERLED.dutycycle_RNI[3] }
ble_pack POWERLED.dutycycle_RNI_2_LC_7_9_5 { POWERLED.dutycycle_RNI[2] }
ble_pack POWERLED.func_state_1_LC_7_9_6 { POWERLED.func_state_RNITGMHB_1_POWERLED.func_state_1_REP_LUT4_0, POWERLED.func_state[1] }
ble_pack POWERLED.dutycycle_RNI_4_3_LC_7_9_7 { POWERLED.dutycycle_RNI_4[3] }
clb_pack LT_7_9 { POWERLED.dutycycle_RNI_9_LC_7_9_0, POWERLED.func_state_RNITGMHB_1_LC_7_9_2, POWERLED.func_state_RNIOGRS_1_LC_7_9_3, POWERLED.dutycycle_RNI_3_LC_7_9_4, POWERLED.dutycycle_RNI_2_LC_7_9_5, POWERLED.func_state_1_LC_7_9_6, POWERLED.dutycycle_RNI_4_3_LC_7_9_7 }
set_location LT_7_9 7 9
ble_pack COUNTER.tmp_0_rep1_LC_7_10_0 { COUNTER.tmp_0_rep1_RNO, COUNTER.tmp_0_rep1 }
ble_pack POWERLED.G_156_LC_7_10_1 { POWERLED.G_156 }
ble_pack POWERLED.dutycycle_RNI2O4A1_7_LC_7_10_2 { POWERLED.dutycycle_RNI2O4A1[7] }
ble_pack POWERLED.dutycycle_RNI375F3_7_LC_7_10_3 { POWERLED.dutycycle_RNI375F3[7] }
ble_pack POWERLED.dutycycle_RNIPENJ4_7_LC_7_10_4 { POWERLED.dutycycle_RNIPENJ4[7] }
ble_pack POWERLED.dutycycle_RNI_2_4_LC_7_10_5 { POWERLED.dutycycle_RNI_2[4] }
ble_pack RSMRST_PWRGD.RSMRSTn_2_fast_RNIQ8072_LC_7_10_6 { RSMRST_PWRGD.RSMRSTn_2_fast_RNIQ8072 }
ble_pack RSMRST_PWRGD.RSMRSTn_2_fast_RNIO5AE5_LC_7_10_7 { RSMRST_PWRGD.RSMRSTn_2_fast_RNIO5AE5 }
clb_pack LT_7_10 { COUNTER.tmp_0_rep1_LC_7_10_0, POWERLED.G_156_LC_7_10_1, POWERLED.dutycycle_RNI2O4A1_7_LC_7_10_2, POWERLED.dutycycle_RNI375F3_7_LC_7_10_3, POWERLED.dutycycle_RNIPENJ4_7_LC_7_10_4, POWERLED.dutycycle_RNI_2_4_LC_7_10_5, RSMRST_PWRGD.RSMRSTn_2_fast_RNIQ8072_LC_7_10_6, RSMRST_PWRGD.RSMRSTn_2_fast_RNIO5AE5_LC_7_10_7 }
set_location LT_7_10 7 10
ble_pack POWERLED.func_state_RNI_6_0_LC_7_11_0 { POWERLED.func_state_RNI_6[0] }
ble_pack POWERLED.func_state_RNI5DLR_2_1_LC_7_11_1 { POWERLED.func_state_RNI5DLR_2[1] }
ble_pack POWERLED.func_state_RNI1PE62_1_LC_7_11_2 { POWERLED.func_state_RNI1PE62[1] }
ble_pack POWERLED.dutycycle_RNIB0O42_3_LC_7_11_3 { POWERLED.dutycycle_RNIB0O42[3] }
ble_pack POWERLED.dutycycle_RNI79E14_3_LC_7_11_4 { POWERLED.dutycycle_RNI79E14[3] }
ble_pack POWERLED.dutycycle_RNIL4S55_3_LC_7_11_5 { POWERLED.dutycycle_RNIL4S55[3] }
ble_pack POWERLED.dutycycle_RNIRKB61_3_LC_7_11_6 { POWERLED.dutycycle_RNIRKB61[3] }
ble_pack POWERLED.dutycycle_3_LC_7_11_7 { POWERLED.dutycycle_RNIL4S55_3_POWERLED.dutycycle_3_REP_LUT4_0, POWERLED.dutycycle[3] }
clb_pack LT_7_11 { POWERLED.func_state_RNI_6_0_LC_7_11_0, POWERLED.func_state_RNI5DLR_2_1_LC_7_11_1, POWERLED.func_state_RNI1PE62_1_LC_7_11_2, POWERLED.dutycycle_RNIB0O42_3_LC_7_11_3, POWERLED.dutycycle_RNI79E14_3_LC_7_11_4, POWERLED.dutycycle_RNIL4S55_3_LC_7_11_5, POWERLED.dutycycle_RNIRKB61_3_LC_7_11_6, POWERLED.dutycycle_3_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack POWERLED.func_state_RNI_1_1_LC_7_12_0 { POWERLED.func_state_RNI_1[1] }
ble_pack POWERLED.N_52_i_i_x2_LC_7_12_1 { POWERLED.N_52_i_i_x2 }
ble_pack POWERLED.func_state_RNIBVNS_1_LC_7_12_2 { POWERLED.func_state_RNIBVNS[1] }
ble_pack POWERLED.func_state_RNI1J4E2_1_LC_7_12_3 { POWERLED.func_state_RNI1J4E2[1] }
ble_pack COUNTER.tmp_0_fast_LC_7_12_4 { COUNTER.tmp_0_fast_RNO, COUNTER.tmp_0_fast }
ble_pack POWERLED.N_52_i_i_a2_LC_7_12_7 { POWERLED.N_52_i_i_a2 }
clb_pack LT_7_12 { POWERLED.func_state_RNI_1_1_LC_7_12_0, POWERLED.N_52_i_i_x2_LC_7_12_1, POWERLED.func_state_RNIBVNS_1_LC_7_12_2, POWERLED.func_state_RNI1J4E2_1_LC_7_12_3, COUNTER.tmp_0_fast_LC_7_12_4, POWERLED.N_52_i_i_a2_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack POWERLED.G_44_LC_7_13_0 { POWERLED.G_44 }
ble_pack VPP_VDDQ.count_esr_RNO_0_15_LC_7_13_1 { VPP_VDDQ.count_esr_RNO_0[15] }
ble_pack VPP_VDDQ.curr_state_RNI8I855_0_LC_7_13_2 { VPP_VDDQ.curr_state_RNI8I855[0] }
ble_pack VPP_VDDQ.curr_state_1_LC_7_13_3 { VPP_VDDQ.curr_state_RNO[1], VPP_VDDQ.curr_state[1] }
ble_pack VPP_VDDQ.curr_state_0_LC_7_13_4 { VPP_VDDQ.curr_state_RNO[0], VPP_VDDQ.curr_state[0] }
ble_pack VPP_VDDQ.curr_state_RNIBM2L1_0_LC_7_13_5 { VPP_VDDQ.curr_state_RNIBM2L1[0] }
clb_pack LT_7_13 { POWERLED.G_44_LC_7_13_0, VPP_VDDQ.count_esr_RNO_0_15_LC_7_13_1, VPP_VDDQ.curr_state_RNI8I855_0_LC_7_13_2, VPP_VDDQ.curr_state_1_LC_7_13_3, VPP_VDDQ.curr_state_0_LC_7_13_4, VPP_VDDQ.curr_state_RNIBM2L1_0_LC_7_13_5 }
set_location LT_7_13 7 13
ble_pack VPP_VDDQ.count_0_LC_7_14_0 { VPP_VDDQ.count_RNO[0], VPP_VDDQ.count[0], VPP_VDDQ.un1_count_1_cry_0_c }
ble_pack VPP_VDDQ.count_1_LC_7_14_1 { VPP_VDDQ.count_RNO[1], VPP_VDDQ.count[1], VPP_VDDQ.un1_count_1_cry_1_c }
ble_pack VPP_VDDQ.count_2_LC_7_14_2 { VPP_VDDQ.count_RNO[2], VPP_VDDQ.count[2], VPP_VDDQ.un1_count_1_cry_2_c }
ble_pack VPP_VDDQ.count_3_LC_7_14_3 { VPP_VDDQ.count_RNO[3], VPP_VDDQ.count[3], VPP_VDDQ.un1_count_1_cry_3_c }
ble_pack VPP_VDDQ.count_4_LC_7_14_4 { VPP_VDDQ.count_RNO[4], VPP_VDDQ.count[4], VPP_VDDQ.un1_count_1_cry_4_c }
ble_pack VPP_VDDQ.count_5_LC_7_14_5 { VPP_VDDQ.count_RNO[5], VPP_VDDQ.count[5], VPP_VDDQ.un1_count_1_cry_5_c }
ble_pack VPP_VDDQ.count_6_LC_7_14_6 { VPP_VDDQ.count_RNO[6], VPP_VDDQ.count[6], VPP_VDDQ.un1_count_1_cry_6_c }
ble_pack VPP_VDDQ.count_7_LC_7_14_7 { VPP_VDDQ.count_RNO[7], VPP_VDDQ.count[7], VPP_VDDQ.un1_count_1_cry_7_c }
clb_pack LT_7_14 { VPP_VDDQ.count_0_LC_7_14_0, VPP_VDDQ.count_1_LC_7_14_1, VPP_VDDQ.count_2_LC_7_14_2, VPP_VDDQ.count_3_LC_7_14_3, VPP_VDDQ.count_4_LC_7_14_4, VPP_VDDQ.count_5_LC_7_14_5, VPP_VDDQ.count_6_LC_7_14_6, VPP_VDDQ.count_7_LC_7_14_7 }
set_location LT_7_14 7 14
ble_pack VPP_VDDQ.count_8_LC_7_15_0 { VPP_VDDQ.count_RNO[8], VPP_VDDQ.count[8], VPP_VDDQ.un1_count_1_cry_8_c }
ble_pack VPP_VDDQ.count_9_LC_7_15_1 { VPP_VDDQ.count_RNO[9], VPP_VDDQ.count[9], VPP_VDDQ.un1_count_1_cry_9_c }
ble_pack VPP_VDDQ.count_10_LC_7_15_2 { VPP_VDDQ.count_RNO[10], VPP_VDDQ.count[10], VPP_VDDQ.un1_count_1_cry_10_c }
ble_pack VPP_VDDQ.count_11_LC_7_15_3 { VPP_VDDQ.count_RNO[11], VPP_VDDQ.count[11], VPP_VDDQ.un1_count_1_cry_11_c }
ble_pack VPP_VDDQ.count_12_LC_7_15_4 { VPP_VDDQ.count_RNO[12], VPP_VDDQ.count[12], VPP_VDDQ.un1_count_1_cry_12_c }
ble_pack VPP_VDDQ.count_13_LC_7_15_5 { VPP_VDDQ.count_RNO[13], VPP_VDDQ.count[13], VPP_VDDQ.un1_count_1_cry_13_c }
ble_pack VPP_VDDQ.count_14_LC_7_15_6 { VPP_VDDQ.count_RNO[14], VPP_VDDQ.count[14], VPP_VDDQ.un1_count_1_cry_14_c }
ble_pack VPP_VDDQ.un1_count_1_cry_14_c_THRU_CRY_0_LC_7_15_7 { VPP_VDDQ.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_7_15 { VPP_VDDQ.count_8_LC_7_15_0, VPP_VDDQ.count_9_LC_7_15_1, VPP_VDDQ.count_10_LC_7_15_2, VPP_VDDQ.count_11_LC_7_15_3, VPP_VDDQ.count_12_LC_7_15_4, VPP_VDDQ.count_13_LC_7_15_5, VPP_VDDQ.count_14_LC_7_15_6, VPP_VDDQ.un1_count_1_cry_14_c_THRU_CRY_0_LC_7_15_7 }
set_location LT_7_15 7 15
ble_pack VPP_VDDQ.count_esr_15_LC_7_16_0 { VPP_VDDQ.count_esr_RNO[15], VPP_VDDQ.count_esr[15] }
clb_pack LT_7_16 { VPP_VDDQ.count_esr_15_LC_7_16_0 }
set_location LT_7_16 7 16
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_2_c_LC_8_1_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_3_s_LC_8_1_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_4_s_LC_8_1_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_5_s_LC_8_1_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_6_s_LC_8_1_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_axb_8_LC_8_1_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_s_8_LC_8_1_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_sbtinv_8_LC_8_1_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_sbtinv[8] }
clb_pack LT_8_1 { POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_2_c_LC_8_1_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_3_s_LC_8_1_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_4_s_LC_8_1_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_5_s_LC_8_1_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_6_s_LC_8_1_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_axb_8_LC_8_1_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_s_8_LC_8_1_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_sbtinv_8_LC_8_1_7 }
set_location LT_8_1 8 1
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_2_c_LC_8_2_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_3_s_LC_8_2_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_4_s_LC_8_2_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_5_s_LC_8_2_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_6_s_LC_8_2_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_axb_8_LC_8_2_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_s_8_LC_8_2_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_sbtinv_8_LC_8_2_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_sbtinv[8] }
clb_pack LT_8_2 { POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_2_c_LC_8_2_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_3_s_LC_8_2_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_4_s_LC_8_2_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_5_s_LC_8_2_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_6_s_LC_8_2_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_axb_8_LC_8_2_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_s_8_LC_8_2_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_sbtinv_8_LC_8_2_7 }
set_location LT_8_2 8 2
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_2_c_LC_8_3_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_3_s_LC_8_3_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_4_s_LC_8_3_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_5_s_LC_8_3_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_6_s_LC_8_3_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_axb_8_LC_8_3_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_s_8_LC_8_3_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_sbtinv_8_LC_8_3_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_sbtinv[8] }
clb_pack LT_8_3 { POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_2_c_LC_8_3_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_3_s_LC_8_3_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_4_s_LC_8_3_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_5_s_LC_8_3_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_6_s_LC_8_3_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_axb_8_LC_8_3_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_s_8_LC_8_3_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_sbtinv_8_LC_8_3_7 }
set_location LT_8_3 8 3
ble_pack POWERLED.curr_state_0_LC_8_4_0 { POWERLED.curr_state_RNO[0], POWERLED.curr_state[0] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_4_LC_8_4_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_i_l_ofx[4] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_axbxc3_LC_8_4_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_axbxc3 }
ble_pack POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0_LC_8_4_4 { POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0 }
ble_pack VPP_VDDQ.count_2_RNIPM861_8_LC_8_4_5 { VPP_VDDQ.count_2_RNIPM861[8] }
ble_pack POWERLED.dutycycle_RNI_4_7_LC_8_4_6 { POWERLED.dutycycle_RNI_4[7] }
clb_pack LT_8_4 { POWERLED.curr_state_0_LC_8_4_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_4_LC_8_4_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_axbxc3_LC_8_4_3, POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0_LC_8_4_4, VPP_VDDQ.count_2_RNIPM861_8_LC_8_4_5, POWERLED.dutycycle_RNI_4_7_LC_8_4_6 }
set_location LT_8_4 8 4
ble_pack POWERLED.dutycycle_RNI_1_1_LC_8_5_0 { POWERLED.dutycycle_RNI_1[1] }
ble_pack POWERLED.dutycycle_RNI_5_3_LC_8_5_1 { POWERLED.dutycycle_RNI_5[3] }
ble_pack POWERLED.dutycycle_RNI_3_7_LC_8_5_2 { POWERLED.dutycycle_RNI_3[7] }
ble_pack POWERLED.dutycycle_RNI_3_3_LC_8_5_3 { POWERLED.dutycycle_RNI_3[3] }
ble_pack POWERLED.dutycycle_RNI_7_LC_8_5_4 { POWERLED.dutycycle_RNI[7] }
ble_pack POWERLED.dutycycle_RNI_9_7_LC_8_5_5 { POWERLED.dutycycle_RNI_9[7] }
ble_pack POWERLED.dutycycle_RNI_11_LC_8_5_6 { POWERLED.dutycycle_RNI[11] }
ble_pack POWERLED.dutycycle_RNI_0_13_LC_8_5_7 { POWERLED.dutycycle_RNI_0[13] }
clb_pack LT_8_5 { POWERLED.dutycycle_RNI_1_1_LC_8_5_0, POWERLED.dutycycle_RNI_5_3_LC_8_5_1, POWERLED.dutycycle_RNI_3_7_LC_8_5_2, POWERLED.dutycycle_RNI_3_3_LC_8_5_3, POWERLED.dutycycle_RNI_7_LC_8_5_4, POWERLED.dutycycle_RNI_9_7_LC_8_5_5, POWERLED.dutycycle_RNI_11_LC_8_5_6, POWERLED.dutycycle_RNI_0_13_LC_8_5_7 }
set_location LT_8_5 8 5
ble_pack POWERLED.dutycycle_RNI_1_12_LC_8_6_0 { POWERLED.dutycycle_RNI_1[12] }
ble_pack POWERLED.dutycycle_4_LC_8_6_3 { POWERLED.dutycycle_RNIVM194_4_POWERLED.dutycycle_4_REP_LUT4_0, POWERLED.dutycycle[4] }
ble_pack POWERLED.dutycycle_RNI_5_4_LC_8_6_4 { POWERLED.dutycycle_RNI_5[4] }
ble_pack POWERLED.dutycycle_RNI_1_7_LC_8_6_5 { POWERLED.dutycycle_RNI_1[7] }
ble_pack POWERLED.dutycycle_RNIVM194_4_LC_8_6_6 { POWERLED.dutycycle_RNIVM194[4] }
ble_pack POWERLED.dutycycle_RNI_1_4_LC_8_6_7 { POWERLED.dutycycle_RNI_1[4] }
clb_pack LT_8_6 { POWERLED.dutycycle_RNI_1_12_LC_8_6_0, POWERLED.dutycycle_4_LC_8_6_3, POWERLED.dutycycle_RNI_5_4_LC_8_6_4, POWERLED.dutycycle_RNI_1_7_LC_8_6_5, POWERLED.dutycycle_RNIVM194_4_LC_8_6_6, POWERLED.dutycycle_RNI_1_4_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack POWERLED.dutycycle_RNI_7_4_LC_8_7_0 { POWERLED.dutycycle_RNI_7[4] }
ble_pack POWERLED.dutycycle_RNI_8_4_LC_8_7_1 { POWERLED.dutycycle_RNI_8[4] }
ble_pack POWERLED.dutycycle_RNI_0_15_LC_8_7_2 { POWERLED.dutycycle_RNI_0[15] }
ble_pack POWERLED.dutycycle_15_LC_8_7_3 { POWERLED.dutycycle_RNIDB0M4_15_POWERLED.dutycycle_15_REP_LUT4_0, POWERLED.dutycycle[15] }
ble_pack POWERLED.dutycycle_RNI_8_10_LC_8_7_4 { POWERLED.dutycycle_RNI_8[10] }
ble_pack POWERLED.dutycycle_RNIDB0M4_15_LC_8_7_5 { POWERLED.dutycycle_RNIDB0M4[15] }
ble_pack POWERLED.dutycycle_RNI_15_LC_8_7_6 { POWERLED.dutycycle_RNI[15] }
ble_pack POWERLED.dutycycle_RNI_12_LC_8_7_7 { POWERLED.dutycycle_RNI[12] }
clb_pack LT_8_7 { POWERLED.dutycycle_RNI_7_4_LC_8_7_0, POWERLED.dutycycle_RNI_8_4_LC_8_7_1, POWERLED.dutycycle_RNI_0_15_LC_8_7_2, POWERLED.dutycycle_15_LC_8_7_3, POWERLED.dutycycle_RNI_8_10_LC_8_7_4, POWERLED.dutycycle_RNIDB0M4_15_LC_8_7_5, POWERLED.dutycycle_RNI_15_LC_8_7_6, POWERLED.dutycycle_RNI_12_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack POWERLED.dutycycle_1_LC_8_8_0 { POWERLED.dutycycle_RNIKCVI4_1_POWERLED.dutycycle_1_REP_LUT4_0, POWERLED.dutycycle[1] }
ble_pack POWERLED.func_state_RNI2O4A1_0_LC_8_8_1 { POWERLED.func_state_RNI2O4A1[0] }
ble_pack POWERLED.dutycycle_RNIG11I4_0_LC_8_8_2 { POWERLED.dutycycle_RNIG11I4[0] }
ble_pack POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1_LC_8_8_3 { POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 }
ble_pack POWERLED.dutycycle_RNIKCVI4_1_LC_8_8_4 { POWERLED.dutycycle_RNIKCVI4[1] }
ble_pack POWERLED.dutycycle_RNIVRVA2_1_LC_8_8_5 { POWERLED.dutycycle_RNIVRVA2[1] }
ble_pack POWERLED.dutycycle_RNIVRVA2_0_LC_8_8_6 { POWERLED.dutycycle_RNIVRVA2[0] }
ble_pack POWERLED.dutycycle_0_LC_8_8_7 { POWERLED.dutycycle_RNIG11I4_0_POWERLED.dutycycle_0_REP_LUT4_0, POWERLED.dutycycle[0] }
clb_pack LT_8_8 { POWERLED.dutycycle_1_LC_8_8_0, POWERLED.func_state_RNI2O4A1_0_LC_8_8_1, POWERLED.dutycycle_RNIG11I4_0_LC_8_8_2, POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1_LC_8_8_3, POWERLED.dutycycle_RNIKCVI4_1_LC_8_8_4, POWERLED.dutycycle_RNIVRVA2_1_LC_8_8_5, POWERLED.dutycycle_RNIVRVA2_0_LC_8_8_6, POWERLED.dutycycle_0_LC_8_8_7 }
set_location LT_8_8 8 8
ble_pack POWERLED.func_state_RNI99TE_1_LC_8_9_0 { POWERLED.func_state_RNI99TE[1] }
ble_pack POWERLED.func_state_RNIHCGC2_1_LC_8_9_1 { POWERLED.func_state_RNIHCGC2[1] }
ble_pack POWERLED.dutycycle_RNIKVA67_6_LC_8_9_2 { POWERLED.dutycycle_RNIKVA67[6] }
ble_pack POWERLED.func_state_RNI88TE_1_LC_8_9_3 { POWERLED.func_state_RNI88TE[1] }
ble_pack POWERLED.dutycycle_2_LC_8_9_4 { POWERLED.dutycycle_RNINBHJ5_2_POWERLED.dutycycle_2_REP_LUT4_0, POWERLED.dutycycle[2] }
ble_pack POWERLED.dutycycle_RNI88TE_2_LC_8_9_5 { POWERLED.dutycycle_RNI88TE[2] }
ble_pack POWERLED.dutycycle_RNI9NTJ2_2_LC_8_9_6 { POWERLED.dutycycle_RNI9NTJ2[2] }
ble_pack POWERLED.dutycycle_RNINBHJ5_2_LC_8_9_7 { POWERLED.dutycycle_RNINBHJ5[2] }
clb_pack LT_8_9 { POWERLED.func_state_RNI99TE_1_LC_8_9_0, POWERLED.func_state_RNIHCGC2_1_LC_8_9_1, POWERLED.dutycycle_RNIKVA67_6_LC_8_9_2, POWERLED.func_state_RNI88TE_1_LC_8_9_3, POWERLED.dutycycle_2_LC_8_9_4, POWERLED.dutycycle_RNI88TE_2_LC_8_9_5, POWERLED.dutycycle_RNI9NTJ2_2_LC_8_9_6, POWERLED.dutycycle_RNINBHJ5_2_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack POWERLED.dutycycle_RNI_2_5_LC_8_10_0 { POWERLED.dutycycle_RNI_2[5] }
ble_pack POWERLED.dutycycle_RNI_3_6_LC_8_10_1 { POWERLED.dutycycle_RNI_3[6] }
ble_pack POWERLED.func_state_RNI_0_0_LC_8_10_2 { POWERLED.func_state_RNI_0[0] }
ble_pack POWERLED.dutycycle_5_LC_8_10_3 { POWERLED.dutycycle_RNIKBMSJ_5_POWERLED.dutycycle_5_REP_LUT4_0, POWERLED.dutycycle[5] }
ble_pack RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F_LC_8_10_4 { RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F }
ble_pack POWERLED.dutycycle_RNIKBMSJ_5_LC_8_10_5 { POWERLED.dutycycle_RNIKBMSJ[5] }
ble_pack POWERLED.dutycycle_RNI_0_5_LC_8_10_6 { POWERLED.dutycycle_RNI_0[5] }
ble_pack POWERLED.func_state_RNI_5_0_LC_8_10_7 { POWERLED.func_state_RNI_5[0] }
clb_pack LT_8_10 { POWERLED.dutycycle_RNI_2_5_LC_8_10_0, POWERLED.dutycycle_RNI_3_6_LC_8_10_1, POWERLED.func_state_RNI_0_0_LC_8_10_2, POWERLED.dutycycle_5_LC_8_10_3, RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F_LC_8_10_4, POWERLED.dutycycle_RNIKBMSJ_5_LC_8_10_5, POWERLED.dutycycle_RNI_0_5_LC_8_10_6, POWERLED.func_state_RNI_5_0_LC_8_10_7 }
set_location LT_8_10 8 10
ble_pack POWERLED.slp_s3n_signal_i_0_o3_2_LC_8_11_0 { POWERLED.slp_s3n_signal_i_0_o3_2 }
ble_pack POWERLED.dutycycle_1_0_iv_i_i_o3_0_LC_8_11_1 { POWERLED.dutycycle_1_0_iv_i_i_o3[0] }
ble_pack POWERLED.un1_clk_100khz_52_and_i_0_a3_0_LC_8_11_2 { POWERLED.un1_clk_100khz_52_and_i_0_a3_0 }
ble_pack POWERLED.func_state_RNI56A8_0_LC_8_11_3 { POWERLED.func_state_RNI56A8[0] }
ble_pack POWERLED.dutycycle_eena_5_0_s_tz_1_LC_8_11_5 { POWERLED.dutycycle_eena_5_0_s_tz_1 }
ble_pack POWERLED.dutycycle_eena_5_0_s_tz_LC_8_11_6 { POWERLED.dutycycle_eena_5_0_s_tz }
ble_pack POWERLED.func_state_RNIARN73_1_LC_8_11_7 { POWERLED.func_state_RNIARN73[1] }
clb_pack LT_8_11 { POWERLED.slp_s3n_signal_i_0_o3_2_LC_8_11_0, POWERLED.dutycycle_1_0_iv_i_i_o3_0_LC_8_11_1, POWERLED.un1_clk_100khz_52_and_i_0_a3_0_LC_8_11_2, POWERLED.func_state_RNI56A8_0_LC_8_11_3, POWERLED.dutycycle_eena_5_0_s_tz_1_LC_8_11_5, POWERLED.dutycycle_eena_5_0_s_tz_LC_8_11_6, POWERLED.func_state_RNIARN73_1_LC_8_11_7 }
set_location LT_8_11 8 11
ble_pack VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_0_LC_8_12_0 { VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_0 }
ble_pack VPP_VDDQ.count_2_RNIHA461_4_LC_8_12_1 { VPP_VDDQ.count_2_RNIHA461[4] }
ble_pack VPP_VDDQ.count_2_4_LC_8_12_2 { VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_0_VPP_VDDQ.count_2_4_REP_LUT4_0, VPP_VDDQ.count_2[4] }
ble_pack VPP_VDDQ.count_2_5_LC_8_12_3 { VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_0_VPP_VDDQ.count_2_5_REP_LUT4_0, VPP_VDDQ.count_2[5] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_0_LC_8_12_4 { VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_0 }
ble_pack VPP_VDDQ.count_2_RNIJD561_5_LC_8_12_5 { VPP_VDDQ.count_2_RNIJD561[5] }
ble_pack VPP_VDDQ.count_2_8_LC_8_12_6 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_0_VPP_VDDQ.count_2_8_REP_LUT4_0, VPP_VDDQ.count_2[8] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_0_LC_8_12_7 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_0 }
clb_pack LT_8_12 { VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_0_LC_8_12_0, VPP_VDDQ.count_2_RNIHA461_4_LC_8_12_1, VPP_VDDQ.count_2_4_LC_8_12_2, VPP_VDDQ.count_2_5_LC_8_12_3, VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_0_LC_8_12_4, VPP_VDDQ.count_2_RNIJD561_5_LC_8_12_5, VPP_VDDQ.count_2_8_LC_8_12_6, VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_0_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack VPP_VDDQ.count_2_2_LC_8_13_0 { VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_0_VPP_VDDQ.count_2_2_REP_LUT4_0, VPP_VDDQ.count_2[2] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_0_LC_8_13_1 { VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_0 }
ble_pack VPP_VDDQ.count_2_RNID4261_2_LC_8_13_2 { VPP_VDDQ.count_2_RNID4261[2] }
ble_pack VPP_VDDQ.count_2_RNI_2_LC_8_13_3 { VPP_VDDQ.count_2_RNI[2] }
ble_pack VPP_VDDQ.count_2_15_LC_8_13_4 { VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_0_VPP_VDDQ.count_2_15_REP_LUT4_0, VPP_VDDQ.count_2[15] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_0_LC_8_13_5 { VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_0 }
ble_pack VPP_VDDQ.count_2_RNIL79C1_15_LC_8_13_6 { VPP_VDDQ.count_2_RNIL79C1[15] }
ble_pack VPP_VDDQ.count_2_3_LC_8_13_7 { VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_0_VPP_VDDQ.count_2_3_REP_LUT4_0, VPP_VDDQ.count_2[3] }
clb_pack LT_8_13 { VPP_VDDQ.count_2_2_LC_8_13_0, VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_0_LC_8_13_1, VPP_VDDQ.count_2_RNID4261_2_LC_8_13_2, VPP_VDDQ.count_2_RNI_2_LC_8_13_3, VPP_VDDQ.count_2_15_LC_8_13_4, VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_0_LC_8_13_5, VPP_VDDQ.count_2_RNIL79C1_15_LC_8_13_6, VPP_VDDQ.count_2_3_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_LC_8_14_0 { VPP_VDDQ.delayed_vddq_pwrgd_RNO, VPP_VDDQ.delayed_vddq_pwrgd }
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_RNO_0_LC_8_14_1 { VPP_VDDQ.delayed_vddq_pwrgd_RNO_0 }
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_RNIHJPH_LC_8_14_2 { VPP_VDDQ.delayed_vddq_pwrgd_RNIHJPH }
ble_pack VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_0_LC_8_14_3 { VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_0 }
ble_pack VPP_VDDQ.count_2_RNIJ48C1_14_LC_8_14_4 { VPP_VDDQ.count_2_RNIJ48C1[14] }
ble_pack VPP_VDDQ.count_RNIVJP51_3_LC_8_14_5 { VPP_VDDQ.count_RNIVJP51[3] }
ble_pack VPP_VDDQ.curr_state_RNILLP51_1_LC_8_14_6 { VPP_VDDQ.curr_state_RNILLP51[1] }
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_RNO_1_LC_8_14_7 { VPP_VDDQ.delayed_vddq_pwrgd_RNO_1 }
clb_pack LT_8_14 { VPP_VDDQ.delayed_vddq_pwrgd_LC_8_14_0, VPP_VDDQ.delayed_vddq_pwrgd_RNO_0_LC_8_14_1, VPP_VDDQ.delayed_vddq_pwrgd_RNIHJPH_LC_8_14_2, VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_0_LC_8_14_3, VPP_VDDQ.count_2_RNIJ48C1_14_LC_8_14_4, VPP_VDDQ.count_RNIVJP51_3_LC_8_14_5, VPP_VDDQ.curr_state_RNILLP51_1_LC_8_14_6, VPP_VDDQ.delayed_vddq_pwrgd_RNO_1_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_0_sqmuxa_0_a2_LC_8_15_0 { VPP_VDDQ.delayed_vddq_pwrgd_0_sqmuxa_0_a2 }
ble_pack VPP_VDDQ.count_esr_RNI7CQO_15_LC_8_15_2 { VPP_VDDQ.count_esr_RNI7CQO[15] }
ble_pack VPP_VDDQ.count_esr_RNIRFM64_15_LC_8_15_3 { VPP_VDDQ.count_esr_RNIRFM64[15] }
ble_pack VPP_VDDQ.count_RNIFC141_11_LC_8_15_4 { VPP_VDDQ.count_RNIFC141[11] }
ble_pack VPP_VDDQ.count_RNI63141_10_LC_8_15_5 { VPP_VDDQ.count_RNI63141[10] }
ble_pack PRIMARY_VOLTAGES_EN.N_171_i_LC_8_15_7 { PRIMARY_VOLTAGES_EN.N_171_i }
clb_pack LT_8_15 { VPP_VDDQ.delayed_vddq_pwrgd_0_sqmuxa_0_a2_LC_8_15_0, VPP_VDDQ.count_esr_RNI7CQO_15_LC_8_15_2, VPP_VDDQ.count_esr_RNIRFM64_15_LC_8_15_3, VPP_VDDQ.count_RNIFC141_11_LC_8_15_4, VPP_VDDQ.count_RNI63141_10_LC_8_15_5, PRIMARY_VOLTAGES_EN.N_171_i_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_2_c_LC_9_1_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_3_s_LC_9_1_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_4_s_LC_9_1_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_5_s_LC_9_1_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_6_s_LC_9_1_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_axb_8_LC_9_1_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_s_8_LC_9_1_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_sbtinv_8_LC_9_1_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_sbtinv[8] }
clb_pack LT_9_1 { POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_2_c_LC_9_1_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_3_s_LC_9_1_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_4_s_LC_9_1_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_5_s_LC_9_1_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_6_s_LC_9_1_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_axb_8_LC_9_1_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_s_8_LC_9_1_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_sbtinv_8_LC_9_1_7 }
set_location LT_9_1 9 1
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_2_c_LC_9_2_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_3_s_LC_9_2_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_4_s_LC_9_2_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_5_s_LC_9_2_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_6_s_LC_9_2_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_axb_8_LC_9_2_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_s_8_LC_9_2_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_sbtinv_8_LC_9_2_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_sbtinv[8] }
clb_pack LT_9_2 { POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_2_c_LC_9_2_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_3_s_LC_9_2_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_4_s_LC_9_2_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_5_s_LC_9_2_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_6_s_LC_9_2_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_axb_8_LC_9_2_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_s_8_LC_9_2_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_sbtinv_8_LC_9_2_7 }
set_location LT_9_2 9 2
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_2_c_LC_9_3_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_3_s_LC_9_3_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_4_s_LC_9_3_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_5_s_LC_9_3_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_6_s_LC_9_3_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_axb_8_LC_9_3_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_7_c }
ble_pack POWERLED.mult1_un54_sum_cry_7_THRU_LUT4_0_LC_9_3_6 { POWERLED.mult1_un54_sum_cry_7_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_6_LC_9_3_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_l_fx[6] }
clb_pack LT_9_3 { POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_2_c_LC_9_3_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_3_s_LC_9_3_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_4_s_LC_9_3_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_5_s_LC_9_3_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_6_s_LC_9_3_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_axb_8_LC_9_3_5, POWERLED.mult1_un54_sum_cry_7_THRU_LUT4_0_LC_9_3_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_6_LC_9_3_7 }
set_location LT_9_3 9 3
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_2_c_LC_9_4_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_3_s_LC_9_4_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_4_s_LC_9_4_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_5_s_LC_9_4_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_6_s_LC_9_4_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_s_8_LC_9_4_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_8_LC_9_4_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_3_LC_9_4_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_l_fx[3] }
clb_pack LT_9_4 { POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_2_c_LC_9_4_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_3_s_LC_9_4_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_4_s_LC_9_4_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_5_s_LC_9_4_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_6_s_LC_9_4_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_s_8_LC_9_4_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_8_LC_9_4_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_3_LC_9_4_7 }
set_location LT_9_4 9 4
ble_pack POWERLED.dutycycle_9_LC_9_5_0 { POWERLED.dutycycle_RNIJDG64_9_POWERLED.dutycycle_9_REP_LUT4_0, POWERLED.dutycycle[9] }
ble_pack POWERLED.dutycycle_RNIB8VL4_14_LC_9_5_2 { POWERLED.dutycycle_RNIB8VL4[14] }
ble_pack POWERLED.dutycycle_RNI_0_14_LC_9_5_3 { POWERLED.dutycycle_RNI_0[14] }
ble_pack POWERLED.func_state_RNIOBHB2_0_1_LC_9_5_4 { POWERLED.func_state_RNIOBHB2_0[1] }
ble_pack POWERLED.dutycycle_RNIOBHB2_9_LC_9_5_5 { POWERLED.dutycycle_RNIOBHB2[9] }
ble_pack POWERLED.dutycycle_RNIJDG64_9_LC_9_5_6 { POWERLED.dutycycle_RNIJDG64[9] }
ble_pack POWERLED.dutycycle_RNI_0_11_LC_9_5_7 { POWERLED.dutycycle_RNI_0[11] }
clb_pack LT_9_5 { POWERLED.dutycycle_9_LC_9_5_0, POWERLED.dutycycle_RNIB8VL4_14_LC_9_5_2, POWERLED.dutycycle_RNI_0_14_LC_9_5_3, POWERLED.func_state_RNIOBHB2_0_1_LC_9_5_4, POWERLED.dutycycle_RNIOBHB2_9_LC_9_5_5, POWERLED.dutycycle_RNIJDG64_9_LC_9_5_6, POWERLED.dutycycle_RNI_0_11_LC_9_5_7 }
set_location LT_9_5 9 5
ble_pack POWERLED.dutycycle_13_LC_9_6_0 { POWERLED.dutycycle_RNI95UL4_13_POWERLED.dutycycle_13_REP_LUT4_0, POWERLED.dutycycle[13] }
ble_pack POWERLED.dutycycle_RNI95UL4_13_LC_9_6_1 { POWERLED.dutycycle_RNI95UL4[13] }
ble_pack POWERLED.dutycycle_RNI_1_13_LC_9_6_2 { POWERLED.dutycycle_RNI_1[13] }
ble_pack POWERLED.dutycycle_RNI_14_LC_9_6_3 { POWERLED.dutycycle_RNI[14] }
ble_pack POWERLED.dutycycle_RNI_0_7_LC_9_6_4 { POWERLED.dutycycle_RNI_0[7] }
ble_pack POWERLED.dutycycle_RNI_1_14_LC_9_6_5 { POWERLED.dutycycle_RNI_1[14] }
ble_pack POWERLED.dutycycle_RNI_6_LC_9_6_6 { POWERLED.dutycycle_RNI[6] }
ble_pack POWERLED.dutycycle_RNI_3_13_LC_9_6_7 { POWERLED.dutycycle_RNI_3[13] }
clb_pack LT_9_6 { POWERLED.dutycycle_13_LC_9_6_0, POWERLED.dutycycle_RNI95UL4_13_LC_9_6_1, POWERLED.dutycycle_RNI_1_13_LC_9_6_2, POWERLED.dutycycle_RNI_14_LC_9_6_3, POWERLED.dutycycle_RNI_0_7_LC_9_6_4, POWERLED.dutycycle_RNI_1_14_LC_9_6_5, POWERLED.dutycycle_RNI_6_LC_9_6_6, POWERLED.dutycycle_RNI_3_13_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack POWERLED.dutycycle_RNI_2_1_LC_9_7_0 { POWERLED.dutycycle_RNI_2[1], POWERLED.un1_dutycycle_94_cry_0_c }
ble_pack POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_9_7_1 { POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU, POWERLED.un1_dutycycle_94_cry_1_c }
ble_pack POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_7_2 { POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV, POWERLED.un1_dutycycle_94_cry_2_c }
ble_pack POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_7_3 { POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01, POWERLED.un1_dutycycle_94_cry_3_c }
ble_pack POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_7_4 { POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11, POWERLED.un1_dutycycle_94_cry_4_c }
ble_pack POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_7_5 { POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21, POWERLED.un1_dutycycle_94_cry_5_c }
ble_pack POWERLED.un1_dutycycle_94_cry_5_c_RNI_LC_9_7_6 { POWERLED.un1_dutycycle_94_cry_5_c_RNI, POWERLED.un1_dutycycle_94_cry_6_c }
ble_pack POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_7_7 { POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41, POWERLED.un1_dutycycle_94_cry_7_c }
clb_pack LT_9_7 { POWERLED.dutycycle_RNI_2_1_LC_9_7_0, POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_9_7_1, POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_7_2, POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_7_3, POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_7_4, POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_7_5, POWERLED.un1_dutycycle_94_cry_5_c_RNI_LC_9_7_6, POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_8_0 { POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51, POWERLED.un1_dutycycle_94_cry_8_c }
ble_pack POWERLED.un1_dutycycle_94_cry_8_c_RNI3B2U_LC_9_8_1 { POWERLED.un1_dutycycle_94_cry_8_c_RNI3B2U, POWERLED.un1_dutycycle_94_cry_9_c }
ble_pack POWERLED.un1_dutycycle_94_cry_9_c_RNI4D3U_LC_9_8_2 { POWERLED.un1_dutycycle_94_cry_9_c_RNI4D3U, POWERLED.un1_dutycycle_94_cry_10_c }
ble_pack POWERLED.un1_dutycycle_94_cry_10_c_RNIC0LB1_LC_9_8_3 { POWERLED.un1_dutycycle_94_cry_10_c_RNIC0LB1, POWERLED.un1_dutycycle_94_cry_11_c }
ble_pack POWERLED.un1_dutycycle_94_cry_11_c_RNID2MB1_LC_9_8_4 { POWERLED.un1_dutycycle_94_cry_11_c_RNID2MB1, POWERLED.un1_dutycycle_94_cry_12_c }
ble_pack POWERLED.un1_dutycycle_94_cry_12_c_RNIE4NB1_LC_9_8_5 { POWERLED.un1_dutycycle_94_cry_12_c_RNIE4NB1, POWERLED.un1_dutycycle_94_cry_13_c }
ble_pack POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1_LC_9_8_6 { POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1, POWERLED.un1_dutycycle_94_cry_14_c }
ble_pack POWERLED.un1_dutycycle_94_cry_14_c_RNIG8PB1_LC_9_8_7 { POWERLED.un1_dutycycle_94_cry_14_c_RNIG8PB1 }
clb_pack LT_9_8 { POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_8_0, POWERLED.un1_dutycycle_94_cry_8_c_RNI3B2U_LC_9_8_1, POWERLED.un1_dutycycle_94_cry_9_c_RNI4D3U_LC_9_8_2, POWERLED.un1_dutycycle_94_cry_10_c_RNIC0LB1_LC_9_8_3, POWERLED.un1_dutycycle_94_cry_11_c_RNID2MB1_LC_9_8_4, POWERLED.un1_dutycycle_94_cry_12_c_RNIE4NB1_LC_9_8_5, POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1_LC_9_8_6, POWERLED.un1_dutycycle_94_cry_14_c_RNIG8PB1_LC_9_8_7 }
set_location LT_9_8 9 8
ble_pack POWERLED.func_state_RNI2MQD_1_LC_9_9_2 { POWERLED.func_state_RNI2MQD[1] }
ble_pack POWERLED.un1_dutycycle_94_cry_1_c_RNIUO1P2_LC_9_9_3 { POWERLED.un1_dutycycle_94_cry_1_c_RNIUO1P2 }
ble_pack POWERLED.dutycycle_RNI_1_LC_9_9_4 { POWERLED.dutycycle_RNI[1] }
ble_pack POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3_LC_9_9_6 { POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3 }
ble_pack POWERLED.un1_dutycycle_94_cry_4_c_RNILH0U3_LC_9_9_7 { POWERLED.un1_dutycycle_94_cry_4_c_RNILH0U3 }
clb_pack LT_9_9 { POWERLED.func_state_RNI2MQD_1_LC_9_9_2, POWERLED.un1_dutycycle_94_cry_1_c_RNIUO1P2_LC_9_9_3, POWERLED.dutycycle_RNI_1_LC_9_9_4, POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3_LC_9_9_6, POWERLED.un1_dutycycle_94_cry_4_c_RNILH0U3_LC_9_9_7 }
set_location LT_9_9 9 9
ble_pack POWERLED.dutycycle_RNI2O4A1_6_LC_9_10_0 { POWERLED.dutycycle_RNI2O4A1[6] }
ble_pack POWERLED.dutycycle_RNI_5_5_LC_9_10_1 { POWERLED.dutycycle_RNI_5[5] }
ble_pack POWERLED.func_state_RNIOGRS_0_1_LC_9_10_2 { POWERLED.func_state_RNIOGRS_0[1] }
ble_pack POWERLED.func_state_RNIQ8072_1_LC_9_10_3 { POWERLED.func_state_RNIQ8072[1] }
ble_pack POWERLED.func_state_RNIR1FD4_1_LC_9_10_4 { POWERLED.func_state_RNIR1FD4[1] }
ble_pack POWERLED.dutycycle_RNIVRVA2_6_LC_9_10_5 { POWERLED.dutycycle_RNIVRVA2[6] }
ble_pack POWERLED.func_state_RNIMJCH1_1_LC_9_10_7 { POWERLED.func_state_RNIMJCH1[1] }
clb_pack LT_9_10 { POWERLED.dutycycle_RNI2O4A1_6_LC_9_10_0, POWERLED.dutycycle_RNI_5_5_LC_9_10_1, POWERLED.func_state_RNIOGRS_0_1_LC_9_10_2, POWERLED.func_state_RNIQ8072_1_LC_9_10_3, POWERLED.func_state_RNIR1FD4_1_LC_9_10_4, POWERLED.dutycycle_RNIVRVA2_6_LC_9_10_5, POWERLED.func_state_RNIMJCH1_1_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack VCCIN_PWRGD.un10_output_3_LC_9_11_0 { VCCIN_PWRGD.un10_output_3 }
ble_pack VCCIN_PWRGD.un10_output_LC_9_11_1 { VCCIN_PWRGD.un10_output }
ble_pack RSMRST_PWRGD.curr_state_0_LC_9_11_2 { RSMRST_PWRGD.curr_state_7_1_0_.N_102_i, RSMRST_PWRGD.curr_state[0] }
ble_pack RSMRST_PWRGD.curr_state_RNIJVRG6_1_LC_9_11_3 { RSMRST_PWRGD.curr_state_RNIJVRG6[1] }
ble_pack POWERLED.G_12_LC_9_11_4 { POWERLED.G_12 }
ble_pack RSMRST_PWRGD.curr_state_1_LC_9_11_5 { RSMRST_PWRGD.curr_state_7_1_0_.N_99_i, RSMRST_PWRGD.curr_state[1] }
ble_pack RSMRST_PWRGD.RSMRSTn_2_rep1_LC_9_11_6 { RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3_0_0_a3_rep1, RSMRST_PWRGD.RSMRSTn_2_rep1 }
ble_pack RSMRST_PWRGD.RSMRSTn_2_fast_LC_9_11_7 { RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3_0_0_a3_fast, RSMRST_PWRGD.RSMRSTn_2_fast }
clb_pack LT_9_11 { VCCIN_PWRGD.un10_output_3_LC_9_11_0, VCCIN_PWRGD.un10_output_LC_9_11_1, RSMRST_PWRGD.curr_state_0_LC_9_11_2, RSMRST_PWRGD.curr_state_RNIJVRG6_1_LC_9_11_3, POWERLED.G_12_LC_9_11_4, RSMRST_PWRGD.curr_state_1_LC_9_11_5, RSMRST_PWRGD.RSMRSTn_2_rep1_LC_9_11_6, RSMRST_PWRGD.RSMRSTn_2_fast_LC_9_11_7 }
set_location LT_9_11 9 11
ble_pack RSMRST_PWRGD.curr_state_RNIOAEU1_0_LC_9_12_0 { RSMRST_PWRGD.curr_state_RNIOAEU1[0] }
ble_pack PRIMARY_VOLTAGES_EN.un2_v1p8a_en_i_o3_LC_9_12_2 { PRIMARY_VOLTAGES_EN.un2_v1p8a_en_i_o3 }
ble_pack VCCIN_PWRGD.un10_output_3_0_a2_LC_9_12_3 { VCCIN_PWRGD.un10_output_3_0_a2 }
ble_pack RSMRST_PWRGD.RSMRSTn_2_LC_9_12_4 { RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3_0_0_a3, RSMRST_PWRGD.RSMRSTn_2 }
ble_pack VPP_VDDQ.count_2_RNI38QU_6_LC_9_12_5 { VPP_VDDQ.count_2_RNI38QU[6] }
ble_pack VPP_VDDQ.count_2_RNI38QU_0_6_LC_9_12_6 { VPP_VDDQ.count_2_RNI38QU_0[6] }
ble_pack VPP_VDDQ.count_2_RNIOUR33_1_LC_9_12_7 { VPP_VDDQ.count_2_RNIOUR33[1] }
clb_pack LT_9_12 { RSMRST_PWRGD.curr_state_RNIOAEU1_0_LC_9_12_0, PRIMARY_VOLTAGES_EN.un2_v1p8a_en_i_o3_LC_9_12_2, VCCIN_PWRGD.un10_output_3_0_a2_LC_9_12_3, RSMRST_PWRGD.RSMRSTn_2_LC_9_12_4, VPP_VDDQ.count_2_RNI38QU_6_LC_9_12_5, VPP_VDDQ.count_2_RNI38QU_0_6_LC_9_12_6, VPP_VDDQ.count_2_RNIOUR33_1_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack VPP_VDDQ.un1_count_2_1_cry_1_c_LC_9_13_0 { VPP_VDDQ.un1_count_2_1_cry_1_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_9_13_1 { VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087, VPP_VDDQ.un1_count_2_1_cry_2_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_9_13_2 { VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297, VPP_VDDQ.un1_count_2_1_cry_3_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_9_13_3 { VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7, VPP_VDDQ.un1_count_2_1_cry_4_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_9_13_4 { VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7, VPP_VDDQ.un1_count_2_1_cry_5_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_LC_9_13_5 { VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661, VPP_VDDQ.un1_count_2_1_cry_6_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_9_13_6 { VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7, VPP_VDDQ.un1_count_2_1_cry_7_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_9_13_7 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7, VPP_VDDQ.un1_count_2_1_cry_8_c }
clb_pack LT_9_13 { VPP_VDDQ.un1_count_2_1_cry_1_c_LC_9_13_0, VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_9_13_1, VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_9_13_2, VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_9_13_3, VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_9_13_4, VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_LC_9_13_5, VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_9_13_6, VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_9_14_0 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7, VPP_VDDQ.un1_count_2_1_cry_9_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_9_14_1 { VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7, VPP_VDDQ.un1_count_2_1_cry_10_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_9_14_2 { VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD, VPP_VDDQ.un1_count_2_1_cry_11_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_9_14_3 { VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND, VPP_VDDQ.un1_count_2_1_cry_12_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_9_14_4 { VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD, VPP_VDDQ.un1_count_2_1_cry_13_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_9_14_5 { VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD, VPP_VDDQ.un1_count_2_1_cry_14_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_9_14_6 { VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD }
ble_pack VPP_VDDQ.count_2_RNI_15_LC_9_14_7 { VPP_VDDQ.count_2_RNI[15] }
clb_pack LT_9_14 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_9_14_0, VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_9_14_1, VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_9_14_2, VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_9_14_3, VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_9_14_4, VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_9_14_5, VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_9_14_6, VPP_VDDQ.count_2_RNI_15_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_0_LC_9_15_0 { VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_0 }
ble_pack VPP_VDDQ.count_2_6_LC_9_15_1 { VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_0_VPP_VDDQ.count_2_6_REP_LUT4_0, VPP_VDDQ.count_2[6] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_0_LC_9_15_2 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_0 }
ble_pack VPP_VDDQ.count_2_RNIRP961_9_LC_9_15_3 { VPP_VDDQ.count_2_RNIRP961[9] }
ble_pack VPP_VDDQ.count_2_9_LC_9_15_4 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_0_VPP_VDDQ.count_2_9_REP_LUT4_0, VPP_VDDQ.count_2[9] }
ble_pack VPP_VDDQ.count_2_10_LC_9_15_5 { VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_0_VPP_VDDQ.count_2_10_REP_LUT4_0, VPP_VDDQ.count_2[10] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_0_LC_9_15_6 { VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_0 }
ble_pack VPP_VDDQ.count_2_RNI4TU51_10_LC_9_15_7 { VPP_VDDQ.count_2_RNI4TU51[10] }
clb_pack LT_9_15 { VPP_VDDQ.un1_count_2_1_cry_5_c_RNILG661_0_LC_9_15_0, VPP_VDDQ.count_2_6_LC_9_15_1, VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_0_LC_9_15_2, VPP_VDDQ.count_2_RNIRP961_9_LC_9_15_3, VPP_VDDQ.count_2_9_LC_9_15_4, VPP_VDDQ.count_2_10_LC_9_15_5, VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_0_LC_9_15_6, VPP_VDDQ.count_2_RNI4TU51_10_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_0_LC_9_16_0 { VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_0 }
ble_pack VPP_VDDQ.count_2_RNIFU5C1_12_LC_9_16_1 { VPP_VDDQ.count_2_RNIFU5C1[12] }
ble_pack VPP_VDDQ.count_2_12_LC_9_16_2 { VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_0_VPP_VDDQ.count_2_12_REP_LUT4_0, VPP_VDDQ.count_2[12] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_0_LC_9_16_4 { VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_0 }
ble_pack VPP_VDDQ.count_2_RNIH17C1_13_LC_9_16_5 { VPP_VDDQ.count_2_RNIH17C1[13] }
ble_pack VPP_VDDQ.count_2_13_LC_9_16_6 { VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_0_VPP_VDDQ.count_2_13_REP_LUT4_0, VPP_VDDQ.count_2[13] }
ble_pack VPP_VDDQ.count_2_14_LC_9_16_7 { VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_0_VPP_VDDQ.count_2_14_REP_LUT4_0, VPP_VDDQ.count_2[14] }
clb_pack LT_9_16 { VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_0_LC_9_16_0, VPP_VDDQ.count_2_RNIFU5C1_12_LC_9_16_1, VPP_VDDQ.count_2_12_LC_9_16_2, VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_0_LC_9_16_4, VPP_VDDQ.count_2_RNIH17C1_13_LC_9_16_5, VPP_VDDQ.count_2_13_LC_9_16_6, VPP_VDDQ.count_2_14_LC_9_16_7 }
set_location LT_9_16 9 16
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_2_c_LC_11_2_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_3_s_LC_11_2_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_4_s_LC_11_2_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_5_s_LC_11_2_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_6_s_LC_11_2_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_axb_8_LC_11_2_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_s_8_LC_11_2_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_sbtinv_8_LC_11_2_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_sbtinv[8] }
clb_pack LT_11_2 { POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_2_c_LC_11_2_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_3_s_LC_11_2_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_4_s_LC_11_2_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_5_s_LC_11_2_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_6_s_LC_11_2_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_axb_8_LC_11_2_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_s_8_LC_11_2_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_sbtinv_8_LC_11_2_7 }
set_location LT_11_2 11 2
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_2_c_LC_11_3_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_3_s_LC_11_3_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_4_s_LC_11_3_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_5_s_LC_11_3_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_6_s_LC_11_3_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_axb_8_LC_11_3_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_s_8_LC_11_3_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_sbtinv_8_LC_11_3_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_sbtinv[8] }
clb_pack LT_11_3 { POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_2_c_LC_11_3_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_3_s_LC_11_3_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_4_s_LC_11_3_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_5_s_LC_11_3_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_6_s_LC_11_3_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_axb_8_LC_11_3_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_s_8_LC_11_3_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_sbtinv_8_LC_11_3_7 }
set_location LT_11_3 11 3
ble_pack POWERLED.dutycycle_14_LC_11_4_7 { POWERLED.dutycycle_RNIB8VL4_14_POWERLED.dutycycle_14_REP_LUT4_0, POWERLED.dutycycle[14] }
clb_pack LT_11_4 { POWERLED.dutycycle_14_LC_11_4_7 }
set_location LT_11_4 11 4
ble_pack POWERLED.dutycycle_RNI_4_12_LC_11_5_0 { POWERLED.dutycycle_RNI_4[12] }
ble_pack POWERLED.dutycycle_RNI_5_9_LC_11_5_1 { POWERLED.dutycycle_RNI_5[9] }
ble_pack POWERLED.dutycycle_RNI_13_LC_11_5_2 { POWERLED.dutycycle_RNI[13] }
ble_pack POWERLED.dutycycle_RNI_4_9_LC_11_5_3 { POWERLED.dutycycle_RNI_4[9] }
ble_pack POWERLED.dutycycle_RNI_2_7_LC_11_5_4 { POWERLED.dutycycle_RNI_2[7] }
ble_pack POWERLED.dutycycle_RNI_8_7_LC_11_5_5 { POWERLED.dutycycle_RNI_8[7] }
ble_pack POWERLED.dutycycle_RNI_0_10_LC_11_5_6 { POWERLED.dutycycle_RNI_0[10] }
ble_pack POWERLED.dutycycle_RNI_0_9_LC_11_5_7 { POWERLED.dutycycle_RNI_0[9] }
clb_pack LT_11_5 { POWERLED.dutycycle_RNI_4_12_LC_11_5_0, POWERLED.dutycycle_RNI_5_9_LC_11_5_1, POWERLED.dutycycle_RNI_13_LC_11_5_2, POWERLED.dutycycle_RNI_4_9_LC_11_5_3, POWERLED.dutycycle_RNI_2_7_LC_11_5_4, POWERLED.dutycycle_RNI_8_7_LC_11_5_5, POWERLED.dutycycle_RNI_0_10_LC_11_5_6, POWERLED.dutycycle_RNI_0_9_LC_11_5_7 }
set_location LT_11_5 11 5
ble_pack POWERLED.dutycycle_8_LC_11_6_0 { POWERLED.dutycycle_RNI73694_8_POWERLED.dutycycle_8_REP_LUT4_0, POWERLED.dutycycle[8] }
ble_pack POWERLED.dutycycle_RNI73694_8_LC_11_6_1 { POWERLED.dutycycle_RNI73694[8] }
ble_pack POWERLED.dutycycle_RNI_1_11_LC_11_6_2 { POWERLED.dutycycle_RNI_1[11] }
ble_pack POWERLED.dutycycle_RNI_2_12_LC_11_6_3 { POWERLED.dutycycle_RNI_2[12] }
ble_pack POWERLED.dutycycle_RNI_10_10_LC_11_6_4 { POWERLED.dutycycle_RNI_10[10] }
ble_pack POWERLED.dutycycle_RNI_10_LC_11_6_5 { POWERLED.dutycycle_RNI[10] }
ble_pack POWERLED.dutycycle_RNI_11_10_LC_11_6_6 { POWERLED.dutycycle_RNI_11[10] }
clb_pack LT_11_6 { POWERLED.dutycycle_8_LC_11_6_0, POWERLED.dutycycle_RNI73694_8_LC_11_6_1, POWERLED.dutycycle_RNI_1_11_LC_11_6_2, POWERLED.dutycycle_RNI_2_12_LC_11_6_3, POWERLED.dutycycle_RNI_10_10_LC_11_6_4, POWERLED.dutycycle_RNI_10_LC_11_6_5, POWERLED.dutycycle_RNI_11_10_LC_11_6_6 }
set_location LT_11_6 11 6
ble_pack POWERLED.dutycycle_RNIOBHB2_11_LC_11_7_0 { POWERLED.dutycycle_RNIOBHB2[11] }
ble_pack POWERLED.dutycycle_RNI_4_10_LC_11_7_1 { POWERLED.dutycycle_RNI_4[10] }
ble_pack POWERLED.dutycycle_RNI_8_LC_11_7_2 { POWERLED.dutycycle_RNI[8] }
ble_pack POWERLED.dutycycle_11_LC_11_7_3 { POWERLED.dutycycle_RNI5VRL4_11_POWERLED.dutycycle_11_REP_LUT4_0, POWERLED.dutycycle[11] }
ble_pack POWERLED.dutycycle_RNI_6_7_LC_11_7_4 { POWERLED.dutycycle_RNI_6[7] }
ble_pack POWERLED.dutycycle_RNI5VRL4_11_LC_11_7_5 { POWERLED.dutycycle_RNI5VRL4[11] }
ble_pack POWERLED.dutycycle_RNI_2_10_LC_11_7_6 { POWERLED.dutycycle_RNI_2[10] }
ble_pack POWERLED.dutycycle_RNI_1_6_LC_11_7_7 { POWERLED.dutycycle_RNI_1[6] }
clb_pack LT_11_7 { POWERLED.dutycycle_RNIOBHB2_11_LC_11_7_0, POWERLED.dutycycle_RNI_4_10_LC_11_7_1, POWERLED.dutycycle_RNI_8_LC_11_7_2, POWERLED.dutycycle_11_LC_11_7_3, POWERLED.dutycycle_RNI_6_7_LC_11_7_4, POWERLED.dutycycle_RNI5VRL4_11_LC_11_7_5, POWERLED.dutycycle_RNI_2_10_LC_11_7_6, POWERLED.dutycycle_RNI_1_6_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack POWERLED.dutycycle_RNIOBHB2_12_LC_11_8_0 { POWERLED.dutycycle_RNIOBHB2[12] }
ble_pack POWERLED.dutycycle_12_LC_11_8_1 { POWERLED.dutycycle_RNI72TL4_12_POWERLED.dutycycle_12_REP_LUT4_0, POWERLED.dutycycle[12] }
ble_pack POWERLED.dutycycle_10_LC_11_8_2 { POWERLED.dutycycle_RNISAA84_10_POWERLED.dutycycle_10_REP_LUT4_0, POWERLED.dutycycle[10] }
ble_pack POWERLED.dutycycle_RNIOBHB2_10_LC_11_8_3 { POWERLED.dutycycle_RNIOBHB2[10] }
ble_pack POWERLED.dutycycle_RNISAA84_10_LC_11_8_4 { POWERLED.dutycycle_RNISAA84[10] }
ble_pack POWERLED.dutycycle_RNI_3_12_LC_11_8_5 { POWERLED.dutycycle_RNI_3[12] }
ble_pack POWERLED.dutycycle_RNI72TL4_12_LC_11_8_6 { POWERLED.dutycycle_RNI72TL4[12] }
ble_pack POWERLED.dutycycle_RNI_0_12_LC_11_8_7 { POWERLED.dutycycle_RNI_0[12] }
clb_pack LT_11_8 { POWERLED.dutycycle_RNIOBHB2_12_LC_11_8_0, POWERLED.dutycycle_12_LC_11_8_1, POWERLED.dutycycle_10_LC_11_8_2, POWERLED.dutycycle_RNIOBHB2_10_LC_11_8_3, POWERLED.dutycycle_RNISAA84_10_LC_11_8_4, POWERLED.dutycycle_RNI_3_12_LC_11_8_5, POWERLED.dutycycle_RNI72TL4_12_LC_11_8_6, POWERLED.dutycycle_RNI_0_12_LC_11_8_7 }
set_location LT_11_8 11 8
ble_pack POWERLED.dutycycle_RNI2O4A1_2_LC_11_9_0 { POWERLED.dutycycle_RNI2O4A1[2] }
ble_pack POWERLED.dutycycle_RNI_0_6_LC_11_9_1 { POWERLED.dutycycle_RNI_0[6] }
ble_pack POWERLED.dutycycle_RNI_4_6_LC_11_9_2 { POWERLED.dutycycle_RNI_4[6] }
ble_pack POWERLED.dutycycle_RNI_5_6_LC_11_9_3 { POWERLED.dutycycle_RNI_5[6] }
ble_pack POWERLED.dutycycle_RNI_7_6_LC_11_9_4 { POWERLED.dutycycle_RNI_7[6] }
ble_pack POWERLED.dutycycle_RNI_7_3_LC_11_9_5 { POWERLED.dutycycle_RNI_7[3] }
ble_pack POWERLED.dutycycle_RNIQ8072_2_LC_11_9_6 { POWERLED.dutycycle_RNIQ8072[2] }
ble_pack POWERLED.dutycycle_RNI_3_4_LC_11_9_7 { POWERLED.dutycycle_RNI_3[4] }
clb_pack LT_11_9 { POWERLED.dutycycle_RNI2O4A1_2_LC_11_9_0, POWERLED.dutycycle_RNI_0_6_LC_11_9_1, POWERLED.dutycycle_RNI_4_6_LC_11_9_2, POWERLED.dutycycle_RNI_5_6_LC_11_9_3, POWERLED.dutycycle_RNI_7_6_LC_11_9_4, POWERLED.dutycycle_RNI_7_3_LC_11_9_5, POWERLED.dutycycle_RNIQ8072_2_LC_11_9_6, POWERLED.dutycycle_RNI_3_4_LC_11_9_7 }
set_location LT_11_9 11 9
ble_pack POWERLED.func_state_RNIDNFD1_1_LC_11_10_2 { POWERLED.func_state_RNIDNFD1[1] }
ble_pack POWERLED.dutycycle_RNI_5_12_LC_11_10_3 { POWERLED.dutycycle_RNI_5[12] }
ble_pack POWERLED.dutycycle_RNI_1_5_LC_11_10_4 { POWERLED.dutycycle_RNI_1[5] }
ble_pack POWERLED.dutycycle_RNIV0AS_5_LC_11_10_5 { POWERLED.dutycycle_RNIV0AS[5] }
ble_pack POWERLED.dutycycle_RNI_4_5_LC_11_10_6 { POWERLED.dutycycle_RNI_4[5] }
ble_pack POWERLED.dutycycle_RNI2O4A1_5_LC_11_10_7 { POWERLED.dutycycle_RNI2O4A1[5] }
clb_pack LT_11_10 { POWERLED.func_state_RNIDNFD1_1_LC_11_10_2, POWERLED.dutycycle_RNI_5_12_LC_11_10_3, POWERLED.dutycycle_RNI_1_5_LC_11_10_4, POWERLED.dutycycle_RNIV0AS_5_LC_11_10_5, POWERLED.dutycycle_RNI_4_5_LC_11_10_6, POWERLED.dutycycle_RNI2O4A1_5_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack RSMRST_PWRGD.count_esr_RNIDV4H_15_LC_11_11_0 { RSMRST_PWRGD.count_esr_RNIDV4H[15] }
ble_pack RSMRST_PWRGD.count_RNIR8OP4_10_LC_11_11_1 { RSMRST_PWRGD.count_RNIR8OP4[10] }
ble_pack RSMRST_PWRGD.count_RNI9RLK1_3_LC_11_11_2 { RSMRST_PWRGD.count_RNI9RLK1[3] }
ble_pack RSMRST_PWRGD.count_RNIQUU91_10_LC_11_11_3 { RSMRST_PWRGD.count_RNIQUU91[10] }
ble_pack RSMRST_PWRGD.count_RNIBFU91_13_LC_11_11_4 { RSMRST_PWRGD.count_RNIBFU91[13] }
ble_pack RSMRST_PWRGD.count_esr_RNO_0_15_LC_11_11_5 { RSMRST_PWRGD.count_esr_RNO_0[15] }
clb_pack LT_11_11 { RSMRST_PWRGD.count_esr_RNIDV4H_15_LC_11_11_0, RSMRST_PWRGD.count_RNIR8OP4_10_LC_11_11_1, RSMRST_PWRGD.count_RNI9RLK1_3_LC_11_11_2, RSMRST_PWRGD.count_RNIQUU91_10_LC_11_11_3, RSMRST_PWRGD.count_RNIBFU91_13_LC_11_11_4, RSMRST_PWRGD.count_esr_RNO_0_15_LC_11_11_5 }
set_location LT_11_11 11 11
ble_pack RSMRST_PWRGD.count_0_LC_11_12_0 { RSMRST_PWRGD.count_RNO[0], RSMRST_PWRGD.count[0], RSMRST_PWRGD.un1_count_1_cry_0_c }
ble_pack RSMRST_PWRGD.count_1_LC_11_12_1 { RSMRST_PWRGD.count_RNO[1], RSMRST_PWRGD.count[1], RSMRST_PWRGD.un1_count_1_cry_1_c }
ble_pack RSMRST_PWRGD.count_2_LC_11_12_2 { RSMRST_PWRGD.count_RNO[2], RSMRST_PWRGD.count[2], RSMRST_PWRGD.un1_count_1_cry_2_c }
ble_pack RSMRST_PWRGD.count_3_LC_11_12_3 { RSMRST_PWRGD.count_RNO[3], RSMRST_PWRGD.count[3], RSMRST_PWRGD.un1_count_1_cry_3_c }
ble_pack RSMRST_PWRGD.count_4_LC_11_12_4 { RSMRST_PWRGD.count_RNO[4], RSMRST_PWRGD.count[4], RSMRST_PWRGD.un1_count_1_cry_4_c }
ble_pack RSMRST_PWRGD.count_5_LC_11_12_5 { RSMRST_PWRGD.count_RNO[5], RSMRST_PWRGD.count[5], RSMRST_PWRGD.un1_count_1_cry_5_c }
ble_pack RSMRST_PWRGD.count_6_LC_11_12_6 { RSMRST_PWRGD.count_RNO[6], RSMRST_PWRGD.count[6], RSMRST_PWRGD.un1_count_1_cry_6_c }
ble_pack RSMRST_PWRGD.count_7_LC_11_12_7 { RSMRST_PWRGD.count_RNO[7], RSMRST_PWRGD.count[7], RSMRST_PWRGD.un1_count_1_cry_7_c }
clb_pack LT_11_12 { RSMRST_PWRGD.count_0_LC_11_12_0, RSMRST_PWRGD.count_1_LC_11_12_1, RSMRST_PWRGD.count_2_LC_11_12_2, RSMRST_PWRGD.count_3_LC_11_12_3, RSMRST_PWRGD.count_4_LC_11_12_4, RSMRST_PWRGD.count_5_LC_11_12_5, RSMRST_PWRGD.count_6_LC_11_12_6, RSMRST_PWRGD.count_7_LC_11_12_7 }
set_location LT_11_12 11 12
ble_pack RSMRST_PWRGD.count_8_LC_11_13_0 { RSMRST_PWRGD.count_RNO[8], RSMRST_PWRGD.count[8], RSMRST_PWRGD.un1_count_1_cry_8_c }
ble_pack RSMRST_PWRGD.count_9_LC_11_13_1 { RSMRST_PWRGD.count_RNO[9], RSMRST_PWRGD.count[9], RSMRST_PWRGD.un1_count_1_cry_9_c }
ble_pack RSMRST_PWRGD.count_10_LC_11_13_2 { RSMRST_PWRGD.count_RNO[10], RSMRST_PWRGD.count[10], RSMRST_PWRGD.un1_count_1_cry_10_c }
ble_pack RSMRST_PWRGD.count_11_LC_11_13_3 { RSMRST_PWRGD.count_RNO[11], RSMRST_PWRGD.count[11], RSMRST_PWRGD.un1_count_1_cry_11_c }
ble_pack RSMRST_PWRGD.count_12_LC_11_13_4 { RSMRST_PWRGD.count_RNO[12], RSMRST_PWRGD.count[12], RSMRST_PWRGD.un1_count_1_cry_12_c }
ble_pack RSMRST_PWRGD.count_13_LC_11_13_5 { RSMRST_PWRGD.count_RNO[13], RSMRST_PWRGD.count[13], RSMRST_PWRGD.un1_count_1_cry_13_c }
ble_pack RSMRST_PWRGD.count_14_LC_11_13_6 { RSMRST_PWRGD.count_RNO[14], RSMRST_PWRGD.count[14], RSMRST_PWRGD.un1_count_1_cry_14_c }
ble_pack RSMRST_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_11_13_7 { RSMRST_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_11_13 { RSMRST_PWRGD.count_8_LC_11_13_0, RSMRST_PWRGD.count_9_LC_11_13_1, RSMRST_PWRGD.count_10_LC_11_13_2, RSMRST_PWRGD.count_11_LC_11_13_3, RSMRST_PWRGD.count_12_LC_11_13_4, RSMRST_PWRGD.count_13_LC_11_13_5, RSMRST_PWRGD.count_14_LC_11_13_6, RSMRST_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_11_13_7 }
set_location LT_11_13 11 13
ble_pack RSMRST_PWRGD.count_esr_15_LC_11_14_0 { RSMRST_PWRGD.count_esr_RNO[15], RSMRST_PWRGD.count_esr[15] }
clb_pack LT_11_14 { RSMRST_PWRGD.count_esr_15_LC_11_14_0 }
set_location LT_11_14 11 14
ble_pack VPP_VDDQ.curr_state_2_0_LC_11_15_3 { VPP_VDDQ.curr_state_2_4_1_0_.N_190_i, VPP_VDDQ.curr_state_2[0] }
ble_pack VPP_VDDQ.curr_state_2_4_1_0__m4_i_LC_11_15_4 { VPP_VDDQ.curr_state_2_4_1_0_.m4_i }
ble_pack VPP_VDDQ.curr_state_2_RNITHRH_0_LC_11_15_5 { VPP_VDDQ.curr_state_2_RNITHRH[0] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_0_LC_11_15_6 { VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_0 }
ble_pack VPP_VDDQ.count_2_RNIF7361_3_LC_11_15_7 { VPP_VDDQ.count_2_RNIF7361[3] }
clb_pack LT_11_15 { VPP_VDDQ.curr_state_2_0_LC_11_15_3, VPP_VDDQ.curr_state_2_4_1_0__m4_i_LC_11_15_4, VPP_VDDQ.curr_state_2_RNITHRH_0_LC_11_15_5, VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_0_LC_11_15_6, VPP_VDDQ.count_2_RNIF7361_3_LC_11_15_7 }
set_location LT_11_15 11 15
ble_pack VPP_VDDQ.delayed_vddq_ok_RNO_LC_12_3_1 { VPP_VDDQ.delayed_vddq_ok_RNO }
ble_pack VPP_VDDQ.curr_state_2_RNI8PF7_1_LC_12_3_3 { VPP_VDDQ.curr_state_2_RNI8PF7[1] }
ble_pack VPP_VDDQ.curr_state_2_RNIMUSC_0_LC_12_3_4 { VPP_VDDQ.curr_state_2_RNIMUSC[0] }
ble_pack VPP_VDDQ.curr_state_2_RNIVBNA1_0_LC_12_3_5 { VPP_VDDQ.curr_state_2_RNIVBNA1[0] }
clb_pack LT_12_3 { VPP_VDDQ.delayed_vddq_ok_RNO_LC_12_3_1, VPP_VDDQ.curr_state_2_RNI8PF7_1_LC_12_3_3, VPP_VDDQ.curr_state_2_RNIMUSC_0_LC_12_3_4, VPP_VDDQ.curr_state_2_RNIVBNA1_0_LC_12_3_5 }
set_location LT_12_3 12 3
ble_pack VPP_VDDQ.curr_state_2_RNI9DQT_0_LC_12_4_0 { VPP_VDDQ.curr_state_2_RNI9DQT[0] }
ble_pack VPP_VDDQ.delayed_vddq_ok_LC_12_4_4 { VPP_VDDQ.delayed_vddq_ok_RNIEC852_VPP_VDDQ.delayed_vddq_ok_REP_LUT4_0, VPP_VDDQ.delayed_vddq_ok }
ble_pack VPP_VDDQ.delayed_vddq_ok_RNIEC852_LC_12_4_6 { VPP_VDDQ.delayed_vddq_ok_RNIEC852 }
clb_pack LT_12_4 { VPP_VDDQ.curr_state_2_RNI9DQT_0_LC_12_4_0, VPP_VDDQ.delayed_vddq_ok_LC_12_4_4, VPP_VDDQ.delayed_vddq_ok_RNIEC852_LC_12_4_6 }
set_location LT_12_4 12 4
ble_pack POWERLED.dutycycle_RNI_2_9_LC_12_5_0 { POWERLED.dutycycle_RNI_2[9] }
ble_pack POWERLED.dutycycle_RNI_6_9_LC_12_5_1 { POWERLED.dutycycle_RNI_6[9] }
ble_pack POWERLED.dutycycle_RNI_7_12_LC_12_5_2 { POWERLED.dutycycle_RNI_7[12] }
ble_pack POWERLED.dutycycle_RNI_5_7_LC_12_5_3 { POWERLED.dutycycle_RNI_5[7] }
ble_pack POWERLED.dutycycle_RNI_7_7_LC_12_5_4 { POWERLED.dutycycle_RNI_7[7] }
ble_pack POWERLED.dutycycle_RNI_1_9_LC_12_5_5 { POWERLED.dutycycle_RNI_1[9] }
ble_pack POWERLED.dutycycle_RNI_5_LC_12_5_6 { POWERLED.dutycycle_RNI[5] }
ble_pack POWERLED.func_state_RNIOBHB2_1_1_LC_12_5_7 { POWERLED.func_state_RNIOBHB2_1[1] }
clb_pack LT_12_5 { POWERLED.dutycycle_RNI_2_9_LC_12_5_0, POWERLED.dutycycle_RNI_6_9_LC_12_5_1, POWERLED.dutycycle_RNI_7_12_LC_12_5_2, POWERLED.dutycycle_RNI_5_7_LC_12_5_3, POWERLED.dutycycle_RNI_7_7_LC_12_5_4, POWERLED.dutycycle_RNI_1_9_LC_12_5_5, POWERLED.dutycycle_RNI_5_LC_12_5_6, POWERLED.func_state_RNIOBHB2_1_1_LC_12_5_7 }
set_location LT_12_5 12 5
ble_pack POWERLED.dutycycle_RNIOGRS_8_LC_12_6_0 { POWERLED.dutycycle_RNIOGRS[8] }
ble_pack POWERLED.dutycycle_RNIFOI43_8_LC_12_6_1 { POWERLED.dutycycle_RNIFOI43[8] }
ble_pack POWERLED.dutycycle_RNI_2_11_LC_12_6_2 { POWERLED.dutycycle_RNI_2[11] }
ble_pack POWERLED.dutycycle_RNI_3_10_LC_12_6_3 { POWERLED.dutycycle_RNI_3[10] }
ble_pack POWERLED.dutycycle_RNI_9_4_LC_12_6_4 { POWERLED.dutycycle_RNI_9[4] }
ble_pack POWERLED.dutycycle_RNI_0_3_LC_12_6_5 { POWERLED.dutycycle_RNI_0[3] }
ble_pack POWERLED.dutycycle_RNI_1_3_LC_12_6_6 { POWERLED.dutycycle_RNI_1[3] }
ble_pack POWERLED.dutycycle_RNI_0_4_LC_12_6_7 { POWERLED.dutycycle_RNI_0[4] }
clb_pack LT_12_6 { POWERLED.dutycycle_RNIOGRS_8_LC_12_6_0, POWERLED.dutycycle_RNIFOI43_8_LC_12_6_1, POWERLED.dutycycle_RNI_2_11_LC_12_6_2, POWERLED.dutycycle_RNI_3_10_LC_12_6_3, POWERLED.dutycycle_RNI_9_4_LC_12_6_4, POWERLED.dutycycle_RNI_0_3_LC_12_6_5, POWERLED.dutycycle_RNI_1_3_LC_12_6_6, POWERLED.dutycycle_RNI_0_4_LC_12_6_7 }
set_location LT_12_6 12 6
ble_pack POWERLED.dutycycle_RNI_1_15_LC_12_7_0 { POWERLED.dutycycle_RNI_1[15] }
ble_pack POWERLED.func_state_RNIOBHB2_1_LC_12_7_1 { POWERLED.func_state_RNIOBHB2[1] }
ble_pack POWERLED.dutycycle_RNI_6_10_LC_12_7_2 { POWERLED.dutycycle_RNI_6[10] }
ble_pack POWERLED.dutycycle_RNI_4_4_LC_12_7_3 { POWERLED.dutycycle_RNI_4[4] }
ble_pack POWERLED.dutycycle_RNI_4_LC_12_7_4 { POWERLED.dutycycle_RNI[4] }
ble_pack POWERLED.dutycycle_RNI_2_14_LC_12_7_5 { POWERLED.dutycycle_RNI_2[14] }
ble_pack POWERLED.dutycycle_RNI_5_10_LC_12_7_6 { POWERLED.dutycycle_RNI_5[10] }
ble_pack POWERLED.dutycycle_RNI_1_10_LC_12_7_7 { POWERLED.dutycycle_RNI_1[10] }
clb_pack LT_12_7 { POWERLED.dutycycle_RNI_1_15_LC_12_7_0, POWERLED.func_state_RNIOBHB2_1_LC_12_7_1, POWERLED.dutycycle_RNI_6_10_LC_12_7_2, POWERLED.dutycycle_RNI_4_4_LC_12_7_3, POWERLED.dutycycle_RNI_4_LC_12_7_4, POWERLED.dutycycle_RNI_2_14_LC_12_7_5, POWERLED.dutycycle_RNI_5_10_LC_12_7_6, POWERLED.dutycycle_RNI_1_10_LC_12_7_7 }
set_location LT_12_7 12 7
ble_pack POWERLED.dutycycle_RNI_6_4_LC_12_8_1 { POWERLED.dutycycle_RNI_6[4] }
ble_pack POWERLED.dutycycle_RNI_2_3_LC_12_8_2 { POWERLED.dutycycle_RNI_2[3] }
ble_pack POWERLED.dutycycle_RNI_7_10_LC_12_8_3 { POWERLED.dutycycle_RNI_7[10] }
ble_pack POWERLED.dutycycle_RNI_9_10_LC_12_8_4 { POWERLED.dutycycle_RNI_9[10] }
ble_pack POWERLED.dutycycle_RNI_3_9_LC_12_8_5 { POWERLED.dutycycle_RNI_3[9] }
ble_pack POWERLED.dutycycle_RNI_6_12_LC_12_8_6 { POWERLED.dutycycle_RNI_6[12] }
ble_pack POWERLED.dutycycle_RNI_6_3_LC_12_8_7 { POWERLED.dutycycle_RNI_6[3] }
clb_pack LT_12_8 { POWERLED.dutycycle_RNI_6_4_LC_12_8_1, POWERLED.dutycycle_RNI_2_3_LC_12_8_2, POWERLED.dutycycle_RNI_7_10_LC_12_8_3, POWERLED.dutycycle_RNI_9_10_LC_12_8_4, POWERLED.dutycycle_RNI_3_9_LC_12_8_5, POWERLED.dutycycle_RNI_6_12_LC_12_8_6, POWERLED.dutycycle_RNI_6_3_LC_12_8_7 }
set_location LT_12_8 12 8
ble_pack POWERLED.func_state_RNI_1_LC_12_9_3 { POWERLED.func_state_RNI[1] }
ble_pack POWERLED.dutycycle_RNI_6_6_LC_12_9_4 { POWERLED.dutycycle_RNI_6[6] }
ble_pack POWERLED.dutycycle_RNI_3_1_LC_12_9_6 { POWERLED.dutycycle_RNI_3[1] }
ble_pack POWERLED.dutycycle_RNI_2_6_LC_12_9_7 { POWERLED.dutycycle_RNI_2[6] }
clb_pack LT_12_9 { POWERLED.func_state_RNI_1_LC_12_9_3, POWERLED.dutycycle_RNI_6_6_LC_12_9_4, POWERLED.dutycycle_RNI_3_1_LC_12_9_6, POWERLED.dutycycle_RNI_2_6_LC_12_9_7 }
set_location LT_12_9 12 9
ble_pack RSMRST_PWRGD.RSMRSTn_2_fast_RNIOGRS_LC_12_10_0 { RSMRST_PWRGD.RSMRSTn_2_fast_RNIOGRS }
ble_pack RSMRST_PWRGD.RSMRSTn_2_fast_RNIG1NP1_LC_12_10_1 { RSMRST_PWRGD.RSMRSTn_2_fast_RNIG1NP1 }
ble_pack RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04_LC_12_10_2 { RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04 }
ble_pack POWERLED.func_state_RNI_2_1_LC_12_10_4 { POWERLED.func_state_RNI_2[1] }
ble_pack SLP_S4n_RNI5DLR_LC_12_10_5 { SLP_S4n_RNI5DLR }
ble_pack POWERLED.func_state_RNI8H551_0_LC_12_10_7 { POWERLED.func_state_RNI8H551[0] }
clb_pack LT_12_10 { RSMRST_PWRGD.RSMRSTn_2_fast_RNIOGRS_LC_12_10_0, RSMRST_PWRGD.RSMRSTn_2_fast_RNIG1NP1_LC_12_10_1, RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04_LC_12_10_2, POWERLED.func_state_RNI_2_1_LC_12_10_4, SLP_S4n_RNI5DLR_LC_12_10_5, POWERLED.func_state_RNI8H551_0_LC_12_10_7 }
set_location LT_12_10 12 10
ble_pack VPP_VDDQ.curr_state_2_RNI_1_LC_12_12_0 { VPP_VDDQ.curr_state_2_RNI[1] }
clb_pack LT_12_12 { VPP_VDDQ.curr_state_2_RNI_1_LC_12_12_0 }
set_location LT_12_12 12 12
ble_pack VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_0_LC_12_13_0 { VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_0 }
ble_pack VPP_VDDQ.count_2_RNINJ761_0_7_LC_12_13_1 { VPP_VDDQ.count_2_RNINJ761_0[7] }
ble_pack VPP_VDDQ.count_2_RNINJ761_1_7_LC_12_13_2 { VPP_VDDQ.count_2_RNINJ761_1[7] }
ble_pack VPP_VDDQ.count_2_RNI_0_LC_12_13_3 { VPP_VDDQ.count_2_RNI[0] }
ble_pack VPP_VDDQ.count_2_RNIT1QU_0_LC_12_13_4 { VPP_VDDQ.count_2_RNIT1QU[0] }
ble_pack VPP_VDDQ.count_2_0_LC_12_13_5 { VPP_VDDQ.count_2_RNI_0_VPP_VDDQ.count_2_0_REP_LUT4_0, VPP_VDDQ.count_2[0] }
ble_pack VPP_VDDQ.count_2_7_LC_12_13_6 { VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_0_VPP_VDDQ.count_2_7_REP_LUT4_0, VPP_VDDQ.count_2[7] }
ble_pack VPP_VDDQ.count_2_RNINJ761_7_LC_12_13_7 { VPP_VDDQ.count_2_RNINJ761[7] }
clb_pack LT_12_13 { VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_0_LC_12_13_0, VPP_VDDQ.count_2_RNINJ761_0_7_LC_12_13_1, VPP_VDDQ.count_2_RNINJ761_1_7_LC_12_13_2, VPP_VDDQ.count_2_RNI_0_LC_12_13_3, VPP_VDDQ.count_2_RNIT1QU_0_LC_12_13_4, VPP_VDDQ.count_2_0_LC_12_13_5, VPP_VDDQ.count_2_7_LC_12_13_6, VPP_VDDQ.count_2_RNINJ761_7_LC_12_13_7 }
set_location LT_12_13 12 13
ble_pack VPP_VDDQ.count_2_RNI_1_LC_12_14_0 { VPP_VDDQ.count_2_RNI[1] }
ble_pack VPP_VDDQ.curr_state_2_RNI_0_1_LC_12_14_1 { VPP_VDDQ.curr_state_2_RNI_0[1] }
ble_pack VPP_VDDQ.count_2_RNIU2QU_1_LC_12_14_2 { VPP_VDDQ.count_2_RNIU2QU[1] }
ble_pack VPP_VDDQ.count_2_RNIU2QU_0_1_LC_12_14_3 { VPP_VDDQ.count_2_RNIU2QU_0[1] }
ble_pack VPP_VDDQ.count_2_1_LC_12_14_4 { VPP_VDDQ.curr_state_2_RNI_0_1_VPP_VDDQ.count_2_1_REP_LUT4_0, VPP_VDDQ.count_2[1] }
ble_pack VPP_VDDQ.count_2_11_LC_12_14_5 { VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_0_VPP_VDDQ.count_2_11_REP_LUT4_0, VPP_VDDQ.count_2[11] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_0_LC_12_14_6 { VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_0 }
ble_pack VPP_VDDQ.count_2_RNIDR4C1_11_LC_12_14_7 { VPP_VDDQ.count_2_RNIDR4C1[11] }
clb_pack LT_12_14 { VPP_VDDQ.count_2_RNI_1_LC_12_14_0, VPP_VDDQ.curr_state_2_RNI_0_1_LC_12_14_1, VPP_VDDQ.count_2_RNIU2QU_1_LC_12_14_2, VPP_VDDQ.count_2_RNIU2QU_0_1_LC_12_14_3, VPP_VDDQ.count_2_1_LC_12_14_4, VPP_VDDQ.count_2_11_LC_12_14_5, VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_0_LC_12_14_6, VPP_VDDQ.count_2_RNIDR4C1_11_LC_12_14_7 }
set_location LT_12_14 12 14
ble_pack VPP_VDDQ.curr_state_2_4_1_0__m6_i_LC_12_15_1 { VPP_VDDQ.curr_state_2_4_1_0_.m6_i }
ble_pack VPP_VDDQ.curr_state_2_RNIUIRH_1_LC_12_15_2 { VPP_VDDQ.curr_state_2_RNIUIRH[1] }
clb_pack LT_12_15 { VPP_VDDQ.curr_state_2_4_1_0__m6_i_LC_12_15_1, VPP_VDDQ.curr_state_2_RNIUIRH_1_LC_12_15_2 }
set_location LT_12_15 12 15
ble_pack VPP_VDDQ.curr_state_2_1_LC_12_16_5 { VPP_VDDQ.curr_state_2_4_1_0_.N_178_i, VPP_VDDQ.curr_state_2[1] }
clb_pack LT_12_16 { VPP_VDDQ.curr_state_2_1_LC_12_16_5 }
set_location LT_12_16 12 16
set_location N_587_g_gb 0 9
set_location N_42_g_gb 7 17
set_io VR_READY_VCCINAUX B21
set_io V33A_ENn A5
set_io V1P8A_EN A1
set_io VDDQ_EN A48
set_io VCCST_OVERRIDE_3V3 B10
set_io V5S_OK B20
set_io SLP_S3n A38
set_io SLP_S0n A46
set_io V5S_ENn B3
set_io V1P8A_OK B2
set_io PWRBTNn A39
set_io PWRBTN_LED B36
set_io GPIO_FPGA_SoC_2 B14
set_io VCCIN_VR_PROCHOT_FPGA A31
set_io SLP_SUSn A40
set_io CPU_C10_GATE_N A13
set_io VCCST_EN A4
set_io V33DSW_OK A2
set_io TPM_GPIO B30
set_io SUSWARN_N B9
set_io PLTRSTn B11
set_io GPIO_FPGA_SoC_4 A25
set_io VR_READY_VCCIN B5
set_io V5A_OK B8
set_io RSMRSTn B35
set_io FPGA_OSC B12
set_io VCCST_PWRGD A14
set_io SYS_PWROK B27
set_io SPI_FP_IO2 A9
set_io SATAXPCIE1_FPGA B31
set_io GPIO_FPGA_EXP_1 A44
set_io VCCINAUX_VR_PROCHOT_FPGA B24
set_io VCCINAUX_VR_PE B22
set_io HDA_SDO_ATP B7
set_io GPIO_FPGA_EXP_2 A45
set_io VPP_EN A33
set_io VDDQ_OK B26
set_io SUSACK_N A11
set_io SLP_S4n B34
set_io VCCST_CPU_OK B19
set_io VCCINAUX_EN A26
set_io V33S_OK A34
set_io V33S_ENn A3
set_io GPIO_FPGA_SoC_1 A19
set_io DSW_PWROK B4
set_io V5A_EN A10
set_io GPIO_FPGA_SoC_3 B13
set_io VR_PROCHOT_FPGA_OUT_N A32
set_io VPP_OK B1
set_io VCCIN_VR_PE A27
set_io VCCIN_EN B29
set_io SOC_SPKR A47
set_io SLP_S5n A41
set_io V12_MAIN_MON A43
set_io SPI_FP_IO3 A8
set_io SATAXPCIE0_FPGA B23
set_io V33A_OK A35
set_io PCH_PWROK A12
set_io FPGA_SLP_WLAN_N A16
