# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# vsim -gui work.integration_1 
# Start time: 12:11:49 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft06rv5r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft06rv5r
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:13:54 on Nov 17,2022, Elapsed time: 0:02:05
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 12:13:54 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftza1bax".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftza1bax
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:16:11 on Nov 17,2022, Elapsed time: 0:02:17
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 12:16:11 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'out'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
# Error loading design
# End time: 12:16:12 on Nov 17,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# vsim -gui work.integration_1 
# Start time: 12:17:33 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlfttszhz4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttszhz4
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:19:28 on Nov 17,2022, Elapsed time: 0:01:55
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 12:19:28 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftw2r1ch".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw2r1ch
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:21:12 on Nov 17,2022, Elapsed time: 0:01:44
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 12:21:12 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftw8svd4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw8svd4
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
force -freeze sim:/integration_1/clk 0 0, 1 {1 ps} -r 100
run
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
vsim -gui work.integration_1
# End time: 12:26:14 on Nov 17,2022, Elapsed time: 0:05:02
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 12:26:14 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftqcicag".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqcicag
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
