# Design-and-implementation-of-high-speed-UART
In this repository, I will add RTL design and testbench of high-speed UART, which is a serial communication protocol. 
This repository has 2 folders :
1) sources: It contains design verilog code.
2) sim: It contains test bench verilog code.

RTL Schematic :

![Screenshot 2024-07-07 122417](https://github.com/vedhant007/Design-and-implementation-of-high-speed-UART/assets/66167443/f6f323ba-823f-4f16-973d-3a964ed811fb)

Simulation Results:


![Screenshot 2024-07-07 122706](https://github.com/vedhant007/Design-and-implementation-of-high-speed-UART/assets/66167443/ca63871b-8926-48f5-a9a5-a6b06041bfda)
