Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/u0499404/ECE3710/Processor_Titan/DisplayVGA_TestBench_isim_beh.exe -prj C:/Users/u0499404/ECE3710/Processor_Titan/DisplayVGA_TestBench_beh.prj work.DisplayVGA_TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/u0499404/ECE3710/Processor_Titan/vgaControl.v" into library work
Analyzing Verilog file "C:/Users/u0499404/ECE3710/Processor_Titan/CharacterROM.v" into library work
Analyzing Verilog file "C:/Users/u0499404/ECE3710/Processor_Titan/CharacterDisplayRAM.v" into library work
Analyzing Verilog file "C:/Users/u0499404/ECE3710/Processor_Titan/DisplayVGA.v" into library work
Analyzing Verilog file "C:/Users/u0499404/ECE3710/Processor_Titan/DisplayVGA_TestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module vgaControl
Compiling module CharacterDisplayRAM
Compiling module CharacterROM
Compiling module DisplayVGA
Compiling module DisplayVGA_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/u0499404/ECE3710/Processor_Titan/DisplayVGA_TestBench_isim_beh.exe
Fuse Memory Usage: 27516 KB
Fuse CPU Usage: 468 ms
