// Seed: 3662271129
module module_0 #(
    parameter id_1 = 32'd49
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire [1 'b0 : ~  (  -1  +  id_1  )] id_6;
  logic id_7, id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd29,
    parameter id_3 = 32'd3,
    parameter id_5 = 32'd19
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire _id_5;
  input logic [7:0] id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire _id_1;
  logic [-1 : id_5] id_10;
  ;
  wire id_11;
  assign id_3 = id_4;
  wire id_12;
  parameter id_13 = -1;
  assign id_10[id_3] = id_9;
  wire id_14;
  ;
  always @(~id_9 == id_9 or posedge ($realtime == (-1 == 1 - (1 && id_4[""])))) begin : LABEL_0
    assert (id_10);
  end
  wire id_15[id_1 : 1];
  ;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_8,
      id_14,
      id_13
  );
  wire id_16;
  pmos (-1, id_12, 1'd0);
  wire  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
endmodule
