# Sequential Circuits: Latches

Annika Camarillo
Emaline Lawler

In this lab, youâ€™ve learned about edge sensitive circuits and explored some of the power therein.

## Rubric

| Item | Description | Value |
| ---- | ----------- | ----- |
| Summary Answers | Your writings about what you learned in this lab. | 25% |
| Question 1 | Your answers to the question | 25% |
| Question 2 | Your answers to the question | 25% |
| Question 3 | Your answers to the question | 25% |

## Lab Questions

### What is different between edge and level sensitive circuits?
An edge sensitive circuit is where the output changes only on the edge of enable to follow what data is doing.
A level sensitive circuit is where the output follows data when enable is on.

### Why is it important to declare initial state?
It is important to declare the initial state because the FPGA doesn't know what values are there to begin with.

### What do edge sensitive circuits let us build?
Edge sensitive circuits let us build 

