// Seed: 2260246018
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  id_5 :
  assert property (@(negedge id_1) id_1) id_2 = 1;
  wire id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    output tri1  id_7,
    output wire  id_8,
    input  tri0  id_9,
    input  wire  id_10
);
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
  wire id_14;
endmodule
