{"vcs1":{"timestamp_begin":1679794574.034910331, "rt":0.44, "ut":0.18, "st":0.12}}
{"vcselab":{"timestamp_begin":1679794574.533425802, "rt":0.42, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1679794574.998143314, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794573.715169121}
{"VCS_COMP_START_TIME": 1679794573.715169121}
{"VCS_COMP_END_TIME": 1679794575.261943456}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339036}}
{"stitch_vcselab": {"peak_mem": 230988}}
