{
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_memory_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 13.9,
        "simulation_time(ms)": 0.5,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 20,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 33
    },
    "full/bm_base_memory/no_arch": {
        "test_name": "full/bm_base_memory/no_arch",
        "generated_blif": "bm_base_memory_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 1.5,
        "simulation_time(ms)": 0.4,
        "Latch Drivers": 2,
        "Pi": 13,
        "Po": 12,
        "logic element": 303,
        "latch": 72,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 303,
        "Total Node": 377
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 25.7,
        "simulation_time(ms)": 12.2,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 14.5,
        "simulation_time(ms)": 12.5,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_24_16_16_generated.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 1787.6,
        "simulation_time(ms)": 1657.3,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 4269,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 135,
        "Average Path": 5,
        "Estimated LUTs": 4269,
        "Total Node": 7249
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_3_8_8_generated.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 140.6,
        "simulation_time(ms)": 117.9,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 314,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 44,
        "Average Path": 5,
        "Estimated LUTs": 314,
        "Total Node": 522
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "CRC33_D264_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 398.4,
        "simulation_time(ms)": 373.7,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/CRC33_D264/no_arch": {
        "test_name": "full/CRC33_D264/no_arch",
        "generated_blif": "CRC33_D264_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 398.9,
        "simulation_time(ms)": 385.6,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq2_generated.blif",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 232.1,
        "simulation_time(ms)": 206.1,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 447,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 120,
        "Average Path": 5,
        "Estimated LUTs": 457,
        "Total Node": 681
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision3_generated.blif",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 740.4,
        "simulation_time(ms)": 700.4,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1242,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 81,
        "Average Path": 5,
        "Estimated LUTs": 1538,
        "Total Node": 1371
    },
    "full/stereovision3/no_arch": {
        "test_name": "full/stereovision3/no_arch",
        "generated_blif": "stereovision3_generated.blif",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 737.7,
        "simulation_time(ms)": 710.5,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1289,
        "latch": 99,
        "Longest Path": 106,
        "Average Path": 5,
        "Estimated LUTs": 1289,
        "Total Node": 1390
    },
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_2_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 62.7,
        "simulation_time(ms)": 46.3,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/ansiportlist_2/no_arch": {
        "test_name": "full/ansiportlist_2/no_arch",
        "generated_blif": "ansiportlist_2_generated.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 46.9,
        "simulation_time(ms)": 43.7,
        "Pi": 8,
        "Po": 60,
        "logic element": 203,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 203,
        "Total Node": 203
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 59,
        "simulation_time(ms)": 43.6,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/ansiportlist/no_arch": {
        "test_name": "full/ansiportlist/no_arch",
        "generated_blif": "ansiportlist_generated.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 46.5,
        "simulation_time(ms)": 43.4,
        "Pi": 8,
        "Po": 60,
        "logic element": 203,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 203,
        "Total Node": 203
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binops_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 60.7,
        "simulation_time(ms)": 44.6,
        "Pi": 8,
        "Po": 60,
        "logic element": 170,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 170,
        "Total Node": 181
    },
    "full/binops/no_arch": {
        "test_name": "full/binops/no_arch",
        "generated_blif": "binops_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 46.6,
        "simulation_time(ms)": 43.5,
        "Pi": 8,
        "Po": 60,
        "logic element": 203,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 203,
        "Total Node": 203
    },
    "full/cf_fir_24_16_16/no_arch": {
        "test_name": "full/cf_fir_24_16_16/no_arch",
        "generated_blif": "cf_fir_24_16_16_generated.blif",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 8048.4,
        "simulation_time(ms)": 7653.8,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 43098,
        "latch": 2116,
        "Longest Path": 165,
        "Average Path": 5,
        "Estimated LUTs": 43098,
        "Total Node": 45215
    },
    "full/cf_fir_3_8_8/no_arch": {
        "test_name": "full/cf_fir_3_8_8/no_arch",
        "generated_blif": "cf_fir_3_8_8_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 346.9,
        "simulation_time(ms)": 327.6,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 1859,
        "latch": 148,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 1859,
        "Total Node": 2008
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "blob_merge_generated.blif",
        "max_rss(MiB)": 87.3,
        "exec_time(ms)": 11654.4,
        "simulation_time(ms)": 11021.2,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 17995,
        "latch": 532,
        "Adder": 3476,
        "generic logic size": 4,
        "Longest Path": 202,
        "Average Path": 5,
        "Estimated LUTs": 19387,
        "Total Node": 22004
    },
    "full/blob_merge/no_arch": {
        "test_name": "full/blob_merge/no_arch",
        "generated_blif": "blob_merge_generated.blif",
        "max_rss(MiB)": 84.9,
        "exec_time(ms)": 10481.8,
        "simulation_time(ms)": 10079,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 24092,
        "latch": 532,
        "Longest Path": 202,
        "Average Path": 5,
        "Estimated LUTs": 24092,
        "Total Node": 24625
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq1_generated.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 372.3,
        "simulation_time(ms)": 340.2,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 647,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 5,
        "Estimated LUTs": 657,
        "Total Node": 978
    },
    "full/diffeq1/no_arch": {
        "test_name": "full/diffeq1/no_arch",
        "generated_blif": "diffeq1_generated.blif",
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 2169.1,
        "simulation_time(ms)": 2073.8,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 5556,
        "latch": 193,
        "Longest Path": 1584,
        "Average Path": 5,
        "Estimated LUTs": 5556,
        "Total Node": 5750
    },
    "full/diffeq2/no_arch": {
        "test_name": "full/diffeq2/no_arch",
        "generated_blif": "diffeq2_generated.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 1995.4,
        "simulation_time(ms)": 1908.3,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 5356,
        "latch": 96,
        "Longest Path": 1463,
        "Average Path": 5,
        "Estimated LUTs": 5356,
        "Total Node": 5453
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "fir_scu_rtl_restructured_for_cmm_exp_generated.blif",
        "max_rss(MiB)": 14.1,
        "exec_time(ms)": 372.4,
        "simulation_time(ms)": 341.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 741,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 130,
        "Average Path": 5,
        "Estimated LUTs": 812,
        "Total Node": 979
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "iir_no_combinational_generated.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 85,
        "simulation_time(ms)": 68.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 35,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 37,
        "Total Node": 52
    },
    "full/iir_no_combinational/no_arch": {
        "test_name": "full/iir_no_combinational/no_arch",
        "generated_blif": "iir_no_combinational_generated.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 71.4,
        "simulation_time(ms)": 67.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 48,
        "latch": 8,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 48,
        "Total Node": 57
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sha_generated.blif",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 2832.2,
        "simulation_time(ms)": 2673.1,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4874,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2440,
        "Average Path": 5,
        "Estimated LUTs": 5097,
        "Total Node": 6094
    },
    "full/sha/no_arch": {
        "test_name": "full/sha/no_arch",
        "generated_blif": "sha_generated.blif",
        "max_rss(MiB)": 30.1,
        "exec_time(ms)": 2727.1,
        "simulation_time(ms)": 2608,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 5459,
        "latch": 910,
        "Longest Path": 3215,
        "Average Path": 5,
        "Estimated LUTs": 5459,
        "Total Node": 6370
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_sfifo_rtl_generated.blif",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 133.1,
        "simulation_time(ms)": 115,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 84,
        "latch": 20,
        "Adder": 15,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 5,
        "Estimated LUTs": 84,
        "Total Node": 128
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_18_18_18_generated.blif",
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 3092.8,
        "simulation_time(ms)": 2896.4,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 7487,
        "latch": 2052,
        "Adder": 1711,
        "generic logic size": 4,
        "Longest Path": 858,
        "Average Path": 5,
        "Estimated LUTs": 7739,
        "Total Node": 11251
    },
    "full/cf_cordic_v_18_18_18/no_arch": {
        "test_name": "full/cf_cordic_v_18_18_18/no_arch",
        "generated_blif": "cf_cordic_v_18_18_18_generated.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 2767.1,
        "simulation_time(ms)": 2639.7,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 10636,
        "latch": 2052,
        "Longest Path": 858,
        "Average Path": 5,
        "Estimated LUTs": 10636,
        "Total Node": 12689
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_8_8_8_generated.blif",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 679.8,
        "simulation_time(ms)": 615.6,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1566,
        "latch": 432,
        "Adder": 360,
        "generic logic size": 4,
        "Longest Path": 228,
        "Average Path": 5,
        "Estimated LUTs": 1598,
        "Total Node": 2359
    },
    "full/cf_cordic_v_8_8_8/no_arch": {
        "test_name": "full/cf_cordic_v_8_8_8/no_arch",
        "generated_blif": "cf_cordic_v_8_8_8_generated.blif",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 658.7,
        "simulation_time(ms)": 631.3,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2163,
        "latch": 432,
        "Longest Path": 228,
        "Average Path": 5,
        "Estimated LUTs": 2163,
        "Total Node": 2596
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fft_256_8_generated.blif",
        "max_rss(MiB)": 53.4,
        "exec_time(ms)": 5876.2,
        "simulation_time(ms)": 5606.1,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 9275,
        "latch": 2631,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 313,
        "Average Path": 7,
        "Estimated LUTs": 9895,
        "Total Node": 12486
    },
    "full/cf_fft_256_8/no_arch": {
        "test_name": "full/cf_fft_256_8/no_arch",
        "generated_blif": "cf_fft_256_8_generated.blif",
        "max_rss(MiB)": 77,
        "exec_time(ms)": 9019.7,
        "simulation_time(ms)": 8676.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 18899,
        "latch": 2631,
        "Longest Path": 601,
        "Average Path": 7,
        "Estimated LUTs": 18899,
        "Total Node": 21531
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "iir1_generated.blif",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 233.1,
        "simulation_time(ms)": 208.5,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 803,
        "latch": 188,
        "Adder": 173,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 95,
        "Average Path": 6,
        "Estimated LUTs": 807,
        "Total Node": 1171
    },
    "full/iir1/no_arch": {
        "test_name": "full/iir1/no_arch",
        "generated_blif": "iir1_generated.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 203.2,
        "simulation_time(ms)": 194.1,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 1949,
        "latch": 188,
        "Longest Path": 325,
        "Average Path": 6,
        "Estimated LUTs": 1949,
        "Total Node": 2139
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "oc54_cpu_generated.blif",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 2252.7,
        "simulation_time(ms)": 2129.6,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 4092,
        "latch": 419,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1104,
        "Average Path": 5,
        "Estimated LUTs": 4296,
        "Total Node": 5012
    },
    "full/oc54_cpu/no_arch": {
        "test_name": "full/oc54_cpu/no_arch",
        "generated_blif": "oc54_cpu_generated.blif",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 2306.6,
        "simulation_time(ms)": 2214.9,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 5904,
        "latch": 419,
        "Longest Path": 1273,
        "Average Path": 5,
        "Estimated LUTs": 5904,
        "Total Node": 6324
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational_generated.blif",
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 804,
        "simulation_time(ms)": 751.9,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1621,
        "latch": 599,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1668,
        "Total Node": 2363
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch",
        "generated_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational_generated.blif",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 768.2,
        "simulation_time(ms)": 733.5,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1854,
        "latch": 599,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 1854,
        "Total Node": 2454
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision1_generated.blif",
        "max_rss(MiB)": 69.7,
        "exec_time(ms)": 7272.2,
        "simulation_time(ms)": 6859.5,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11376,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 5,
        "Estimated LUTs": 11403,
        "Total Node": 25334
    },
    "full/stereovision1/no_arch": {
        "test_name": "full/stereovision1/no_arch",
        "generated_blif": "stereovision1_generated.blif",
        "max_rss(MiB)": 107.6,
        "exec_time(ms)": 11673.8,
        "simulation_time(ms)": 11166.6,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 42810,
        "latch": 11449,
        "Longest Path": 221,
        "Average Path": 5,
        "Estimated LUTs": 42810,
        "Total Node": 54260
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision2_generated.blif",
        "max_rss(MiB)": 108.8,
        "exec_time(ms)": 14745.2,
        "simulation_time(ms)": 13552,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10429,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 10443,
        "Total Node": 40052
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch",
        "generated_blif": "fir_scu_rtl_restructured_for_cmm_exp_generated.blif",
        "max_rss(MiB)": 102.2,
        "exec_time(ms)": 12265.6,
        "simulation_time(ms)": 11775,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 4165,
        "latch": 202,
        "Longest Path": 221,
        "Average Path": 5,
        "Estimated LUTs": 4165,
        "Total Node": 4368
    },
    "full/stereovision2/no_arch": {
        "test_name": "full/stereovision2/no_arch",
        "generated_blif": "stereovision2_generated.blif",
        "max_rss(MiB)": 3709.2,
        "exec_time(ms)": 501927.1,
        "simulation_time(ms)": 482555.2,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 114787,
        "latch": 16281,
        "Longest Path": 127,
        "Average Path": 5,
        "Estimated LUTs": 114787,
        "Total Node": 131069
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "matmul_generated.blif",
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 2359325,
        "latch": 7,
        "Adder": 77,
        "Memory": 262144,
        "generic logic size": 4,
        "Longest Path": 78,
        "Average Path": 5,
        "Estimated LUTs": 2359325,
        "Total Node": 2621554
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ch_intrinsics_generated.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 100.6,
        "simulation_time(ms)": 75.9,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 674,
        "latch": 208,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 719,
        "Total Node": 891
    },
    "full/ch_intrinsics/no_arch": {
        "test_name": "full/ch_intrinsics/no_arch",
        "generated_blif": "ch_intrinsics_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 118.1,
        "simulation_time(ms)": 78.7,
        "Latch Drivers": 2,
        "Pi": 98,
        "Po": 130,
        "logic element": 1262,
        "latch": 464,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 1262,
        "Total Node": 1728
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "LU8PEEng_generated.blif",
        "max_rss(MiB)": 2812.2,
        "exec_time(ms)": 16947.2,
        "simulation_time(ms)": 14430.1,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53184,
        "latch": 7877,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 6973,
        "Average Path": 5,
        "Estimated LUTs": 56541,
        "Total Node": 67228
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memory_controller_generated.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 504.3,
        "simulation_time(ms)": 69.8,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 20,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 53
    },
    "full/memory_controller/no_arch": {
        "test_name": "full/memory_controller/no_arch",
        "generated_blif": "memory_controller_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 767.5,
        "simulation_time(ms)": 31,
        "Latch Drivers": 3,
        "Pi": 18,
        "Po": 12,
        "logic element": 474,
        "latch": 152,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 474,
        "Total Node": 629
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mkPktMerge_generated.blif",
        "max_rss(MiB)": 829,
        "exec_time(ms)": 2787,
        "simulation_time(ms)": 1899.9,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 683,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 5,
        "Estimated LUTs": 683,
        "Total Node": 1680
    },
    "full/mkPktMerge/no_arch": {
        "test_name": "full/mkPktMerge/no_arch",
        "generated_blif": "mkPktMerge_generated.blif",
        "max_rss(MiB)": 69.1,
        "exec_time(ms)": 4428.1,
        "simulation_time(ms)": 1484.2,
        "Latch Drivers": 4,
        "Pi": 310,
        "Po": 156,
        "logic element": 23492,
        "latch": 7839,
        "Longest Path": 131,
        "Average Path": 6,
        "Estimated LUTs": 23492,
        "Total Node": 31335
    },
    "full/matmul/no_arch": {
        "test_name": "full/matmul/no_arch",
        "generated_blif": "matmul_generated.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 7.7
    },
    "full/bm_sfifo_rtl/no_arch": {
        "test_name": "full/bm_sfifo_rtl/no_arch",
        "generated_blif": "bm_sfifo_rtl_generated.blif",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 19.9,
        "Latch Drivers": 2,
        "Pi": 11,
        "Po": 11,
        "logic element": 584,
        "latch": 148,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 584,
        "Total Node": 734
    },
    "full/LU8PEEng/no_arch": {
        "test_name": "full/LU8PEEng/no_arch",
        "generated_blif": "LU8PEEng_generated.blif",
        "max_rss(MiB)": 3114.8,
        "exec_time(ms)": 155790.4,
        "Latch Drivers": 10,
        "Pi": 113,
        "Po": 102,
        "logic element": 218609,
        "latch": 54485,
        "Longest Path": 23118,
        "Average Path": 5,
        "Estimated LUTs": 218609,
        "Total Node": 273104
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mcml_generated.blif",
        "max_rss(MiB)": 532.4,
        "exec_time(ms)": 1102031.9,
        "Latch Drivers": 16,
        "Pi": 35,
        "Po": 356,
        "logic element": 184608,
        "latch": 51903,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 16460,
        "Average Path": 5,
        "Estimated LUTs": 193418,
        "Total Node": 264260
    },
    "full/mcml/no_arch": {
        "test_name": "full/mcml/no_arch",
        "generated_blif": "mcml_generated.blif",
        "max_rss(MiB)": 41426.6,
        "exec_time(ms)": 483715.7,
        "Latch Drivers": 26,
        "Pi": 35,
        "Po": 356,
        "logic element": 17024444,
        "latch": 5262015,
        "Longest Path": 94318,
        "Average Path": 5,
        "Estimated LUTs": 17024444,
        "Total Node": 22286485
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision0_generated.blif",
        "max_rss(MiB)": 61.1,
        "exec_time(ms)": 692.2,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 11171,
        "latch": 12336,
        "Adder": 2815,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 185,
        "Average Path": 5,
        "Estimated LUTs": 11315,
        "Total Node": 27347
    },
    "full/stereovision0/no_arch": {
        "test_name": "full/stereovision0/no_arch",
        "generated_blif": "stereovision0_generated.blif",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 5.6
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
