{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 18:14:03 2024 " "Info: Processing started: Fri Jun 07 18:14:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst5\|inst21~1 " "Warning: Node \"Block1:inst5\|inst21~1\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst\|inst21~1 " "Warning: Node \"Block1:inst\|inst21~1\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block1.bdf" { { 432 1256 1320 480 "inst21" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|inst5 " "Info: Detected ripple clock \"Block4:inst4\|inst5\" as buffer" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst3\|inst5 " "Info: Detected ripple clock \"Block4:inst3\|inst5\" as buffer" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst3\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Block1:inst5\|74160:inst\|6 register Block4:inst4\|Block10:inst9\|inst7 46.97 MHz 21.29 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 46.97 MHz between source register \"Block1:inst5\|74160:inst\|6\" and destination register \"Block4:inst4\|Block10:inst9\|inst7\" (period= 21.29 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.265 ns + Longest register register " "Info: + Longest register to register delay is 4.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst5\|74160:inst\|6 1 REG LC_X3_Y6_N6 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.511 ns) 1.479 ns Block3:inst2\|inst5~1 2 COMB LC_X3_Y6_N0 3 " "Info: 2: + IC(0.968 ns) + CELL(0.511 ns) = 1.479 ns; Loc. = LC_X3_Y6_N0; Fanout = 3; COMB Node = 'Block3:inst2\|inst5~1'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.479 ns" { Block1:inst5|74160:inst|6 Block3:inst2|inst5~1 } "NODE_NAME" } } { "Block3.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block3.bdf" { { 16 240 304 64 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.740 ns) 2.936 ns Block4:inst4\|74283:inst6\|f74283:sub\|88~0 3 COMB LC_X3_Y6_N1 4 " "Info: 3: + IC(0.717 ns) + CELL(0.740 ns) = 2.936 ns; Loc. = LC_X3_Y6_N1; Fanout = 4; COMB Node = 'Block4:inst4\|74283:inst6\|f74283:sub\|88~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.457 ns" { Block3:inst2|inst5~1 Block4:inst4|74283:inst6|f74283:sub|88~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.591 ns) 4.265 ns Block4:inst4\|Block10:inst9\|inst7 4 REG LC_X3_Y6_N5 7 " "Info: 4: + IC(0.738 ns) + CELL(0.591 ns) = 4.265 ns; Loc. = LC_X3_Y6_N5; Fanout = 7; REG Node = 'Block4:inst4\|Block10:inst9\|inst7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.329 ns" { Block4:inst4|74283:inst6|f74283:sub|88~0 Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.842 ns ( 43.19 % ) " "Info: Total cell delay = 1.842 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 56.81 % ) " "Info: Total interconnect delay = 2.423 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.265 ns" { Block1:inst5|74160:inst|6 Block3:inst2|inst5~1 Block4:inst4|74283:inst6|f74283:sub|88~0 Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.265 ns" { Block1:inst5|74160:inst|6 {} Block3:inst2|inst5~1 {} Block4:inst4|74283:inst6|f74283:sub|88~0 {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.968ns 0.717ns 0.738ns } { 0.000ns 0.511ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.671 ns - Smallest " "Info: - Smallest clock skew is -5.671 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst4\|Block10:inst9\|inst7 2 REG LC_X3_Y6_N5 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y6_N5; Fanout = 7; REG Node = 'Block4:inst4\|Block10:inst9\|inst7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.490 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 9.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|inst5 2 REG LC_X9_Y5_N1 19 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y5_N1; Fanout = 19; REG Node = 'Block4:inst4\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.377 ns) + CELL(0.918 ns) 9.490 ns Block1:inst5\|74160:inst\|6 3 REG LC_X3_Y6_N6 17 " "Info: 3: + IC(4.377 ns) + CELL(0.918 ns) = 9.490 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.295 ns" { Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.56 % ) " "Info: Total cell delay = 3.375 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 64.44 % ) " "Info: Total interconnect delay = 6.115 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "Block10.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block10.bdf" { { 88 1056 1120 168 "inst7" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.265 ns" { Block1:inst5|74160:inst|6 Block3:inst2|inst5~1 Block4:inst4|74283:inst6|f74283:sub|88~0 Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.265 ns" { Block1:inst5|74160:inst|6 {} Block3:inst2|inst5~1 {} Block4:inst4|74283:inst6|f74283:sub|88~0 {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.968ns 0.717ns 0.738ns } { 0.000ns 0.511ns 0.740ns 0.591ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|Block10:inst9|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|Block10:inst9|inst7 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block4:inst3\|inst5 ctrl CLK 7.224 ns register " "Info: tsu for register \"Block4:inst3\|inst5\" (data pin = \"ctrl\", clock pin = \"CLK\") is 7.224 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.710 ns + Longest pin register " "Info: + Longest pin to register delay is 10.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 PIN PIN_69 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 14; PIN Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.670 ns) + CELL(0.200 ns) 6.002 ns Block4:inst3\|74190:inst\|39~0 2 COMB LC_X4_Y7_N2 3 " "Info: 2: + IC(4.670 ns) + CELL(0.200 ns) = 6.002 ns; Loc. = LC_X4_Y7_N2; Fanout = 3; COMB Node = 'Block4:inst3\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.870 ns" { ctrl Block4:inst3|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.200 ns) 6.956 ns Block4:inst3\|74190:inst1\|58~0 3 COMB LC_X4_Y7_N0 4 " "Info: 3: + IC(0.754 ns) + CELL(0.200 ns) = 6.956 ns; Loc. = LC_X4_Y7_N0; Fanout = 4; COMB Node = 'Block4:inst3\|74190:inst1\|58~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.954 ns" { Block4:inst3|74190:inst|39~0 Block4:inst3|74190:inst1|58~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.163 ns) + CELL(0.591 ns) 10.710 ns Block4:inst3\|inst5 4 REG LC_X12_Y3_N3 18 " "Info: 4: + IC(3.163 ns) + CELL(0.591 ns) = 10.710 ns; Loc. = LC_X12_Y3_N3; Fanout = 18; REG Node = 'Block4:inst3\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.754 ns" { Block4:inst3|74190:inst1|58~0 Block4:inst3|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.123 ns ( 19.82 % ) " "Info: Total cell delay = 2.123 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.587 ns ( 80.18 % ) " "Info: Total interconnect delay = 8.587 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.710 ns" { ctrl Block4:inst3|74190:inst|39~0 Block4:inst3|74190:inst1|58~0 Block4:inst3|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.710 ns" { ctrl {} ctrl~combout {} Block4:inst3|74190:inst|39~0 {} Block4:inst3|74190:inst1|58~0 {} Block4:inst3|inst5 {} } { 0.000ns 0.000ns 4.670ns 0.754ns 3.163ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst3\|inst5 2 REG LC_X12_Y3_N3 18 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N3; Fanout = 18; REG Node = 'Block4:inst3\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst3|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst3|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst3|inst5 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.710 ns" { ctrl Block4:inst3|74190:inst|39~0 Block4:inst3|74190:inst1|58~0 Block4:inst3|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.710 ns" { ctrl {} ctrl~combout {} Block4:inst3|74190:inst|39~0 {} Block4:inst3|74190:inst1|58~0 {} Block4:inst3|inst5 {} } { 0.000ns 0.000ns 4.670ns 0.754ns 3.163ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst3|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst3|inst5 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SN_L_Green Block1:inst5\|74160:inst\|6 16.565 ns register " "Info: tco from clock \"CLK\" to destination pin \"SN_L_Green\" through register \"Block1:inst5\|74160:inst\|6\" is 16.565 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.490 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|inst5 2 REG LC_X9_Y5_N1 19 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y5_N1; Fanout = 19; REG Node = 'Block4:inst4\|inst5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|inst5 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block4.bdf" { { 1136 2336 2400 1216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.377 ns) + CELL(0.918 ns) 9.490 ns Block1:inst5\|74160:inst\|6 3 REG LC_X3_Y6_N6 17 " "Info: 3: + IC(4.377 ns) + CELL(0.918 ns) = 9.490 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.295 ns" { Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.56 % ) " "Info: Total cell delay = 3.375 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 64.44 % ) " "Info: Total interconnect delay = 6.115 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.699 ns + Longest register pin " "Info: + Longest register to pin delay is 6.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst5\|74160:inst\|6 1 REG LC_X3_Y6_N6 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N6; Fanout = 17; REG Node = 'Block1:inst5\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.511 ns) 1.952 ns Block7:inst18\|inst1~0 2 COMB LC_X2_Y6_N8 1 " "Info: 2: + IC(1.441 ns) + CELL(0.511 ns) = 1.952 ns; Loc. = LC_X2_Y6_N8; Fanout = 1; COMB Node = 'Block7:inst18\|inst1~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.952 ns" { Block1:inst5|74160:inst|6 Block7:inst18|inst1~0 } "NODE_NAME" } } { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block7.bdf" { { 160 392 456 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.425 ns) + CELL(2.322 ns) 6.699 ns SN_L_Green 3 PIN PIN_8 0 " "Info: 3: + IC(2.425 ns) + CELL(2.322 ns) = 6.699 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'SN_L_Green'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.747 ns" { Block7:inst18|inst1~0 SN_L_Green } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 752 64 240 768 "SN_L_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 42.29 % ) " "Info: Total cell delay = 2.833 ns ( 42.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.866 ns ( 57.71 % ) " "Info: Total interconnect delay = 3.866 ns ( 57.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.699 ns" { Block1:inst5|74160:inst|6 Block7:inst18|inst1~0 SN_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.699 ns" { Block1:inst5|74160:inst|6 {} Block7:inst18|inst1~0 {} SN_L_Green {} } { 0.000ns 1.441ns 2.425ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.490 ns" { CLK Block4:inst4|inst5 Block1:inst5|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.490 ns" { CLK {} CLK~combout {} Block4:inst4|inst5 {} Block1:inst5|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.699 ns" { Block1:inst5|74160:inst|6 Block7:inst18|inst1~0 SN_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.699 ns" { Block1:inst5|74160:inst|6 {} Block7:inst18|inst1~0 {} SN_L_Green {} } { 0.000ns 1.441ns 2.425ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl EW_Yellow 11.560 ns Longest " "Info: Longest tpd from source pin \"ctrl\" to destination pin \"EW_Yellow\" is 11.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 PIN PIN_69 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 14; PIN Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.403 ns) + CELL(0.200 ns) 6.735 ns Block7:inst20\|inst1~0 2 COMB LC_X4_Y9_N5 1 " "Info: 2: + IC(5.403 ns) + CELL(0.200 ns) = 6.735 ns; Loc. = LC_X4_Y9_N5; Fanout = 1; COMB Node = 'Block7:inst20\|inst1~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.603 ns" { ctrl Block7:inst20|inst1~0 } "NODE_NAME" } } { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/Block7.bdf" { { 160 392 456 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(2.322 ns) 11.560 ns EW_Yellow 3 PIN PIN_2 0 " "Info: 3: + IC(2.503 ns) + CELL(2.322 ns) = 11.560 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'EW_Yellow'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.825 ns" { Block7:inst20|inst1~0 EW_Yellow } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 72 920 1096 88 "EW_Yellow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 31.61 % ) " "Info: Total cell delay = 3.654 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.906 ns ( 68.39 % ) " "Info: Total interconnect delay = 7.906 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.560 ns" { ctrl Block7:inst20|inst1~0 EW_Yellow } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.560 ns" { ctrl {} ctrl~combout {} Block7:inst20|inst1~0 {} EW_Yellow {} } { 0.000ns 0.000ns 5.403ns 2.503ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Block4:inst3\|74190:inst1\|48 CLK CLK -0.259 ns register " "Info: th for register \"Block4:inst3\|74190:inst1\|48\" (data pin = \"CLK\", clock pin = \"CLK\") is -0.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst3\|74190:inst1\|48 2 REG LC_X4_Y7_N5 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N5; Fanout = 3; REG Node = 'Block4:inst3\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.299 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 38 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 38; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/traffic_lights/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.545 ns) + CELL(0.591 ns) 4.299 ns Block4:inst3\|74190:inst1\|48 2 REG LC_X4_Y7_N5 3 " "Info: 2: + IC(2.545 ns) + CELL(0.591 ns) = 4.299 ns; Loc. = LC_X4_Y7_N5; Fanout = 3; REG Node = 'Block4:inst3\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.136 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 40.80 % ) " "Info: Total cell delay = 1.754 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.545 ns ( 59.20 % ) " "Info: Total interconnect delay = 2.545 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.299 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.299 ns" { CLK {} CLK~combout {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 2.545ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.299 ns" { CLK Block4:inst3|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.299 ns" { CLK {} CLK~combout {} Block4:inst3|74190:inst1|48 {} } { 0.000ns 0.000ns 2.545ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4363 " "Info: Peak virtual memory: 4363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 18:14:03 2024 " "Info: Processing ended: Fri Jun 07 18:14:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
