#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb2a271ea10 .scope module, "MIPS_Pipeline_tb" "MIPS_Pipeline_tb" 2 16;
 .timescale 0 0;
v0x7fb2a2736ab0_0 .net "ALUOp", 3 0, v0x7fb2a271f970_0;  1 drivers
v0x7fb2a2736b70_0 .var "Addr", 8 0;
v0x7fb2a2736c10_0 .net "Base_Addr_MUX", 0 0, v0x7fb2a272fa30_0;  1 drivers
v0x7fb2a2736ce0_0 .net "Branch", 0 0, v0x7fb2a272fad0_0;  1 drivers
v0x7fb2a2736d90_0 .net "CMUX", 0 0, v0x7fb2a272fb60_0;  1 drivers
v0x7fb2a2736e60_0 .var "Clk", 0 0;
v0x7fb2a2736ef0_0 .net "Cond_Mux", 0 0, v0x7fb2a272fc00_0;  1 drivers
v0x7fb2a2736fa0_0 .net "Data_Mem_Enable", 0 0, v0x7fb2a272fce0_0;  1 drivers
v0x7fb2a2737050_0 .net "Data_Mem_RW", 0 0, v0x7fb2a272fd80_0;  1 drivers
v0x7fb2a2737180_0 .net "Data_Mem_SE", 0 0, v0x7fb2a272fe20_0;  1 drivers
v0x7fb2a2737210_0 .net "Data_Mem_Size", 1 0, v0x7fb2a272fec0_0;  1 drivers
v0x7fb2a27372a0_0 .net "HiEnable", 0 0, v0x7fb2a272ffd0_0;  1 drivers
v0x7fb2a2737350_0 .net "JalAdder", 0 0, v0x7fb2a2730070_0;  1 drivers
v0x7fb2a2737400_0 .net "Jump", 0 0, v0x7fb2a2730110_0;  1 drivers
v0x7fb2a27374b0_0 .net "Jump_Addr_MUX_Enable", 0 0, v0x7fb2a27301b0_0;  1 drivers
v0x7fb2a2737560_0 .var "LE", 0 0;
v0x7fb2a2737610_0 .net "LoEnable", 0 0, v0x7fb2a2730250_0;  1 drivers
v0x7fb2a27377c0_0 .net "Load", 0 0, v0x7fb2a27302f0_0;  1 drivers
v0x7fb2a2737850_0 .net "MemtoReg", 0 0, v0x7fb2a2730390_0;  1 drivers
v0x7fb2a27378e0_0 .net "PC", 31 0, v0x7fb2a27363d0_0;  1 drivers
v0x7fb2a2737970_0 .net "RegFileEnable", 0 0, v0x7fb2a2730430_0;  1 drivers
v0x7fb2a2737a00_0 .var "Reset", 0 0;
v0x7fb2a2737a90_0 .net "RsAddrMux", 0 0, v0x7fb2a27305c0_0;  1 drivers
v0x7fb2a2737b40_0 .var "S", 0 0;
v0x7fb2a2737bf0_0 .net "S0_S2", 2 0, v0x7fb2a2730650_0;  1 drivers
v0x7fb2a2737c80_0 .net "TaMux", 0 0, v0x7fb2a27306e0_0;  1 drivers
v0x7fb2a2737d30_0 .net "WriteDestination", 1 0, v0x7fb2a2730780_0;  1 drivers
v0x7fb2a2737dc0_0 .var/i "code", 31 0;
o0x7fb2a2442878 .functor BUFZ 19, C4<zzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2737e50_0 .net "control_signals_from_cu", 18 0, o0x7fb2a2442878;  0 drivers
v0x7fb2a2737f00_0 .net "control_signals_to_registers", 18 0, v0x7fb2a2730da0_0;  1 drivers
v0x7fb2a2737fb0_0 .var "data", 7 0;
v0x7fb2a2738040_0 .var/i "fi", 31 0;
v0x7fb2a27380d0_0 .net "instruction", 31 0, v0x7fb2a2736920_0;  1 drivers
v0x7fb2a27376e0_0 .net "instruction_id", 31 0, v0x7fb2a2734440_0;  1 drivers
v0x7fb2a27383a0_0 .net "nPC", 31 0, v0x7fb2a27358e0_0;  1 drivers
v0x7fb2a2738430_0 .net "nPC4", 31 0, L_0x7fb2a2738b50;  1 drivers
L_0x7fb2a2738cd0 .part v0x7fb2a27363d0_0, 0, 9;
S_0x7fb2a271ee60 .scope module, "control_unit" "ControlUnit" 2 82, 3 20 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "Cond_Mux";
    .port_info 2 /OUTPUT 1 "Jump";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "JalAdder";
    .port_info 5 /OUTPUT 1 "CMUX";
    .port_info 6 /OUTPUT 1 "TaMux";
    .port_info 7 /OUTPUT 2 "WriteDestination";
    .port_info 8 /OUTPUT 3 "S0_S2";
    .port_info 9 /OUTPUT 1 "Base_Addr_MUX";
    .port_info 10 /OUTPUT 1 "RsAddrMux";
    .port_info 11 /OUTPUT 4 "ALUOp";
    .port_info 12 /OUTPUT 1 "Data_Mem_RW";
    .port_info 13 /OUTPUT 1 "Data_Mem_Enable";
    .port_info 14 /OUTPUT 2 "Data_Mem_Size";
    .port_info 15 /OUTPUT 1 "Data_Mem_SE";
    .port_info 16 /OUTPUT 1 "HiEnable";
    .port_info 17 /OUTPUT 1 "RegFileEnable";
    .port_info 18 /OUTPUT 1 "Jump_Addr_MUX_Enable";
    .port_info 19 /OUTPUT 1 "LoEnable";
    .port_info 20 /OUTPUT 1 "MemtoReg";
    .port_info 21 /OUTPUT 1 "Load";
P_0x7fb2a400a000 .param/l "FUNC_ADD" 1 3 75, C4<100000>;
P_0x7fb2a400a040 .param/l "FUNC_ADDU" 1 3 76, C4<100001>;
P_0x7fb2a400a080 .param/l "FUNC_AND" 1 3 89, C4<100100>;
P_0x7fb2a400a0c0 .param/l "FUNC_JALR" 1 3 80, C4<001001>;
P_0x7fb2a400a100 .param/l "FUNC_JR" 1 3 79, C4<001000>;
P_0x7fb2a400a140 .param/l "FUNC_MFHI" 1 3 81, C4<010000>;
P_0x7fb2a400a180 .param/l "FUNC_MFLO" 1 3 82, C4<010010>;
P_0x7fb2a400a1c0 .param/l "FUNC_MOVN" 1 3 83, C4<001011>;
P_0x7fb2a400a200 .param/l "FUNC_MOVZ" 1 3 84, C4<001010>;
P_0x7fb2a400a240 .param/l "FUNC_MTHI" 1 3 85, C4<010001>;
P_0x7fb2a400a280 .param/l "FUNC_MTLO" 1 3 86, C4<010011>;
P_0x7fb2a400a2c0 .param/l "FUNC_NOR" 1 3 92, C4<100111>;
P_0x7fb2a400a300 .param/l "FUNC_OR" 1 3 90, C4<100101>;
P_0x7fb2a400a340 .param/l "FUNC_SLL" 1 3 93, C4<000000>;
P_0x7fb2a400a380 .param/l "FUNC_SLLV" 1 3 94, C4<000100>;
P_0x7fb2a400a3c0 .param/l "FUNC_SLT" 1 3 87, C4<101010>;
P_0x7fb2a400a400 .param/l "FUNC_SLTU" 1 3 88, C4<101011>;
P_0x7fb2a400a440 .param/l "FUNC_SRA" 1 3 95, C4<000011>;
P_0x7fb2a400a480 .param/l "FUNC_SRAV" 1 3 96, C4<000111>;
P_0x7fb2a400a4c0 .param/l "FUNC_SRL" 1 3 97, C4<000010>;
P_0x7fb2a400a500 .param/l "FUNC_SRLV" 1 3 98, C4<000110>;
P_0x7fb2a400a540 .param/l "FUNC_SUB" 1 3 77, C4<100010>;
P_0x7fb2a400a580 .param/l "FUNC_SUBU" 1 3 78, C4<100011>;
P_0x7fb2a400a5c0 .param/l "FUNC_XOR" 1 3 91, C4<100110>;
P_0x7fb2a400a600 .param/l "OPCODE_ADDI" 1 3 51, C4<001000>;
P_0x7fb2a400a640 .param/l "OPCODE_ADDIU" 1 3 52, C4<001001>;
P_0x7fb2a400a680 .param/l "OPCODE_ANDI" 1 3 55, C4<001100>;
P_0x7fb2a400a6c0 .param/l "OPCODE_BEQ" 1 3 67, C4<000100>;
P_0x7fb2a400a700 .param/l "OPCODE_BGTZ" 1 3 70, C4<000111>;
P_0x7fb2a400a740 .param/l "OPCODE_BLEZ" 1 3 69, C4<000110>;
P_0x7fb2a400a780 .param/l "OPCODE_BNE" 1 3 68, C4<000101>;
P_0x7fb2a400a7c0 .param/l "OPCODE_J" 1 3 49, C4<000010>;
P_0x7fb2a400a800 .param/l "OPCODE_JAL" 1 3 50, C4<000011>;
P_0x7fb2a400a840 .param/l "OPCODE_LB" 1 3 59, C4<100000>;
P_0x7fb2a400a880 .param/l "OPCODE_LBU" 1 3 62, C4<100100>;
P_0x7fb2a400a8c0 .param/l "OPCODE_LH" 1 3 60, C4<100001>;
P_0x7fb2a400a900 .param/l "OPCODE_LHU" 1 3 63, C4<100101>;
P_0x7fb2a400a940 .param/l "OPCODE_LUI" 1 3 58, C4<001111>;
P_0x7fb2a400a980 .param/l "OPCODE_LW" 1 3 61, C4<100011>;
P_0x7fb2a400a9c0 .param/l "OPCODE_ORI" 1 3 56, C4<001101>;
P_0x7fb2a400aa00 .param/l "OPCODE_REGIMM" 1 3 71, C4<000001>;
P_0x7fb2a400aa40 .param/l "OPCODE_RTYPE" 1 3 47, C4<000000>;
P_0x7fb2a400aa80 .param/l "OPCODE_SB" 1 3 64, C4<101000>;
P_0x7fb2a400aac0 .param/l "OPCODE_SH" 1 3 65, C4<101001>;
P_0x7fb2a400ab00 .param/l "OPCODE_SLTI" 1 3 53, C4<001010>;
P_0x7fb2a400ab40 .param/l "OPCODE_SLTIU" 1 3 54, C4<001011>;
P_0x7fb2a400ab80 .param/l "OPCODE_SPECIAL" 1 3 48, C4<011100>;
P_0x7fb2a400abc0 .param/l "OPCODE_SW" 1 3 66, C4<101011>;
P_0x7fb2a400ac00 .param/l "OPCODE_XORI" 1 3 57, C4<001110>;
P_0x7fb2a400ac40 .param/l "RT_BAL" 1 3 106, C4<10001>;
P_0x7fb2a400ac80 .param/l "RT_BGEZ" 1 3 103, C4<00001>;
P_0x7fb2a400acc0 .param/l "RT_BGEZAL" 1 3 105, C4<10001>;
P_0x7fb2a400ad00 .param/l "RT_BLTZ" 1 3 102, C4<00000>;
P_0x7fb2a400ad40 .param/l "RT_BLTZAL" 1 3 104, C4<10000>;
v0x7fb2a271f970_0 .var "ALUOp", 3 0;
v0x7fb2a272fa30_0 .var "Base_Addr_MUX", 0 0;
v0x7fb2a272fad0_0 .var "Branch", 0 0;
v0x7fb2a272fb60_0 .var "CMUX", 0 0;
v0x7fb2a272fc00_0 .var "Cond_Mux", 0 0;
v0x7fb2a272fce0_0 .var "Data_Mem_Enable", 0 0;
v0x7fb2a272fd80_0 .var "Data_Mem_RW", 0 0;
v0x7fb2a272fe20_0 .var "Data_Mem_SE", 0 0;
v0x7fb2a272fec0_0 .var "Data_Mem_Size", 1 0;
v0x7fb2a272ffd0_0 .var "HiEnable", 0 0;
v0x7fb2a2730070_0 .var "JalAdder", 0 0;
v0x7fb2a2730110_0 .var "Jump", 0 0;
v0x7fb2a27301b0_0 .var "Jump_Addr_MUX_Enable", 0 0;
v0x7fb2a2730250_0 .var "LoEnable", 0 0;
v0x7fb2a27302f0_0 .var "Load", 0 0;
v0x7fb2a2730390_0 .var "MemtoReg", 0 0;
v0x7fb2a2730430_0 .var "RegFileEnable", 0 0;
v0x7fb2a27305c0_0 .var "RsAddrMux", 0 0;
v0x7fb2a2730650_0 .var "S0_S2", 2 0;
v0x7fb2a27306e0_0 .var "TaMux", 0 0;
v0x7fb2a2730780_0 .var "WriteDestination", 1 0;
v0x7fb2a2730830_0 .net "instruction", 31 0, v0x7fb2a2734440_0;  alias, 1 drivers
E_0x7fb2a2707da0 .event edge, v0x7fb2a2730830_0;
S_0x7fb2a2730af0 .scope module, "control_unit_mux_inst" "ControlUnitMUX" 2 108, 3 3 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 19 "control_signals_in";
    .port_info 2 /OUTPUT 19 "control_signals_out";
v0x7fb2a2730c60_0 .net "S", 0 0, v0x7fb2a2737b40_0;  1 drivers
v0x7fb2a2730cf0_0 .net "control_signals_in", 18 0, o0x7fb2a2442878;  alias, 0 drivers
v0x7fb2a2730da0_0 .var "control_signals_out", 18 0;
E_0x7fb2a271f6e0 .event edge, v0x7fb2a2730c60_0, v0x7fb2a2730cf0_0;
S_0x7fb2a2730eb0 .scope module, "ex_mem_register" "EX_MEM_Register" 2 131, 4 104 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_EX";
    .port_info 3 /INPUT 5 "WriteDestination_EX";
    .port_info 4 /INPUT 32 "JalAdder_EX";
    .port_info 5 /INPUT 32 "EX_MX2";
    .port_info 6 /INPUT 32 "EX_ALU_OUT";
    .port_info 7 /INPUT 10 "control_signals_in";
    .port_info 8 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 9 /OUTPUT 32 "MEM_MX2";
    .port_info 10 /OUTPUT 32 "JalAdder_MEM";
    .port_info 11 /OUTPUT 5 "WriteDestination_MEM";
    .port_info 12 /OUTPUT 32 "PC_MEM";
    .port_info 13 /OUTPUT 10 "control_signals_out";
o0x7fb2a2442968 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2731270_0 .net "EX_ALU_OUT", 31 0, o0x7fb2a2442968;  0 drivers
o0x7fb2a2442998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2731330_0 .net "EX_MX2", 31 0, o0x7fb2a2442998;  0 drivers
o0x7fb2a24429c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a27313e0_0 .net "JalAdder_EX", 31 0, o0x7fb2a24429c8;  0 drivers
v0x7fb2a27314a0_0 .var "JalAdder_MEM", 31 0;
v0x7fb2a2731550_0 .var "MEM_ALU_OUT", 31 0;
v0x7fb2a2731640_0 .var "MEM_MX2", 31 0;
o0x7fb2a2442a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a27316f0_0 .net "PC_EX", 31 0, o0x7fb2a2442a88;  0 drivers
v0x7fb2a27317a0_0 .var "PC_MEM", 31 0;
o0x7fb2a2442ae8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb2a2731850_0 .net "WriteDestination_EX", 4 0, o0x7fb2a2442ae8;  0 drivers
v0x7fb2a2731960_0 .var "WriteDestination_MEM", 4 0;
v0x7fb2a2731a10_0 .net "clk", 0 0, v0x7fb2a2736e60_0;  1 drivers
o0x7fb2a2442b78 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x7fb2a2731ab0_0 .net "control_signals_in", 9 0, o0x7fb2a2442b78;  0 drivers
v0x7fb2a2731b60_0 .var "control_signals_out", 9 0;
v0x7fb2a2731c10_0 .net "reset", 0 0, v0x7fb2a2737a00_0;  1 drivers
E_0x7fb2a2731230 .event posedge, v0x7fb2a2731a10_0;
S_0x7fb2a2731e00 .scope function.vec4.s64, "get_instruction_keyword" "get_instruction_keyword" 2 166, 2 166 0, S_0x7fb2a271ea10;
 .timescale 0 0;
v0x7fb2a2731fc0_0 .var "func_code", 5 0;
; Variable get_instruction_keyword is vec4 return value of scope S_0x7fb2a2731e00
v0x7fb2a27320e0_0 .var "instruction_id", 31 0;
v0x7fb2a2732170_0 .var "opcode", 5 0;
TD_MIPS_Pipeline_tb.get_instruction_keyword ;
    %load/vec4 v0x7fb2a27320e0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fb2a2732170_0, 0, 6;
    %load/vec4 v0x7fb2a27320e0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fb2a2731fc0_0, 0, 6;
    %load/vec4 v0x7fb2a2732170_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5132112, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 65, 0, 32; draw_string_vec4
    %pushi/vec4 1145325909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 4997717, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 21314, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1111970906, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5002569, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 4866380, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7fb2a2731fc0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 3198852246, 0, 33;
    %concati/vec4 1313822542, 0, 31;
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.13;
T_0.10 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1398096469, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.13;
T_0.11 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 19026, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fb2a2731fc0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 3198852246, 0, 33;
    %concati/vec4 1313822542, 0, 31;
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1398096469, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 19026, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ret/vec4 0, 0, 64;  Assign to get_instruction_keyword (store_vec4_to_lval)
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7fb2a2732200 .scope module, "id_ex_register" "ID_EX_Register" 2 125, 4 40 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /INPUT 32 "pc_ID";
    .port_info 4 /INPUT 19 "control_signals_in";
    .port_info 5 /INPUT 5 "rs_ID";
    .port_info 6 /INPUT 5 "rt_ID";
    .port_info 7 /INPUT 5 "rd_ID";
    .port_info 8 /INPUT 32 "hi_signal_ID";
    .port_info 9 /INPUT 32 "lo_signal_ID";
    .port_info 10 /INPUT 16 "imm16Handler_ID";
    .port_info 11 /INPUT 32 "ID_MX1";
    .port_info 12 /INPUT 32 "ID_MX2";
    .port_info 13 /INPUT 5 "WriteDestination_ID";
    .port_info 14 /INPUT 32 "JalAdder_ID";
    .port_info 15 /OUTPUT 32 "JalAdder_EX";
    .port_info 16 /OUTPUT 5 "WriteDestination_EX";
    .port_info 17 /OUTPUT 32 "hi_signal_EX";
    .port_info 18 /OUTPUT 32 "lo_signal_EX";
    .port_info 19 /OUTPUT 16 "imm16Handler_EX";
    .port_info 20 /OUTPUT 32 "EX_MX1";
    .port_info 21 /OUTPUT 32 "EX_MX2";
    .port_info 22 /OUTPUT 5 "rs_EX";
    .port_info 23 /OUTPUT 5 "rt_EX";
    .port_info 24 /OUTPUT 5 "rd_EX";
    .port_info 25 /OUTPUT 32 "PC_EX";
    .port_info 26 /OUTPUT 19 "control_signals_out";
v0x7fb2a2732770_0 .var "EX_MX1", 31 0;
v0x7fb2a2732820_0 .var "EX_MX2", 31 0;
o0x7fb2a2442fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a27328c0_0 .net "ID_MX1", 31 0, o0x7fb2a2442fc8;  0 drivers
o0x7fb2a2442ff8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2732970_0 .net "ID_MX2", 31 0, o0x7fb2a2442ff8;  0 drivers
v0x7fb2a2732a20_0 .var "JalAdder_EX", 31 0;
o0x7fb2a2443058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2732b10_0 .net "JalAdder_ID", 31 0, o0x7fb2a2443058;  0 drivers
v0x7fb2a2732bc0_0 .var "PC_EX", 31 0;
v0x7fb2a2732c70_0 .var "WriteDestination_EX", 4 0;
o0x7fb2a24430e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb2a2732d20_0 .net "WriteDestination_ID", 4 0, o0x7fb2a24430e8;  0 drivers
v0x7fb2a2732e30_0 .net "clk", 0 0, v0x7fb2a2736e60_0;  alias, 1 drivers
o0x7fb2a2443118 .functor BUFZ 19, C4<zzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2732ee0_0 .net "control_signals_in", 18 0, o0x7fb2a2443118;  0 drivers
v0x7fb2a2732f70_0 .var "control_signals_out", 18 0;
v0x7fb2a2733000_0 .var "hi_signal_EX", 31 0;
o0x7fb2a24431a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a27330a0_0 .net "hi_signal_ID", 31 0, o0x7fb2a24431a8;  0 drivers
v0x7fb2a2733150_0 .var "imm16Handler_EX", 15 0;
o0x7fb2a2443208 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2733200_0 .net "imm16Handler_ID", 15 0, o0x7fb2a2443208;  0 drivers
o0x7fb2a2443238 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a27332b0_0 .net "instruction_in", 31 0, o0x7fb2a2443238;  0 drivers
v0x7fb2a2733460_0 .var "lo_signal_EX", 31 0;
o0x7fb2a2443298 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2733510_0 .net "lo_signal_ID", 31 0, o0x7fb2a2443298;  0 drivers
o0x7fb2a24432c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a27335c0_0 .net "pc_ID", 31 0, o0x7fb2a24432c8;  0 drivers
v0x7fb2a2733670_0 .var "rd_EX", 4 0;
o0x7fb2a2443328 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb2a2733720_0 .net "rd_ID", 4 0, o0x7fb2a2443328;  0 drivers
v0x7fb2a27337d0_0 .net "reset", 0 0, v0x7fb2a2737a00_0;  alias, 1 drivers
v0x7fb2a2733880_0 .var "rs_EX", 4 0;
o0x7fb2a2443388 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb2a2733910_0 .net "rs_ID", 4 0, o0x7fb2a2443388;  0 drivers
v0x7fb2a27339a0_0 .var "rt_EX", 4 0;
o0x7fb2a24433e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb2a2733a30_0 .net "rt_ID", 4 0, o0x7fb2a24433e8;  0 drivers
S_0x7fb2a2733d40 .scope module, "if_id_register" "IF_ID_Register" 2 115, 4 1 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 1 "LE";
    .port_info 5 /OUTPUT 32 "instruction_out";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 16 "imm16";
    .port_info 8 /OUTPUT 26 "addr26";
    .port_info 9 /OUTPUT 16 "imm16Handler";
    .port_info 10 /OUTPUT 5 "rs";
    .port_info 11 /OUTPUT 5 "rt";
    .port_info 12 /OUTPUT 5 "rd";
v0x7fb2a27340b0_0 .net "LE", 0 0, v0x7fb2a2737560_0;  1 drivers
v0x7fb2a2734160_0 .var "addr26", 25 0;
v0x7fb2a2732410_0 .net "clk", 0 0, v0x7fb2a2736e60_0;  alias, 1 drivers
v0x7fb2a2734240_0 .var "imm16", 15 0;
v0x7fb2a27342d0_0 .var "imm16Handler", 15 0;
v0x7fb2a27343a0_0 .net "instruction_in", 31 0, v0x7fb2a2736920_0;  alias, 1 drivers
v0x7fb2a2734440_0 .var "instruction_out", 31 0;
o0x7fb2a2443a18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a27344e0_0 .net "pc_in", 31 0, o0x7fb2a2443a18;  0 drivers
v0x7fb2a2734580_0 .var "pc_out", 31 0;
v0x7fb2a27346b0_0 .var "rd", 4 0;
v0x7fb2a2734760_0 .net "reset", 0 0, v0x7fb2a2737a00_0;  alias, 1 drivers
v0x7fb2a27347f0_0 .var "rs", 4 0;
v0x7fb2a27348a0_0 .var "rt", 4 0;
S_0x7fb2a2734a90 .scope module, "mem_wb_register" "MEM_WB_Register" 2 137, 4 141 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "control_signals_in";
    .port_info 3 /INPUT 1 "MEM_MUX";
    .port_info 4 /INPUT 5 "WriteDestination_MEM";
    .port_info 5 /INPUT 32 "JalAdder_MEM";
    .port_info 6 /OUTPUT 32 "MEM_OUT";
    .port_info 7 /OUTPUT 32 "JalAdder_WB";
    .port_info 8 /OUTPUT 5 "WriteDestination_WB";
    .port_info 9 /OUTPUT 5 "control_signals_out";
o0x7fb2a2443d78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2734d90_0 .net "JalAdder_MEM", 31 0, o0x7fb2a2443d78;  0 drivers
v0x7fb2a2734e30_0 .var "JalAdder_WB", 31 0;
o0x7fb2a2443dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb2a2734ed0_0 .net "MEM_MUX", 0 0, o0x7fb2a2443dd8;  0 drivers
v0x7fb2a2734f60_0 .var "MEM_OUT", 31 0;
o0x7fb2a2443e38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb2a2734ff0_0 .net "WriteDestination_MEM", 4 0, o0x7fb2a2443e38;  0 drivers
v0x7fb2a27350c0_0 .var "WriteDestination_WB", 4 0;
v0x7fb2a2735170_0 .net "clk", 0 0, v0x7fb2a2736e60_0;  alias, 1 drivers
o0x7fb2a2443e98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb2a2735200_0 .net "control_signals_in", 4 0, o0x7fb2a2443e98;  0 drivers
v0x7fb2a27352b0_0 .var "control_signals_out", 4 0;
v0x7fb2a27353c0_0 .net "reset", 0 0, v0x7fb2a2737a00_0;  alias, 1 drivers
S_0x7fb2a2735540 .scope module, "npc_reg" "NPC_Register" 2 53, 5 23 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x7fb2a2735730_0 .net "clk", 0 0, v0x7fb2a2736e60_0;  alias, 1 drivers
v0x7fb2a2735840_0 .net "data_in", 31 0, L_0x7fb2a2738b50;  alias, 1 drivers
v0x7fb2a27358e0_0 .var "data_out", 31 0;
L_0x7fb2a2473050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb2a2735970_0 .net "load_enable", 0 0, L_0x7fb2a2473050;  1 drivers
v0x7fb2a2735a10_0 .net "reset", 0 0, v0x7fb2a2737a00_0;  alias, 1 drivers
S_0x7fb2a2735bc0 .scope module, "pc_adder" "PC_Adder" 2 47, 5 15 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_0x7fb2a2473008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb2a2735e00_0 .net/2u *"_ivl_0", 31 0, L_0x7fb2a2473008;  1 drivers
v0x7fb2a2735e90_0 .net "pc_in", 31 0, v0x7fb2a27358e0_0;  alias, 1 drivers
v0x7fb2a2735f30_0 .net "pc_out", 31 0, L_0x7fb2a2738b50;  alias, 1 drivers
L_0x7fb2a2738b50 .arith/sum 32, v0x7fb2a27358e0_0, L_0x7fb2a2473008;
S_0x7fb2a2735ff0 .scope module, "pc_reg" "PC_Register" 2 63, 5 36 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x7fb2a2736260_0 .net "clk", 0 0, v0x7fb2a2736e60_0;  alias, 1 drivers
v0x7fb2a27362f0_0 .net "data_in", 31 0, v0x7fb2a27358e0_0;  alias, 1 drivers
v0x7fb2a27363d0_0 .var "data_out", 31 0;
L_0x7fb2a2473098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb2a2736470_0 .net "load_enable", 0 0, L_0x7fb2a2473098;  1 drivers
v0x7fb2a2736510_0 .net "reset", 0 0, v0x7fb2a2737a00_0;  alias, 1 drivers
S_0x7fb2a2736660 .scope module, "ram1" "rom_512x8" 2 144, 2 8 0, S_0x7fb2a271ea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 9 "Address";
v0x7fb2a2736860_0 .net "Address", 8 0, L_0x7fb2a2738cd0;  1 drivers
v0x7fb2a2736920_0 .var "DataOut", 31 0;
v0x7fb2a27369e0 .array "Mem", 511 0, 7 0;
E_0x7fb2a2736820 .event edge, v0x7fb2a2736860_0;
S_0x7fb2a271eb80 .scope module, "NPC_PC_Handler_Selector" "NPC_PC_Handler_Selector" 5 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /OUTPUT 2 "pc_source_selector";
o0x7fb2a2444588 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb2a2738500_0 .net "branch", 0 0, o0x7fb2a2444588;  0 drivers
o0x7fb2a24445b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb2a2738590_0 .net "jump", 0 0, o0x7fb2a24445b8;  0 drivers
v0x7fb2a2738620_0 .var "pc_source_selector", 1 0;
E_0x7fb2a2737770 .event edge, v0x7fb2a2738590_0, v0x7fb2a2738500_0;
S_0x7fb2a271ecf0 .scope module, "PC_MUX" "PC_MUX" 5 52;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sequential_pc";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 32 "jump_target";
    .port_info 3 /INPUT 2 "select";
    .port_info 4 /OUTPUT 32 "next_pc";
o0x7fb2a24446a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a2738700_0 .net "branch_target", 31 0, o0x7fb2a24446a8;  0 drivers
o0x7fb2a24446d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a27387c0_0 .net "jump_target", 31 0, o0x7fb2a24446d8;  0 drivers
v0x7fb2a2738870_0 .var "next_pc", 31 0;
o0x7fb2a2444738 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fb2a2738930_0 .net "select", 1 0, o0x7fb2a2444738;  0 drivers
o0x7fb2a2444768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2a27389e0_0 .net "sequential_pc", 31 0, o0x7fb2a2444768;  0 drivers
E_0x7fb2a27386c0 .event edge, v0x7fb2a2738930_0, v0x7fb2a27389e0_0, v0x7fb2a2738700_0, v0x7fb2a27387c0_0;
    .scope S_0x7fb2a2735540;
T_1 ;
    %wait E_0x7fb2a2731230;
    %load/vec4 v0x7fb2a2735a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7fb2a27358e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb2a2735970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fb2a2735840_0;
    %assign/vec4 v0x7fb2a27358e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb2a2735ff0;
T_2 ;
    %wait E_0x7fb2a2731230;
    %load/vec4 v0x7fb2a2736510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a27363d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb2a2736470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fb2a27362f0_0;
    %assign/vec4 v0x7fb2a27363d0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb2a271ee60;
T_3 ;
    %wait E_0x7fb2a2707da0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272fc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a2730110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a272fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a27306e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a27305c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272fd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272fce0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb2a272fec0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272ffd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a27301b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a2730250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a2730390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a27302f0_0, 0, 1;
    %load/vec4 v0x7fb2a2730830_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %jmp T_3.29;
T_3.0 ;
    %load/vec4 v0x7fb2a2730830_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a27305c0_0, 0, 1;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.1 ;
    %load/vec4 v0x7fb2a2730830_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %jmp T_3.39;
T_3.35 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a27305c0_0, 0, 1;
    %jmp T_3.39;
T_3.37 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %jmp T_3.29;
T_3.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a27302f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a272fce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272fd80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a272fec0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a272fe20_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %jmp T_3.29;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a272fd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a272fce0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a272fec0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272fe20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.5 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a272fad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a27305c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a272fa30_0, 0, 1;
    %jmp T_3.29;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb2a2730650_0, 0, 3;
    %jmp T_3.29;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730390_0, 0, 1;
    %jmp T_3.29;
T_3.8 ;
    %jmp T_3.29;
T_3.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a27302f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a27302f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a27302f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a27302f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a27302f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %jmp T_3.29;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %jmp T_3.29;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %jmp T_3.29;
T_3.22 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %jmp T_3.29;
T_3.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %load/vec4 v0x7fb2a2730830_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.40 ;
    %jmp T_3.44;
T_3.41 ;
    %jmp T_3.44;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.44;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %load/vec4 v0x7fb2a2730830_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %jmp T_3.49;
T_3.45 ;
    %jmp T_3.49;
T_3.46 ;
    %jmp T_3.49;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.49;
T_3.49 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %load/vec4 v0x7fb2a2730830_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %jmp T_3.54;
T_3.50 ;
    %jmp T_3.54;
T_3.51 ;
    %jmp T_3.54;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.54;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %load/vec4 v0x7fb2a2730830_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %jmp T_3.59;
T_3.55 ;
    %jmp T_3.59;
T_3.56 ;
    %jmp T_3.59;
T_3.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.59;
T_3.59 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.27 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb2a271f970_0, 0, 4;
    %load/vec4 v0x7fb2a2730830_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %jmp T_3.64;
T_3.60 ;
    %jmp T_3.64;
T_3.61 ;
    %jmp T_3.64;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.64;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730430_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2730780_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2730070_0, 0, 1;
    %jmp T_3.64;
T_3.64 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb2a2730af0;
T_4 ;
    %wait E_0x7fb2a271f6e0;
    %load/vec4 v0x7fb2a2730c60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fb2a2730cf0_0;
    %store/vec4 v0x7fb2a2730da0_0, 0, 19;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x7fb2a2730da0_0, 0, 19;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb2a2733d40;
T_5 ;
    %wait E_0x7fb2a2731230;
    %load/vec4 v0x7fb2a2734760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2734440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2734580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2a2734240_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x7fb2a2734160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2a27342d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a27347f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a27348a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a27346b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb2a27343a0_0;
    %assign/vec4 v0x7fb2a2734440_0, 0;
    %load/vec4 v0x7fb2a27344e0_0;
    %assign/vec4 v0x7fb2a2734580_0, 0;
    %load/vec4 v0x7fb2a27343a0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fb2a2734240_0, 0;
    %load/vec4 v0x7fb2a27343a0_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v0x7fb2a2734160_0, 0;
    %load/vec4 v0x7fb2a27343a0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fb2a27342d0_0, 0;
    %load/vec4 v0x7fb2a27343a0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fb2a27347f0_0, 0;
    %load/vec4 v0x7fb2a27343a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fb2a27348a0_0, 0;
    %load/vec4 v0x7fb2a27343a0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x7fb2a27346b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb2a2732200;
T_6 ;
    %wait E_0x7fb2a2731230;
    %load/vec4 v0x7fb2a27337d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2732a20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a2732c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2733000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2733460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb2a2733150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2732770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2732820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a2733880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a27339a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a2733670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2732bc0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7fb2a2732f70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb2a2732b10_0;
    %assign/vec4 v0x7fb2a2732a20_0, 0;
    %load/vec4 v0x7fb2a2732d20_0;
    %assign/vec4 v0x7fb2a2732c70_0, 0;
    %load/vec4 v0x7fb2a27330a0_0;
    %assign/vec4 v0x7fb2a2733000_0, 0;
    %load/vec4 v0x7fb2a2733510_0;
    %assign/vec4 v0x7fb2a2733460_0, 0;
    %load/vec4 v0x7fb2a2733200_0;
    %assign/vec4 v0x7fb2a2733150_0, 0;
    %load/vec4 v0x7fb2a27328c0_0;
    %assign/vec4 v0x7fb2a2732770_0, 0;
    %load/vec4 v0x7fb2a2732970_0;
    %assign/vec4 v0x7fb2a2732820_0, 0;
    %load/vec4 v0x7fb2a2733910_0;
    %assign/vec4 v0x7fb2a2733880_0, 0;
    %load/vec4 v0x7fb2a2733a30_0;
    %assign/vec4 v0x7fb2a27339a0_0, 0;
    %load/vec4 v0x7fb2a2733720_0;
    %assign/vec4 v0x7fb2a2733670_0, 0;
    %load/vec4 v0x7fb2a27335c0_0;
    %assign/vec4 v0x7fb2a2732bc0_0, 0;
    %load/vec4 v0x7fb2a2732ee0_0;
    %assign/vec4 v0x7fb2a2732f70_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb2a2730eb0;
T_7 ;
    %wait E_0x7fb2a2731230;
    %load/vec4 v0x7fb2a2731c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2731550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2731640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a27314a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a2731960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a27317a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb2a2731b60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb2a2731270_0;
    %assign/vec4 v0x7fb2a2731550_0, 0;
    %load/vec4 v0x7fb2a2731330_0;
    %assign/vec4 v0x7fb2a2731640_0, 0;
    %load/vec4 v0x7fb2a27313e0_0;
    %assign/vec4 v0x7fb2a27314a0_0, 0;
    %load/vec4 v0x7fb2a2731850_0;
    %assign/vec4 v0x7fb2a2731960_0, 0;
    %load/vec4 v0x7fb2a27316f0_0;
    %assign/vec4 v0x7fb2a27317a0_0, 0;
    %load/vec4 v0x7fb2a2731ab0_0;
    %assign/vec4 v0x7fb2a2731b60_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb2a2734a90;
T_8 ;
    %wait E_0x7fb2a2731230;
    %load/vec4 v0x7fb2a27353c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2734f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2a2734e30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a27350c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb2a27352b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb2a2734ed0_0;
    %pad/u 32;
    %assign/vec4 v0x7fb2a2734f60_0, 0;
    %load/vec4 v0x7fb2a2734d90_0;
    %assign/vec4 v0x7fb2a2734e30_0, 0;
    %load/vec4 v0x7fb2a2734ff0_0;
    %assign/vec4 v0x7fb2a27350c0_0, 0;
    %load/vec4 v0x7fb2a2735200_0;
    %assign/vec4 v0x7fb2a27352b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb2a2736660;
T_9 ;
    %wait E_0x7fb2a2736820;
    %load/vec4 v0x7fb2a2736860_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fb2a27369e0, 4;
    %load/vec4 v0x7fb2a2736860_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb2a27369e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb2a2736860_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb2a27369e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb2a2736860_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb2a27369e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb2a2736920_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb2a271ea10;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2737560_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fb2a271ea10;
T_11 ;
    %vpi_func 2 151 "$fopen" 32, "p3.txt", "r" {0 0 0};
    %store/vec4 v0x7fb2a2738040_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fb2a2736b70_0, 0, 9;
T_11.0 ;
    %vpi_func 2 154 "$feof" 32, v0x7fb2a2738040_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_11.1, 8;
    %vpi_func 2 156 "$fscanf" 32, v0x7fb2a2738040_0, "%b", v0x7fb2a2737fb0_0 {0 0 0};
    %store/vec4 v0x7fb2a2737dc0_0, 0, 32;
    %load/vec4 v0x7fb2a2737fb0_0;
    %load/vec4 v0x7fb2a2736b70_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fb2a27369e0, 4, 0;
    %load/vec4 v0x7fb2a2736b70_0;
    %addi 1, 0, 9;
    %store/vec4 v0x7fb2a2736b70_0, 0, 9;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 161 "$fclose", v0x7fb2a2738040_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fb2a271ea10;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a2736e60_0, 0, 1;
T_12.0 ;
    %delay 2, 0;
    %load/vec4 v0x7fb2a2736e60_0;
    %inv;
    %store/vec4 v0x7fb2a2736e60_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fb2a271ea10;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2737a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a2737b40_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2a2737a00_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb2a2737b40_0, 0, 1;
    %delay 48, 0;
    %vpi_call 2 210 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fb2a271ea10;
T_14 ;
    %wait E_0x7fb2a2731230;
    %vpi_call 2 217 "$display", "\012Time: %0t s", $time {0 0 0};
    %load/vec4 v0x7fb2a27376e0_0;
    %store/vec4 v0x7fb2a27320e0_0, 0, 32;
    %callf/vec4 TD_MIPS_Pipeline_tb.get_instruction_keyword, S_0x7fb2a2731e00;
    %vpi_call 2 220 "$display", "ID Stage - Inst: %-6s | PC: %d | nPC: %d | Jump: %b | Branch: %b | JalAdder: %b | CMUX: %b | TaMux: %b | ALUOp: %b | Data_Mem_RW: %b | Data_Mem_Enable: %b | Data_Mem_Size: %b | Data_Mem_SE: %b | Base_Addr_MUX: %b | RsAddrMux: %b | HiEnable: %b | RegFileEnable: %b | Jump_Addr_MUX_Enable: %b | LoEnable: %b | MemtoReg: %b | Load: %b | S0-S2: %b ", S<0,vec4,u64>, v0x7fb2a27378e0_0, v0x7fb2a27383a0_0, v0x7fb2a2737400_0, v0x7fb2a2736ce0_0, v0x7fb2a2737350_0, v0x7fb2a2736d90_0, v0x7fb2a2737c80_0, v0x7fb2a2736ab0_0, v0x7fb2a2737050_0, v0x7fb2a2736fa0_0, v0x7fb2a2737210_0, v0x7fb2a2737180_0, v0x7fb2a2736c10_0, v0x7fb2a2737a90_0, v0x7fb2a27372a0_0, v0x7fb2a2737970_0, v0x7fb2a27374b0_0, v0x7fb2a2737610_0, v0x7fb2a2737850_0, v0x7fb2a27377c0_0, v0x7fb2a2737bf0_0 {1 0 0};
    %vpi_call 2 222 "$display", "\012" {0 0 0};
    %vpi_call 2 224 "$display", "EX Stage -  WriteDestination: %b | Cond_Mux: %b | Jump: %b | Branch: %b | TaMux: %b | ALUOp: %b | HiEnable: %b | LoEnable: %b | Data_Mem_RW: %b | Data_Mem_Enable: %b | Data_Mem_Size: %b | Data_Mem_SE: %b | RegFileEnable: %b | S0-S2: %b   ", v0x7fb2a2737d30_0, v0x7fb2a2736ef0_0, v0x7fb2a2737400_0, v0x7fb2a2736ce0_0, v0x7fb2a2737c80_0, v0x7fb2a2736ab0_0, v0x7fb2a27372a0_0, v0x7fb2a2737610_0, v0x7fb2a2737050_0, v0x7fb2a2736fa0_0, v0x7fb2a2737210_0, v0x7fb2a2737180_0, v0x7fb2a2737970_0, v0x7fb2a2737bf0_0 {0 0 0};
    %vpi_call 2 225 "$display", "\012" {0 0 0};
    %vpi_call 2 227 "$display", "MEM Stage - WriteDestination: %b | Data_Mem_RW: %b | Data_Mem_Enable: %b | Data_Mem_Size: %b | Data_Mem_SE: %b | MemtoReg: %b | HiEnable: %b | LoEnable: %b | RegFileEnable: %b  ", v0x7fb2a2737d30_0, v0x7fb2a2737050_0, v0x7fb2a2736fa0_0, v0x7fb2a2737210_0, v0x7fb2a2737180_0, v0x7fb2a2737850_0, v0x7fb2a27372a0_0, v0x7fb2a2737610_0, v0x7fb2a2737970_0 {0 0 0};
    %vpi_call 2 228 "$display", "\012" {0 0 0};
    %vpi_call 2 230 "$display", "WB Stage - WriteDestination: %b | HiEnable: %b | RegFileEnable: %b | LoEnable: %b | MemtoReg: %b ", v0x7fb2a2737d30_0, v0x7fb2a27372a0_0, v0x7fb2a2737970_0, v0x7fb2a2737610_0, v0x7fb2a2737850_0 {0 0 0};
    %vpi_call 2 231 "$display", "\012" {0 0 0};
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb2a271eb80;
T_15 ;
    %wait E_0x7fb2a2737770;
    %load/vec4 v0x7fb2a2738590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb2a2738620_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fb2a2738500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb2a2738620_0, 0, 2;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb2a2738620_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fb2a271ecf0;
T_16 ;
    %wait E_0x7fb2a27386c0;
    %load/vec4 v0x7fb2a2738930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb2a2738870_0, 0, 32;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x7fb2a27389e0_0;
    %store/vec4 v0x7fb2a2738870_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x7fb2a2738700_0;
    %store/vec4 v0x7fb2a2738870_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x7fb2a27387c0_0;
    %store/vec4 v0x7fb2a2738870_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "phase3-V2.v";
    "./control-unit-v2.v";
    "./pipeline-registers-v2.v";
    "./npc-pc-handler-v2.v";
